-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
-- Date        : Wed Oct 19 11:32:18 2022
-- Host        : atom-pc running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/atom/program/mwsystems/test/acu9eg_ad9173/alinx_test/alinx_test.srcs/sources_1/bd/system/ip/system_jesd204_0_0/system_jesd204_0_0_sim_netlist.vhdl
-- Design      : system_jesd204_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_system_jesd204_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    s_axi_wdata_1_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[16]\ : out STD_LOGIC;
    \s_axi_wdata[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_wdata[16]_1\ : out STD_LOGIC;
    \s_axi_wdata[8]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    axi_avalid : out STD_LOGIC;
    bus2ip_rnw_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_access_cs_reg[2]\ : out STD_LOGIC;
    counter_en_i : out STD_LOGIC;
    s_axi_wready_i : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cs_ce_ld_enable_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    chip_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_30_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \IP2Bus_Data_reg[26]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_7_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tx_cfg_n_reg[0]\ : in STD_LOGIC;
    \tx_cfg_did_reg[7]\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[4]_i_2_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_out : in STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_cfg_octets_per_frame_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    support_lane_sync : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjdir : in STD_LOGIC;
    \tx_cfg_lid0_reg[0]\ : in STD_LOGIC;
    \tx_cfg_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_cfg_did_reg[7]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_reset_i_reg : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC;
    \tx_cfg_lid0_reg[0]_0\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    bus2ip_rnw_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    bus2ip_rnw_reg_reg_0 : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    counter_en_reg_reg : in STD_LOGIC;
    counter_en_reg_reg_0 : in STD_LOGIC;
    counter_en_reg_reg_1 : in STD_LOGIC;
    counter_en_reg_reg_2 : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    data_timeout : in STD_LOGIC;
    axi_avalid_reg : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    \tx_sysref_delay_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_system_jesd204_0_0_address_decoder : entity is "system_jesd204_0_0_address_decoder";
end system_jesd204_0_0_system_jesd204_0_0_address_decoder;

architecture STRUCTURE of system_jesd204_0_0_system_jesd204_0_0_address_decoder is
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \^axi_avalid\ : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal bank0_write : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bank1_read : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bank2_read : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal bank2_write : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \^bus2ip_rnw_i\ : STD_LOGIC;
  signal \^counter_en_i\ : STD_LOGIC;
  signal counter_en_reg_i_2_n_0 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal rdce_expnd_i : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wdata_1_sn_1 : STD_LOGIC;
  signal tx_cfg_scr_enable_i_2_n_0 : STD_LOGIC;
  signal tx_cfg_support_lane_sync_i_2_n_0 : STD_LOGIC;
  signal wrce_expnd_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_10\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_11\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_14\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_4\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_11\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_12\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \IP2Bus_Data[17]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \IP2Bus_Data[19]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \IP2Bus_Data[24]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \IP2Bus_Data[28]_i_5\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_5\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of IP2Bus_RdAck_rr_i_1 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tx_cfg_cf[4]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tx_cfg_cs[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tx_cfg_m[7]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tx_cfg_multi_frames[7]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tx_cfg_n[4]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tx_cfg_res1[7]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tx_cfg_res2[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of tx_cfg_scr_enable_i_2 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of tx_cfg_support_lane_sync_i_2 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tx_cfg_test_modes[4]_i_1\ : label is "soft_lutpair313";
begin
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\;
  axi_avalid <= \^axi_avalid\;
  bus2ip_rnw_i <= \^bus2ip_rnw_i\;
  counter_en_i <= \^counter_en_i\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
  s_axi_wdata_1_sp_1 <= s_axi_wdata_1_sn_1;
\FSM_sequential_access_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF4FE141"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(1),
      I1 => bus2ip_rnw_reg_reg(0),
      I2 => bus2ip_rnw_reg_reg(2),
      I3 => s_axi_bready,
      I4 => \FSM_sequential_access_cs_reg[0]\,
      I5 => \FSM_sequential_access_cs[2]_i_3_n_0\,
      O => \FSM_sequential_access_cs_reg[1]\(0)
    );
\FSM_sequential_access_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF0CC0A0A00CC"
    )
        port map (
      I0 => counter_en_reg_i_2_n_0,
      I1 => s_axi_rready,
      I2 => bus2ip_rnw_reg_reg(1),
      I3 => bus2ip_rnw_reg_reg(0),
      I4 => bus2ip_rnw_reg_reg(2),
      I5 => s_axi_wvalid,
      O => \FSM_sequential_access_cs[2]_i_3_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDDDDDDDDDDDDD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\,
      I2 => Bus2IP_WrCE,
      I3 => data_timeout,
      I4 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5_n_0\,
      I5 => bus2ip_rnw_reg_reg(2),
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_avalid\,
      I1 => \^bus2ip_rnw_i\,
      O => rdce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(0),
      I1 => data_timeout,
      I2 => IP2Bus_RdAck,
      I3 => bus2ip_rnw_reg_reg(1),
      I4 => bus2ip_rnw_reg_reg(2),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(0),
      I1 => bus2ip_rnw_reg_reg(1),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => rdce_expnd_i,
      Q => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_avalid\,
      I1 => \^bus2ip_rnw_i\,
      O => wrce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => wrce_expnd_i,
      Q => Bus2IP_WrCE,
      R => cs_ce_clr
    );
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFE0EFE0EFEF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \IP2Bus_Data[0]_i_3_n_0\,
      I2 => chip_select(0),
      I3 => \IP2Bus_Data[0]_i_4_n_0\,
      I4 => \IP2Bus_Data[0]_i_5_n_0\,
      I5 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(0)
    );
\IP2Bus_Data[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_10_n_0\
    );
\IP2Bus_Data[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \IP2Bus_Data_reg[26]\(2),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_11_n_0\
    );
\IP2Bus_Data[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(0),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(0),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(0),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[0]_i_12_n_0\
    );
\IP2Bus_Data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2F3A200A200A200"
    )
        port map (
      I0 => p_8_in(0),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => bank2_read(3),
      I4 => bank2_read(4),
      I5 => p_7_in(0),
      O => \IP2Bus_Data[0]_i_13_n_0\
    );
\IP2Bus_Data[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(2),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_14_n_0\
    );
\IP2Bus_Data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank0_read(3)
    );
\IP2Bus_Data[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_read(4)
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DFD5"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_7_n_0\,
      I1 => \IP2Bus_Data[0]_i_6_n_0\,
      I2 => \IP2Bus_Data[0]_i_7_n_0\,
      I3 => \IP2Bus_Data[0]_i_8_n_0\,
      I4 => \IP2Bus_Data[0]_i_9_n_0\,
      I5 => \IP2Bus_Data[16]_i_4_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0800080"
    )
        port map (
      I0 => support_lane_sync,
      I1 => \IP2Bus_Data[0]_i_10_n_0\,
      I2 => \tx_cfg_did_reg[7]\,
      I3 => \IP2Bus_Data[0]_i_11_n_0\,
      I4 => src_arst,
      I5 => bank0_read(0),
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(0),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[0]_i_12_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[0]_i_13_n_0\,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFDFFFFFFF"
    )
        port map (
      I0 => p_3_in(0),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => \IP2Bus_Data_reg[3]\(0),
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_7_n_0\,
      I1 => \IP2Bus_Data[0]_i_2_0\,
      I2 => Q(0),
      I3 => bank0_read(10),
      I4 => \IP2Bus_Data_reg[16]\(0),
      I5 => \IP2Bus_Data[0]_i_14_n_0\,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55155555"
    )
        port map (
      I0 => bank0_read(6),
      I1 => \tx_cfg_octets_per_frame_reg[0]\,
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_0\(0),
      I1 => \IP2Bus_Data_reg[7]\(0),
      I2 => bank0_read(8),
      I3 => bank0_read(6),
      I4 => \IP2Bus_Data[4]_i_2_1\(0),
      O => \IP2Bus_Data[0]_i_8_n_0\
    );
\IP2Bus_Data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F3530303F30"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_0\(0),
      I1 => tx_cfg_scr,
      I2 => bank0_read(3),
      I3 => bank0_read(4),
      I4 => p_30_in(0),
      I5 => bank0_read(5),
      O => \IP2Bus_Data[0]_i_9_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => Q(10),
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data[10]_i_3_n_0\,
      I5 => \IP2Bus_Data[10]_i_4_n_0\,
      O => D(10)
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_3_n_0\,
      I1 => p_30_in(3),
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA800000AA80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => p_7_in(10),
      I2 => bank2_read(4),
      I3 => \IP2Bus_Data[10]_i_5_n_0\,
      I4 => bank2_read(3),
      I5 => p_8_in(10),
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(3),
      O => \IP2Bus_Data[10]_i_4_n_0\
    );
\IP2Bus_Data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000A0000000"
    )
        port map (
      I0 => p_3_in(10),
      I1 => p_5_in(2),
      I2 => \tx_cfg_n_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[10]_i_5_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => p_30_in(4),
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data[11]_i_2_n_0\,
      I3 => Q(11),
      I4 => \IP2Bus_Data[11]_i_3_n_0\,
      I5 => \IP2Bus_Data[11]_i_4_n_0\,
      O => D(11)
    );
\IP2Bus_Data[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008020000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => p_5_in(3),
      I5 => p_3_in(11),
      O => \IP2Bus_Data[11]_i_10_n_0\
    );
\IP2Bus_Data[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      O => \IP2Bus_Data[11]_i_11_n_0\
    );
\IP2Bus_Data[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[11]_i_12_n_0\
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_8_n_0\,
      I1 => bank0_read(10),
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_6_n_0\,
      I1 => \IP2Bus_Data[11]_i_7_n_0\,
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[11]_i_9_n_0\,
      I4 => chip_select(0),
      I5 => \IP2Bus_Data[16]_i_4_n_0\,
      O => \IP2Bus_Data[11]_i_3_n_0\
    );
\IP2Bus_Data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8880000A888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data[11]_i_10_n_0\,
      I2 => p_7_in(11),
      I3 => bank2_read(4),
      I4 => bank2_read(3),
      I5 => p_8_in(11),
      O => \IP2Bus_Data[11]_i_4_n_0\
    );
\IP2Bus_Data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(10)
    );
\IP2Bus_Data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000A000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => \IP2Bus_Data[11]_i_6_n_0\
    );
\IP2Bus_Data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FF5FFFFFFFFF"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_did_reg[7]\,
      O => \IP2Bus_Data[11]_i_7_n_0\
    );
\IP2Bus_Data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(9)
    );
\IP2Bus_Data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777077777777777"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data[11]_i_11_n_0\,
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \tx_cfg_did_reg[7]\,
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[11]_i_12_n_0\,
      O => \IP2Bus_Data[11]_i_9_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => bank2_read(4),
      I4 => p_7_in(12),
      O => D(12)
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3080000000800000"
    )
        port map (
      I0 => p_5_in(4),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => p_3_in(12),
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank2_read(3)
    );
\IP2Bus_Data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_read(4)
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_3_in(13),
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(13)
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_3_in(14),
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(14)
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_3_in(15),
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(15)
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_2_n_0\,
      I1 => p_30_in(5),
      I2 => \IP2Bus_Data[16]_i_3_n_0\,
      I3 => \IP2Bus_Data[16]_i_4_n_0\,
      I4 => chip_select(0),
      I5 => \IP2Bus_Data[16]_i_6_n_0\,
      O => D(16)
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_7_n_0\,
      I1 => dest_out,
      I2 => \IP2Bus_Data_reg[16]\(0),
      I3 => \IP2Bus_Data_reg[16]\(1),
      I4 => \IP2Bus_Data[16]_i_8_n_0\,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000A00000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_did_reg[7]\,
      O => \IP2Bus_Data[16]_i_4_n_0\
    );
\IP2Bus_Data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A3A300A3"
    )
        port map (
      I0 => p_7_in(13),
      I1 => \IP2Bus_Data[16]_i_9_n_0\,
      I2 => bank2_read(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => bank2_read(3),
      O => \IP2Bus_Data[16]_i_6_n_0\
    );
\IP2Bus_Data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(2),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \IP2Bus_Data_reg[26]\(1),
      O => \IP2Bus_Data[16]_i_7_n_0\
    );
\IP2Bus_Data[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_7_n_0\,
      I1 => bank0_read(9),
      I2 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[16]_i_8_n_0\
    );
\IP2Bus_Data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7FFFFFFF7FFFFF"
    )
        port map (
      I0 => p_5_in(5),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => tx_cfg_adjdir,
      O => \IP2Bus_Data[16]_i_9_n_0\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303030AA"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data[25]_i_2_n_0\,
      I2 => p_7_in(14),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(3),
      O => D(17)
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_7_in(15),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      O => D(18)
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_7_in(16),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      O => D(19)
    );
\IP2Bus_Data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => \IP2Bus_Data[1]_i_10_n_0\
    );
\IP2Bus_Data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(8)
    );
\IP2Bus_Data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(11)
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_4_n_0\,
      I1 => chip_select(1),
      I2 => \IP2Bus_Data[1]_i_6_n_0\,
      I3 => bank1_read(0),
      I4 => \IP2Bus_Data_reg[4]\(1),
      I5 => \IP2Bus_Data[1]_i_7_n_0\,
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004FFF4444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(1),
      I2 => \IP2Bus_Data[1]_i_8_n_0\,
      I3 => \IP2Bus_Data[1]_i_9_n_0\,
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      I5 => \IP2Bus_Data[16]_i_4_n_0\,
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(1),
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(1),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(1),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(1),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04550404"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[3]\(1),
      I2 => \IP2Bus_Data[1]_i_10_n_0\,
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => p_3_in(1),
      O => \IP2Bus_Data[1]_i_7_n_0\
    );
\IP2Bus_Data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447474774777777"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_1\(1),
      I1 => bank0_read(6),
      I2 => bank0_read(8),
      I3 => \IP2Bus_Data[4]_i_2_0\(1),
      I4 => bank0_read(9),
      I5 => \IP2Bus_Data_reg[7]\(1),
      O => \IP2Bus_Data[1]_i_8_n_0\
    );
\IP2Bus_Data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F7FFFFFFFF"
    )
        port map (
      I0 => bank0_read(11),
      I1 => \IP2Bus_Data_reg[16]\(1),
      I2 => bank0_read(10),
      I3 => Q(1),
      I4 => bank0_read(9),
      I5 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[1]_i_9_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_7_in(17),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      O => D(20)
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE02FE0202"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      I4 => p_7_in(18),
      I5 => \IP2Bus_Data[24]_i_2_n_0\,
      O => D(21)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_5_in(6),
      I1 => bank2_read(5),
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE02FE0202"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      I4 => p_7_in(19),
      I5 => \IP2Bus_Data[25]_i_3_n_0\,
      O => D(22)
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => bank2_read(3),
      I3 => bank2_read(4),
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_5_in(7),
      I1 => bank2_read(5),
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300030003000AAAA"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data[28]_i_3_n_0\,
      I2 => p_5_in(8),
      I3 => bank2_read(5),
      I4 => \IP2Bus_Data_reg[26]\(3),
      I5 => \IP2Bus_Data_reg[26]\(4),
      O => D(23)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank0_read(0)
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => bank2_read(5),
      I3 => p_5_in(9),
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(24)
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => bank2_read(5),
      I3 => p_5_in(10),
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(25)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_read(5)
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F000F000F0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data[28]_i_4_n_0\,
      I2 => \IP2Bus_Data_reg[26]\(3),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data[28]_i_5_n_0\,
      I5 => \tx_cfg_did_reg[7]\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(1),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[28]_i_4_n_0\
    );
\IP2Bus_Data[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[28]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057FFFF00570057"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_n_0\,
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      I3 => chip_select(0),
      I4 => \IP2Bus_Data[2]_i_4_n_0\,
      I5 => \IP2Bus_Data[4]_i_3_n_0\,
      O => D(2)
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(2),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[2]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[2]_i_6_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFDFFFFFFF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => \IP2Bus_Data_reg[3]\(2),
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FEE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_7_n_0\,
      I1 => \IP2Bus_Data[2]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[7]_0\(2),
      I3 => bank0_read(5),
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(2),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(2),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(2),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(2),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(2),
      O => \IP2Bus_Data[2]_i_6_n_0\
    );
\IP2Bus_Data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F70000"
    )
        port map (
      I0 => Q(2),
      I1 => bank0_read(10),
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[4]_i_2_0\(2),
      I4 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[2]_i_7_n_0\
    );
\IP2Bus_Data[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_1\(2),
      I1 => bank0_read(6),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(2),
      O => \IP2Bus_Data[2]_i_8_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057FFFF00570057"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \IP2Bus_Data[3]_i_3_n_0\,
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      I3 => chip_select(0),
      I4 => \IP2Bus_Data[3]_i_4_n_0\,
      I5 => \IP2Bus_Data[4]_i_3_n_0\,
      O => D(3)
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(3),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[3]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[3]_i_6_n_0\,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFDFFFFFFF"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => \IP2Bus_Data_reg[3]\(3),
      O => \IP2Bus_Data[3]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FEE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_7_n_0\,
      I1 => \IP2Bus_Data[3]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[7]_0\(3),
      I3 => bank0_read(5),
      O => \IP2Bus_Data[3]_i_4_n_0\
    );
\IP2Bus_Data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(3),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(3),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(3),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[3]_i_5_n_0\
    );
\IP2Bus_Data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(3),
      O => \IP2Bus_Data[3]_i_6_n_0\
    );
\IP2Bus_Data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F70000"
    )
        port map (
      I0 => Q(3),
      I1 => bank0_read(10),
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[4]_i_2_0\(3),
      I4 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[3]_i_7_n_0\
    );
\IP2Bus_Data[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_1\(3),
      I1 => bank0_read(6),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(3),
      O => \IP2Bus_Data[3]_i_8_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444FFF4F4F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \IP2Bus_Data[4]_i_3_n_0\,
      I2 => \IP2Bus_Data[4]_i_4_n_0\,
      I3 => \IP2Bus_Data[4]_i_5_n_0\,
      I4 => p_3_in(4),
      I5 => chip_select(0),
      O => D(4)
    );
\IP2Bus_Data[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(0)
    );
\IP2Bus_Data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F808F808"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_0\(4),
      I1 => bank1_read(3),
      I2 => bank1_read(2),
      I3 => \IP2Bus_Data[4]_i_4_1\(4),
      I4 => \IP2Bus_Data[4]_i_4_2\(4),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[4]_i_11_n_0\
    );
\IP2Bus_Data[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(4),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(4),
      O => \IP2Bus_Data[4]_i_12_n_0\
    );
\IP2Bus_Data[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(0),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_read(6)
    );
\IP2Bus_Data[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(3)
    );
\IP2Bus_Data[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(2)
    );
\IP2Bus_Data[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(1)
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7774"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_0\(4),
      I1 => bank0_read(5),
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[4]_i_8_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3_n_0\,
      I1 => \IP2Bus_Data[4]_i_9_n_0\,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(4),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[4]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[4]_i_12_n_0\,
      O => \IP2Bus_Data[4]_i_4_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_3_n_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_read(5)
    );
\IP2Bus_Data[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F70000"
    )
        port map (
      I0 => Q(4),
      I1 => bank0_read(10),
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[4]_i_2_0\(4),
      I4 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[4]_i_7_n_0\
    );
\IP2Bus_Data[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_5_n_0\,
      I1 => \IP2Bus_Data_reg[7]\(4),
      I2 => \IP2Bus_Data[4]_i_2_1\(4),
      I3 => bank0_read(6),
      O => \IP2Bus_Data[4]_i_8_n_0\
    );
\IP2Bus_Data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020000000000"
    )
        port map (
      I0 => \tx_cfg_did_reg[7]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[4]_i_9_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F200FFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => \IP2Bus_Data[5]_i_2_n_0\,
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data_reg[5]_i_3_n_0\,
      I5 => chip_select(0),
      O => D(5)
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(5),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(5),
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => p_3_in(5),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[5]_i_4_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F447F77"
    )
        port map (
      I0 => p_8_in(5),
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => p_7_in(5),
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F200FFFF"
    )
        port map (
      I0 => Q(6),
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => \IP2Bus_Data[6]_i_2_n_0\,
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data_reg[6]_i_3_n_0\,
      I5 => chip_select(0),
      O => D(6)
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(6),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(6),
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => p_3_in(6),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F447F77"
    )
        port map (
      I0 => p_8_in(6),
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => p_7_in(6),
      O => \IP2Bus_Data[6]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F200FFFF"
    )
        port map (
      I0 => Q(7),
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => \IP2Bus_Data[7]_i_2_n_0\,
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data_reg[7]_i_3_n_0\,
      I5 => chip_select(0),
      O => D(7)
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(7),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(7),
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data[11]_i_12_n_0\,
      I4 => \tx_cfg_octets_per_frame_reg[0]\,
      I5 => \IP2Bus_Data[11]_i_11_n_0\,
      O => \IP2Bus_Data[7]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => p_3_in(7),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[7]_i_6_n_0\
    );
\IP2Bus_Data[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F447F77"
    )
        port map (
      I0 => p_8_in(7),
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => p_7_in(7),
      O => \IP2Bus_Data[7]_i_7_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA30BABA30303030"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data[8]_i_2_n_0\,
      I2 => \IP2Bus_Data[11]_i_3_n_0\,
      I3 => p_8_in(8),
      I4 => bank2_read(3),
      I5 => \IP2Bus_Data[8]_i_3_n_0\,
      O => D(8)
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDDDDD"
    )
        port map (
      I0 => p_30_in(1),
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data[16]_i_8_n_0\,
      I3 => bank0_read(10),
      I4 => Q(8),
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_4_n_0\,
      I1 => p_3_in(8),
      I2 => \IP2Bus_Data[15]_i_2_n_0\,
      I3 => bank2_read(4),
      I4 => p_7_in(8),
      I5 => bank2_read(3),
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73FF3FFF7FFF3FFF"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => \tx_cfg_n_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => p_5_in(0),
      O => \IP2Bus_Data[8]_i_4_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => Q(9),
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data[9]_i_3_n_0\,
      I5 => \IP2Bus_Data[10]_i_4_n_0\,
      O => D(9)
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_3_n_0\,
      I1 => p_30_in(2),
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA800000AA80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => p_7_in(9),
      I2 => bank2_read(4),
      I3 => \IP2Bus_Data[9]_i_4_n_0\,
      I4 => bank2_read(3),
      I5 => p_8_in(9),
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000A0000000"
    )
        port map (
      I0 => p_3_in(9),
      I1 => p_5_in(1),
      I2 => \tx_cfg_n_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[9]_i_4_n_0\
    );
\IP2Bus_Data_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \IP2Bus_Data[1]_i_3_n_0\,
      O => D(1),
      S => chip_select(0)
    );
\IP2Bus_Data_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[5]_i_4_n_0\,
      I1 => \IP2Bus_Data[5]_i_5_n_0\,
      O => \IP2Bus_Data_reg[5]_i_3_n_0\,
      S => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[6]_i_4_n_0\,
      I1 => \IP2Bus_Data[6]_i_5_n_0\,
      O => \IP2Bus_Data_reg[6]_i_3_n_0\,
      S => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[7]_i_6_n_0\,
      I1 => \IP2Bus_Data[7]_i_7_n_0\,
      O => \IP2Bus_Data_reg[7]_i_3_n_0\,
      S => \IP2Bus_Data[28]_i_3_n_0\
    );
IP2Bus_RdAck_rr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\
    );
axi_avalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEBAAABBAEBAAAA"
    )
        port map (
      I0 => cs_ce_ld_enable_i,
      I1 => bus2ip_rnw_reg_reg(2),
      I2 => bus2ip_rnw_reg_reg(0),
      I3 => bus2ip_rnw_reg_reg(1),
      I4 => axi_avalid_reg,
      I5 => s_axi_awvalid,
      O => \^axi_avalid\
    );
bus2ip_rnw_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF3FFD00030000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => bus2ip_rnw_reg_reg(2),
      I2 => bus2ip_rnw_reg_reg(0),
      I3 => bus2ip_rnw_reg_reg(1),
      I4 => s_axi_arvalid,
      I5 => bus2ip_rnw_reg_reg_0,
      O => \^bus2ip_rnw_i\
    );
counter_en_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD11111C0C00000"
    )
        port map (
      I0 => counter_en_reg_i_2_n_0,
      I1 => counter_en_reg_reg,
      I2 => counter_en_reg_reg_0,
      I3 => counter_en_reg_reg_1,
      I4 => counter_en_reg_reg_2,
      I5 => counter_en_reg,
      O => \^counter_en_i\
    );
counter_en_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => data_timeout,
      O => counter_en_reg_i_2_n_0
    );
\icount_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44000050"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(2),
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => bus2ip_rnw_reg_reg(0),
      I4 => bus2ip_rnw_reg_reg(1),
      I5 => \^counter_en_i\,
      O => \FSM_sequential_access_cs_reg[2]\
    );
s_axi_wready_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(2),
      I1 => bus2ip_rnw_reg_reg(0),
      I2 => bus2ip_rnw_reg_reg(1),
      I3 => data_timeout,
      I4 => Bus2IP_WrCE,
      O => s_axi_wready_i
    );
\tx_cfg_adjcnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(0),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_10\(0)
    );
tx_cfg_adjdir_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => bank2_write(7),
      I2 => \tx_cfg_cs_reg[1]\(2),
      I3 => tx_cfg_adjdir,
      O => \s_axi_wdata[16]_1\
    );
\tx_cfg_bid[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_did_reg[7]\,
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \tx_cfg_did_reg[7]_0\,
      I5 => \tx_cfg_cs_reg[1]\(1),
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\(0)
    );
\tx_cfg_cf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(3),
      O => \bus2ip_addr_reg_reg[3]_9\(0)
    );
\tx_cfg_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(3),
      O => \bus2ip_addr_reg_reg[3]_6\(0)
    );
\tx_cfg_did[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_did_reg[7]\,
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \tx_cfg_did_reg[7]_0\,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0)
    );
\tx_cfg_frames_per_multi[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_4\(0)
    );
tx_cfg_hd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => bank2_write(5),
      I2 => \tx_cfg_cs_reg[1]\(2),
      I3 => p_5_in(5),
      O => \s_axi_wdata[16]_0\
    );
tx_cfg_hd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_write(5)
    );
\tx_cfg_lanes_in_use[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \tx_cfg_lid0_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(1),
      O => E(1)
    );
\tx_cfg_lanes_in_use[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \tx_cfg_lid0_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => E(0)
    );
\tx_cfg_lid0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_lid0_reg[0]\,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_1\(0)
    );
\tx_cfg_lid1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_2\(0)
    );
\tx_cfg_lid2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \tx_cfg_lid0_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]\(0)
    );
\tx_cfg_lid3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_0\(0)
    );
\tx_cfg_m[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_5\(0)
    );
\tx_cfg_multi_frames[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_sysref_delay_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_3\(0)
    );
\tx_cfg_n[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[3]_4\(0)
    );
\tx_cfg_np[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(2),
      O => \bus2ip_addr_reg_reg[3]_7\(0)
    );
\tx_cfg_octets_per_frame[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_lid0_reg[0]\,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_3\(0)
    );
tx_cfg_phadj_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => bank2_write(7),
      I2 => \tx_cfg_cs_reg[1]\(1),
      I3 => tx_cfg_phadj,
      O => \s_axi_wdata[8]\
    );
tx_cfg_phadj_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_write(7)
    );
\tx_cfg_res1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_0\(0)
    );
\tx_cfg_res2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[2]\(0)
    );
tx_cfg_reset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFF0F0EE00F0F0"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wdata(1),
      I2 => tx_cfg_reset_i_reg,
      I3 => \tx_cfg_cs_reg[1]\(0),
      I4 => bank0_write(1),
      I5 => tx_cfg_reset_i,
      O => s_axi_wdata_0_sn_1
    );
tx_cfg_reset_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank0_write(1)
    );
\tx_cfg_s[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[3]_8\(0)
    );
tx_cfg_scr_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => tx_cfg_scr_enable_i_2_n_0,
      I3 => \tx_cfg_cs_reg[1]\(0),
      I4 => tx_cfg_scr,
      O => \s_axi_wdata[0]_1\
    );
tx_cfg_scr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(1),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      O => tx_cfg_scr_enable_i_2_n_0
    );
tx_cfg_sticky_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => bank0_write(1),
      I2 => \tx_cfg_cs_reg[1]\(0),
      I3 => tx_cfg_reset_i_reg,
      O => s_axi_wdata_1_sn_1
    );
\tx_cfg_subclass[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_1\(0)
    );
tx_cfg_support_lane_sync_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => tx_cfg_support_lane_sync_i_2_n_0,
      I3 => \tx_cfg_cs_reg[1]\(0),
      I4 => support_lane_sync,
      O => \s_axi_wdata[0]_0\
    );
tx_cfg_support_lane_sync_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      O => tx_cfg_support_lane_sync_i_2_n_0
    );
tx_cfg_sysref_always_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => bank0_write(4),
      I2 => \tx_cfg_cs_reg[1]\(0),
      I3 => p_30_in(0),
      O => \s_axi_wdata[0]_2\
    );
tx_cfg_sysref_always_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_write(4)
    );
tx_cfg_sysref_resync_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => bank0_write(4),
      I2 => \tx_cfg_cs_reg[1]\(2),
      I3 => p_30_in(5),
      O => \s_axi_wdata[16]\
    );
\tx_cfg_test_modes[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_sysref_delay_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_5\(0)
    );
\tx_sysref_delay[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_sysref_delay_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[3]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_system_jesd204_0_0_counter_f is
  port (
    cs_ce_ld_enable_i : out STD_LOGIC;
    \DATA_PHASE_WDT.data_timeout_reg\ : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    s_axi_wvalid_0 : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]_0\ : out STD_LOGIC;
    \DATA_PHASE_WDT.timeout_i\ : out STD_LOGIC;
    counter_en_i : in STD_LOGIC;
    data_timeout : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \icount_out_reg[6]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_system_jesd204_0_0_counter_f : entity is "system_jesd204_0_0_counter_f";
end system_jesd204_0_0_system_jesd204_0_0_counter_f;

architecture STRUCTURE of system_jesd204_0_0_system_jesd204_0_0_counter_f is
  signal \^data_phase_wdt.timeout_i\ : STD_LOGIC;
  signal \^cs_ce_ld_enable_i\ : STD_LOGIC;
  signal \icount_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \icount_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \icount_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \icount_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[6]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of counter_en_reg_i_3 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of counter_en_reg_i_4 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of counter_en_reg_i_6 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \icount_out[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \icount_out[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \icount_out[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \icount_out[4]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \icount_out[5]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \icount_out[6]_i_2\ : label is "soft_lutpair301";
begin
  \DATA_PHASE_WDT.timeout_i\ <= \^data_phase_wdt.timeout_i\;
  cs_ce_ld_enable_i <= \^cs_ce_ld_enable_i\;
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009810"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_axi_arvalid,
      I3 => s_axi_wvalid,
      I4 => Q(2),
      O => \^cs_ce_ld_enable_i\
    );
counter_en_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \FSM_sequential_access_cs_reg[1]\
    );
counter_en_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_arvalid,
      I2 => Q(0),
      I3 => Q(1),
      O => s_axi_wvalid_0
    );
counter_en_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF10F00FFF10F0F"
    )
        port map (
      I0 => data_timeout,
      I1 => IP2Bus_RdAck,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => s_axi_awvalid,
      O => \DATA_PHASE_WDT.data_timeout_reg\
    );
counter_en_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \FSM_sequential_access_cs_reg[1]_0\
    );
\icount_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44000050FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \icount_out_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\icount_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => \^cs_ce_ld_enable_i\,
      I1 => counter_en_i,
      I2 => \icount_out_reg_n_0_[0]\,
      I3 => \icount_out_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\icount_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => \^cs_ce_ld_enable_i\,
      I1 => \icount_out_reg_n_0_[2]\,
      I2 => \icount_out_reg_n_0_[1]\,
      I3 => \icount_out[4]_i_2_n_0\,
      O => p_1_in(2)
    );
\icount_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7EFF81"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \^cs_ce_ld_enable_i\,
      I4 => \icount_out_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\icount_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFEFFFF8001"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \icount_out_reg_n_0_[3]\,
      I4 => \^cs_ce_ld_enable_i\,
      I5 => \icount_out_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\icount_out[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => counter_en_i,
      I2 => \icount_out_reg_n_0_[0]\,
      O => \icount_out[4]_i_2_n_0\
    );
\icount_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => \^cs_ce_ld_enable_i\,
      I1 => \icount_out_reg_n_0_[5]\,
      I2 => \icount_out_reg_n_0_[4]\,
      I3 => \icount_out[6]_i_3_n_0\,
      O => p_1_in(5)
    );
\icount_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007E81"
    )
        port map (
      I0 => \icount_out[6]_i_3_n_0\,
      I1 => \icount_out_reg_n_0_[4]\,
      I2 => \icount_out_reg_n_0_[5]\,
      I3 => \icount_out_reg_n_0_[6]\,
      I4 => \^cs_ce_ld_enable_i\,
      O => p_1_in(6)
    );
\icount_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFE"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \icount_out_reg_n_0_[3]\,
      I4 => \icount_out_reg_n_0_[4]\,
      O => \icount_out[6]_i_3_n_0\
    );
\icount_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222222E"
    )
        port map (
      I0 => \^data_phase_wdt.timeout_i\,
      I1 => \icount_out_reg[6]_0\,
      I2 => \icount_out_reg_n_0_[6]\,
      I3 => \icount_out_reg_n_0_[5]\,
      I4 => \icount_out[7]_i_2_n_0\,
      I5 => \^cs_ce_ld_enable_i\,
      O => \icount_out[7]_i_1_n_0\
    );
\icount_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFE"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \icount_out_reg_n_0_[3]\,
      I4 => \icount_out_reg_n_0_[4]\,
      I5 => \icount_out_reg_n_0_[5]\,
      O => \icount_out[7]_i_2_n_0\
    );
\icount_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(0),
      Q => \icount_out_reg_n_0_[0]\,
      R => '0'
    );
\icount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(1),
      Q => \icount_out_reg_n_0_[1]\,
      R => '0'
    );
\icount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(2),
      Q => \icount_out_reg_n_0_[2]\,
      R => '0'
    );
\icount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(3),
      Q => \icount_out_reg_n_0_[3]\,
      R => '0'
    );
\icount_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(4),
      Q => \icount_out_reg_n_0_[4]\,
      R => '0'
    );
\icount_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(5),
      Q => \icount_out_reg_n_0_[5]\,
      R => '0'
    );
\icount_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(6),
      Q => \icount_out_reg_n_0_[6]\,
      R => '0'
    );
\icount_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \icount_out[7]_i_1_n_0\,
      Q => \^data_phase_wdt.timeout_i\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of system_jesd204_0_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of system_jesd204_0_0_xpm_cdc_async_rst : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of system_jesd204_0_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of system_jesd204_0_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of system_jesd204_0_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of system_jesd204_0_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_jesd204_0_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of system_jesd204_0_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end system_jesd204_0_0_xpm_cdc_async_rst;

architecture STRUCTURE of system_jesd204_0_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[4]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(4);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(2),
      PRE => src_arst,
      Q => arststages_ff(3)
    );
\arststages_ff_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(3),
      PRE => src_arst,
      Q => arststages_ff(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of system_jesd204_0_0_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of system_jesd204_0_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_jesd204_0_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of system_jesd204_0_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of system_jesd204_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_jesd204_0_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of system_jesd204_0_0_xpm_cdc_single : entity is "SINGLE";
end system_jesd204_0_0_xpm_cdc_single;

architecture STRUCTURE of system_jesd204_0_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_jesd204_0_0_xpm_cdc_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_jesd204_0_0_xpm_cdc_single__5\ : entity is "SINGLE";
end \system_jesd204_0_0_xpm_cdc_single__5\;

architecture STRUCTURE of \system_jesd204_0_0_xpm_cdc_single__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_jesd204_0_0_xpm_cdc_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_jesd204_0_0_xpm_cdc_single__6\ : entity is "SINGLE";
end \system_jesd204_0_0_xpm_cdc_single__6\;

architecture STRUCTURE of \system_jesd204_0_0_xpm_cdc_single__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_jesd204_0_0_xpm_cdc_single__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_jesd204_0_0_xpm_cdc_single__7\ : entity is "SINGLE";
end \system_jesd204_0_0_xpm_cdc_single__7\;

architecture STRUCTURE of \system_jesd204_0_0_xpm_cdc_single__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_jesd204_0_0_xpm_cdc_single__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \system_jesd204_0_0_xpm_cdc_single__8\ : entity is "SINGLE";
end \system_jesd204_0_0_xpm_cdc_single__8\;

architecture STRUCTURE of \system_jesd204_0_0_xpm_cdc_single__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_jesd204_v7_2_6_tx_counters_32 is
  port (
    got_sync_reg_0 : out STD_LOGIC;
    sysref_captured : out STD_LOGIC;
    start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \strobe_dataxy_reg[0]_0\ : out STD_LOGIC;
    \strobe_dataxy_reg[1]_0\ : out STD_LOGIC;
    \strobe_dataxy_reg[2]_0\ : out STD_LOGIC;
    \strobe_dataxy_reg[3]_0\ : out STD_LOGIC;
    sync_r2_reg_0 : out STD_LOGIC;
    \cfg_count_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \cfg_count_reg[3]_1\ : out STD_LOGIC;
    \cfg_count_reg[2]_0\ : out STD_LOGIC;
    \cfg_count_reg[3]_2\ : out STD_LOGIC;
    \cfg_count_reg[2]_1\ : out STD_LOGIC;
    \cfg_count_reg[3]_3\ : out STD_LOGIC;
    \cfg_count_reg[2]_2\ : out STD_LOGIC;
    \cfg_count_reg[3]_4\ : out STD_LOGIC;
    \cfg_count_reg[2]_3\ : out STD_LOGIC;
    \cfg_count_reg[3]_5\ : out STD_LOGIC;
    \cfg_count_reg[2]_4\ : out STD_LOGIC;
    \cfg_count_reg[3]_6\ : out STD_LOGIC;
    \cfg_count_reg[3]_7\ : out STD_LOGIC;
    \cfg_count_reg[3]_8\ : out STD_LOGIC;
    \cfg_count_reg[3]_9\ : out STD_LOGIC;
    \cfg_count_reg[2]_5\ : out STD_LOGIC;
    \cfg_count_reg[3]_10\ : out STD_LOGIC;
    \cfg_count_reg[3]_11\ : out STD_LOGIC;
    \cfg_count_reg[3]_12\ : out STD_LOGIC;
    \cfg_count_reg[3]_13\ : out STD_LOGIC;
    \cfg_count_reg[3]_14\ : out STD_LOGIC;
    \cfg_count_reg[3]_15\ : out STD_LOGIC;
    \cfg_count_reg[3]_16\ : out STD_LOGIC;
    \cfg_count_reg[3]_17\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \strobe_user_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \txdatain_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \txdatain_i_reg[63]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \txdatain_i_reg[95]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \txdatain_i_reg[127]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    sync_combine : in STD_LOGIC;
    rst : in STD_LOGIC;
    subclass : in STD_LOGIC_VECTOR ( 1 downto 0 );
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    multi_frames : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sysref_always : in STD_LOGIC;
    tx_cfg_f : in STD_LOGIC_VECTOR ( 7 downto 0 );
    octets_per_multi : in STD_LOGIC_VECTOR ( 9 downto 0 );
    txready : in STD_LOGIC;
    sysref_resync : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    tx_cfg_m : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_did : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_adjcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_np : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_s : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_k : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \link_cfg_data_r_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_cf : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_res1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_res2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \link_cfg_data_r_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_cs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_hd : in STD_LOGIC;
    tx_cfg_adjdir : in STD_LOGIC;
    sysref_in : in STD_LOGIC;
    lmfc_pulse_delay : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    tx_cfg_lid0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \init_seq_data_reg[2]\ : in STD_LOGIC;
    \init_seq_data_reg[3]\ : in STD_LOGIC;
    \init_seq_data_reg[4]\ : in STD_LOGIC;
    \init_seq_data_reg[5]\ : in STD_LOGIC;
    \init_seq_data_reg[6]\ : in STD_LOGIC;
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \init_seq_data_reg[10]\ : in STD_LOGIC;
    \init_seq_data_reg[11]\ : in STD_LOGIC;
    \init_seq_data_reg[12]\ : in STD_LOGIC;
    \init_seq_data_reg[13]\ : in STD_LOGIC;
    \init_seq_data_reg[14]\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data_reg[16]\ : in STD_LOGIC;
    \init_seq_data_reg[17]\ : in STD_LOGIC;
    \init_seq_data_reg[18]\ : in STD_LOGIC;
    \init_seq_data_reg[18]_0\ : in STD_LOGIC;
    \init_seq_data_reg[19]\ : in STD_LOGIC;
    \init_seq_data_reg[19]_0\ : in STD_LOGIC;
    \init_seq_data_reg[20]\ : in STD_LOGIC;
    \init_seq_data_reg[20]_0\ : in STD_LOGIC;
    \init_seq_data_reg[21]\ : in STD_LOGIC;
    \init_seq_data_reg[21]_0\ : in STD_LOGIC;
    \init_seq_data_reg[22]\ : in STD_LOGIC;
    \init_seq_data_reg[22]_0\ : in STD_LOGIC;
    \init_seq_data_reg[23]\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data_reg[24]\ : in STD_LOGIC;
    \init_seq_data_reg[25]\ : in STD_LOGIC;
    \init_seq_data_reg[26]\ : in STD_LOGIC;
    \init_seq_data_reg[26]_0\ : in STD_LOGIC;
    \init_seq_data_reg[27]\ : in STD_LOGIC;
    \init_seq_data_reg[27]_0\ : in STD_LOGIC;
    \init_seq_data_reg[28]\ : in STD_LOGIC;
    \init_seq_data_reg[28]_0\ : in STD_LOGIC;
    \init_seq_data_reg[29]\ : in STD_LOGIC;
    \init_seq_data_reg[29]_0\ : in STD_LOGIC;
    \init_seq_data_reg[30]\ : in STD_LOGIC;
    \init_seq_data_reg[30]_0\ : in STD_LOGIC;
    \init_seq_data_reg[31]_0\ : in STD_LOGIC;
    tx_cfg_lid1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[2]_0\ : in STD_LOGIC;
    \init_seq_data_reg[3]_0\ : in STD_LOGIC;
    \init_seq_data_reg[4]_0\ : in STD_LOGIC;
    \init_seq_data_reg[5]_0\ : in STD_LOGIC;
    \init_seq_data_reg[6]_0\ : in STD_LOGIC;
    \init_seq_data_reg[10]_0\ : in STD_LOGIC;
    \init_seq_data_reg[11]_0\ : in STD_LOGIC;
    \init_seq_data_reg[12]_0\ : in STD_LOGIC;
    \init_seq_data_reg[13]_0\ : in STD_LOGIC;
    \init_seq_data_reg[14]_0\ : in STD_LOGIC;
    \init_seq_data_reg[18]_1\ : in STD_LOGIC;
    \init_seq_data_reg[19]_1\ : in STD_LOGIC;
    \init_seq_data_reg[20]_1\ : in STD_LOGIC;
    \init_seq_data_reg[21]_1\ : in STD_LOGIC;
    \init_seq_data_reg[22]_1\ : in STD_LOGIC;
    \init_seq_data_reg[26]_1\ : in STD_LOGIC;
    \init_seq_data_reg[27]_1\ : in STD_LOGIC;
    \init_seq_data_reg[28]_1\ : in STD_LOGIC;
    \init_seq_data_reg[29]_1\ : in STD_LOGIC;
    \init_seq_data_reg[30]_1\ : in STD_LOGIC;
    tx_cfg_lid2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[2]_1\ : in STD_LOGIC;
    \init_seq_data_reg[3]_1\ : in STD_LOGIC;
    \init_seq_data_reg[4]_1\ : in STD_LOGIC;
    \init_seq_data_reg[5]_1\ : in STD_LOGIC;
    \init_seq_data_reg[6]_1\ : in STD_LOGIC;
    \init_seq_data_reg[10]_1\ : in STD_LOGIC;
    \init_seq_data_reg[11]_1\ : in STD_LOGIC;
    \init_seq_data_reg[12]_1\ : in STD_LOGIC;
    \init_seq_data_reg[13]_1\ : in STD_LOGIC;
    \init_seq_data_reg[14]_1\ : in STD_LOGIC;
    \init_seq_data_reg[18]_2\ : in STD_LOGIC;
    \init_seq_data_reg[19]_2\ : in STD_LOGIC;
    \init_seq_data_reg[20]_2\ : in STD_LOGIC;
    \init_seq_data_reg[21]_2\ : in STD_LOGIC;
    \init_seq_data_reg[22]_2\ : in STD_LOGIC;
    \init_seq_data_reg[26]_2\ : in STD_LOGIC;
    \init_seq_data_reg[27]_2\ : in STD_LOGIC;
    \init_seq_data_reg[28]_2\ : in STD_LOGIC;
    \init_seq_data_reg[29]_2\ : in STD_LOGIC;
    \init_seq_data_reg[30]_2\ : in STD_LOGIC;
    tx_cfg_lid3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[2]_2\ : in STD_LOGIC;
    \init_seq_data_reg[3]_2\ : in STD_LOGIC;
    \init_seq_data_reg[4]_2\ : in STD_LOGIC;
    \init_seq_data_reg[5]_2\ : in STD_LOGIC;
    \init_seq_data_reg[6]_2\ : in STD_LOGIC;
    \init_seq_data_reg[10]_2\ : in STD_LOGIC;
    \init_seq_data_reg[11]_2\ : in STD_LOGIC;
    \init_seq_data_reg[12]_2\ : in STD_LOGIC;
    \init_seq_data_reg[13]_2\ : in STD_LOGIC;
    \init_seq_data_reg[14]_2\ : in STD_LOGIC;
    \init_seq_data_reg[18]_3\ : in STD_LOGIC;
    \init_seq_data_reg[19]_3\ : in STD_LOGIC;
    \init_seq_data_reg[20]_3\ : in STD_LOGIC;
    \init_seq_data_reg[21]_3\ : in STD_LOGIC;
    \init_seq_data_reg[22]_3\ : in STD_LOGIC;
    \init_seq_data_reg[26]_3\ : in STD_LOGIC;
    \init_seq_data_reg[27]_3\ : in STD_LOGIC;
    \init_seq_data_reg[28]_3\ : in STD_LOGIC;
    \init_seq_data_reg[29]_3\ : in STD_LOGIC;
    \init_seq_data_reg[30]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_jesd204_v7_2_6_tx_counters_32 : entity is "jesd204_v7_2_6_tx_counters_32";
end system_jesd204_0_0_jesd204_v7_2_6_tx_counters_32;

architecture STRUCTURE of system_jesd204_0_0_jesd204_v7_2_6_tx_counters_32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \cfg_count_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[1]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[4]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[4]_i_3_n_0\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[1]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal cfg_count_r3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cst_hold : STD_LOGIC;
  signal dat_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dat_count_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dat_count_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_2_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_3_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_4_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_5_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_6_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal data00 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data10 : STD_LOGIC;
  signal data11 : STD_LOGIC;
  signal data12 : STD_LOGIC;
  signal data13 : STD_LOGIC;
  signal data14 : STD_LOGIC;
  signal data15 : STD_LOGIC;
  signal \data1__0\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal data8 : STD_LOGIC;
  signal data9 : STD_LOGIC;
  signal \frame_count[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_8_n_0\ : STD_LOGIC;
  signal \frame_count[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_8_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_reg[0]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \frame_count_reg[1]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \frame_count_reg[2]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \frame_count_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_reg[3]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_count_terminate0 : STD_LOGIC;
  signal frame_count_terminate00_out : STD_LOGIC;
  signal frame_count_terminate01_out : STD_LOGIC;
  signal frame_count_terminate02_out : STD_LOGIC;
  signal frame_count_terminate03_out : STD_LOGIC;
  signal \frame_count_terminate[11]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[11]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[11]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_10_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_11_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_12_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_8_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_9_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[3]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[3]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[7]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[7]\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32/data1\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal got_sync_i_1_n_0 : STD_LOGIC;
  signal got_sync_i_2_n_0 : STD_LOGIC;
  signal got_sync_i_3_n_0 : STD_LOGIC;
  signal got_sync_i_5_n_0 : STD_LOGIC;
  signal got_sync_r : STD_LOGIC;
  signal \^got_sync_reg_0\ : STD_LOGIC;
  signal got_sysref_r : STD_LOGIC;
  signal got_sysref_r_i_1_n_0 : STD_LOGIC;
  signal ila_done : STD_LOGIC;
  signal ila_done_i_1_n_0 : STD_LOGIC;
  signal ila_done_i_2_n_0 : STD_LOGIC;
  signal ila_two : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ila_two[0]_i_1_n_0\ : STD_LOGIC;
  signal \ila_two[1]_i_1_n_0\ : STD_LOGIC;
  signal \ila_two[1]_i_2_n_0\ : STD_LOGIC;
  signal \ila_two[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_7_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_7_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_7_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_5_n_0\ : STD_LOGIC;
  signal m_count : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[3][9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_next[2]_4\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \m_count_next[3]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_count_reg[0]_6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count_reg[1]_8\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count_reg[2]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count_reg[3]_7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal m_count_terminate0 : STD_LOGIC;
  signal m_count_terminate00_out : STD_LOGIC;
  signal m_count_terminate011_out : STD_LOGIC;
  signal m_count_terminate013_out : STD_LOGIC;
  signal m_count_terminate015_out : STD_LOGIC;
  signal m_count_terminate017_out : STD_LOGIC;
  signal m_count_terminate019_out : STD_LOGIC;
  signal m_count_terminate01_out : STD_LOGIC;
  signal m_count_terminate021_out : STD_LOGIC;
  signal m_count_terminate02_out : STD_LOGIC;
  signal m_count_terminate03_out : STD_LOGIC;
  signal m_count_terminate05_out : STD_LOGIC;
  signal m_count_terminate07_out : STD_LOGIC;
  signal m_count_terminate09_out : STD_LOGIC;
  signal \m_count_terminate[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_12_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_12_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_12_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_13_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_14_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[13]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[14]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[15]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[9]\ : STD_LOGIC;
  signal mf_count0 : STD_LOGIC;
  signal \mf_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[8]\ : STD_LOGIC;
  signal mfc_end : STD_LOGIC;
  signal mfc_end_i_1_n_0 : STD_LOGIC;
  signal mfc_rst : STD_LOGIC;
  signal mfc_rst0 : STD_LOGIC;
  signal mfc_rst_i_10_n_0 : STD_LOGIC;
  signal mfc_rst_i_11_n_0 : STD_LOGIC;
  signal mfc_rst_i_12_n_0 : STD_LOGIC;
  signal mfc_rst_i_2_n_0 : STD_LOGIC;
  signal mfc_rst_i_3_n_0 : STD_LOGIC;
  signal mfc_rst_i_4_n_0 : STD_LOGIC;
  signal mfc_rst_i_5_n_0 : STD_LOGIC;
  signal mfc_rst_i_6_n_0 : STD_LOGIC;
  signal mfc_rst_i_7_n_0 : STD_LOGIC;
  signal mfc_rst_i_8_n_0 : STD_LOGIC;
  signal mfc_rst_i_9_n_0 : STD_LOGIC;
  signal octets_per_frame_minus_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of octets_per_frame_minus_4 : signal is std.standard.true;
  signal \octets_per_frame_minus_4[3]_i_1_n_0\ : STD_LOGIC;
  signal octets_per_frame_minus_4_reg0 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal octets_per_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of octets_per_frame_r : signal is std.standard.true;
  signal octets_per_frame_small : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of octets_per_frame_small : signal is std.standard.true;
  signal \octets_per_frame_small[0]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_frame_small[1]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_frame_small[2]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_frame_small[3]_i_1_n_0\ : STD_LOGIC;
  signal octets_per_multi_m1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal octets_per_multi_minus_4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute DONT_TOUCH of octets_per_multi_minus_4 : signal is std.standard.true;
  signal \octets_per_multi_minus_4[2]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_multi_minus_4[7]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_multi_minus_4[9]_i_3_n_0\ : STD_LOGIC;
  signal octets_per_multi_minus_4_reg0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in1_in__0_0\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_7_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \pulse_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal \start_of_frame[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_of_frame[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_of_frame[2]_i_1_n_0\ : STD_LOGIC;
  signal \start_of_frame[3]_i_1_n_0\ : STD_LOGIC;
  signal start_of_frame_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal start_of_multiframe_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_align_sym : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_align_sym_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_align_sym_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_align_sym_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_align_sym_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_align_sym_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal strobe_cfg_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_cfg_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_cfg_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[3]\ : STD_LOGIC;
  signal strobe_cfg_start : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_cnd : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_cnd[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cnd[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cnd[0]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cnd[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cnd[1]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_6_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_7_n_0\ : STD_LOGIC;
  signal strobe_cnd_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_cnd_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cnd_reg_n_0_[1]\ : STD_LOGIC;
  signal strobe_cst : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_cst[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cst[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_5_n_0\ : STD_LOGIC;
  signal strobe_cst_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_cst_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cst_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal strobe_dataxy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_eof : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_eof0 : STD_LOGIC;
  signal strobe_eof03_out : STD_LOGIC;
  signal strobe_eof04_out : STD_LOGIC;
  signal strobe_eof05_out : STD_LOGIC;
  signal \strobe_eof[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[0]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eof[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[1]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eof[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eof[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[3]_i_3_n_0\ : STD_LOGIC;
  signal strobe_eof_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_eof_r4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_eof_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eof_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eof_r[2]_i_1_n_0\ : STD_LOGIC;
  signal strobe_eom : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal strobe_eom0 : STD_LOGIC;
  signal strobe_eom03_out : STD_LOGIC;
  signal strobe_eom04_out : STD_LOGIC;
  signal strobe_eom05_out : STD_LOGIC;
  signal \strobe_eom[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[0]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[0]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[0]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_10_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_6_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_7_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_8_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_9_n_0\ : STD_LOGIC;
  signal \strobe_eom__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal strobe_eom_r4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_eom_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eom_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eom_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[3]\ : STD_LOGIC;
  signal strobe_go_r : STD_LOGIC;
  signal strobe_go_r2 : STD_LOGIC;
  signal strobe_go_r_i_1_n_0 : STD_LOGIC;
  signal strobe_ila_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_ila_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_ila_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_sof[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_sof[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_sof[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_sof[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[3]_i_2_n_0\ : STD_LOGIC;
  signal strobe_sof_r : STD_LOGIC;
  signal strobe_sof_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_sof_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_som[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_som[3]_i_1_n_0\ : STD_LOGIC;
  signal strobe_som_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_som_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_som_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_som_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_som_reg_n_0_[2]\ : STD_LOGIC;
  signal strobe_start_of_seq : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_start_of_seq_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_start_of_seq_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \^strobe_user_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_usr_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal strobe_usr_r3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_usr_r4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_lost : STD_LOGIC;
  signal sync_r : STD_LOGIC;
  signal sync_r2 : STD_LOGIC;
  signal sync_r3 : STD_LOGIC;
  signal sysref_r : STD_LOGIC;
  signal sysref_r2 : STD_LOGIC;
  signal sysref_r2_i_4_n_0 : STD_LOGIC;
  signal sysref_r2_i_5_n_0 : STD_LOGIC;
  signal sysref_r2_i_6_n_0 : STD_LOGIC;
  signal sysref_r2_i_7_n_0 : STD_LOGIC;
  signal sysref_r2_reg_i_2_n_0 : STD_LOGIC;
  signal sysref_r2_reg_i_3_n_0 : STD_LOGIC;
  signal sysref_r3 : STD_LOGIC;
  signal sysref_r30 : STD_LOGIC;
  signal sysref_r40 : STD_LOGIC;
  signal sysref_r5_reg_srl2_n_0 : STD_LOGIC;
  signal sysref_r6 : STD_LOGIC;
  signal sysref_rst_r : STD_LOGIC;
  signal sysref_rst_r0 : STD_LOGIC;
  signal sysref_rst_r_i_2_n_0 : STD_LOGIC;
  signal txready_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cfg_count_r2[1]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \cfg_count_r2[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \cfg_count_r2[4]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dat_count_r2[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dat_count_r2[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dat_count_r2[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dat_count_r2[7]_i_3\ : label is "soft_lutpair237";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dat_count_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name : string;
  attribute srl_name of \dat_count_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[3]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[4]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[4]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[4]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[5]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[5]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[5]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[6]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[6]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[6]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[7]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[7]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \frame_count[0][0]_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \frame_count[0][3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \frame_count[0][4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \frame_count[0][5]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \frame_count[1][1]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \frame_count[1][1]_i_7\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \frame_count[1][4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \frame_count[1][5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \frame_count[1][6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \frame_count[2][1]_i_8\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \frame_count[2][4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \frame_count[2][5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \frame_count[2][6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \frame_count[3][7]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \frame_count_terminate[12]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \frame_count_terminate[13]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \frame_count_terminate[13]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \frame_count_terminate[14]_i_10\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \frame_count_terminate[14]_i_6\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \frame_count_terminate[14]_i_7\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of got_sync_i_3 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of got_sync_i_4 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of got_sysref_r_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of ila_done_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of ila_done_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ila_two[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ila_two[1]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \init_seq_data[10]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \init_seq_data[11]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \init_seq_data[12]_i_3__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \init_seq_data[12]_i_6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_7\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \init_seq_data[14]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_2__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \init_seq_data[17]_i_2__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \init_seq_data[17]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \init_seq_data[18]_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \init_seq_data[19]_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \init_seq_data[1]_i_2__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \init_seq_data[1]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \init_seq_data[20]_i_3__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \init_seq_data[20]_i_6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_2__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \init_seq_data[22]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \init_seq_data[22]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_2__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \init_seq_data[25]_i_2__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \init_seq_data[25]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \init_seq_data[26]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \init_seq_data[27]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \init_seq_data[28]_i_3__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \init_seq_data[28]_i_6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_7\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_2__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \init_seq_data[4]_i_3__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_2__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \init_seq_data[9]_i_2__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \init_seq_data[9]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \init_seq_k[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \init_seq_k[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \init_seq_k[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \init_seq_k[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \link_cfg_data_r[13]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \link_cfg_data_r[14]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \link_cfg_data_r[16]_i_5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \link_cfg_data_r[17]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \link_cfg_data_r[18]_i_5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \link_cfg_data_r[19]_i_5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \link_cfg_data_r[20]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \link_cfg_data_r[21]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \link_cfg_data_r[21]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \link_cfg_data_r[22]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \link_cfg_data_r[22]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \link_cfg_data_r[24]_i_4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \link_cfg_data_r[25]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \link_cfg_data_r[26]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \link_cfg_data_r[27]_i_4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \link_cfg_data_r[28]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \link_cfg_data_r[29]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \link_cfg_data_r[30]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \link_cfg_data_r[31]_i_5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \link_cfg_data_r[7]_i_7\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \m_count[0][0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_count[0][1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_count[0][2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \m_count[0][3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \m_count[0][5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_count[0][6]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_count[0][7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_count[0][7]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_count[0][8]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_count[1][0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_count[1][4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_count[1][5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_count[1][6]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_count[2][2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \m_count[2][3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \m_count[2][4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_count[2][5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_count[2][6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_count[2][9]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_count[3][3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \m_count[3][4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \m_count[3][5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_count[3][6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_count[3][9]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_count_terminate[0]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_count_terminate[0]_i_7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_10\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_9\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_count_terminate[12]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \m_count_terminate[13]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_count_terminate[13]_i_5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_count_terminate[14]_i_10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \m_count_terminate[14]_i_8\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_count_terminate[1]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_count_terminate[1]_i_8\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_count_terminate[2]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \m_count_terminate[2]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_count_terminate[4]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_count_terminate[5]_i_8\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_10\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_count_terminate[8]_i_13\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_count_terminate[8]_i_14\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \m_count_terminate[8]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_count_terminate[9]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_count_terminate[9]_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mf_count[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mf_count[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mf_count[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mf_count[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mf_count[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mf_count[8]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mf_count[8]_i_6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of mfc_rst_i_7 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of mfc_rst_i_8 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[6]_i_1\ : label is "soft_lutpair174";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \octets_per_frame_minus_4_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[0]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[6]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[8]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[9]_i_1\ : label is "soft_lutpair172";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \start_of_frame[0]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \start_of_frame[1]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \start_of_frame[2]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \start_of_frame[3]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \start_of_multiframe[0]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \start_of_multiframe[1]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \start_of_multiframe[2]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \start_of_multiframe[3]_INST_0\ : label is "soft_lutpair227";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[3]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of \strobe_cfg_r[1]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \strobe_cfg_r[2]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \strobe_cfg_r[2]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_7\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \strobe_cnd[0]_i_3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \strobe_cnd[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \strobe_cnd[1]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \strobe_cst[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \strobe_cst[0]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \strobe_cst[1]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \strobe_cst[2]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \strobe_cst[3]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \strobe_cst[3]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \strobe_cst[3]_i_5\ : label is "soft_lutpair185";
  attribute srl_bus_name of \strobe_cst_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_cst_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_cst_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_cst_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[3]_srl2 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[0]_srl3 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[1]_srl3 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[2]_srl3 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[3]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[0]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[1]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[2]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[3]_srl3 ";
  attribute SOFT_HLUTNM of \strobe_eof_r[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_9\ : label is "soft_lutpair170";
  attribute srl_bus_name of \strobe_eom_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[0]_srl3 ";
  attribute srl_bus_name of \strobe_eom_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[1]_srl3 ";
  attribute srl_bus_name of \strobe_eom_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[2]_srl3 ";
  attribute srl_bus_name of \strobe_eom_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[3]_srl3 ";
  attribute SOFT_HLUTNM of \strobe_ila_r[3]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \strobe_ila_r[3]_i_3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \strobe_sof[0]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \strobe_sof[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \strobe_sof[2]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \strobe_sof[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \strobe_sof_r[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \strobe_sof_r[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \strobe_som[2]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \strobe_som_r[0]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \strobe_som_r[1]_i_2\ : label is "soft_lutpair156";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of sysref_captured_INST_0 : label is "soft_lutpair241";
  attribute srl_name of sysref_r5_reg_srl2 : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/sysref_r5_reg_srl2 ";
  attribute SOFT_HLUTNM of sysref_r5_reg_srl2_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of txready_i_1 : label is "soft_lutpair199";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  got_sync_reg_0 <= \^got_sync_reg_0\;
  \strobe_user_reg[3]_0\(3 downto 0) <= \^strobe_user_reg[3]_0\(3 downto 0);
\cfg_count_r2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \cfg_count_r2[4]_i_3_n_0\,
      I1 => \strobe_cst_r_reg_n_0_[0]\,
      I2 => p_7_in,
      I3 => p_12_in,
      I4 => \cfg_count_r2[1]_i_2_n_0\,
      I5 => \cfg_count_r2_reg_n_0_[0]\,
      O => \cfg_count_r2[0]_i_1_n_0\
    );
\cfg_count_r2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AAA8A8"
    )
        port map (
      I0 => \cfg_count_r2[4]_i_3_n_0\,
      I1 => p_12_in,
      I2 => p_7_in,
      I3 => \cfg_count_r2[1]_i_2_n_0\,
      I4 => \cfg_count_r2_reg_n_0_[1]\,
      I5 => \strobe_cst_r_reg_n_0_[0]\,
      O => \cfg_count_r2[1]_i_1_n_0\
    );
\cfg_count_r2[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cst_hold,
      I1 => \strobe_cst_r_reg_n_0_[3]\,
      O => \cfg_count_r2[1]_i_2_n_0\
    );
\cfg_count_r2[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cfg_count_r2_reg_n_0_[2]\,
      O => \cfg_count_r2[2]_i_1_n_0\
    );
\cfg_count_r2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cfg_count_r2_reg_n_0_[2]\,
      I1 => \cfg_count_r2_reg_n_0_[3]\,
      O => \cfg_count_r2[3]_i_1_n_0\
    );
\cfg_count_r2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \cfg_count_r2[4]_i_3_n_0\,
      I1 => cst_hold,
      I2 => p_12_in,
      I3 => p_7_in,
      I4 => \strobe_cst_r_reg_n_0_[0]\,
      I5 => \strobe_cst_r_reg_n_0_[3]\,
      O => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r2[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cfg_count_r2_reg_n_0_[2]\,
      I1 => \cfg_count_r2_reg_n_0_[3]\,
      I2 => \cfg_count_r2_reg_n_0_[4]\,
      O => \cfg_count_r2[4]_i_2_n_0\
    );
\cfg_count_r2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => rst,
      I1 => \strobe_cfg_r_reg_n_0_[1]\,
      I2 => \strobe_cfg_r_reg_n_0_[0]\,
      I3 => \strobe_cfg_r_reg_n_0_[3]\,
      I4 => \strobe_cfg_r_reg_n_0_[2]\,
      I5 => \strobe_cfg_r[3]_i_7_n_0\,
      O => \cfg_count_r2[4]_i_3_n_0\
    );
\cfg_count_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[0]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[0]\,
      R => '0'
    );
\cfg_count_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[1]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[1]\,
      R => '0'
    );
\cfg_count_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[2]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[2]\,
      R => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[3]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[3]\,
      R => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[4]_i_2_n_0\,
      Q => \cfg_count_r2_reg_n_0_[4]\,
      R => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[0]\,
      Q => cfg_count_r3(0),
      R => '0'
    );
\cfg_count_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[1]\,
      Q => cfg_count_r3(1),
      R => '0'
    );
\cfg_count_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[2]\,
      Q => cfg_count_r3(2),
      R => '0'
    );
\cfg_count_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[3]\,
      Q => cfg_count_r3(3),
      R => '0'
    );
\cfg_count_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[4]\,
      Q => cfg_count_r3(4),
      R => '0'
    );
\cfg_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(0),
      Q => \^q\(0),
      R => '0'
    );
\cfg_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(1),
      Q => \^q\(1),
      R => '0'
    );
\cfg_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(2),
      Q => \^q\(2),
      R => '0'
    );
\cfg_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(3),
      Q => \^q\(3),
      R => '0'
    );
\cfg_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(4),
      Q => \^q\(4),
      R => '0'
    );
cst_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r_reg_n_0_[3]\,
      Q => cst_hold,
      R => '0'
    );
\dat_count_r2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACCCACCCFCCCECC"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => dat_count_r2(0),
      I2 => strobe_go_r2,
      I3 => strobe_go_r,
      I4 => p_0_in5_in,
      I5 => p_0_in3_in,
      O => \dat_count_r2[0]_i_1_n_0\
    );
\dat_count_r2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFCCCCCCF4CC"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => dat_count_r2(1),
      I2 => p_0_in1_in,
      I3 => strobe_go_r,
      I4 => strobe_go_r2,
      I5 => p_0_in3_in,
      O => \dat_count_r2[1]_i_1_n_0\
    );
\dat_count_r2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F555F555F555D5"
    )
        port map (
      I0 => dat_count_r2(2),
      I1 => p_0_in5_in,
      I2 => strobe_go_r,
      I3 => strobe_go_r2,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \dat_count_r2[2]_i_1_n_0\
    );
\dat_count_r2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => dat_count_r2(3),
      I1 => dat_count_r2(2),
      I2 => \dat_count_r2[7]_i_4_n_0\,
      O => \dat_count_r2[3]_i_1_n_0\
    );
\dat_count_r2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => dat_count_r2(2),
      I2 => dat_count_r2(3),
      I3 => dat_count_r2(4),
      O => \dat_count_r2[4]_i_1_n_0\
    );
\dat_count_r2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFD555"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => dat_count_r2(3),
      I2 => dat_count_r2(2),
      I3 => dat_count_r2(4),
      I4 => dat_count_r2(5),
      O => \dat_count_r2[5]_i_1_n_0\
    );
\dat_count_r2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFD5555555"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => dat_count_r2(4),
      I2 => dat_count_r2(2),
      I3 => dat_count_r2(3),
      I4 => dat_count_r2(5),
      I5 => dat_count_r2(6),
      O => \dat_count_r2[6]_i_1_n_0\
    );
\dat_count_r2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0080"
    )
        port map (
      I0 => \dat_count_r2[7]_i_2_n_0\,
      I1 => \strobe_som_r_reg_n_0_[0]\,
      I2 => strobe_go_r,
      I3 => strobe_go_r2,
      I4 => rst,
      O => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => \dat_count_r2[7]_i_5_n_0\,
      I2 => strobe_ila_r2(0),
      I3 => strobe_ila_r2(3),
      I4 => strobe_ila_r2(1),
      I5 => strobe_ila_r2(2),
      O => \dat_count_r2[7]_i_2_n_0\
    );
\dat_count_r2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => \dat_count_r2[7]_i_6_n_0\,
      I2 => dat_count_r2(7),
      O => \dat_count_r2[7]_i_3_n_0\
    );
\dat_count_r2[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FFF1FF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => strobe_go_r2,
      I3 => strobe_go_r,
      I4 => p_0_in5_in,
      O => \dat_count_r2[7]_i_4_n_0\
    );
\dat_count_r2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => rst,
      I1 => strobe_go_r2,
      I2 => strobe_go_r,
      I3 => \strobe_som_r_reg_n_0_[0]\,
      O => \dat_count_r2[7]_i_5_n_0\
    );
\dat_count_r2[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => dat_count_r2(5),
      I1 => dat_count_r2(3),
      I2 => dat_count_r2(2),
      I3 => dat_count_r2(4),
      I4 => dat_count_r2(6),
      O => \dat_count_r2[7]_i_6_n_0\
    );
\dat_count_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[0]_i_1_n_0\,
      Q => dat_count_r2(0),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[1]_i_1_n_0\,
      Q => dat_count_r2(1),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[2]_i_1_n_0\,
      Q => dat_count_r2(2),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[3]_i_1_n_0\,
      Q => dat_count_r2(3),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[4]_i_1_n_0\,
      Q => dat_count_r2(4),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[5]_i_1_n_0\,
      Q => dat_count_r2(5),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[6]_i_1_n_0\,
      Q => dat_count_r2(6),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[7]_i_3_n_0\,
      Q => dat_count_r2(7),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(0),
      Q => \dat_count_r4_reg[0]_srl2_n_0\
    );
\dat_count_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(1),
      Q => \dat_count_r4_reg[1]_srl2_n_0\
    );
\dat_count_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(2),
      Q => \dat_count_r4_reg[2]_srl2_n_0\
    );
\dat_count_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(3),
      Q => \dat_count_r4_reg[3]_srl2_n_0\
    );
\dat_count_r4_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(4),
      Q => \dat_count_r4_reg[4]_srl2_n_0\
    );
\dat_count_r4_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(5),
      Q => \dat_count_r4_reg[5]_srl2_n_0\
    );
\dat_count_r4_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(6),
      Q => \dat_count_r4_reg[6]_srl2_n_0\
    );
\dat_count_r4_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(7),
      Q => \dat_count_r4_reg[7]_srl2_n_0\
    );
\dat_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[0]_srl2_n_0\,
      Q => dat_count(0),
      R => '0'
    );
\dat_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[1]_srl2_n_0\,
      Q => dat_count(1),
      R => '0'
    );
\dat_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[2]_srl2_n_0\,
      Q => dat_count(2),
      R => '0'
    );
\dat_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[3]_srl2_n_0\,
      Q => dat_count(3),
      R => '0'
    );
\dat_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[4]_srl2_n_0\,
      Q => dat_count(4),
      R => '0'
    );
\dat_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[5]_srl2_n_0\,
      Q => dat_count(5),
      R => '0'
    );
\dat_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[6]_srl2_n_0\,
      Q => dat_count(6),
      R => '0'
    );
\dat_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[7]_srl2_n_0\,
      Q => dat_count(7),
      R => '0'
    );
\end_of_frame[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(0),
      O => p_4_out(0)
    );
\end_of_frame[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(1),
      O => p_4_out(1)
    );
\end_of_frame[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(2),
      O => p_4_out(2)
    );
\end_of_frame[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(3),
      O => p_4_out(3)
    );
\end_of_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(0),
      Q => \end_of_frame_reg[3]_0\(0),
      R => p_4_out(0)
    );
\end_of_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(1),
      Q => \end_of_frame_reg[3]_0\(1),
      R => p_4_out(1)
    );
\end_of_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(2),
      Q => \end_of_frame_reg[3]_0\(2),
      R => p_4_out(2)
    );
\end_of_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(3),
      Q => \end_of_frame_reg[3]_0\(3),
      R => p_4_out(3)
    );
\end_of_multiframe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(0),
      Q => \end_of_multiframe_reg[3]_0\(0),
      R => p_4_out(0)
    );
\end_of_multiframe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(1),
      Q => \end_of_multiframe_reg[3]_0\(1),
      R => p_4_out(1)
    );
\end_of_multiframe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(2),
      Q => \end_of_multiframe_reg[3]_0\(2),
      R => p_4_out(2)
    );
\end_of_multiframe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(3),
      Q => \end_of_multiframe_reg[3]_0\(3),
      R => p_4_out(3)
    );
\frame_count[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFBBAAAAAAAA"
    )
        port map (
      I0 => \frame_count[0][0]_i_2_n_0\,
      I1 => \frame_count[0][0]_i_3_n_0\,
      I2 => \frame_count[0][0]_i_4_n_0\,
      I3 => \frame_count[3][7]_i_4_n_0\,
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[3][7]_i_5_n_0\,
      O => \frame_count[0][0]_i_1_n_0\
    );
\frame_count[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400004440"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => \frame_count[0][1]_i_8_n_0\,
      I2 => \frame_count_terminate_reg_n_0_[3]\,
      I3 => \frame_count_reg[0]_9\(0),
      I4 => \frame_count_terminate_reg_n_0_[7]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[0][0]_i_2_n_0\
    );
\frame_count[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBFFBB"
    )
        port map (
      I0 => \frame_count[0][0]_i_5_n_0\,
      I1 => octets_per_frame_small(2),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => octets_per_frame_small(1),
      I5 => octets_per_frame_small(0),
      O => \frame_count[0][0]_i_3_n_0\
    );
\frame_count[0][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(0),
      O => \frame_count[0][0]_i_4_n_0\
    );
\frame_count[0][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_reg[3]_0\(7),
      I4 => \frame_count_reg[3]_0\(3),
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count[0][0]_i_5_n_0\
    );
\frame_count[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
        port map (
      I0 => \frame_count[0][1]_i_2_n_0\,
      I1 => octets_per_frame_small(2),
      I2 => octets_per_frame_small(3),
      I3 => sysref_rst_r,
      I4 => \frame_count[0][1]_i_3_n_0\,
      I5 => \frame_count[0][1]_i_4_n_0\,
      O => \frame_count[0][1]_i_1_n_0\
    );
\frame_count[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => octets_per_frame_small(0),
      I1 => octets_per_frame_small(1),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \strobe_sof[3]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      O => \frame_count[0][1]_i_2_n_0\
    );
\frame_count[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAAFFFF"
    )
        port map (
      I0 => \frame_count[0][1]_i_5_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count[0][1]_i_6_n_0\,
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[0][1]_i_7_n_0\,
      O => \frame_count[0][1]_i_3_n_0\
    );
\frame_count[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => \frame_count_terminate_reg_n_0_[11]\,
      I2 => \frame_count[0][1]_i_8_n_0\,
      I3 => \frame_count_terminate_reg_n_0_[7]\,
      I4 => \frame_count_terminate_reg_n_0_[3]\,
      I5 => \frame_count_reg[0]_9\(1),
      O => \frame_count[0][1]_i_4_n_0\
    );
\frame_count[0][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040400040000"
    )
        port map (
      I0 => octets_per_frame_small(0),
      I1 => octets_per_frame_small(1),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(1),
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count[0][1]_i_5_n_0\
    );
\frame_count[0][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => octets_per_frame_small(1),
      I2 => octets_per_frame_small(0),
      I3 => \frame_count_reg[3]_0\(2),
      O => \frame_count[0][1]_i_6_n_0\
    );
\frame_count[0][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => octets_per_frame_small(0),
      I3 => \strobe_sof[3]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count_reg[3]_0\(1),
      O => \frame_count[0][1]_i_7_n_0\
    );
\frame_count[0][1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => sysref_rst_r,
      O => \frame_count[0][1]_i_8_n_0\
    );
\frame_count[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(2),
      I1 => \frame_count[0][7]_i_3_n_0\,
      I2 => \frame_count[0][2]_i_2_n_0\,
      I3 => octets_per_frame_small(3),
      I4 => octets_per_frame_small(2),
      I5 => sysref_rst_r,
      O => \frame_count[0][2]_i_1_n_0\
    );
\frame_count[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFF9FDFBFFFBFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(0),
      I4 => octets_per_frame_small(0),
      I5 => octets_per_frame_small(1),
      O => \frame_count[0][2]_i_2_n_0\
    );
\frame_count[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(2),
      I2 => \frame_count_reg[0]_9\(3),
      O => \frame_count[0][3]_i_1_n_0\
    );
\frame_count[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(2),
      I2 => \frame_count_reg[0]_9\(3),
      I3 => \frame_count_reg[0]_9\(4),
      O => \frame_count[0][4]_i_1_n_0\
    );
\frame_count[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(3),
      I2 => \frame_count_reg[0]_9\(2),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => \frame_count_reg[0]_9\(5),
      O => \frame_count[0][5]_i_1_n_0\
    );
\frame_count[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(6),
      I2 => \frame_count_reg[0]_9\(4),
      I3 => \frame_count_reg[0]_9\(2),
      I4 => \frame_count_reg[0]_9\(3),
      I5 => \frame_count_reg[0]_9\(5),
      O => \frame_count[0][6]_i_1_n_0\
    );
\frame_count[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(7),
      I1 => \frame_count[0][7]_i_2_n_0\,
      I2 => \frame_count[0][7]_i_3_n_0\,
      O => \frame_count[0][7]_i_1_n_0\
    );
\frame_count[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(5),
      I1 => \frame_count_reg[0]_9\(3),
      I2 => \frame_count_reg[0]_9\(2),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => \frame_count_reg[0]_9\(6),
      O => \frame_count[0][7]_i_2_n_0\
    );
\frame_count[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_terminate_reg_n_0_[7]\,
      I3 => \frame_count_terminate_reg_n_0_[3]\,
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[0][7]_i_3_n_0\
    );
\frame_count[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3B3B3F3F30333"
    )
        port map (
      I0 => \frame_count[1][1]_i_3_n_0\,
      I1 => \frame_count[1][0]_i_2_n_0\,
      I2 => \frame_count[1][0]_i_3_n_0\,
      I3 => sysref_rst_r,
      I4 => octets_per_frame_small(0),
      I5 => octets_per_frame_small(1),
      O => \frame_count[1][0]_i_1_n_0\
    );
\frame_count[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBFBBBB"
    )
        port map (
      I0 => \frame_count[1][0]_i_4_n_0\,
      I1 => \frame_count[2][1]_i_7_n_0\,
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_reg[3]_0\(1),
      I4 => \frame_count[0][1]_i_6_n_0\,
      I5 => \frame_count[1][0]_i_5_n_0\,
      O => \frame_count[1][0]_i_2_n_0\
    );
\frame_count[1][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(3),
      O => \frame_count[1][0]_i_3_n_0\
    );
\frame_count[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000101010"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => octets_per_frame_small(0),
      I2 => octets_per_frame_small(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(1),
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count[1][0]_i_4_n_0\
    );
\frame_count[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFEAAAAAAAA"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => \frame_count_terminate_reg_n_0_[15]\,
      I2 => \frame_count_terminate_reg_n_0_[7]\,
      I3 => \frame_count_reg[1]_3\(0),
      I4 => \frame_count_terminate_reg_n_0_[11]\,
      I5 => \frame_count[1][2]_i_5_n_0\,
      O => \frame_count[1][0]_i_5_n_0\
    );
\frame_count[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8808"
    )
        port map (
      I0 => \frame_count[1][1]_i_2_n_0\,
      I1 => octets_per_frame_small(1),
      I2 => \frame_count[1][1]_i_3_n_0\,
      I3 => octets_per_frame_small(0),
      I4 => octets_per_frame_small(3),
      I5 => octets_per_frame_small(2),
      O => \frame_count[1][1]_i_1_n_0\
    );
\frame_count[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFF8FFF8F8F8"
    )
        port map (
      I0 => \frame_count[1][1]_i_4_n_0\,
      I1 => \frame_count[1][1]_i_5_n_0\,
      I2 => \frame_count[1][1]_i_6_n_0\,
      I3 => \frame_count[3][7]_i_3_n_0\,
      I4 => \frame_count[1][1]_i_7_n_0\,
      I5 => \frame_count_reg[1]_3\(1),
      O => \frame_count[1][1]_i_2_n_0\
    );
\frame_count[1][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(0),
      O => \frame_count[1][1]_i_3_n_0\
    );
\frame_count[1][1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => octets_per_frame_small(2),
      I2 => sysref_rst_r,
      O => \frame_count[1][1]_i_4_n_0\
    );
\frame_count[1][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001050101"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(0),
      I4 => octets_per_frame_small(1),
      I5 => octets_per_frame_small(0),
      O => \frame_count[1][1]_i_5_n_0\
    );
\frame_count[1][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \frame_count[2][0]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count[3][7]_i_4_n_0\,
      I3 => octets_per_frame_small(2),
      I4 => sysref_rst_r,
      I5 => octets_per_frame_small(3),
      O => \frame_count[1][1]_i_6_n_0\
    );
\frame_count[1][1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[11]\,
      I1 => \frame_count_terminate_reg_n_0_[7]\,
      O => \frame_count[1][1]_i_7_n_0\
    );
\frame_count[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A0000AA00"
    )
        port map (
      I0 => \frame_count[1][2]_i_2_n_0\,
      I1 => \frame_count[1][2]_i_3_n_0\,
      I2 => \frame_count_reg[3]_0\(1),
      I3 => octets_per_frame_small(3),
      I4 => sysref_rst_r,
      I5 => octets_per_frame_small(2),
      O => \frame_count[1][2]_i_1_n_0\
    );
\frame_count[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \frame_count[1][2]_i_4_n_0\,
      I1 => \frame_count[2][1]_i_7_n_0\,
      I2 => \frame_count[2][1]_i_8_n_0\,
      I3 => \frame_count_reg[1]_3\(2),
      I4 => \frame_count_terminate_reg_n_0_[7]\,
      I5 => \frame_count[1][2]_i_5_n_0\,
      O => \frame_count[1][2]_i_2_n_0\
    );
\frame_count[1][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => octets_per_frame_small(0),
      I4 => octets_per_frame_small(1),
      O => \frame_count[1][2]_i_3_n_0\
    );
\frame_count[1][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDFFFFF9FD"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => octets_per_frame_small(0),
      I3 => octets_per_frame_small(1),
      I4 => \strobe_sof[3]_i_2_n_0\,
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count[1][2]_i_4_n_0\
    );
\frame_count[1][2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => \frame_count_terminate_reg_n_0_[14]\,
      O => \frame_count[1][2]_i_5_n_0\
    );
\frame_count[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(2),
      I1 => \frame_count_reg[1]_3\(3),
      O => \frame_count[1][3]_i_1_n_0\
    );
\frame_count[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(4),
      I1 => \frame_count_reg[1]_3\(3),
      I2 => \frame_count_reg[1]_3\(2),
      O => \frame_count[1][4]_i_1_n_0\
    );
\frame_count[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(5),
      I1 => \frame_count_reg[1]_3\(4),
      I2 => \frame_count_reg[1]_3\(2),
      I3 => \frame_count_reg[1]_3\(3),
      O => \frame_count[1][5]_i_1_n_0\
    );
\frame_count[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(2),
      I1 => \frame_count_reg[1]_3\(3),
      I2 => \frame_count_reg[1]_3\(6),
      I3 => \frame_count_reg[1]_3\(5),
      I4 => \frame_count_reg[1]_3\(4),
      O => \frame_count[1][6]_i_1_n_0\
    );
\frame_count[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[7]\,
      I1 => \frame_count_terminate_reg_n_0_[11]\,
      I2 => \frame_count_terminate_reg_n_0_[14]\,
      I3 => sysref_rst_r,
      I4 => octets_per_frame_small(3),
      I5 => \frame_count_terminate_reg_n_0_[15]\,
      O => \frame_count[1][7]_i_1_n_0\
    );
\frame_count[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(4),
      I1 => \frame_count_reg[1]_3\(2),
      I2 => \frame_count_reg[1]_3\(3),
      I3 => \frame_count_reg[1]_3\(5),
      I4 => \frame_count_reg[1]_3\(7),
      I5 => \frame_count_reg[1]_3\(6),
      O => \frame_count[1][7]_i_2_n_0\
    );
\frame_count[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFEEE"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(3),
      I2 => \frame_count[3][7]_i_4_n_0\,
      I3 => \frame_count[2][0]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count[2][0]_i_3_n_0\,
      O => \frame_count[2][0]_i_1_n_0\
    );
\frame_count[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_reg[3]_0\(7),
      I4 => \frame_count_reg[3]_0\(3),
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count[2][0]_i_2_n_0\
    );
\frame_count[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => \frame_count[2][0]_i_4_n_0\,
      I1 => \frame_count[2][0]_i_5_n_0\,
      I2 => sysref_rst_r,
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => octets_per_frame_small(3),
      I5 => \frame_count[2][0]_i_6_n_0\,
      O => \frame_count[2][0]_i_3_n_0\
    );
\frame_count[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9090FF90"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count[0][1]_i_6_n_0\,
      I3 => \frame_count[3][7]_i_4_n_0\,
      I4 => octets_per_frame_small(2),
      I5 => octets_per_frame_small(3),
      O => \frame_count[2][0]_i_4_n_0\
    );
\frame_count[2][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDAFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => octets_per_frame_small(1),
      I4 => octets_per_frame_small(0),
      I5 => \strobe_sof[3]_i_2_n_0\,
      O => \frame_count[2][0]_i_5_n_0\
    );
\frame_count[2][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440004"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[14]\,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_terminate_reg_n_0_[11]\,
      I3 => \frame_count_reg[2]_2\(0),
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      O => \frame_count[2][0]_i_6_n_0\
    );
\frame_count[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FF03FF570000"
    )
        port map (
      I0 => \frame_count[2][1]_i_2_n_0\,
      I1 => \frame_count[2][1]_i_3_n_0\,
      I2 => \frame_count[2][1]_i_4_n_0\,
      I3 => \frame_count[2][1]_i_5_n_0\,
      I4 => octets_per_frame_small(1),
      I5 => \frame_count[2][1]_i_6_n_0\,
      O => \frame_count[2][1]_i_1_n_0\
    );
\frame_count[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00FB"
    )
        port map (
      I0 => \frame_count[2][0]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(0),
      I3 => octets_per_frame_small(0),
      I4 => octets_per_frame_small(3),
      I5 => octets_per_frame_small(2),
      O => \frame_count[2][1]_i_2_n_0\
    );
\frame_count[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040440FFFFFFFF"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count[3][7]_i_4_n_0\,
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count[2][1]_i_7_n_0\,
      O => \frame_count[2][1]_i_3_n_0\
    );
\frame_count[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005000000054"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \strobe_sof[3]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(2),
      I5 => octets_per_frame_small(0),
      O => \frame_count[2][1]_i_4_n_0\
    );
\frame_count[2][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFEAAAA"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => \frame_count_reg[2]_2\(1),
      I2 => \frame_count[2][1]_i_8_n_0\,
      I3 => \frame_count_terminate_reg_n_0_[14]\,
      I4 => octets_per_frame_small(3),
      I5 => \frame_count_terminate_reg_n_0_[13]\,
      O => \frame_count[2][1]_i_5_n_0\
    );
\frame_count[2][1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => octets_per_frame_small(2),
      O => \frame_count[2][1]_i_6_n_0\
    );
\frame_count[2][1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(3),
      O => \frame_count[2][1]_i_7_n_0\
    );
\frame_count[2][1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[2][1]_i_8_n_0\
    );
\frame_count[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0D0C000C000C00"
    )
        port map (
      I0 => \frame_count[2][2]_i_2_n_0\,
      I1 => \frame_count[2][2]_i_3_n_0\,
      I2 => sysref_rst_r,
      I3 => octets_per_frame_small(3),
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[2][2]_i_4_n_0\,
      O => \frame_count[2][2]_i_1_n_0\
    );
\frame_count[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFAFBFFFBFBFB"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(1),
      I4 => octets_per_frame_small(0),
      I5 => octets_per_frame_small(1),
      O => \frame_count[2][2]_i_2_n_0\
    );
\frame_count[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(2),
      I1 => \frame_count_terminate_reg_n_0_[14]\,
      I2 => octets_per_frame_small(3),
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[2][2]_i_3_n_0\
    );
\frame_count[2][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => octets_per_frame_small(0),
      I3 => octets_per_frame_small(1),
      I4 => \strobe_sof[3]_i_2_n_0\,
      O => \frame_count[2][2]_i_4_n_0\
    );
\frame_count[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(2),
      I1 => \frame_count_reg[2]_2\(3),
      O => \frame_count[2][3]_i_1_n_0\
    );
\frame_count[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(4),
      I1 => \frame_count_reg[2]_2\(3),
      I2 => \frame_count_reg[2]_2\(2),
      O => \frame_count[2][4]_i_1_n_0\
    );
\frame_count[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(5),
      I1 => \frame_count_reg[2]_2\(4),
      I2 => \frame_count_reg[2]_2\(2),
      I3 => \frame_count_reg[2]_2\(3),
      O => \frame_count[2][5]_i_1_n_0\
    );
\frame_count[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(2),
      I1 => \frame_count_reg[2]_2\(3),
      I2 => \frame_count_reg[2]_2\(6),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => \frame_count_reg[2]_2\(4),
      O => \frame_count[2][6]_i_1_n_0\
    );
\frame_count[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => \frame_count_terminate_reg_n_0_[14]\,
      I2 => octets_per_frame_small(3),
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[2][7]_i_1_n_0\
    );
\frame_count[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(4),
      I1 => \frame_count_reg[2]_2\(2),
      I2 => \frame_count_reg[2]_2\(3),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => \frame_count_reg[2]_2\(7),
      I5 => \frame_count_reg[2]_2\(6),
      O => \frame_count[2][7]_i_2_n_0\
    );
\frame_count[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD1"
    )
        port map (
      I0 => \frame_count_reg[3][0]_i_2_n_0\,
      I1 => sysref_rst_r,
      I2 => octets_per_frame_small(2),
      I3 => octets_per_frame_small(3),
      I4 => octets_per_frame_small(0),
      O => \frame_count[3][0]_i_1_n_0\
    );
\frame_count[3][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => \frame_count[3][0]_i_5_n_0\,
      I1 => octets_per_frame_small(2),
      I2 => octets_per_frame_small(1),
      I3 => \frame_count[0][0]_i_4_n_0\,
      I4 => octets_per_frame_small(0),
      O => \frame_count[3][0]_i_3_n_0\
    );
\frame_count[3][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFAB"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[12]\,
      I1 => \frame_count_terminate_reg_n_0_[15]\,
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_terminate_reg_n_0_[14]\,
      I4 => \frame_count_terminate_reg_n_0_[13]\,
      O => \frame_count[3][0]_i_4_n_0\
    );
\frame_count[3][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555DF755DF"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(1),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \strobe_sof[3]_i_2_n_0\,
      O => \frame_count[3][0]_i_5_n_0\
    );
\frame_count[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AE00AE000000AE"
    )
        port map (
      I0 => \frame_count[3][1]_i_2_n_0\,
      I1 => \frame_count[3][1]_i_3_n_0\,
      I2 => \frame_count[3][1]_i_4_n_0\,
      I3 => \frame_count[3][1]_i_5_n_0\,
      I4 => \frame_count[3][7]_i_3_n_0\,
      I5 => \frame_count_reg[3]_0\(1),
      O => \frame_count[3][1]_i_1_n_0\
    );
\frame_count[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FFFFFFFF"
    )
        port map (
      I0 => \frame_count[2][0]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => octets_per_frame_small(0),
      I3 => octets_per_frame_small(1),
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[3][7]_i_5_n_0\,
      O => \frame_count[3][1]_i_2_n_0\
    );
\frame_count[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF2FC"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => octets_per_frame_small(0),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(0),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => octets_per_frame_small(1),
      O => \frame_count[3][1]_i_3_n_0\
    );
\frame_count[3][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10130000FFFFFFFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \strobe_sof[3]_i_2_n_0\,
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_reg[3]_0\(1),
      I4 => \frame_count[3][7]_i_4_n_0\,
      I5 => octets_per_frame_small(2),
      O => \frame_count[3][1]_i_4_n_0\
    );
\frame_count[3][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1515151515"
    )
        port map (
      I0 => \frame_count[2][1]_i_6_n_0\,
      I1 => octets_per_frame_small(1),
      I2 => octets_per_frame_small(0),
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => \frame_count_terminate_reg_n_0_[12]\,
      I5 => \frame_count[0][1]_i_8_n_0\,
      O => \frame_count[3][1]_i_5_n_0\
    );
\frame_count[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005350"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count[3][2]_i_2_n_0\,
      I2 => octets_per_frame_small(3),
      I3 => octets_per_frame_small(2),
      I4 => sysref_rst_r,
      O => \frame_count[3][2]_i_1_n_0\
    );
\frame_count[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFEFFFFFFFDFDFC"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => \strobe_sof[3]_i_2_n_0\,
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(1),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => octets_per_frame_small(0),
      O => \frame_count[3][2]_i_2_n_0\
    );
\frame_count[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => sysref_rst_r,
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(3),
      O => \frame_count[3][3]_i_1_n_0\
    );
\frame_count[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(4),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(2),
      O => \frame_count[3][4]_i_1_n_0\
    );
\frame_count[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404040404040"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(5),
      I3 => \frame_count_reg[3]_0\(4),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => \frame_count_reg[3]_0\(3),
      O => \frame_count[3][5]_i_1_n_0\
    );
\frame_count[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040044040404040"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_reg[3]_0\(5),
      I4 => \frame_count[3][6]_i_2_n_0\,
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count[3][6]_i_1_n_0\
    );
\frame_count[3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(3),
      O => \frame_count[3][6]_i_2_n_0\
    );
\frame_count[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EFEFEFEFEF"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[13]\,
      I1 => \frame_count_terminate_reg_n_0_[12]\,
      I2 => \frame_count[3][7]_i_3_n_0\,
      I3 => octets_per_frame_small(2),
      I4 => \frame_count[3][7]_i_4_n_0\,
      I5 => \frame_count[3][7]_i_5_n_0\,
      O => \frame_count[3][7]_i_1_n_0\
    );
\frame_count[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(7),
      I3 => \frame_count[3][7]_i_6_n_0\,
      O => \frame_count[3][7]_i_2_n_0\
    );
\frame_count[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => octets_per_frame_small(3),
      I2 => sysref_rst_r,
      I3 => \frame_count_terminate_reg_n_0_[14]\,
      O => \frame_count[3][7]_i_3_n_0\
    );
\frame_count[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => octets_per_frame_small(0),
      O => \frame_count[3][7]_i_4_n_0\
    );
\frame_count[3][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      O => \frame_count[3][7]_i_5_n_0\
    );
\frame_count[3][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(5),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(4),
      I4 => \frame_count_reg[3]_0\(6),
      O => \frame_count[3][7]_i_6_n_0\
    );
\frame_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][0]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(0),
      R => '0'
    );
\frame_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][1]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(1),
      R => '0'
    );
\frame_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][2]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(2),
      R => '0'
    );
\frame_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][3]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(3),
      R => '0'
    );
\frame_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][4]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(4),
      R => '0'
    );
\frame_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][5]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(5),
      R => '0'
    );
\frame_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][6]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(6),
      R => '0'
    );
\frame_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][7]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(7),
      R => '0'
    );
\frame_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][0]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(0),
      R => '0'
    );
\frame_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][1]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(1),
      R => '0'
    );
\frame_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][2]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(2),
      R => '0'
    );
\frame_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][3]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(3),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][4]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(4),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][5]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(5),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][6]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(6),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][7]_i_2_n_0\,
      Q => \frame_count_reg[1]_3\(7),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][0]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(0),
      R => '0'
    );
\frame_count_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][1]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(1),
      R => '0'
    );
\frame_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][2]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(2),
      R => '0'
    );
\frame_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][3]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(3),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][4]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(4),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][5]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(5),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][6]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(6),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][7]_i_2_n_0\,
      Q => \frame_count_reg[2]_2\(7),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][0]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(0),
      R => '0'
    );
\frame_count_reg[3][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \frame_count[3][0]_i_3_n_0\,
      I1 => \frame_count[3][0]_i_4_n_0\,
      O => \frame_count_reg[3][0]_i_2_n_0\,
      S => octets_per_frame_small(3)
    );
\frame_count_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][1]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(1),
      R => '0'
    );
\frame_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][2]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(2),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][3]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(3),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][4]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(4),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][5]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(5),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][6]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(6),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][7]_i_2_n_0\,
      Q => \frame_count_reg[3]_0\(7),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_terminate[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => octets_per_frame_minus_4(6),
      I1 => \frame_count_reg[2]_2\(6),
      I2 => octets_per_frame_minus_4(7),
      I3 => \frame_count_reg[2]_2\(7),
      I4 => \frame_count_terminate[11]_i_2_n_0\,
      I5 => \frame_count_terminate[11]_i_3_n_0\,
      O => \frame_count_terminate[11]_i_1_n_0\
    );
\frame_count_terminate[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(0),
      I1 => octets_per_frame_minus_4(0),
      I2 => octets_per_frame_minus_4(2),
      I3 => \frame_count_reg[2]_2\(2),
      I4 => octets_per_frame_minus_4(1),
      I5 => \frame_count_reg[2]_2\(1),
      O => \frame_count_terminate[11]_i_2_n_0\
    );
\frame_count_terminate[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(3),
      I1 => octets_per_frame_minus_4(3),
      I2 => octets_per_frame_minus_4(5),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => octets_per_frame_minus_4(4),
      I5 => \frame_count_reg[2]_2\(4),
      O => \frame_count_terminate[11]_i_3_n_0\
    );
\frame_count_terminate[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002D0000"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_terminate[12]_i_2_n_0\,
      I2 => \frame_count_terminate[12]_i_3_n_0\,
      I3 => \frame_count_terminate[12]_i_4_n_0\,
      I4 => \frame_count_terminate[12]_i_5_n_0\,
      I5 => \frame_count_terminate[12]_i_6_n_0\,
      O => frame_count_terminate0
    );
\frame_count_terminate[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      O => \frame_count_terminate[12]_i_2_n_0\
    );
\frame_count_terminate[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(3),
      I1 => octets_per_frame_minus_4(3),
      O => \frame_count_terminate[12]_i_3_n_0\
    );
\frame_count_terminate[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777EBBB7DDDBEEED"
    )
        port map (
      I0 => octets_per_frame_minus_4(4),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_terminate[12]_i_2_n_0\,
      I3 => \frame_count[3][6]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(4),
      I5 => octets_per_frame_minus_4(5),
      O => \frame_count_terminate[12]_i_4_n_0\
    );
\frame_count_terminate[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990000900029990"
    )
        port map (
      I0 => octets_per_frame_minus_4(7),
      I1 => \frame_count_reg[3]_0\(7),
      I2 => \frame_count_terminate[12]_i_2_n_0\,
      I3 => \frame_count_terminate[13]_i_6_n_0\,
      I4 => \frame_count_reg[3]_0\(6),
      I5 => octets_per_frame_minus_4(6),
      O => \frame_count_terminate[12]_i_5_n_0\
    );
\frame_count_terminate[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD7EBBED7FFFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => octets_per_frame_minus_4(2),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => octets_per_frame_minus_4(1),
      I4 => octets_per_frame_minus_4(0),
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count_terminate[12]_i_6_n_0\
    );
\frame_count_terminate[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014410000"
    )
        port map (
      I0 => \frame_count_terminate[13]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_terminate[13]_i_3_n_0\,
      I3 => octets_per_frame_minus_4(3),
      I4 => \frame_count_terminate[13]_i_4_n_0\,
      I5 => \frame_count_terminate[13]_i_5_n_0\,
      O => frame_count_terminate01_out
    );
\frame_count_terminate[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(5),
      I1 => octets_per_frame_minus_4(5),
      I2 => \frame_count_reg[3]_0\(4),
      I3 => \frame_count[3][6]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(1),
      I5 => octets_per_frame_minus_4(4),
      O => \frame_count_terminate[13]_i_2_n_0\
    );
\frame_count_terminate[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      O => \frame_count_terminate[13]_i_3_n_0\
    );
\frame_count_terminate[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909009200909"
    )
        port map (
      I0 => octets_per_frame_minus_4(7),
      I1 => \frame_count_reg[3]_0\(7),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_terminate[13]_i_6_n_0\,
      I4 => \frame_count_reg[3]_0\(1),
      I5 => octets_per_frame_minus_4(6),
      O => \frame_count_terminate[13]_i_4_n_0\
    );
\frame_count_terminate[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFF6FFF6FF6FF"
    )
        port map (
      I0 => octets_per_frame_minus_4(0),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => octets_per_frame_minus_4(1),
      I4 => octets_per_frame_minus_4(2),
      I5 => \frame_count_reg[3]_0\(2),
      O => \frame_count_terminate[13]_i_5_n_0\
    );
\frame_count_terminate[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(4),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \frame_count_reg[3]_0\(3),
      I3 => \frame_count_reg[3]_0\(5),
      O => \frame_count_terminate[13]_i_6_n_0\
    );
\frame_count_terminate[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000500040005"
    )
        port map (
      I0 => \frame_count_terminate[14]_i_2_n_0\,
      I1 => \frame_count_terminate[14]_i_3_n_0\,
      I2 => \frame_count_terminate[14]_i_4_n_0\,
      I3 => \frame_count_terminate[14]_i_5_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count_terminate[14]_i_6_n_0\,
      O => frame_count_terminate03_out
    );
\frame_count_terminate[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(4),
      O => \frame_count_terminate[14]_i_10_n_0\
    );
\frame_count_terminate[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => octets_per_frame_minus_4(1),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(0),
      O => \frame_count_terminate[14]_i_11_n_0\
    );
\frame_count_terminate[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666666666666666"
    )
        port map (
      I0 => octets_per_frame_minus_4(4),
      I1 => \frame_count_reg[3]_0\(4),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count_reg[3]_0\(1),
      O => \frame_count_terminate[14]_i_12_n_0\
    );
\frame_count_terminate[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB5A55A5A"
    )
        port map (
      I0 => octets_per_frame_minus_4(2),
      I1 => \frame_count_terminate[15]_i_4_n_0\,
      I2 => \frame_count_terminate[14]_i_7_n_0\,
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => \frame_count_terminate[14]_i_8_n_0\,
      O => \frame_count_terminate[14]_i_2_n_0\
    );
\frame_count_terminate[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FAFFFFF5FAFFFFF"
    )
        port map (
      I0 => octets_per_frame_minus_4(3),
      I1 => \frame_count_terminate[15]_i_5_n_0\,
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(1),
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count_terminate[14]_i_3_n_0\
    );
\frame_count_terminate[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7FF08"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count[3][7]_i_6_n_0\,
      I3 => \frame_count_reg[3]_0\(7),
      I4 => octets_per_frame_minus_4(7),
      O => \frame_count_terminate[14]_i_4_n_0\
    );
\frame_count_terminate[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(6),
      I1 => octets_per_frame_minus_4(6),
      O => \frame_count_terminate[14]_i_5_n_0\
    );
\frame_count_terminate[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_reg[3]_0\(3),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(4),
      O => \frame_count_terminate[14]_i_6_n_0\
    );
\frame_count_terminate[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      O => \frame_count_terminate[14]_i_7_n_0\
    );
\frame_count_terminate[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEBFFEB"
    )
        port map (
      I0 => \frame_count_terminate[14]_i_9_n_0\,
      I1 => octets_per_frame_minus_4(0),
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_terminate[15]_i_5_n_0\,
      I4 => \frame_count_terminate[14]_i_10_n_0\,
      I5 => \frame_count_terminate[14]_i_11_n_0\,
      O => \frame_count_terminate[14]_i_8_n_0\
    );
\frame_count_terminate[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F7F700"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => octets_per_frame_minus_4(0),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => octets_per_frame_minus_4(3),
      I5 => \frame_count_terminate[14]_i_12_n_0\,
      O => \frame_count_terminate[14]_i_9_n_0\
    );
\frame_count_terminate[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000002"
    )
        port map (
      I0 => \frame_count_terminate[15]_i_2_n_0\,
      I1 => \frame_count_terminate[15]_i_3_n_0\,
      I2 => \frame_count_terminate[15]_i_4_n_0\,
      I3 => \frame_count_terminate[15]_i_5_n_0\,
      I4 => octets_per_frame_minus_4(3),
      I5 => \frame_count_reg[3]_0\(3),
      O => frame_count_terminate02_out
    );
\frame_count_terminate[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => octets_per_frame_minus_4(1),
      I2 => \frame_count_reg[3]_0\(7),
      I3 => octets_per_frame_minus_4(7),
      I4 => \frame_count_terminate[14]_i_5_n_0\,
      I5 => \frame_count_terminate[15]_i_6_n_0\,
      O => \frame_count_terminate[15]_i_2_n_0\
    );
\frame_count_terminate[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => octets_per_frame_minus_4(2),
      O => \frame_count_terminate[15]_i_3_n_0\
    );
\frame_count_terminate[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(4),
      I1 => octets_per_frame_minus_4(4),
      O => \frame_count_terminate[15]_i_4_n_0\
    );
\frame_count_terminate[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(5),
      I1 => octets_per_frame_minus_4(5),
      O => \frame_count_terminate[15]_i_5_n_0\
    );
\frame_count_terminate[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => octets_per_frame_minus_4(0),
      O => \frame_count_terminate[15]_i_6_n_0\
    );
\frame_count_terminate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => octets_per_frame_minus_4(6),
      I1 => \frame_count_reg[0]_9\(6),
      I2 => octets_per_frame_minus_4(7),
      I3 => \frame_count_reg[0]_9\(7),
      I4 => \frame_count_terminate[3]_i_2_n_0\,
      I5 => \frame_count_terminate[3]_i_3_n_0\,
      O => \frame_count_terminate[3]_i_1_n_0\
    );
\frame_count_terminate[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(0),
      I1 => octets_per_frame_minus_4(0),
      I2 => octets_per_frame_minus_4(2),
      I3 => \frame_count_reg[0]_9\(2),
      I4 => octets_per_frame_minus_4(1),
      I5 => \frame_count_reg[0]_9\(1),
      O => \frame_count_terminate[3]_i_2_n_0\
    );
\frame_count_terminate[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(3),
      I1 => octets_per_frame_minus_4(3),
      I2 => octets_per_frame_minus_4(4),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => octets_per_frame_minus_4(5),
      I5 => \frame_count_reg[0]_9\(5),
      O => \frame_count_terminate[3]_i_3_n_0\
    );
\frame_count_terminate[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => octets_per_frame_minus_4(6),
      I1 => \frame_count_reg[1]_3\(6),
      I2 => octets_per_frame_minus_4(7),
      I3 => \frame_count_reg[1]_3\(7),
      I4 => \frame_count_terminate[7]_i_2_n_0\,
      I5 => \frame_count_terminate[7]_i_3_n_0\,
      O => frame_count_terminate00_out
    );
\frame_count_terminate[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(0),
      I1 => octets_per_frame_minus_4(0),
      I2 => octets_per_frame_minus_4(2),
      I3 => \frame_count_reg[1]_3\(2),
      I4 => octets_per_frame_minus_4(1),
      I5 => \frame_count_reg[1]_3\(1),
      O => \frame_count_terminate[7]_i_2_n_0\
    );
\frame_count_terminate[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(3),
      I1 => octets_per_frame_minus_4(3),
      I2 => octets_per_frame_minus_4(5),
      I3 => \frame_count_reg[1]_3\(5),
      I4 => octets_per_frame_minus_4(4),
      I5 => \frame_count_reg[1]_3\(4),
      O => \frame_count_terminate[7]_i_3_n_0\
    );
\frame_count_terminate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count_terminate[11]_i_1_n_0\,
      Q => \frame_count_terminate_reg_n_0_[11]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate0,
      Q => \frame_count_terminate_reg_n_0_[12]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate01_out,
      Q => \frame_count_terminate_reg_n_0_[13]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate03_out,
      Q => \frame_count_terminate_reg_n_0_[14]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate02_out,
      Q => \frame_count_terminate_reg_n_0_[15]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count_terminate[3]_i_1_n_0\,
      Q => \frame_count_terminate_reg_n_0_[3]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate00_out,
      Q => \frame_count_terminate_reg_n_0_[7]\,
      R => sysref_rst_r
    );
got_sync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2000AAA02000"
    )
        port map (
      I0 => got_sync_i_2_n_0,
      I1 => got_sync_i_3_n_0,
      I2 => sync_r2,
      I3 => sync_r3,
      I4 => \^got_sync_reg_0\,
      I5 => sync_r,
      O => got_sync_i_1_n_0
    );
got_sync_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500155555"
    )
        port map (
      I0 => rst,
      I1 => sync_lost,
      I2 => sysref_resync,
      I3 => got_sync_i_5_n_0,
      I4 => subclass(0),
      I5 => subclass(1),
      O => got_sync_i_2_n_0
    );
got_sync_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => subclass(1),
      I1 => subclass(0),
      I2 => got_sysref_r,
      O => got_sync_i_3_n_0
    );
got_sync_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sync_r2,
      I1 => sync_r,
      I2 => sync_r3,
      O => sync_lost
    );
got_sync_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[1]\,
      I1 => \strobe_som_reg_n_0_[0]\,
      I2 => p_0_in9_in,
      I3 => \strobe_som_reg_n_0_[2]\,
      I4 => sysref_r6,
      I5 => sysref_always,
      O => got_sync_i_5_n_0
    );
got_sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^got_sync_reg_0\,
      Q => got_sync_r,
      R => rst
    );
got_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => got_sync_i_1_n_0,
      Q => \^got_sync_reg_0\,
      R => '0'
    );
got_sysref_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => got_sysref_r,
      I1 => sysref_r3,
      I2 => got_sync_i_2_n_0,
      O => got_sysref_r_i_1_n_0
    );
got_sysref_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => got_sysref_r_i_1_n_0,
      Q => got_sysref_r,
      R => '0'
    );
ila_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE000000"
    )
        port map (
      I0 => ila_done,
      I1 => mfc_end,
      I2 => ila_done_i_2_n_0,
      I3 => got_sync_r,
      I4 => strobe_go_r,
      O => ila_done_i_1_n_0
    );
ila_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => strobe_eom(2),
      I1 => strobe_eom(1),
      I2 => \strobe_eom__0\(3),
      I3 => strobe_eom(0),
      O => ila_done_i_2_n_0
    );
ila_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ila_done_i_1_n_0,
      Q => ila_done,
      R => '0'
    );
\ila_two[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \ila_two[1]_i_3_n_0\,
      I1 => got_sync_r,
      I2 => mfc_rst,
      I3 => ila_two(0),
      O => \ila_two[0]_i_1_n_0\
    );
\ila_two[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FF7F"
    )
        port map (
      I0 => got_sync_r,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => mfc_rst,
      I4 => \ila_two[1]_i_3_n_0\,
      O => \ila_two[1]_i_1_n_0\
    );
\ila_two[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000028"
    )
        port map (
      I0 => got_sync_r,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => mfc_rst,
      I4 => \ila_two[1]_i_3_n_0\,
      O => \ila_two[1]_i_2_n_0\
    );
\ila_two[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => p_0_in9_in,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => \strobe_som_reg_n_0_[1]\,
      O => \ila_two[1]_i_3_n_0\
    );
\ila_two_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ila_two[1]_i_1_n_0\,
      D => \ila_two[0]_i_1_n_0\,
      Q => ila_two(0),
      R => '0'
    );
\ila_two_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ila_two[1]_i_1_n_0\,
      D => \ila_two[1]_i_2_n_0\,
      Q => ila_two(1),
      R => '0'
    );
\init_seq_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(0),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(0)
    );
\init_seq_data[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(32),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(0)
    );
\init_seq_data[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(64),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(0)
    );
\init_seq_data[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(96),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(0)
    );
\init_seq_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2_n_0\
    );
\init_seq_data[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2__0_n_0\
    );
\init_seq_data[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2__1_n_0\
    );
\init_seq_data[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2__2_n_0\
    );
\init_seq_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(10),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[31]\(10)
    );
\init_seq_data[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(42),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2__0_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[63]\(10)
    );
\init_seq_data[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(74),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2__1_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[95]\(10)
    );
\init_seq_data[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(106),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2__2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[127]\(10)
    );
\init_seq_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid0(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2_n_0\
    );
\init_seq_data[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]_0\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid1(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2__0_n_0\
    );
\init_seq_data[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]_1\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid2(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2__1_n_0\
    );
\init_seq_data[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]_2\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid3(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2__2_n_0\
    );
\init_seq_data[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dat_count(0),
      I1 => dat_count(1),
      I2 => dat_count(2),
      O => \init_seq_data[10]_i_4_n_0\
    );
\init_seq_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(11),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[31]\(11)
    );
\init_seq_data[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(43),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2__0_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[63]\(11)
    );
\init_seq_data[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(75),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2__1_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[95]\(11)
    );
\init_seq_data[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(107),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2__2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[127]\(11)
    );
\init_seq_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid0(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2_n_0\
    );
\init_seq_data[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]_0\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid1(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2__0_n_0\
    );
\init_seq_data[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]_1\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid2(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2__1_n_0\
    );
\init_seq_data[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]_2\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid3(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2__2_n_0\
    );
\init_seq_data[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(0),
      I2 => dat_count(2),
      I3 => dat_count(3),
      O => \init_seq_data[11]_i_4_n_0\
    );
\init_seq_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(12),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[31]\(12)
    );
\init_seq_data[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(44),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2__0_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[63]\(12)
    );
\init_seq_data[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(76),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2__1_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[95]\(12)
    );
\init_seq_data[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(108),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2__2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[127]\(12)
    );
\init_seq_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid0(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2_n_0\
    );
\init_seq_data[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]_0\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid1(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2__0_n_0\
    );
\init_seq_data[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]_1\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid2(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2__1_n_0\
    );
\init_seq_data[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]_2\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid3(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2__2_n_0\
    );
\init_seq_data[12]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_align_sym(1),
      I2 => strobe_start_of_seq(1),
      O => \init_seq_data[12]_i_3__2_n_0\
    );
\init_seq_data[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => dat_count(2),
      I1 => dat_count(0),
      I2 => dat_count(1),
      I3 => dat_count(3),
      I4 => dat_count(4),
      O => \init_seq_data[12]_i_6_n_0\
    );
\init_seq_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(13),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_3_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(13)
    );
\init_seq_data[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(45),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_2_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(13)
    );
\init_seq_data[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(77),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_2__0_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(13)
    );
\init_seq_data[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(109),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_2__1_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(13)
    );
\init_seq_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]_0\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_2_n_0\
    );
\init_seq_data[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]_1\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_2__0_n_0\
    );
\init_seq_data[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]_2\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_2__1_n_0\
    );
\init_seq_data[13]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => strobe_cfg_start(1),
      I2 => strobe_start_of_seq(1),
      O => \init_seq_data[13]_i_2__2_n_0\
    );
\init_seq_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_3_n_0\
    );
\init_seq_data[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(1),
      I1 => strobe_cfg_data(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      O => \init_seq_data[13]_i_4_n_0\
    );
\init_seq_data[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => dat_count(5),
      I1 => \init_seq_data[13]_i_7_n_0\,
      I2 => strobe_start_of_seq(1),
      I3 => strobe_cfg_start(1),
      O => \init_seq_data[13]_i_6_n_0\
    );
\init_seq_data[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dat_count(4),
      I1 => dat_count(2),
      I2 => dat_count(0),
      I3 => dat_count(1),
      I4 => dat_count(3),
      O => \init_seq_data[13]_i_7_n_0\
    );
\init_seq_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(14),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(14)
    );
\init_seq_data[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(46),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(14)
    );
\init_seq_data[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(78),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(14)
    );
\init_seq_data[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(110),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(14)
    );
\init_seq_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]\,
      O => \init_seq_data[14]_i_2_n_0\
    );
\init_seq_data[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]_0\,
      O => \init_seq_data[14]_i_2__0_n_0\
    );
\init_seq_data[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]_1\,
      O => \init_seq_data[14]_i_2__1_n_0\
    );
\init_seq_data[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]_2\,
      O => \init_seq_data[14]_i_2__2_n_0\
    );
\init_seq_data[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(6),
      I1 => \init_seq_data[15]_i_6_n_0\,
      I2 => strobe_cfg_data(1),
      O => \init_seq_data[14]_i_3_n_0\
    );
\init_seq_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(15),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_3_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(15)
    );
\init_seq_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(47),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_2_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(15)
    );
\init_seq_data[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(79),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_2__0_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(15)
    );
\init_seq_data[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(111),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_2__1_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(15)
    );
\init_seq_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]_0\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_2_n_0\
    );
\init_seq_data[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]_1\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_2__0_n_0\
    );
\init_seq_data[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]_2\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_2__1_n_0\
    );
\init_seq_data[15]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => strobe_cfg_data(1),
      I2 => strobe_dataxy(1),
      I3 => strobe_start_of_seq(1),
      O => \init_seq_data[15]_i_2__2_n_0\
    );
\init_seq_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_3_n_0\
    );
\init_seq_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF78"
    )
        port map (
      I0 => \init_seq_data[15]_i_6_n_0\,
      I1 => dat_count(6),
      I2 => dat_count(7),
      I3 => strobe_cfg_start(1),
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_data(1),
      O => \init_seq_data[15]_i_4_n_0\
    );
\init_seq_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(3),
      I2 => dat_count(1),
      I3 => dat_count(0),
      I4 => dat_count(2),
      I5 => dat_count(4),
      O => \init_seq_data[15]_i_6_n_0\
    );
\init_seq_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(16),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(16)
    );
\init_seq_data[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(48),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(16)
    );
\init_seq_data[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(80),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(16)
    );
\init_seq_data[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(112),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(16)
    );
\init_seq_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2_n_0\
    );
\init_seq_data[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2__0_n_0\
    );
\init_seq_data[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2__1_n_0\
    );
\init_seq_data[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2__2_n_0\
    );
\init_seq_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(17),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_3_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(17)
    );
\init_seq_data[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(49),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_2_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(17)
    );
\init_seq_data[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(81),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_2__0_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(17)
    );
\init_seq_data[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(113),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_2__1_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(17)
    );
\init_seq_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_2_n_0\
    );
\init_seq_data[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_2__0_n_0\
    );
\init_seq_data[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_2__1_n_0\
    );
\init_seq_data[17]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(2),
      I1 => strobe_align_sym(2),
      I2 => strobe_cfg_start(2),
      O => \init_seq_data[17]_i_2__2_n_0\
    );
\init_seq_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_3_n_0\
    );
\init_seq_data[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => dat_count(1),
      O => \init_seq_data[17]_i_4_n_0\
    );
\init_seq_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(18),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[31]\(18)
    );
\init_seq_data[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(50),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2__0_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[63]\(18)
    );
\init_seq_data[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(82),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2__1_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[95]\(18)
    );
\init_seq_data[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(114),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2__2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[127]\(18)
    );
\init_seq_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid0(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2_n_0\
    );
\init_seq_data[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]_1\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid1(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2__0_n_0\
    );
\init_seq_data[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]_2\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid2(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2__1_n_0\
    );
\init_seq_data[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]_3\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid3(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2__2_n_0\
    );
\init_seq_data[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(2),
      O => \init_seq_data[18]_i_4_n_0\
    );
\init_seq_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(19),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[31]\(19)
    );
\init_seq_data[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(51),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2__0_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[63]\(19)
    );
\init_seq_data[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(83),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2__1_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[95]\(19)
    );
\init_seq_data[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(115),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2__2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[127]\(19)
    );
\init_seq_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid0(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2_n_0\
    );
\init_seq_data[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]_1\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid1(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2__0_n_0\
    );
\init_seq_data[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]_2\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid2(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2__1_n_0\
    );
\init_seq_data[19]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]_3\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid3(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2__2_n_0\
    );
\init_seq_data[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(2),
      I2 => dat_count(3),
      O => \init_seq_data[19]_i_4_n_0\
    );
\init_seq_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(1),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_3_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(1)
    );
\init_seq_data[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(33),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_2_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(1)
    );
\init_seq_data[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(65),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_2__0_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(1)
    );
\init_seq_data[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(97),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_2__1_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(1)
    );
\init_seq_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_2_n_0\
    );
\init_seq_data[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_2__0_n_0\
    );
\init_seq_data[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_2__1_n_0\
    );
\init_seq_data[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(0),
      I1 => strobe_align_sym(0),
      I2 => strobe_cfg_start(0),
      O => \init_seq_data[1]_i_2__2_n_0\
    );
\init_seq_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_3_n_0\
    );
\init_seq_data[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dat_count(1),
      I1 => strobe_cfg_data(0),
      O => \init_seq_data[1]_i_4_n_0\
    );
\init_seq_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(20),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[31]\(20)
    );
\init_seq_data[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(52),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2__0_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[63]\(20)
    );
\init_seq_data[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(84),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2__1_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[95]\(20)
    );
\init_seq_data[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(116),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2__2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[127]\(20)
    );
\init_seq_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid0(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2_n_0\
    );
\init_seq_data[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]_1\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid1(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2__0_n_0\
    );
\init_seq_data[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]_2\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid2(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2__1_n_0\
    );
\init_seq_data[20]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]_3\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid3(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2__2_n_0\
    );
\init_seq_data[20]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_align_sym(2),
      I2 => strobe_start_of_seq(2),
      O => \init_seq_data[20]_i_3__2_n_0\
    );
\init_seq_data[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dat_count(2),
      I1 => dat_count(1),
      I2 => dat_count(3),
      I3 => dat_count(4),
      O => \init_seq_data[20]_i_6_n_0\
    );
\init_seq_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(21),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_3_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(21)
    );
\init_seq_data[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(53),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_2_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(21)
    );
\init_seq_data[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(85),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_2__0_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(21)
    );
\init_seq_data[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(117),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_2__1_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(21)
    );
\init_seq_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]_1\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_2_n_0\
    );
\init_seq_data[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]_2\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_2__0_n_0\
    );
\init_seq_data[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]_3\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_2__1_n_0\
    );
\init_seq_data[21]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => strobe_cfg_start(2),
      I2 => strobe_start_of_seq(2),
      O => \init_seq_data[21]_i_2__2_n_0\
    );
\init_seq_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_3_n_0\
    );
\init_seq_data[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(2),
      I1 => strobe_cfg_data(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      O => \init_seq_data[21]_i_4_n_0\
    );
\init_seq_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(4),
      I2 => dat_count(2),
      I3 => dat_count(1),
      I4 => dat_count(3),
      I5 => \init_seq_data[21]_i_7_n_0\,
      O => \init_seq_data[21]_i_6_n_0\
    );
\init_seq_data[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      O => \init_seq_data[21]_i_7_n_0\
    );
\init_seq_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(22),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(22)
    );
\init_seq_data[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(54),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(22)
    );
\init_seq_data[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(86),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(22)
    );
\init_seq_data[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(118),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(22)
    );
\init_seq_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_0\,
      O => \init_seq_data[22]_i_2_n_0\
    );
\init_seq_data[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_1\,
      O => \init_seq_data[22]_i_2__0_n_0\
    );
\init_seq_data[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_2\,
      O => \init_seq_data[22]_i_2__1_n_0\
    );
\init_seq_data[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_3\,
      O => \init_seq_data[22]_i_2__2_n_0\
    );
\init_seq_data[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(6),
      I1 => \init_seq_data[23]_i_6_n_0\,
      I2 => strobe_cfg_data(2),
      O => \init_seq_data[22]_i_3_n_0\
    );
\init_seq_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(23),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_3_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(23)
    );
\init_seq_data[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(55),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_2_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(23)
    );
\init_seq_data[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(87),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_2__0_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(23)
    );
\init_seq_data[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(119),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_2__1_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(23)
    );
\init_seq_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_1\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_2_n_0\
    );
\init_seq_data[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_2\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_2__0_n_0\
    );
\init_seq_data[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_3\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_2__1_n_0\
    );
\init_seq_data[23]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => strobe_cfg_data(2),
      I2 => strobe_dataxy(2),
      I3 => strobe_start_of_seq(2),
      O => \init_seq_data[23]_i_2__2_n_0\
    );
\init_seq_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_0\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_3_n_0\
    );
\init_seq_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF78"
    )
        port map (
      I0 => \init_seq_data[23]_i_6_n_0\,
      I1 => dat_count(6),
      I2 => dat_count(7),
      I3 => strobe_cfg_start(2),
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_data(2),
      O => \init_seq_data[23]_i_4_n_0\
    );
\init_seq_data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(3),
      I2 => dat_count(1),
      I3 => dat_count(2),
      I4 => dat_count(4),
      O => \init_seq_data[23]_i_6_n_0\
    );
\init_seq_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(24),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(24)
    );
\init_seq_data[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(56),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(24)
    );
\init_seq_data[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(88),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(24)
    );
\init_seq_data[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(120),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(24)
    );
\init_seq_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2_n_0\
    );
\init_seq_data[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2__0_n_0\
    );
\init_seq_data[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2__1_n_0\
    );
\init_seq_data[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2__2_n_0\
    );
\init_seq_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(25),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_3_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(25)
    );
\init_seq_data[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(57),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_2_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(25)
    );
\init_seq_data[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(89),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_2__0_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(25)
    );
\init_seq_data[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(121),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_2__1_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(25)
    );
\init_seq_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_2_n_0\
    );
\init_seq_data[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_2__0_n_0\
    );
\init_seq_data[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_2__1_n_0\
    );
\init_seq_data[25]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(3),
      I1 => strobe_align_sym(3),
      I2 => strobe_cfg_start(3),
      O => \init_seq_data[25]_i_2__2_n_0\
    );
\init_seq_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_3_n_0\
    );
\init_seq_data[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => dat_count(1),
      I2 => dat_count(0),
      O => \init_seq_data[25]_i_4_n_0\
    );
\init_seq_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(26),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[31]\(26)
    );
\init_seq_data[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(58),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2__0_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[63]\(26)
    );
\init_seq_data[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(90),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2__1_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[95]\(26)
    );
\init_seq_data[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(122),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2__2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[127]\(26)
    );
\init_seq_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid0(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2_n_0\
    );
\init_seq_data[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]_1\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid1(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2__0_n_0\
    );
\init_seq_data[26]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]_2\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid2(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2__1_n_0\
    );
\init_seq_data[26]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]_3\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid3(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2__2_n_0\
    );
\init_seq_data[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(0),
      I2 => dat_count(2),
      O => \g_tx_lanes[0].i_tx_lane_32/data1\(2)
    );
\init_seq_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(27),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[31]\(27)
    );
\init_seq_data[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(59),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2__0_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[63]\(27)
    );
\init_seq_data[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(91),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2__1_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[95]\(27)
    );
\init_seq_data[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(123),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2__2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[127]\(27)
    );
\init_seq_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid0(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2_n_0\
    );
\init_seq_data[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]_1\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid1(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2__0_n_0\
    );
\init_seq_data[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]_2\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid2(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2__1_n_0\
    );
\init_seq_data[27]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]_3\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid3(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2__2_n_0\
    );
\init_seq_data[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => dat_count(0),
      I1 => dat_count(1),
      I2 => dat_count(2),
      I3 => dat_count(3),
      O => \g_tx_lanes[0].i_tx_lane_32/data1\(3)
    );
\init_seq_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(28),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[31]\(28)
    );
\init_seq_data[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(60),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2__0_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[63]\(28)
    );
\init_seq_data[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(92),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2__1_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[95]\(28)
    );
\init_seq_data[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(124),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2__2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[127]\(28)
    );
\init_seq_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid0(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2_n_0\
    );
\init_seq_data[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]_1\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid1(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2__0_n_0\
    );
\init_seq_data[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]_2\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid2(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2__1_n_0\
    );
\init_seq_data[28]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]_3\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid3(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2__2_n_0\
    );
\init_seq_data[28]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_align_sym(3),
      I2 => strobe_start_of_seq(3),
      O => \init_seq_data[28]_i_3__2_n_0\
    );
\init_seq_data[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => dat_count(2),
      I1 => dat_count(1),
      I2 => dat_count(0),
      I3 => dat_count(3),
      I4 => dat_count(4),
      O => \g_tx_lanes[0].i_tx_lane_32/data1\(4)
    );
\init_seq_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(29),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_3_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(29)
    );
\init_seq_data[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(61),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_2_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(29)
    );
\init_seq_data[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(93),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_2__0_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(29)
    );
\init_seq_data[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(125),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_2__1_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(29)
    );
\init_seq_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]_1\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_2_n_0\
    );
\init_seq_data[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]_2\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_2__0_n_0\
    );
\init_seq_data[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]_3\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_2__1_n_0\
    );
\init_seq_data[29]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => strobe_cfg_start(3),
      I2 => strobe_start_of_seq(3),
      O => \init_seq_data[29]_i_2__2_n_0\
    );
\init_seq_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_3_n_0\
    );
\init_seq_data[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(3),
      I1 => strobe_cfg_data(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      O => \init_seq_data[29]_i_4_n_0\
    );
\init_seq_data[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => dat_count(5),
      I1 => \init_seq_data[29]_i_7_n_0\,
      I2 => strobe_start_of_seq(3),
      I3 => strobe_cfg_start(3),
      O => \init_seq_data[29]_i_6_n_0\
    );
\init_seq_data[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => dat_count(4),
      I1 => dat_count(2),
      I2 => dat_count(1),
      I3 => dat_count(0),
      I4 => dat_count(3),
      O => \init_seq_data[29]_i_7_n_0\
    );
\init_seq_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(2),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[31]\(2)
    );
\init_seq_data[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(34),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2__0_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[63]\(2)
    );
\init_seq_data[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(66),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2__1_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[95]\(2)
    );
\init_seq_data[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(98),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2__2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[127]\(2)
    );
\init_seq_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid0(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2_n_0\
    );
\init_seq_data[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]_0\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid1(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2__0_n_0\
    );
\init_seq_data[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]_1\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid2(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2__1_n_0\
    );
\init_seq_data[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]_2\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid3(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2__2_n_0\
    );
\init_seq_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(30),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(30)
    );
\init_seq_data[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(62),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(30)
    );
\init_seq_data[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(94),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(30)
    );
\init_seq_data[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(126),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(30)
    );
\init_seq_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_0\,
      O => \init_seq_data[30]_i_2_n_0\
    );
\init_seq_data[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_1\,
      O => \init_seq_data[30]_i_2__0_n_0\
    );
\init_seq_data[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_2\,
      O => \init_seq_data[30]_i_2__1_n_0\
    );
\init_seq_data[30]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_3\,
      O => \init_seq_data[30]_i_2__2_n_0\
    );
\init_seq_data[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(6),
      I1 => \init_seq_data[31]_i_6_n_0\,
      I2 => strobe_cfg_data(3),
      O => \init_seq_data[30]_i_3_n_0\
    );
\init_seq_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(31),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_3_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(31)
    );
\init_seq_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(63),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_2_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(31)
    );
\init_seq_data[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(95),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_2__0_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(31)
    );
\init_seq_data[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(127),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_2__1_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(31)
    );
\init_seq_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_1\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_2_n_0\
    );
\init_seq_data[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_2\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_2__0_n_0\
    );
\init_seq_data[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_3\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_2__1_n_0\
    );
\init_seq_data[31]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => strobe_cfg_data(3),
      I2 => strobe_dataxy(3),
      I3 => strobe_start_of_seq(3),
      O => \init_seq_data[31]_i_2__2_n_0\
    );
\init_seq_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_0\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_3_n_0\
    );
\init_seq_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF78"
    )
        port map (
      I0 => \init_seq_data[31]_i_6_n_0\,
      I1 => dat_count(6),
      I2 => dat_count(7),
      I3 => strobe_cfg_start(3),
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_data(3),
      O => \init_seq_data[31]_i_4_n_0\
    );
\init_seq_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(3),
      I2 => dat_count(0),
      I3 => dat_count(1),
      I4 => dat_count(2),
      I5 => dat_count(4),
      O => \init_seq_data[31]_i_6_n_0\
    );
\init_seq_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(3),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[31]\(3)
    );
\init_seq_data[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(35),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2__0_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[63]\(3)
    );
\init_seq_data[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(67),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2__1_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[95]\(3)
    );
\init_seq_data[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(99),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2__2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[127]\(3)
    );
\init_seq_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid0(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2_n_0\
    );
\init_seq_data[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]_0\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid1(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2__0_n_0\
    );
\init_seq_data[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]_1\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid2(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2__1_n_0\
    );
\init_seq_data[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]_2\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid3(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2__2_n_0\
    );
\init_seq_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(4),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[31]\(4)
    );
\init_seq_data[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(36),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2__0_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[63]\(4)
    );
\init_seq_data[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(68),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2__1_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[95]\(4)
    );
\init_seq_data[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(100),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2__2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[127]\(4)
    );
\init_seq_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid0(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2_n_0\
    );
\init_seq_data[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]_0\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid1(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2__0_n_0\
    );
\init_seq_data[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]_1\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid2(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2__1_n_0\
    );
\init_seq_data[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]_2\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid3(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2__2_n_0\
    );
\init_seq_data[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(0),
      I1 => strobe_align_sym(0),
      I2 => strobe_start_of_seq(0),
      O => \init_seq_data[4]_i_3__2_n_0\
    );
\init_seq_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(5),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_3_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(5)
    );
\init_seq_data[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(37),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_2_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(5)
    );
\init_seq_data[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(69),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_2__0_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(5)
    );
\init_seq_data[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(101),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_2__1_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(5)
    );
\init_seq_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]_0\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_2_n_0\
    );
\init_seq_data[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]_1\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_2__0_n_0\
    );
\init_seq_data[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]_2\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_2__1_n_0\
    );
\init_seq_data[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => strobe_cfg_start(0),
      I2 => strobe_start_of_seq(0),
      O => \init_seq_data[5]_i_2__2_n_0\
    );
\init_seq_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_3_n_0\
    );
\init_seq_data[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(0),
      I1 => strobe_cfg_data(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      O => \init_seq_data[5]_i_4_n_0\
    );
\init_seq_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(6),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(6)
    );
\init_seq_data[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(38),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(6)
    );
\init_seq_data[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(70),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(6)
    );
\init_seq_data[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(102),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(6)
    );
\init_seq_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]\,
      O => \init_seq_data[6]_i_2_n_0\
    );
\init_seq_data[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]_0\,
      O => \init_seq_data[6]_i_2__0_n_0\
    );
\init_seq_data[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]_1\,
      O => \init_seq_data[6]_i_2__1_n_0\
    );
\init_seq_data[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]_2\,
      O => \init_seq_data[6]_i_2__2_n_0\
    );
\init_seq_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(7),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_3_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(7)
    );
\init_seq_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(39),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_2_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(7)
    );
\init_seq_data[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(71),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_2__0_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(7)
    );
\init_seq_data[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(103),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_2__1_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(7)
    );
\init_seq_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]_0\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_2_n_0\
    );
\init_seq_data[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]_1\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_2__0_n_0\
    );
\init_seq_data[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]_2\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_2__1_n_0\
    );
\init_seq_data[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => strobe_cfg_data(0),
      I2 => strobe_dataxy(0),
      I3 => strobe_start_of_seq(0),
      O => \init_seq_data[7]_i_2__2_n_0\
    );
\init_seq_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_3_n_0\
    );
\init_seq_data[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dat_count(7),
      I1 => strobe_cfg_start(0),
      I2 => strobe_start_of_seq(0),
      I3 => strobe_cfg_data(0),
      O => \init_seq_data[7]_i_4_n_0\
    );
\init_seq_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(8),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(8)
    );
\init_seq_data[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(40),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(8)
    );
\init_seq_data[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(72),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(8)
    );
\init_seq_data[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(104),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(8)
    );
\init_seq_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2_n_0\
    );
\init_seq_data[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2__0_n_0\
    );
\init_seq_data[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2__1_n_0\
    );
\init_seq_data[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2__2_n_0\
    );
\init_seq_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(9),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_3_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(9)
    );
\init_seq_data[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(41),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_2_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(9)
    );
\init_seq_data[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(73),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_2__0_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(9)
    );
\init_seq_data[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(105),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_2__1_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(9)
    );
\init_seq_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_2_n_0\
    );
\init_seq_data[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_2__0_n_0\
    );
\init_seq_data[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_2__1_n_0\
    );
\init_seq_data[9]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(1),
      I1 => strobe_align_sym(1),
      I2 => strobe_cfg_start(1),
      O => \init_seq_data[9]_i_2__2_n_0\
    );
\init_seq_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_3_n_0\
    );
\init_seq_data[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(0),
      I2 => strobe_cfg_data(1),
      O => \init_seq_data[9]_i_4_n_0\
    );
\init_seq_k[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(0),
      I1 => strobe_cfg_data(0),
      I2 => strobe_align_sym(0),
      I3 => strobe_start_of_seq(0),
      I4 => strobe_cfg_start(0),
      O => \strobe_dataxy_reg[0]_0\
    );
\init_seq_k[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(1),
      I1 => strobe_cfg_data(1),
      I2 => strobe_align_sym(1),
      I3 => strobe_start_of_seq(1),
      I4 => strobe_cfg_start(1),
      O => \strobe_dataxy_reg[1]_0\
    );
\init_seq_k[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(2),
      I1 => strobe_cfg_data(2),
      I2 => strobe_align_sym(2),
      I3 => strobe_start_of_seq(2),
      I4 => strobe_cfg_start(2),
      O => \strobe_dataxy_reg[2]_0\
    );
\init_seq_k[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(3),
      I1 => strobe_cfg_data(3),
      I2 => strobe_align_sym(3),
      I3 => strobe_start_of_seq(3),
      I4 => strobe_cfg_start(3),
      O => \strobe_dataxy_reg[3]_0\
    );
\link_cfg_data_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[0]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[0]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[0]_i_4_n_0\,
      O => D(0)
    );
\link_cfg_data_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[0]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(0),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(0),
      O => \link_cfg_data_r[0]_i_2_n_0\
    );
\link_cfg_data_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(0),
      I1 => tx_cfg_m(0),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(0),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(0),
      O => \link_cfg_data_r[0]_i_3_n_0\
    );
\link_cfg_data_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(0),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(0),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(0),
      O => \link_cfg_data_r[0]_i_4_n_0\
    );
\link_cfg_data_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(0),
      I1 => tx_cfg_cf(0),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(0),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(0),
      O => \link_cfg_data_r[0]_i_5_n_0\
    );
\link_cfg_data_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[10]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[10]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[10]_i_4_n_0\,
      O => \cfg_count_reg[2]_2\
    );
\link_cfg_data_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(2),
      I1 => tx_cfg_res1(2),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(2),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(2),
      O => \link_cfg_data_r[10]_i_2_n_0\
    );
\link_cfg_data_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(2),
      I1 => tx_cfg_n(2),
      I2 => \^q\(1),
      I3 => tx_cfg_np(2),
      I4 => \^q\(0),
      I5 => tx_cfg_s(2),
      O => \link_cfg_data_r[10]_i_3_n_0\
    );
\link_cfg_data_r[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[10]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(2),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(2),
      O => \link_cfg_data_r[10]_i_4_n_0\
    );
\link_cfg_data_r[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(2),
      I2 => \^q\(0),
      I3 => tx_cfg_f(2),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(2),
      O => \link_cfg_data_r[10]_i_5_n_0\
    );
\link_cfg_data_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[11]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[11]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[11]_i_4_n_0\,
      O => \cfg_count_reg[2]_1\
    );
\link_cfg_data_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(3),
      I1 => tx_cfg_res1(3),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(3),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(3),
      O => \link_cfg_data_r[11]_i_2_n_0\
    );
\link_cfg_data_r[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(3),
      I1 => tx_cfg_n(3),
      I2 => \^q\(1),
      I3 => tx_cfg_np(3),
      I4 => \^q\(0),
      I5 => tx_cfg_s(3),
      O => \link_cfg_data_r[11]_i_3_n_0\
    );
\link_cfg_data_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[11]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(3),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(3),
      O => \link_cfg_data_r[11]_i_4_n_0\
    );
\link_cfg_data_r[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(3),
      I2 => \^q\(0),
      I3 => tx_cfg_f(3),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(3),
      O => \link_cfg_data_r[11]_i_5_n_0\
    );
\link_cfg_data_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[12]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[12]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[12]_i_4_n_0\,
      O => \cfg_count_reg[2]_0\
    );
\link_cfg_data_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(4),
      I1 => tx_cfg_res1(4),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(4),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(4),
      O => \link_cfg_data_r[12]_i_2_n_0\
    );
\link_cfg_data_r[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(4),
      I1 => tx_cfg_n(4),
      I2 => \^q\(1),
      I3 => tx_cfg_np(4),
      I4 => \^q\(0),
      I5 => tx_cfg_s(4),
      O => \link_cfg_data_r[12]_i_3_n_0\
    );
\link_cfg_data_r[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[12]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(4),
      I4 => \^q\(0),
      I5 => tx_cfg_adjcnt(0),
      O => \link_cfg_data_r[12]_i_4_n_0\
    );
\link_cfg_data_r[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(4),
      I2 => \^q\(0),
      I3 => tx_cfg_f(4),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(3),
      O => \link_cfg_data_r[12]_i_5_n_0\
    );
\link_cfg_data_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C08800FFC0880000"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => \^q\(0),
      I2 => tx_cfg_phadj,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[13]_i_4_n_0\,
      O => \link_cfg_data_r[13]_i_2_n_0\
    );
\link_cfg_data_r[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888BB88BB"
    )
        port map (
      I0 => \link_cfg_data_r[13]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => tx_cfg_m(5),
      I3 => \^q\(1),
      I4 => subclass(0),
      I5 => \^q\(0),
      O => \link_cfg_data_r[13]_i_3_n_0\
    );
\link_cfg_data_r[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjcnt(1),
      O => \link_cfg_data_r[13]_i_4_n_0\
    );
\link_cfg_data_r[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_res1(5),
      I1 => \^q\(1),
      I2 => tx_cfg_res2(5),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(5),
      O => \link_cfg_data_r[13]_i_5_n_0\
    );
\link_cfg_data_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[14]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[14]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[14]_i_4_n_0\,
      O => \cfg_count_reg[2]_5\
    );
\link_cfg_data_r[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => \^q\(1),
      I2 => tx_cfg_res2(6),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(6),
      O => \link_cfg_data_r[14]_i_2_n_0\
    );
\link_cfg_data_r[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_m(6),
      I1 => tx_cfg_cs(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => subclass(1),
      O => \link_cfg_data_r[14]_i_3_n_0\
    );
\link_cfg_data_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C08800FFC0880000"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \^q\(0),
      I2 => tx_cfg_adjdir,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[14]_i_5_n_0\,
      O => \link_cfg_data_r[14]_i_4_n_0\
    );
\link_cfg_data_r[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjcnt(2),
      O => \link_cfg_data_r[14]_i_5_n_0\
    );
\link_cfg_data_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"308800FF30880000"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => \^q\(0),
      I2 => tx_cfg_scr,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[15]_i_4_n_0\,
      O => \link_cfg_data_r[15]_i_2_n_0\
    );
\link_cfg_data_r[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \link_cfg_data_r[15]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => tx_cfg_cs(1),
      I4 => \^q\(0),
      I5 => tx_cfg_m(7),
      O => \link_cfg_data_r[15]_i_3_n_0\
    );
\link_cfg_data_r[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => tx_cfg_did(7),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjcnt(3),
      O => \link_cfg_data_r[15]_i_4_n_0\
    );
\link_cfg_data_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => tx_cfg_res1(7),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(7),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(7),
      O => \link_cfg_data_r[15]_i_5_n_0\
    );
\link_cfg_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[16]_i_2_n_0\,
      I1 => \link_cfg_data_r[16]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[16]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[16]_i_5_n_0\,
      O => \cfg_count_reg[3]_10\
    );
\link_cfg_data_r[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(0),
      I1 => tx_cfg_res2(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(0),
      O => \link_cfg_data_r[16]_i_2_n_0\
    );
\link_cfg_data_r[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(0),
      I1 => tx_cfg_np(0),
      I2 => \^q\(1),
      I3 => tx_cfg_s(0),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(0),
      O => \link_cfg_data_r[16]_i_3_n_0\
    );
\link_cfg_data_r[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(0),
      I1 => tx_cfg_f(0),
      I2 => \^q\(1),
      I3 => tx_cfg_k(0),
      I4 => \^q\(0),
      I5 => tx_cfg_m(0),
      O => \link_cfg_data_r[16]_i_4_n_0\
    );
\link_cfg_data_r[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(0),
      O => \link_cfg_data_r[16]_i_5_n_0\
    );
\link_cfg_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[17]_i_2_n_0\,
      I1 => \link_cfg_data_r[17]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[17]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[17]_i_5_n_0\,
      O => \cfg_count_reg[3]_11\
    );
\link_cfg_data_r[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(1),
      I1 => tx_cfg_res2(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(1),
      O => \link_cfg_data_r[17]_i_2_n_0\
    );
\link_cfg_data_r[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(1),
      I1 => tx_cfg_np(1),
      I2 => \^q\(1),
      I3 => tx_cfg_s(1),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(1),
      O => \link_cfg_data_r[17]_i_3_n_0\
    );
\link_cfg_data_r[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(1),
      I1 => tx_cfg_f(1),
      I2 => \^q\(1),
      I3 => tx_cfg_k(1),
      I4 => \^q\(0),
      I5 => tx_cfg_m(1),
      O => \link_cfg_data_r[17]_i_4_n_0\
    );
\link_cfg_data_r[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(1),
      O => \link_cfg_data_r[17]_i_5_n_0\
    );
\link_cfg_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[18]_i_2_n_0\,
      I1 => \link_cfg_data_r[18]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[18]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[18]_i_5_n_0\,
      O => \cfg_count_reg[3]_12\
    );
\link_cfg_data_r[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(2),
      I1 => tx_cfg_res2(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(2),
      O => \link_cfg_data_r[18]_i_2_n_0\
    );
\link_cfg_data_r[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(2),
      I1 => tx_cfg_np(2),
      I2 => \^q\(1),
      I3 => tx_cfg_s(2),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(2),
      O => \link_cfg_data_r[18]_i_3_n_0\
    );
\link_cfg_data_r[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(2),
      I1 => tx_cfg_f(2),
      I2 => \^q\(1),
      I3 => tx_cfg_k(2),
      I4 => \^q\(0),
      I5 => tx_cfg_m(2),
      O => \link_cfg_data_r[18]_i_4_n_0\
    );
\link_cfg_data_r[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(2),
      O => \link_cfg_data_r[18]_i_5_n_0\
    );
\link_cfg_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[19]_i_2_n_0\,
      I1 => \link_cfg_data_r[19]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[19]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[19]_i_5_n_0\,
      O => \cfg_count_reg[3]_13\
    );
\link_cfg_data_r[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_res2(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(3),
      O => \link_cfg_data_r[19]_i_2_n_0\
    );
\link_cfg_data_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(3),
      I1 => tx_cfg_np(3),
      I2 => \^q\(1),
      I3 => tx_cfg_s(3),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(3),
      O => \link_cfg_data_r[19]_i_3_n_0\
    );
\link_cfg_data_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => tx_cfg_f(3),
      I2 => \^q\(1),
      I3 => tx_cfg_k(3),
      I4 => \^q\(0),
      I5 => tx_cfg_m(3),
      O => \link_cfg_data_r[19]_i_4_n_0\
    );
\link_cfg_data_r[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(3),
      O => \link_cfg_data_r[19]_i_5_n_0\
    );
\link_cfg_data_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[1]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[1]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[1]_i_4_n_0\,
      O => D(1)
    );
\link_cfg_data_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[1]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(1),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(1),
      O => \link_cfg_data_r[1]_i_2_n_0\
    );
\link_cfg_data_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(1),
      I1 => tx_cfg_m(1),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(1),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(1),
      O => \link_cfg_data_r[1]_i_3_n_0\
    );
\link_cfg_data_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(1),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(1),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(1),
      O => \link_cfg_data_r[1]_i_4_n_0\
    );
\link_cfg_data_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(1),
      I1 => tx_cfg_cf(1),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(1),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(1),
      O => \link_cfg_data_r[1]_i_5_n_0\
    );
\link_cfg_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[20]_i_2_n_0\,
      I1 => \link_cfg_data_r[20]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[20]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[20]_i_5_n_0\,
      O => \cfg_count_reg[3]_14\
    );
\link_cfg_data_r[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_res2(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(4),
      O => \link_cfg_data_r[20]_i_2_n_0\
    );
\link_cfg_data_r[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => tx_cfg_np(4),
      I2 => \^q\(1),
      I3 => tx_cfg_s(4),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(4),
      O => \link_cfg_data_r[20]_i_3_n_0\
    );
\link_cfg_data_r[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => tx_cfg_f(4),
      I2 => \^q\(1),
      I3 => tx_cfg_k(4),
      I4 => \^q\(0),
      I5 => tx_cfg_m(4),
      O => \link_cfg_data_r[20]_i_4_n_0\
    );
\link_cfg_data_r[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_adjcnt(0),
      O => \link_cfg_data_r[20]_i_5_n_0\
    );
\link_cfg_data_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => \^q\(1),
      I2 => tx_cfg_m(5),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[21]_i_4_n_0\,
      O => \link_cfg_data_r[21]_i_2_n_0\
    );
\link_cfg_data_r[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[21]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => subclass(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \link_cfg_data_r[21]_i_3_n_0\
    );
\link_cfg_data_r[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => \^q\(1),
      I2 => tx_cfg_adjcnt(1),
      I3 => \^q\(0),
      I4 => tx_cfg_phadj,
      O => \link_cfg_data_r[21]_i_4_n_0\
    );
\link_cfg_data_r[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(5),
      I1 => tx_cfg_res2(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(5),
      O => \link_cfg_data_r[21]_i_5_n_0\
    );
\link_cfg_data_r[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \^q\(1),
      I2 => tx_cfg_m(6),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[22]_i_4_n_0\,
      O => \link_cfg_data_r[22]_i_2_n_0\
    );
\link_cfg_data_r[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \link_cfg_data_r[22]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => subclass(1),
      I4 => \^q\(0),
      I5 => tx_cfg_cs(0),
      O => \link_cfg_data_r[22]_i_3_n_0\
    );
\link_cfg_data_r[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => \^q\(1),
      I2 => tx_cfg_adjcnt(2),
      I3 => \^q\(0),
      I4 => tx_cfg_adjdir,
      O => \link_cfg_data_r[22]_i_4_n_0\
    );
\link_cfg_data_r[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => tx_cfg_res2(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(6),
      O => \link_cfg_data_r[22]_i_5_n_0\
    );
\link_cfg_data_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \link_cfg_data_r[23]_i_4_n_0\,
      I1 => \^q\(2),
      I2 => tx_cfg_did(7),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => tx_cfg_adjcnt(3),
      O => \link_cfg_data_r[23]_i_2_n_0\
    );
\link_cfg_data_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \link_cfg_data_r[23]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => tx_cfg_cs(1),
      I3 => \^q\(1),
      I4 => tx_cfg_hd,
      I5 => \^q\(0),
      O => \link_cfg_data_r[23]_i_3_n_0\
    );
\link_cfg_data_r[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => tx_cfg_f(7),
      I2 => \^q\(1),
      I3 => tx_cfg_m(7),
      I4 => \^q\(0),
      O => \link_cfg_data_r[23]_i_4_n_0\
    );
\link_cfg_data_r[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(7),
      I1 => tx_cfg_res2(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(7),
      O => \link_cfg_data_r[23]_i_5_n_0\
    );
\link_cfg_data_r[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[24]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[24]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[24]_i_4_n_0\,
      O => \cfg_count_reg[3]_6\
    );
\link_cfg_data_r[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[24]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(0),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(0),
      O => \link_cfg_data_r[24]_i_2_n_0\
    );
\link_cfg_data_r[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(0),
      I1 => tx_cfg_k(0),
      I2 => \^q\(1),
      I3 => tx_cfg_m(0),
      I4 => \^q\(0),
      I5 => tx_cfg_n(0),
      O => \link_cfg_data_r[24]_i_3_n_0\
    );
\link_cfg_data_r[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(0),
      I1 => tx_cfg_bid(0),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(0),
      I4 => \^q\(0),
      O => \link_cfg_data_r[24]_i_4_n_0\
    );
\link_cfg_data_r[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(0),
      I1 => tx_cfg_s(0),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(0),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(0),
      O => \link_cfg_data_r[24]_i_5_n_0\
    );
\link_cfg_data_r[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[25]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[25]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[25]_i_4_n_0\,
      O => \cfg_count_reg[3]_5\
    );
\link_cfg_data_r[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[25]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(1),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(1),
      O => \link_cfg_data_r[25]_i_2_n_0\
    );
\link_cfg_data_r[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(1),
      I1 => tx_cfg_k(1),
      I2 => \^q\(1),
      I3 => tx_cfg_m(1),
      I4 => \^q\(0),
      I5 => tx_cfg_n(1),
      O => \link_cfg_data_r[25]_i_3_n_0\
    );
\link_cfg_data_r[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(1),
      I1 => tx_cfg_bid(1),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(1),
      I4 => \^q\(0),
      O => \link_cfg_data_r[25]_i_4_n_0\
    );
\link_cfg_data_r[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(1),
      I1 => tx_cfg_s(1),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(1),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(1),
      O => \link_cfg_data_r[25]_i_5_n_0\
    );
\link_cfg_data_r[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[26]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[26]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[26]_i_4_n_0\,
      O => \cfg_count_reg[3]_4\
    );
\link_cfg_data_r[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[26]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(2),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(2),
      O => \link_cfg_data_r[26]_i_2_n_0\
    );
\link_cfg_data_r[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(2),
      I1 => tx_cfg_k(2),
      I2 => \^q\(1),
      I3 => tx_cfg_m(2),
      I4 => \^q\(0),
      I5 => tx_cfg_n(2),
      O => \link_cfg_data_r[26]_i_3_n_0\
    );
\link_cfg_data_r[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(2),
      I1 => tx_cfg_bid(2),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(2),
      I4 => \^q\(0),
      O => \link_cfg_data_r[26]_i_4_n_0\
    );
\link_cfg_data_r[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(2),
      I1 => tx_cfg_s(2),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(2),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(2),
      O => \link_cfg_data_r[26]_i_5_n_0\
    );
\link_cfg_data_r[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[27]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[27]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[27]_i_4_n_0\,
      O => \cfg_count_reg[3]_3\
    );
\link_cfg_data_r[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[27]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(3),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(3),
      O => \link_cfg_data_r[27]_i_2_n_0\
    );
\link_cfg_data_r[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(3),
      I1 => tx_cfg_k(3),
      I2 => \^q\(1),
      I3 => tx_cfg_m(3),
      I4 => \^q\(0),
      I5 => tx_cfg_n(3),
      O => \link_cfg_data_r[27]_i_3_n_0\
    );
\link_cfg_data_r[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(3),
      I1 => tx_cfg_bid(3),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(3),
      I4 => \^q\(0),
      O => \link_cfg_data_r[27]_i_4_n_0\
    );
\link_cfg_data_r[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(3),
      I1 => tx_cfg_s(3),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(3),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(3),
      O => \link_cfg_data_r[27]_i_5_n_0\
    );
\link_cfg_data_r[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[28]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[28]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[28]_i_4_n_0\,
      O => \cfg_count_reg[3]_2\
    );
\link_cfg_data_r[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[28]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(4),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(4),
      O => \link_cfg_data_r[28]_i_2_n_0\
    );
\link_cfg_data_r[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(4),
      I1 => tx_cfg_k(4),
      I2 => \^q\(1),
      I3 => tx_cfg_m(4),
      I4 => \^q\(0),
      I5 => tx_cfg_n(4),
      O => \link_cfg_data_r[28]_i_3_n_0\
    );
\link_cfg_data_r[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(4),
      I1 => tx_cfg_adjcnt(0),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(3),
      I4 => \^q\(0),
      O => \link_cfg_data_r[28]_i_4_n_0\
    );
\link_cfg_data_r[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(4),
      I1 => tx_cfg_s(4),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(4),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(4),
      O => \link_cfg_data_r[28]_i_5_n_0\
    );
\link_cfg_data_r[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_m(5),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[29]_i_4_n_0\,
      O => \link_cfg_data_r[29]_i_2_n_0\
    );
\link_cfg_data_r[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F5440000F544"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_cfg_res1(5),
      I2 => subclass(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[29]_i_5_n_0\,
      O => \link_cfg_data_r[29]_i_3_n_0\
    );
\link_cfg_data_r[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => tx_cfg_adjcnt(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_phadj,
      O => \link_cfg_data_r[29]_i_4_n_0\
    );
\link_cfg_data_r[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA222"
    )
        port map (
      I0 => tx_cfg_res2(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(5),
      O => \link_cfg_data_r[29]_i_5_n_0\
    );
\link_cfg_data_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[2]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[2]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[2]_i_4_n_0\,
      O => D(2)
    );
\link_cfg_data_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[2]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(2),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(2),
      O => \link_cfg_data_r[2]_i_2_n_0\
    );
\link_cfg_data_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(2),
      I1 => tx_cfg_m(2),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(2),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(2),
      O => \link_cfg_data_r[2]_i_3_n_0\
    );
\link_cfg_data_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(2),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(2),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(2),
      O => \link_cfg_data_r[2]_i_4_n_0\
    );
\link_cfg_data_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(2),
      I1 => tx_cfg_cf(2),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(2),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(2),
      O => \link_cfg_data_r[2]_i_5_n_0\
    );
\link_cfg_data_r[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[30]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[30]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[30]_i_4_n_0\,
      O => \cfg_count_reg[3]_9\
    );
\link_cfg_data_r[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0440000A044"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_cfg_res1(6),
      I2 => subclass(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[30]_i_5_n_0\,
      O => \link_cfg_data_r[30]_i_2_n_0\
    );
\link_cfg_data_r[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \^q\(1),
      I2 => tx_cfg_m(6),
      I3 => \^q\(0),
      I4 => tx_cfg_cs(0),
      O => \link_cfg_data_r[30]_i_3_n_0\
    );
\link_cfg_data_r[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => tx_cfg_adjcnt(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjdir,
      O => \link_cfg_data_r[30]_i_4_n_0\
    );
\link_cfg_data_r[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA222"
    )
        port map (
      I0 => tx_cfg_res2(6),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(6),
      O => \link_cfg_data_r[30]_i_5_n_0\
    );
\link_cfg_data_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[31]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[31]_i_4_n_0\,
      O => \cfg_count_reg[3]_7\
    );
\link_cfg_data_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C202C2C2C2020202"
    )
        port map (
      I0 => \link_cfg_data_r[31]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(7),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(7),
      O => \link_cfg_data_r[31]_i_2_n_0\
    );
\link_cfg_data_r[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => \^q\(1),
      I2 => tx_cfg_m(7),
      I3 => \^q\(0),
      I4 => tx_cfg_cs(1),
      O => \link_cfg_data_r[31]_i_3_n_0\
    );
\link_cfg_data_r[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(7),
      I1 => tx_cfg_adjcnt(3),
      I2 => \^q\(1),
      I3 => tx_cfg_scr,
      I4 => \^q\(0),
      O => \link_cfg_data_r[31]_i_4_n_0\
    );
\link_cfg_data_r[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => \^q\(0),
      I2 => tx_cfg_res1(7),
      O => \link_cfg_data_r[31]_i_5_n_0\
    );
\link_cfg_data_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[3]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[3]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[3]_i_4_n_0\,
      O => D(3)
    );
\link_cfg_data_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[3]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(3),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(3),
      O => \link_cfg_data_r[3]_i_2_n_0\
    );
\link_cfg_data_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(3),
      I1 => tx_cfg_m(3),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(3),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(3),
      O => \link_cfg_data_r[3]_i_3_n_0\
    );
\link_cfg_data_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(3),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(3),
      O => \link_cfg_data_r[3]_i_4_n_0\
    );
\link_cfg_data_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_cf(3),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(3),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(3),
      O => \link_cfg_data_r[3]_i_5_n_0\
    );
\link_cfg_data_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[4]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[4]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[4]_i_4_n_0\,
      O => D(4)
    );
\link_cfg_data_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[4]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(4),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(4),
      O => \link_cfg_data_r[4]_i_2_n_0\
    );
\link_cfg_data_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => tx_cfg_m(4),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(4),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(4),
      O => \link_cfg_data_r[4]_i_3_n_0\
    );
\link_cfg_data_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(0),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(4),
      O => \link_cfg_data_r[4]_i_4_n_0\
    );
\link_cfg_data_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_cf(4),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(4),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(4),
      O => \link_cfg_data_r[4]_i_5_n_0\
    );
\link_cfg_data_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tx_cfg_m(5),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_f(5),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => \link_cfg_data_r[7]_i_5_n_0\,
      I5 => \link_cfg_data_r[5]_i_4_n_0\,
      O => \link_cfg_data_r[5]_i_2_n_0\
    );
\link_cfg_data_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[5]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(5),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(5),
      O => \link_cfg_data_r[5]_i_3_n_0\
    );
\link_cfg_data_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(1),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(5),
      O => \link_cfg_data_r[5]_i_4_n_0\
    );
\link_cfg_data_r[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B3B0"
    )
        port map (
      I0 => tx_cfg_res1(5),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_9_n_0\,
      I3 => subclass(0),
      O => \link_cfg_data_r[5]_i_5_n_0\
    );
\link_cfg_data_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[6]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[6]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[6]_i_4_n_0\,
      O => D(6)
    );
\link_cfg_data_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[6]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(6),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(6),
      O => \link_cfg_data_r[6]_i_2_n_0\
    );
\link_cfg_data_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_cs(0),
      I1 => tx_cfg_m(6),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_f(6),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      O => \link_cfg_data_r[6]_i_3_n_0\
    );
\link_cfg_data_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_adjdir,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(2),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(6),
      O => \link_cfg_data_r[6]_i_4_n_0\
    );
\link_cfg_data_r[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => subclass(1),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      O => \link_cfg_data_r[6]_i_5_n_0\
    );
\link_cfg_data_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[7]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[7]_i_4_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[7]_i_6_n_0\,
      O => D(7)
    );
\link_cfg_data_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808383838080808"
    )
        port map (
      I0 => \link_cfg_data_r[7]_i_7_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(7),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(7),
      O => \link_cfg_data_r[7]_i_2_n_0\
    );
\link_cfg_data_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEBBBE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \link_cfg_data_r[7]_i_3_n_0\
    );
\link_cfg_data_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_cs(1),
      I1 => tx_cfg_m(7),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_f(7),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      O => \link_cfg_data_r[7]_i_4_n_0\
    );
\link_cfg_data_r[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \link_cfg_data_r[7]_i_5_n_0\
    );
\link_cfg_data_r[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(3),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(7),
      O => \link_cfg_data_r[7]_i_6_n_0\
    );
\link_cfg_data_r[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_res1(7),
      I1 => \link_cfg_data_r[7]_i_9_n_0\,
      I2 => tx_cfg_hd,
      O => \link_cfg_data_r[7]_i_7_n_0\
    );
\link_cfg_data_r[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DEDEDE7E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \link_cfg_data_r[7]_i_8_n_0\
    );
\link_cfg_data_r[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222280"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \link_cfg_data_r[7]_i_9_n_0\
    );
\link_cfg_data_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[8]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[8]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[8]_i_4_n_0\,
      O => \cfg_count_reg[2]_4\
    );
\link_cfg_data_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(0),
      I1 => tx_cfg_res1(0),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(0),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(0),
      O => \link_cfg_data_r[8]_i_2_n_0\
    );
\link_cfg_data_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(0),
      I1 => tx_cfg_n(0),
      I2 => \^q\(1),
      I3 => tx_cfg_np(0),
      I4 => \^q\(0),
      I5 => tx_cfg_s(0),
      O => \link_cfg_data_r[8]_i_3_n_0\
    );
\link_cfg_data_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[8]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(0),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(0),
      O => \link_cfg_data_r[8]_i_4_n_0\
    );
\link_cfg_data_r[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(0),
      I2 => \^q\(0),
      I3 => tx_cfg_f(0),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(0),
      O => \link_cfg_data_r[8]_i_5_n_0\
    );
\link_cfg_data_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[9]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[9]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[9]_i_4_n_0\,
      O => \cfg_count_reg[2]_3\
    );
\link_cfg_data_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(1),
      I1 => tx_cfg_res1(1),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(1),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(1),
      O => \link_cfg_data_r[9]_i_2_n_0\
    );
\link_cfg_data_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(1),
      I1 => tx_cfg_n(1),
      I2 => \^q\(1),
      I3 => tx_cfg_np(1),
      I4 => \^q\(0),
      I5 => tx_cfg_s(1),
      O => \link_cfg_data_r[9]_i_3_n_0\
    );
\link_cfg_data_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[9]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(1),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(1),
      O => \link_cfg_data_r[9]_i_4_n_0\
    );
\link_cfg_data_r[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(1),
      I2 => \^q\(0),
      I3 => tx_cfg_f(1),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(1),
      O => \link_cfg_data_r[9]_i_5_n_0\
    );
\link_cfg_data_r_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[13]_i_2_n_0\,
      I1 => \link_cfg_data_r[13]_i_3_n_0\,
      O => \cfg_count_reg[3]_0\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[15]_i_2_n_0\,
      I1 => \link_cfg_data_r[15]_i_3_n_0\,
      O => \cfg_count_reg[3]_8\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[21]_i_2_n_0\,
      I1 => \link_cfg_data_r[21]_i_3_n_0\,
      O => \cfg_count_reg[3]_15\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[22]_i_2_n_0\,
      I1 => \link_cfg_data_r[22]_i_3_n_0\,
      O => \cfg_count_reg[3]_16\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[23]_i_2_n_0\,
      I1 => \link_cfg_data_r[23]_i_3_n_0\,
      O => \cfg_count_reg[3]_17\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[29]_i_2_n_0\,
      I1 => \link_cfg_data_r[29]_i_3_n_0\,
      O => \cfg_count_reg[3]_1\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[5]_i_2_n_0\,
      I1 => \link_cfg_data_r[5]_i_3_n_0\,
      O => D(5),
      S => \link_cfg_data_r[7]_i_3_n_0\
    );
\m_count[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => \m_count_reg[0]_6\(0),
      I3 => data1(3),
      O => \m_count[0][0]_i_1_n_0\
    );
\m_count[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => data1(1),
      I1 => data1(3),
      I2 => data1(2),
      I3 => \m_count_reg[0]_6\(1),
      O => \m_count[0][1]_i_1_n_0\
    );
\m_count[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data1(3),
      I1 => data1(2),
      I2 => data1(1),
      I3 => \m_count_reg[0]_6\(2),
      O => \m_count[0][2]_i_1_n_0\
    );
\m_count[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => data1(3),
      I1 => data1(2),
      I2 => data1(1),
      I3 => \m_count_reg[0]_6\(3),
      I4 => \m_count_reg[0]_6\(2),
      O => \m_count[0][3]_i_1_n_0\
    );
\m_count[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000006A"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => \m_count_reg[0]_6\(3),
      I2 => \m_count_reg[0]_6\(2),
      I3 => data1(1),
      I4 => data1(2),
      I5 => data1(3),
      O => \m_count[0][4]_i_1_n_0\
    );
\m_count[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \m_count[0][6]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(4),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_reg[0]_6\(3),
      I4 => \m_count_reg[0]_6\(5),
      O => \m_count[0][5]_i_1_n_0\
    );
\m_count[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \m_count[0][6]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(5),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(4),
      I5 => \m_count_reg[0]_6\(6),
      O => \m_count[0][6]_i_1_n_0\
    );
\m_count[0][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      O => \m_count[0][6]_i_2_n_0\
    );
\m_count[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      I3 => \m_count[0][7]_i_2_n_0\,
      I4 => \m_count_reg[0]_6\(7),
      O => \m_count[0][7]_i_1_n_0\
    );
\m_count[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => \m_count_reg[0]_6\(3),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_reg[0]_6\(4),
      I4 => \m_count_reg[0]_6\(6),
      O => \m_count[0][7]_i_2_n_0\
    );
\m_count[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      I3 => \m_count[0][9]_i_3_n_0\,
      I4 => \m_count_reg[0]_6\(8),
      O => \m_count[0][8]_i_1_n_0\
    );
\m_count[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => data1(0),
      O => \m_count[0][9]_i_1_n_0\
    );
\m_count[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000010100"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      I3 => \m_count_reg[0]_6\(9),
      I4 => \m_count_reg[0]_6\(8),
      I5 => \m_count[0][9]_i_3_n_0\,
      O => \m_count[0][9]_i_2_n_0\
    );
\m_count[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(6),
      I1 => \m_count_reg[0]_6\(4),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_reg[0]_6\(3),
      I4 => \m_count_reg[0]_6\(5),
      I5 => \m_count_reg[0]_6\(7),
      O => \m_count[0][9]_i_3_n_0\
    );
\m_count[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFFE"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[5]\,
      I1 => sysref_rst_r,
      I2 => \m_count_reg[1]_8\(0),
      I3 => \m_count_terminate_reg_n_0_[7]\,
      I4 => \m_count_terminate_reg_n_0_[6]\,
      O => m_count(0)
    );
\m_count[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[5]\,
      I1 => sysref_rst_r,
      I2 => \m_count_terminate_reg_n_0_[6]\,
      I3 => \m_count_terminate_reg_n_0_[7]\,
      I4 => \m_count_reg[1]_8\(1),
      O => m_count(1)
    );
\m_count[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_reg[1]_8\(2),
      O => m_count(2)
    );
\m_count[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_reg[1]_8\(3),
      I5 => \m_count_reg[1]_8\(2),
      O => m_count(3)
    );
\m_count[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \m_count[1][6]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(4),
      O => m_count(4)
    );
\m_count[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \m_count[1][6]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(4),
      I4 => \m_count_reg[1]_8\(5),
      O => m_count(5)
    );
\m_count[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \m_count[1][6]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(4),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(3),
      I4 => \m_count_reg[1]_8\(5),
      I5 => \m_count_reg[1]_8\(6),
      O => m_count(6)
    );
\m_count[1][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[5]\,
      I1 => sysref_rst_r,
      I2 => \m_count_terminate_reg_n_0_[7]\,
      I3 => \m_count_terminate_reg_n_0_[6]\,
      O => \m_count[1][6]_i_2_n_0\
    );
\m_count[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_terminate[6]_i_4_n_0\,
      I5 => \m_count_reg[1]_8\(7),
      O => m_count(7)
    );
\m_count[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_terminate[5]_i_2_n_0\,
      I5 => \m_count_reg[1]_8\(8),
      O => m_count(8)
    );
\m_count[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[4]\,
      I1 => sysref_rst_r,
      O => \m_count[1][9]_i_1_n_0\
    );
\m_count[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_terminate[4]_i_3_n_0\,
      I5 => \m_count_reg[1]_8\(9),
      O => m_count(9)
    );
\m_count[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0E"
    )
        port map (
      I0 => p_0_in,
      I1 => \m_count_reg[2]_1\(0),
      I2 => p_1_in,
      I3 => \m_count_terminate_reg_n_0_[9]\,
      I4 => \m_count_terminate_reg_n_0_[8]\,
      I5 => sysref_rst_r,
      O => \m_count[2][0]_i_1_n_0\
    );
\m_count[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[9]\,
      I1 => \m_count_terminate_reg_n_0_[8]\,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \m_count_reg[2]_1\(1),
      O => \m_count_next[2]_4\(1)
    );
\m_count[2][2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      O => \p_0_in1_in__0_0\(2)
    );
\m_count[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      I1 => \m_count_reg[2]_1\(3),
      O => \p_0_in1_in__0_0\(3)
    );
\m_count[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => \m_count_reg[2]_1\(3),
      I2 => \m_count_reg[2]_1\(2),
      O => \m_count[2][4]_i_1_n_0\
    );
\m_count[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(3),
      O => \m_count[2][5]_i_1_n_0\
    );
\m_count[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => \m_count_reg[2]_1\(5),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(4),
      O => \m_count[2][6]_i_1_n_0\
    );
\m_count[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \m_count_reg[2]_1\(7),
      I1 => \m_count_reg[2]_1\(6),
      I2 => \m_count_reg[2]_1\(4),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(3),
      I5 => \m_count_reg[2]_1\(5),
      O => \m_count[2][7]_i_1_n_0\
    );
\m_count[2][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => \m_count[2][9]_i_3_n_0\,
      O => \m_count[2][8]_i_1_n_0\
    );
\m_count[2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \m_count_terminate_reg_n_0_[8]\,
      I3 => \m_count_terminate_reg_n_0_[9]\,
      I4 => sysref_rst_r,
      O => \m_count[2][9]_i_1_n_0\
    );
\m_count[2][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \m_count_reg[2]_1\(9),
      I1 => \m_count[2][9]_i_3_n_0\,
      I2 => \m_count_reg[2]_1\(8),
      O => \p_0_in1_in__0_0\(9)
    );
\m_count[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(3),
      I4 => \m_count_reg[2]_1\(5),
      I5 => \m_count_reg[2]_1\(7),
      O => \m_count[2][9]_i_3_n_0\
    );
\m_count[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0E"
    )
        port map (
      I0 => \m_count_reg[3]_7\(0),
      I1 => \m_count_terminate_reg_n_0_[15]\,
      I2 => \m_count_terminate_reg_n_0_[14]\,
      I3 => \m_count_terminate_reg_n_0_[13]\,
      I4 => \m_count_terminate_reg_n_0_[12]\,
      O => \m_count_next[3]_5\(0)
    );
\m_count[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[12]\,
      I1 => \m_count_terminate_reg_n_0_[13]\,
      I2 => \m_count_terminate_reg_n_0_[15]\,
      I3 => \m_count_terminate_reg_n_0_[14]\,
      I4 => \m_count_reg[3]_7\(1),
      O => \m_count_next[3]_5\(1)
    );
\m_count[3][2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[3]_7\(2),
      O => \m_count[3][2]_i_1_n_0\
    );
\m_count[3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(2),
      I1 => \m_count_reg[3]_7\(3),
      O => \m_count[3][3]_i_1_n_0\
    );
\m_count[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => \m_count_reg[3]_7\(3),
      I2 => \m_count_reg[3]_7\(2),
      O => \m_count[3][4]_i_1_n_0\
    );
\m_count[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(4),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(3),
      O => \m_count[3][5]_i_1_n_0\
    );
\m_count[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => \m_count_reg[3]_7\(5),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(4),
      O => \m_count[3][6]_i_1_n_0\
    );
\m_count[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \m_count_reg[3]_7\(7),
      I1 => \m_count_reg[3]_7\(6),
      I2 => \m_count_reg[3]_7\(4),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(3),
      I5 => \m_count_reg[3]_7\(5),
      O => \m_count[3][7]_i_1_n_0\
    );
\m_count[3][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => \m_count[3][9]_i_3_n_0\,
      O => \m_count[3][8]_i_1_n_0\
    );
\m_count[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[14]\,
      I1 => \m_count_terminate_reg_n_0_[15]\,
      I2 => \m_count_terminate_reg_n_0_[13]\,
      I3 => \m_count_terminate_reg_n_0_[12]\,
      I4 => sysref_rst_r,
      O => \m_count[3][9]_i_1_n_0\
    );
\m_count[3][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(9),
      I1 => \m_count_reg[3]_7\(8),
      I2 => \m_count[3][9]_i_3_n_0\,
      O => \m_count[3][9]_i_2_n_0\
    );
\m_count[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => \m_count_reg[3]_7\(4),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(3),
      I4 => \m_count_reg[3]_7\(5),
      I5 => \m_count_reg[3]_7\(7),
      O => \m_count[3][9]_i_3_n_0\
    );
\m_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][0]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(0),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][1]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(1),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][2]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(2),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][3]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(3),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][4]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(4),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][5]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(5),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][6]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(6),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][7]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(7),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][8]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(8),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][9]_i_2_n_0\,
      Q => \m_count_reg[0]_6\(9),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(0),
      Q => \m_count_reg[1]_8\(0),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(1),
      Q => \m_count_reg[1]_8\(1),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(2),
      Q => \m_count_reg[1]_8\(2),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(3),
      Q => \m_count_reg[1]_8\(3),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(4),
      Q => \m_count_reg[1]_8\(4),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(5),
      Q => \m_count_reg[1]_8\(5),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(6),
      Q => \m_count_reg[1]_8\(6),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(7),
      Q => \m_count_reg[1]_8\(7),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(8),
      Q => \m_count_reg[1]_8\(8),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(9),
      Q => \m_count_reg[1]_8\(9),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][0]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(0),
      R => '0'
    );
\m_count_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_next[2]_4\(1),
      Q => \m_count_reg[2]_1\(1),
      S => sysref_rst_r
    );
\m_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in1_in__0_0\(2),
      Q => \m_count_reg[2]_1\(2),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in1_in__0_0\(3),
      Q => \m_count_reg[2]_1\(3),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][4]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(4),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][5]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(5),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][6]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(6),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][7]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(7),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][8]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(8),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in1_in__0_0\(9),
      Q => \m_count_reg[2]_1\(9),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_next[3]_5\(0),
      Q => \m_count_reg[3]_7\(0),
      S => sysref_rst_r
    );
\m_count_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_next[3]_5\(1),
      Q => \m_count_reg[3]_7\(1),
      S => sysref_rst_r
    );
\m_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][2]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(2),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][3]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(3),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][4]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(4),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][5]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(5),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][6]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(6),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][7]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(7),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][8]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(8),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][9]_i_2_n_0\,
      Q => \m_count_reg[3]_7\(9),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_terminate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E11E"
    )
        port map (
      I0 => \m_count[0][9]_i_3_n_0\,
      I1 => \m_count_terminate[0]_i_2_n_0\,
      I2 => \m_count_reg[0]_6\(8),
      I3 => octets_per_multi_minus_4(8),
      I4 => \m_count_terminate[0]_i_3_n_0\,
      I5 => \m_count_terminate[0]_i_4_n_0\,
      O => \m_count_terminate[0]_i_1_n_0\
    );
\m_count_terminate[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[0]_6\(1),
      I1 => \m_count_reg[0]_6\(0),
      O => \m_count_terminate[0]_i_2_n_0\
    );
\m_count_terminate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFEFFFBEEEF"
    )
        port map (
      I0 => \m_count_terminate[0]_i_5_n_0\,
      I1 => \m_count_terminate[3]_i_7_n_0\,
      I2 => \m_count_terminate[0]_i_2_n_0\,
      I3 => \m_count_terminate[2]_i_5_n_0\,
      I4 => \m_count_reg[0]_6\(5),
      I5 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[0]_i_3_n_0\
    );
\m_count_terminate[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFBFBFBBE"
    )
        port map (
      I0 => \m_count_terminate[0]_i_6_n_0\,
      I1 => octets_per_multi_minus_4(9),
      I2 => \m_count_reg[0]_6\(9),
      I3 => \m_count_reg[0]_6\(1),
      I4 => \m_count_reg[0]_6\(0),
      I5 => \m_count_terminate[0]_i_7_n_0\,
      O => \m_count_terminate[0]_i_4_n_0\
    );
\m_count_terminate[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6FF6FFF0F66F6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => octets_per_multi_minus_4(4),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_terminate[0]_i_2_n_0\,
      I4 => \m_count_reg[0]_6\(3),
      I5 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[0]_i_5_n_0\
    );
\m_count_terminate[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFFFF7DFFEBFF"
    )
        port map (
      I0 => \m_count_terminate[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(2),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_terminate[0]_i_8_n_0\,
      I4 => \m_count_terminate[3]_i_9_n_0\,
      I5 => \m_count[0][7]_i_2_n_0\,
      O => \m_count_terminate[0]_i_6_n_0\
    );
\m_count_terminate[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_count[0][9]_i_3_n_0\,
      I1 => \m_count_reg[0]_6\(8),
      O => \m_count_terminate[0]_i_7_n_0\
    );
\m_count_terminate[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005A001AA5002100"
    )
        port map (
      I0 => octets_per_multi_minus_4(1),
      I1 => \m_count_terminate[3]_i_8_n_0\,
      I2 => \m_count_reg[0]_6\(1),
      I3 => \m_count_reg[0]_6\(0),
      I4 => \m_count_terminate[1]_i_8_n_0\,
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[0]_i_8_n_0\
    );
\m_count_terminate[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006100"
    )
        port map (
      I0 => \m_count_reg[2]_1\(9),
      I1 => \m_count_terminate[10]_i_2_n_0\,
      I2 => octets_per_multi_minus_4(9),
      I3 => \m_count_terminate[10]_i_3_n_0\,
      I4 => \m_count_terminate[10]_i_4_n_0\,
      I5 => \m_count_terminate[10]_i_5_n_0\,
      O => m_count_terminate015_out
    );
\m_count_terminate[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_count_reg[2]_1\(1),
      I1 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[10]_i_10_n_0\
    );
\m_count_terminate[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \m_count_reg[2]_1\(0),
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_reg[2]_1\(8),
      I3 => \m_count[2][9]_i_3_n_0\,
      O => \m_count_terminate[10]_i_2_n_0\
    );
\m_count_terminate[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082412418"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_terminate[10]_i_6_n_0\,
      I3 => \m_count_reg[2]_1\(5),
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_terminate[10]_i_7_n_0\,
      O => \m_count_terminate[10]_i_3_n_0\
    );
\m_count_terminate[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDBBD6FF6FFFF"
    )
        port map (
      I0 => octets_per_multi_minus_4(1),
      I1 => \m_count_reg[2]_1\(1),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[2]_1\(2),
      I4 => octets_per_multi_minus_4(0),
      I5 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[10]_i_4_n_0\
    );
\m_count_terminate[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBBBBBBEBEEEEEE"
    )
        port map (
      I0 => \m_count_terminate[10]_i_8_n_0\,
      I1 => \m_count_reg[2]_1\(6),
      I2 => \m_count_terminate[10]_i_9_n_0\,
      I3 => \m_count_reg[2]_1\(1),
      I4 => \m_count_reg[2]_1\(0),
      I5 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[10]_i_5_n_0\
    );
\m_count_terminate[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(3),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(0),
      I3 => \m_count_reg[2]_1\(1),
      O => \m_count_terminate[10]_i_6_n_0\
    );
\m_count_terminate[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[2]_1\(0),
      I2 => \m_count_reg[2]_1\(1),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(3),
      O => \m_count_terminate[10]_i_7_n_0\
    );
\m_count_terminate[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[2]_1\(7),
      I3 => \m_count_terminate[9]_i_5_n_0\,
      I4 => \m_count_terminate[10]_i_10_n_0\,
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[10]_i_8_n_0\
    );
\m_count_terminate[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(5),
      O => \m_count_terminate[10]_i_9_n_0\
    );
\m_count_terminate[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \m_count_terminate[11]_i_2_n_0\,
      I1 => \m_count_terminate[11]_i_3_n_0\,
      I2 => octets_per_multi_minus_4(5),
      I3 => \m_count_reg[2]_1\(5),
      I4 => octets_per_multi_minus_4(1),
      I5 => \m_count_reg[2]_1\(1),
      O => m_count_terminate01_out
    );
\m_count_terminate[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \m_count_terminate[11]_i_4_n_0\,
      I1 => \m_count_reg[2]_1\(7),
      I2 => octets_per_multi_minus_4(7),
      I3 => \m_count_reg[2]_1\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[8]_i_3_n_0\,
      O => \m_count_terminate[11]_i_2_n_0\
    );
\m_count_terminate[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFFFF7D"
    )
        port map (
      I0 => \m_count_terminate[11]_i_5_n_0\,
      I1 => \m_count_reg[2]_1\(6),
      I2 => octets_per_multi_minus_4(6),
      I3 => \m_count_reg[2]_1\(4),
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_terminate[11]_i_6_n_0\,
      O => \m_count_terminate[11]_i_3_n_0\
    );
\m_count_terminate[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(0),
      I1 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[11]_i_4_n_0\
    );
\m_count_terminate[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(3),
      I1 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[11]_i_5_n_0\
    );
\m_count_terminate[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      I1 => octets_per_multi_minus_4(2),
      O => \m_count_terminate[11]_i_6_n_0\
    );
\m_count_terminate[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054010054"
    )
        port map (
      I0 => \m_count_terminate[12]_i_2_n_0\,
      I1 => \m_count_terminate[13]_i_3_n_0\,
      I2 => \m_count_terminate[12]_i_3_n_0\,
      I3 => \m_count_reg[3]_7\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[12]_i_4_n_0\,
      O => m_count_terminate017_out
    );
\m_count_terminate[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEEBBEBE"
    )
        port map (
      I0 => \m_count_terminate[12]_i_5_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_terminate[12]_i_3_n_0\,
      I4 => \m_count_reg[3]_7\(2),
      I5 => \m_count_terminate[12]_i_6_n_0\,
      O => \m_count_terminate[12]_i_2_n_0\
    );
\m_count_terminate[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[12]_i_3_n_0\
    );
\m_count_terminate[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBEEEBEEEEBBBE"
    )
        port map (
      I0 => \m_count_terminate[12]_i_7_n_0\,
      I1 => \m_count_reg[3]_7\(6),
      I2 => \m_count_reg[3]_7\(1),
      I3 => \m_count_reg[3]_7\(0),
      I4 => \m_count_terminate[13]_i_5_n_0\,
      I5 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[12]_i_4_n_0\
    );
\m_count_terminate[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777EBBB7DDDBEEED"
    )
        port map (
      I0 => octets_per_multi_minus_4(4),
      I1 => \m_count_reg[3]_7\(5),
      I2 => \m_count_terminate[12]_i_3_n_0\,
      I3 => \m_count_terminate[14]_i_10_n_0\,
      I4 => \m_count_reg[3]_7\(4),
      I5 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[12]_i_5_n_0\
    );
\m_count_terminate[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF69F9FF9FFFF"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[3]_7\(0),
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[12]_i_6_n_0\
    );
\m_count_terminate[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6FF6F6F6F69F"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[3]_7\(7),
      I3 => \m_count_terminate[12]_i_3_n_0\,
      I4 => \m_count_terminate[14]_i_8_n_0\,
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[12]_i_7_n_0\
    );
\m_count_terminate[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A00208A"
    )
        port map (
      I0 => \m_count_terminate[13]_i_2_n_0\,
      I1 => \m_count_terminate[13]_i_3_n_0\,
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(9),
      I4 => \m_count_reg[3]_7\(9),
      I5 => \m_count_terminate[13]_i_4_n_0\,
      O => m_count_terminate019_out
    );
\m_count_terminate[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8148884424122211"
    )
        port map (
      I0 => octets_per_multi_minus_4(7),
      I1 => \m_count_reg[3]_7\(8),
      I2 => \m_count_terminate[14]_i_8_n_0\,
      I3 => \m_count_reg[3]_7\(7),
      I4 => \m_count_reg[3]_7\(1),
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[13]_i_2_n_0\
    );
\m_count_terminate[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_count[3][9]_i_3_n_0\,
      I1 => \m_count_reg[3]_7\(8),
      O => \m_count_terminate[13]_i_3_n_0\
    );
\m_count_terminate[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2DD2"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => \m_count_terminate[13]_i_5_n_0\,
      I2 => \m_count_reg[3]_7\(6),
      I3 => octets_per_multi_minus_4(6),
      I4 => \m_count_terminate[13]_i_6_n_0\,
      O => \m_count_terminate[13]_i_4_n_0\
    );
\m_count_terminate[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(5),
      O => \m_count_terminate[13]_i_5_n_0\
    );
\m_count_terminate[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[13]_i_7_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(1),
      I5 => \m_count_terminate[13]_i_8_n_0\,
      O => \m_count_terminate[13]_i_6_n_0\
    );
\m_count_terminate[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[3]_7\(4),
      I3 => \m_count_terminate[14]_i_10_n_0\,
      I4 => \m_count_reg[3]_7\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[13]_i_7_n_0\
    );
\m_count_terminate[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFF6FFF6FF6FF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(0),
      I1 => octets_per_multi_minus_4(0),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => octets_per_multi_minus_4(2),
      I5 => \m_count_reg[3]_7\(2),
      O => \m_count_terminate[13]_i_8_n_0\
    );
\m_count_terminate[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
        port map (
      I0 => \m_count_terminate[14]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(6),
      I2 => \m_count_reg[3]_7\(6),
      I3 => \m_count_terminate[14]_i_3_n_0\,
      I4 => \m_count_terminate[14]_i_4_n_0\,
      I5 => \m_count_terminate[14]_i_5_n_0\,
      O => m_count_terminate021_out
    );
\m_count_terminate[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[3]_7\(2),
      I1 => \m_count_reg[3]_7\(3),
      O => \m_count_terminate[14]_i_10_n_0\
    );
\m_count_terminate[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAFEFFEDFFDDFFD"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_terminate[15]_i_5_n_0\,
      I2 => \m_count_reg[3]_7\(2),
      I3 => octets_per_multi_minus_4(2),
      I4 => \m_count_reg[3]_7\(1),
      I5 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[14]_i_11_n_0\
    );
\m_count_terminate[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[3]_7\(5),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(4),
      I5 => \m_count_reg[3]_7\(1),
      O => \m_count_terminate[14]_i_12_n_0\
    );
\m_count_terminate[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFEFFFEFFEFEE"
    )
        port map (
      I0 => \m_count_terminate[14]_i_6_n_0\,
      I1 => \m_count_terminate[14]_i_7_n_0\,
      I2 => \m_count_terminate[14]_i_8_n_0\,
      I3 => \m_count_terminate[14]_i_9_n_0\,
      I4 => \m_count_reg[3]_7\(7),
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[14]_i_2_n_0\
    );
\m_count_terminate[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(3),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(4),
      I4 => \m_count_reg[3]_7\(0),
      I5 => \m_count_reg[3]_7\(1),
      O => \m_count_terminate[14]_i_3_n_0\
    );
\m_count_terminate[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066F0FFF6FF6666"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_terminate[14]_i_10_n_0\,
      I3 => \m_count_terminate[14]_i_9_n_0\,
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_reg[3]_7\(4),
      O => \m_count_terminate[14]_i_4_n_0\
    );
\m_count_terminate[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF666FFFD6FFF66"
    )
        port map (
      I0 => octets_per_multi_minus_4(9),
      I1 => \m_count_reg[3]_7\(9),
      I2 => \m_count[3][9]_i_3_n_0\,
      I3 => \m_count_reg[3]_7\(8),
      I4 => \m_count_terminate[14]_i_9_n_0\,
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[14]_i_5_n_0\
    );
\m_count_terminate[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90000000"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => octets_per_multi_minus_4(4),
      I2 => \m_count_terminate[14]_i_9_n_0\,
      I3 => \m_count_reg[3]_7\(3),
      I4 => \m_count_reg[3]_7\(2),
      I5 => \m_count_terminate[14]_i_11_n_0\,
      O => \m_count_terminate[14]_i_6_n_0\
    );
\m_count_terminate[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04F0FF0FFFF0FF0"
    )
        port map (
      I0 => \m_count_terminate[15]_i_5_n_0\,
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[3]_7\(0),
      I5 => \m_count_terminate[14]_i_12_n_0\,
      O => \m_count_terminate[14]_i_7_n_0\
    );
\m_count_terminate[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(3),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(4),
      I4 => \m_count_reg[3]_7\(6),
      O => \m_count_terminate[14]_i_8_n_0\
    );
\m_count_terminate[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[14]_i_9_n_0\
    );
\m_count_terminate[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \m_count_terminate[15]_i_2_n_0\,
      I1 => \m_count_terminate[15]_i_3_n_0\,
      I2 => octets_per_multi_minus_4(9),
      I3 => \m_count_reg[3]_7\(9),
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_reg[3]_7\(4),
      O => m_count_terminate02_out
    );
\m_count_terminate[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090000090"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_terminate[15]_i_4_n_0\,
      I3 => \m_count_reg[3]_7\(7),
      I4 => octets_per_multi_minus_4(7),
      I5 => \m_count_terminate[15]_i_5_n_0\,
      O => \m_count_terminate[15]_i_2_n_0\
    );
\m_count_terminate[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[3]_7\(2),
      I3 => octets_per_multi_minus_4(2),
      I4 => \m_count_terminate[15]_i_6_n_0\,
      I5 => \m_count_terminate[15]_i_7_n_0\,
      O => \m_count_terminate[15]_i_3_n_0\
    );
\m_count_terminate[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[15]_i_4_n_0\
    );
\m_count_terminate[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(3),
      I1 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[15]_i_5_n_0\
    );
\m_count_terminate[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => octets_per_multi_minus_4(1),
      O => \m_count_terminate[15]_i_6_n_0\
    );
\m_count_terminate[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[15]_i_7_n_0\
    );
\m_count_terminate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002022020022002"
    )
        port map (
      I0 => \m_count_terminate[1]_i_2_n_0\,
      I1 => \m_count_terminate[1]_i_3_n_0\,
      I2 => octets_per_multi_minus_4(6),
      I3 => \m_count_reg[0]_6\(6),
      I4 => \m_count_terminate[1]_i_4_n_0\,
      I5 => \m_count_reg[0]_6\(1),
      O => \m_count_terminate[1]_i_1_n_0\
    );
\m_count_terminate[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8208828282828282"
    )
        port map (
      I0 => \m_count_terminate[1]_i_5_n_0\,
      I1 => octets_per_multi_minus_4(9),
      I2 => \m_count_reg[0]_6\(9),
      I3 => \m_count[0][9]_i_3_n_0\,
      I4 => \m_count_reg[0]_6\(8),
      I5 => \m_count_reg[0]_6\(1),
      O => \m_count_terminate[1]_i_2_n_0\
    );
\m_count_terminate[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[0]_6\(7),
      I3 => \m_count[0][7]_i_2_n_0\,
      I4 => \m_count_reg[0]_6\(1),
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[1]_i_3_n_0\
    );
\m_count_terminate[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(5),
      O => \m_count_terminate[1]_i_4_n_0\
    );
\m_count_terminate[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014414141"
    )
        port map (
      I0 => \m_count_terminate[1]_i_6_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(1),
      I5 => \m_count_terminate[1]_i_7_n_0\,
      O => \m_count_terminate[1]_i_5_n_0\
    );
\m_count_terminate[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[0]_6\(4),
      I3 => \m_count_terminate[1]_i_8_n_0\,
      I4 => \m_count_reg[0]_6\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[1]_i_6_n_0\
    );
\m_count_terminate[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69FFFFFFFFFF69F"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[0]_6\(0),
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[1]_i_7_n_0\
    );
\m_count_terminate[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[0]_6\(2),
      I1 => \m_count_reg[0]_6\(3),
      O => \m_count_terminate[1]_i_8_n_0\
    );
\m_count_terminate[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041144141"
    )
        port map (
      I0 => \m_count_terminate[2]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(7),
      I2 => \m_count_reg[0]_6\(7),
      I3 => \m_count[0][7]_i_2_n_0\,
      I4 => \m_count_terminate[2]_i_3_n_0\,
      I5 => \m_count_terminate[2]_i_4_n_0\,
      O => m_count_terminate03_out
    );
\m_count_terminate[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(3),
      I1 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[2]_i_10_n_0\
    );
\m_count_terminate[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666666666666666"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[0]_6\(5),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(4),
      I5 => \m_count_terminate[2]_i_3_n_0\,
      O => \m_count_terminate[2]_i_11_n_0\
    );
\m_count_terminate[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0D00"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[0]_6\(5),
      I2 => \m_count_terminate[2]_i_5_n_0\,
      I3 => \m_count_terminate[2]_i_3_n_0\,
      I4 => \m_count_terminate[3]_i_7_n_0\,
      I5 => \m_count_terminate[2]_i_6_n_0\,
      O => \m_count_terminate[2]_i_2_n_0\
    );
\m_count_terminate[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_count_reg[0]_6\(1),
      I1 => \m_count_reg[0]_6\(0),
      O => \m_count_terminate[2]_i_3_n_0\
    );
\m_count_terminate[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF666FFFD6FFF66"
    )
        port map (
      I0 => octets_per_multi_minus_4(9),
      I1 => \m_count_reg[0]_6\(9),
      I2 => \m_count[0][9]_i_3_n_0\,
      I3 => \m_count_reg[0]_6\(8),
      I4 => \m_count_terminate[2]_i_3_n_0\,
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[2]_i_4_n_0\
    );
\m_count_terminate[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \m_count_reg[0]_6\(3),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(4),
      O => \m_count_terminate[2]_i_5_n_0\
    );
\m_count_terminate[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFB"
    )
        port map (
      I0 => \m_count_terminate[2]_i_7_n_0\,
      I1 => \m_count_terminate[2]_i_8_n_0\,
      I2 => \m_count_terminate[3]_i_8_n_0\,
      I3 => \strobe_cnd[0]_i_3_n_0\,
      I4 => \m_count_terminate[3]_i_3_n_0\,
      I5 => \m_count_terminate[2]_i_9_n_0\,
      O => \m_count_terminate[2]_i_6_n_0\
    );
\m_count_terminate[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F3FD52A"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[0]_6\(0),
      I2 => \m_count_reg[0]_6\(1),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_terminate[2]_i_10_n_0\,
      I5 => \m_count_terminate[2]_i_11_n_0\,
      O => \m_count_terminate[2]_i_7_n_0\
    );
\m_count_terminate[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \m_count_reg[0]_6\(0),
      I1 => octets_per_multi_minus_4(1),
      I2 => \m_count_reg[0]_6\(1),
      O => \m_count_terminate[2]_i_8_n_0\
    );
\m_count_terminate[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"804080FF80FF8040"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[0]_6\(1),
      I2 => \m_count_reg[0]_6\(0),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(3),
      I5 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[2]_i_9_n_0\
    );
\m_count_terminate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004100"
    )
        port map (
      I0 => \m_count_terminate[3]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(1),
      I2 => \m_count_reg[0]_6\(1),
      I3 => \m_count_terminate[3]_i_3_n_0\,
      I4 => \m_count_terminate[3]_i_4_n_0\,
      I5 => \m_count_terminate[3]_i_5_n_0\,
      O => m_count_terminate0
    );
\m_count_terminate[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[3]_i_2_n_0\
    );
\m_count_terminate[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[0]_6\(0),
      O => \m_count_terminate[3]_i_3_n_0\
    );
\m_count_terminate[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(9),
      I1 => octets_per_multi_minus_4(9),
      O => \m_count_terminate[3]_i_4_n_0\
    );
\m_count_terminate[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \m_count_terminate[3]_i_6_n_0\,
      I1 => \m_count_terminate[3]_i_7_n_0\,
      I2 => \m_count_terminate[3]_i_8_n_0\,
      I3 => octets_per_multi_minus_4(8),
      I4 => \m_count_reg[0]_6\(8),
      I5 => \m_count_terminate[3]_i_9_n_0\,
      O => \m_count_terminate[3]_i_5_n_0\
    );
\m_count_terminate[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[0]_6\(3),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[0]_6\(2),
      O => \m_count_terminate[3]_i_6_n_0\
    );
\m_count_terminate[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[3]_i_7_n_0\
    );
\m_count_terminate[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[3]_i_8_n_0\
    );
\m_count_terminate[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[0]_6\(7),
      I1 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[3]_i_9_n_0\
    );
\m_count_terminate[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A80200A8"
    )
        port map (
      I0 => \m_count_terminate[4]_i_2_n_0\,
      I1 => \m_count_terminate[4]_i_3_n_0\,
      I2 => \m_count_terminate[4]_i_4_n_0\,
      I3 => \m_count_reg[1]_8\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[4]_i_5_n_0\,
      O => m_count_terminate05_out
    );
\m_count_terminate[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015401040050"
    )
        port map (
      I0 => \m_count_terminate[4]_i_6_n_0\,
      I1 => \m_count_terminate[6]_i_10_n_0\,
      I2 => \m_count_terminate[4]_i_4_n_0\,
      I3 => \m_count_terminate[7]_i_7_n_0\,
      I4 => \m_count_terminate[7]_i_8_n_0\,
      I5 => \m_count_terminate[5]_i_2_n_0\,
      O => \m_count_terminate[4]_i_2_n_0\
    );
\m_count_terminate[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_count_terminate[5]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(8),
      O => \m_count_terminate[4]_i_3_n_0\
    );
\m_count_terminate[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[1]_8\(1),
      I1 => \m_count_reg[1]_8\(0),
      O => \m_count_terminate[4]_i_4_n_0\
    );
\m_count_terminate[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0EFFCEFF3F"
    )
        port map (
      I0 => \m_count_terminate[4]_i_7_n_0\,
      I1 => \m_count_terminate[4]_i_4_n_0\,
      I2 => \m_count_terminate[7]_i_2_n_0\,
      I3 => \m_count_terminate[4]_i_8_n_0\,
      I4 => \m_count_terminate[6]_i_3_n_0\,
      I5 => \m_count_terminate[6]_i_4_n_0\,
      O => \m_count_terminate[4]_i_5_n_0\
    );
\m_count_terminate[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF66D66696"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_terminate[4]_i_4_n_0\,
      I4 => \m_count_terminate[6]_i_12_n_0\,
      I5 => \m_count_terminate[4]_i_9_n_0\,
      O => \m_count_terminate[4]_i_6_n_0\
    );
\m_count_terminate[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \m_count_reg[1]_8\(3),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(4),
      O => \m_count_terminate[4]_i_7_n_0\
    );
\m_count_terminate[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD6B6BFD"
    )
        port map (
      I0 => octets_per_multi_minus_4(1),
      I1 => \m_count_reg[1]_8\(1),
      I2 => \m_count_reg[1]_8\(0),
      I3 => \m_count_reg[1]_8\(2),
      I4 => octets_per_multi_minus_4(2),
      O => \m_count_terminate[4]_i_8_n_0\
    );
\m_count_terminate[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3C3C3CA0"
    )
        port map (
      I0 => \m_count_terminate[7]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(4),
      I2 => \m_count_reg[1]_8\(4),
      I3 => \m_count_terminate[4]_i_4_n_0\,
      I4 => \m_count_terminate[5]_i_8_n_0\,
      I5 => \m_count_terminate[7]_i_3_n_0\,
      O => \m_count_terminate[4]_i_9_n_0\
    );
\m_count_terminate[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D22D"
    )
        port map (
      I0 => \m_count_reg[1]_8\(1),
      I1 => \m_count_terminate[5]_i_2_n_0\,
      I2 => \m_count_reg[1]_8\(8),
      I3 => octets_per_multi_minus_4(8),
      I4 => \m_count_terminate[5]_i_3_n_0\,
      I5 => \m_count_terminate[5]_i_4_n_0\,
      O => m_count_terminate07_out
    );
\m_count_terminate[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(6),
      I1 => \m_count_reg[1]_8\(4),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(3),
      I4 => \m_count_reg[1]_8\(5),
      I5 => \m_count_reg[1]_8\(7),
      O => \m_count_terminate[5]_i_2_n_0\
    );
\m_count_terminate[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[5]_i_5_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(2),
      I4 => \m_count_reg[1]_8\(1),
      I5 => \m_count_terminate[5]_i_6_n_0\,
      O => \m_count_terminate[5]_i_3_n_0\
    );
\m_count_terminate[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFBBEBEBEBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[5]_i_7_n_0\,
      I1 => octets_per_multi_minus_4(9),
      I2 => \m_count_reg[1]_8\(9),
      I3 => \m_count_terminate[5]_i_2_n_0\,
      I4 => \m_count_reg[1]_8\(8),
      I5 => \m_count_reg[1]_8\(1),
      O => \m_count_terminate[5]_i_4_n_0\
    );
\m_count_terminate[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[1]_8\(4),
      I3 => \m_count_terminate[5]_i_8_n_0\,
      I4 => \m_count_reg[1]_8\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[5]_i_5_n_0\
    );
\m_count_terminate[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69FFFFFFFFFF69F"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[1]_8\(0),
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[5]_i_6_n_0\
    );
\m_count_terminate[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D66FBFFFBFF6D66"
    )
        port map (
      I0 => octets_per_multi_minus_4(6),
      I1 => \m_count_reg[1]_8\(6),
      I2 => \m_count_terminate[6]_i_10_n_0\,
      I3 => \m_count_reg[1]_8\(1),
      I4 => octets_per_multi_minus_4(7),
      I5 => \m_count_reg[1]_8\(7),
      O => \m_count_terminate[5]_i_7_n_0\
    );
\m_count_terminate[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[1]_8\(2),
      I1 => \m_count_reg[1]_8\(3),
      O => \m_count_terminate[5]_i_8_n_0\
    );
\m_count_terminate[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011140000"
    )
        port map (
      I0 => \m_count_terminate[6]_i_2_n_0\,
      I1 => \m_count_terminate[6]_i_3_n_0\,
      I2 => \m_count_terminate[6]_i_4_n_0\,
      I3 => \m_count_terminate[6]_i_5_n_0\,
      I4 => \m_count_terminate[6]_i_6_n_0\,
      I5 => \m_count_terminate[6]_i_7_n_0\,
      O => m_count_terminate09_out
    );
\m_count_terminate[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(4),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(5),
      O => \m_count_terminate[6]_i_10_n_0\
    );
\m_count_terminate[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808800880088808"
    )
        port map (
      I0 => \m_count_reg[1]_8\(0),
      I1 => \m_count_reg[1]_8\(1),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[1]_8\(2),
      I4 => octets_per_multi_minus_4(3),
      I5 => \m_count_reg[1]_8\(3),
      O => \m_count_terminate[6]_i_11_n_0\
    );
\m_count_terminate[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[1]_8\(4),
      I1 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[6]_i_12_n_0\
    );
\m_count_terminate[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D37DFFFFFFFFD37D"
    )
        port map (
      I0 => \m_count_terminate[7]_i_6_n_0\,
      I1 => \m_count_reg[1]_8\(0),
      I2 => octets_per_multi_minus_4(1),
      I3 => \m_count_reg[1]_8\(1),
      I4 => \m_count_terminate[6]_i_8_n_0\,
      I5 => \m_count_terminate[7]_i_2_n_0\,
      O => \m_count_terminate[6]_i_2_n_0\
    );
\m_count_terminate[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(7),
      I1 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[6]_i_3_n_0\
    );
\m_count_terminate[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(4),
      I4 => \m_count_reg[1]_8\(6),
      O => \m_count_terminate[6]_i_4_n_0\
    );
\m_count_terminate[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[1]_8\(1),
      I1 => \m_count_reg[1]_8\(0),
      O => \m_count_terminate[6]_i_5_n_0\
    );
\m_count_terminate[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041414114"
    )
        port map (
      I0 => \m_count_terminate[6]_i_9_n_0\,
      I1 => octets_per_multi_minus_4(6),
      I2 => \m_count_reg[1]_8\(6),
      I3 => \m_count_terminate[6]_i_10_n_0\,
      I4 => \m_count_terminate[6]_i_5_n_0\,
      I5 => \m_count_terminate[6]_i_11_n_0\,
      O => \m_count_terminate[6]_i_6_n_0\
    );
\m_count_terminate[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF6FF6FF66FD6F"
    )
        port map (
      I0 => octets_per_multi_minus_4(9),
      I1 => \m_count_reg[1]_8\(9),
      I2 => \m_count_terminate[5]_i_2_n_0\,
      I3 => \m_count_reg[1]_8\(8),
      I4 => \m_count_terminate[6]_i_5_n_0\,
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[6]_i_7_n_0\
    );
\m_count_terminate[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(2),
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(1),
      I3 => \m_count_reg[1]_8\(0),
      I4 => \m_count_reg[1]_8\(4),
      O => \m_count_terminate[6]_i_8_n_0\
    );
\m_count_terminate[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFCCFCFDFDFEFEF"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_terminate[7]_i_3_n_0\,
      I2 => \m_count_terminate[6]_i_12_n_0\,
      I3 => \m_count_terminate[6]_i_5_n_0\,
      I4 => \m_count_reg[1]_8\(3),
      I5 => \m_count_reg[1]_8\(2),
      O => \m_count_terminate[6]_i_9_n_0\
    );
\m_count_terminate[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008200"
    )
        port map (
      I0 => \m_count_terminate[7]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(1),
      I2 => \m_count_reg[1]_8\(1),
      I3 => \m_count_terminate[7]_i_3_n_0\,
      I4 => \m_count_terminate[7]_i_4_n_0\,
      I5 => \m_count_terminate[7]_i_5_n_0\,
      O => m_count_terminate00_out
    );
\m_count_terminate[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[7]_i_2_n_0\
    );
\m_count_terminate[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[1]_8\(0),
      O => \m_count_terminate[7]_i_3_n_0\
    );
\m_count_terminate[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(9),
      I1 => octets_per_multi_minus_4(9),
      O => \m_count_terminate[7]_i_4_n_0\
    );
\m_count_terminate[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFD"
    )
        port map (
      I0 => \m_count_terminate[7]_i_6_n_0\,
      I1 => \m_count_terminate[7]_i_7_n_0\,
      I2 => octets_per_multi_minus_4(4),
      I3 => \m_count_reg[1]_8\(4),
      I4 => \m_count_terminate[6]_i_3_n_0\,
      I5 => \m_count_terminate[7]_i_8_n_0\,
      O => \m_count_terminate[7]_i_5_n_0\
    );
\m_count_terminate[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[1]_8\(3),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[1]_8\(2),
      O => \m_count_terminate[7]_i_6_n_0\
    );
\m_count_terminate[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[7]_i_7_n_0\
    );
\m_count_terminate[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(8),
      I1 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[7]_i_8_n_0\
    );
\m_count_terminate[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009900000"
    )
        port map (
      I0 => \m_count_terminate[8]_i_2_n_0\,
      I1 => \m_count_terminate[8]_i_3_n_0\,
      I2 => \m_count_terminate[8]_i_4_n_0\,
      I3 => \m_count_terminate[8]_i_5_n_0\,
      I4 => \m_count_terminate[8]_i_6_n_0\,
      I5 => \m_count_terminate[8]_i_7_n_0\,
      O => m_count_terminate011_out
    );
\m_count_terminate[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A9FEFFFEFF57A9"
    )
        port map (
      I0 => octets_per_multi_minus_4(4),
      I1 => \strobe_som[2]_i_3_n_0\,
      I2 => \m_count_terminate[8]_i_14_n_0\,
      I3 => \m_count_reg[2]_1\(4),
      I4 => \m_count_reg[2]_1\(5),
      I5 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[8]_i_10_n_0\
    );
\m_count_terminate[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(7),
      I1 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[8]_i_11_n_0\
    );
\m_count_terminate[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \strobe_som[2]_i_3_n_0\,
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(3),
      I4 => \m_count_reg[2]_1\(4),
      I5 => \m_count_reg[2]_1\(6),
      O => \m_count_terminate[8]_i_12_n_0\
    );
\m_count_terminate[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \m_count[2][9]_i_3_n_0\,
      I1 => \m_count_reg[2]_1\(8),
      I2 => \m_count_reg[2]_1\(0),
      I3 => \m_count_reg[2]_1\(1),
      O => \m_count_terminate[8]_i_13_n_0\
    );
\m_count_terminate[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      I1 => \m_count_reg[2]_1\(3),
      O => \m_count_terminate[8]_i_14_n_0\
    );
\m_count_terminate[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \m_count[2][9]_i_3_n_0\,
      I1 => \m_count_reg[2]_1\(0),
      I2 => \m_count_reg[2]_1\(1),
      O => \m_count_terminate[8]_i_2_n_0\
    );
\m_count_terminate[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[8]_i_3_n_0\
    );
\m_count_terminate[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[8]_i_4_n_0\
    );
\m_count_terminate[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => \m_count_reg[2]_1\(3),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(0),
      I4 => \m_count_reg[2]_1\(1),
      I5 => \m_count_reg[2]_1\(5),
      O => \m_count_terminate[8]_i_5_n_0\
    );
\m_count_terminate[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001100011100"
    )
        port map (
      I0 => \m_count_terminate[8]_i_8_n_0\,
      I1 => \m_count_terminate[8]_i_9_n_0\,
      I2 => \m_count_terminate[11]_i_6_n_0\,
      I3 => \m_count_reg[2]_1\(1),
      I4 => octets_per_multi_minus_4(1),
      I5 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[8]_i_6_n_0\
    );
\m_count_terminate[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEFFBEFFFFBE"
    )
        port map (
      I0 => \m_count_terminate[8]_i_10_n_0\,
      I1 => \m_count_terminate[8]_i_11_n_0\,
      I2 => \m_count_terminate[8]_i_12_n_0\,
      I3 => octets_per_multi_minus_4(9),
      I4 => \m_count_reg[2]_1\(9),
      I5 => \m_count_terminate[8]_i_13_n_0\,
      O => \m_count_terminate[8]_i_7_n_0\
    );
\m_count_terminate[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF666660006FFF6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(3),
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[2]_1\(1),
      I3 => \m_count_reg[2]_1\(0),
      I4 => \m_count_reg[2]_1\(2),
      I5 => octets_per_multi_minus_4(2),
      O => \m_count_terminate[8]_i_8_n_0\
    );
\m_count_terminate[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC00C8008FFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(1),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(3),
      I3 => octets_per_multi_minus_4(3),
      I4 => octets_per_multi_minus_4(0),
      I5 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[8]_i_9_n_0\
    );
\m_count_terminate[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A80002A"
    )
        port map (
      I0 => \m_count_terminate[9]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_terminate[9]_i_3_n_0\,
      I3 => \m_count_reg[2]_1\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[9]_i_4_n_0\,
      O => m_count_terminate013_out
    );
\m_count_terminate[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8148884424122211"
    )
        port map (
      I0 => octets_per_multi_minus_4(7),
      I1 => \m_count_reg[2]_1\(8),
      I2 => \m_count_terminate[9]_i_5_n_0\,
      I3 => \m_count_reg[2]_1\(7),
      I4 => \m_count_reg[2]_1\(1),
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[9]_i_2_n_0\
    );
\m_count_terminate[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => \m_count[2][9]_i_3_n_0\,
      O => \m_count_terminate[9]_i_3_n_0\
    );
\m_count_terminate[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBFBAE"
    )
        port map (
      I0 => \m_count_terminate[9]_i_6_n_0\,
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_terminate[10]_i_9_n_0\,
      I3 => \m_count_reg[2]_1\(6),
      I4 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[9]_i_4_n_0\
    );
\m_count_terminate[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \m_count_reg[2]_1\(3),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(4),
      I4 => \m_count_reg[2]_1\(6),
      O => \m_count_terminate[9]_i_5_n_0\
    );
\m_count_terminate[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[9]_i_7_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(1),
      I5 => \m_count_terminate[9]_i_8_n_0\,
      O => \m_count_terminate[9]_i_6_n_0\
    );
\m_count_terminate[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[2]_1\(4),
      I3 => \m_count_terminate[8]_i_14_n_0\,
      I4 => \m_count_reg[2]_1\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[9]_i_7_n_0\
    );
\m_count_terminate[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FF6FFF6FFFF6F"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[2]_1\(0),
      I2 => octets_per_multi_minus_4(1),
      I3 => \m_count_reg[2]_1\(1),
      I4 => octets_per_multi_minus_4(2),
      I5 => \m_count_reg[2]_1\(2),
      O => \m_count_terminate[9]_i_8_n_0\
    );
\m_count_terminate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_terminate[0]_i_1_n_0\,
      Q => data1(0),
      R => sysref_rst_r
    );
\m_count_terminate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate015_out,
      Q => p_1_in,
      R => sysref_rst_r
    );
\m_count_terminate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate01_out,
      Q => p_0_in,
      R => sysref_rst_r
    );
\m_count_terminate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate017_out,
      Q => \m_count_terminate_reg_n_0_[12]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate019_out,
      Q => \m_count_terminate_reg_n_0_[13]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate021_out,
      Q => \m_count_terminate_reg_n_0_[14]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate02_out,
      Q => \m_count_terminate_reg_n_0_[15]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_terminate[1]_i_1_n_0\,
      Q => data1(1),
      R => sysref_rst_r
    );
\m_count_terminate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate03_out,
      Q => data1(2),
      R => sysref_rst_r
    );
\m_count_terminate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate0,
      Q => data1(3),
      R => sysref_rst_r
    );
\m_count_terminate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate05_out,
      Q => \m_count_terminate_reg_n_0_[4]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate07_out,
      Q => \m_count_terminate_reg_n_0_[5]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate09_out,
      Q => \m_count_terminate_reg_n_0_[6]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate00_out,
      Q => \m_count_terminate_reg_n_0_[7]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate011_out,
      Q => \m_count_terminate_reg_n_0_[8]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate013_out,
      Q => \m_count_terminate_reg_n_0_[9]\,
      R => sysref_rst_r
    );
\mf_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DE00"
    )
        port map (
      I0 => \mf_count_reg_n_0_[0]\,
      I1 => \mf_count[8]_i_4_n_0\,
      I2 => mf_count0,
      I3 => got_sync_r,
      O => \mf_count[0]_i_1_n_0\
    );
\mf_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mf_count_reg_n_0_[0]\,
      I1 => \mf_count_reg_n_0_[1]\,
      O => \mf_count[1]_i_1_n_0\
    );
\mf_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mf_count_reg_n_0_[2]\,
      I1 => \mf_count_reg_n_0_[0]\,
      I2 => \mf_count_reg_n_0_[1]\,
      O => \mf_count[2]_i_1_n_0\
    );
\mf_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[3]\,
      I1 => \mf_count_reg_n_0_[1]\,
      I2 => \mf_count_reg_n_0_[0]\,
      I3 => \mf_count_reg_n_0_[2]\,
      O => \mf_count[3]_i_1_n_0\
    );
\mf_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[4]\,
      I1 => \mf_count_reg_n_0_[2]\,
      I2 => \mf_count_reg_n_0_[0]\,
      I3 => \mf_count_reg_n_0_[1]\,
      I4 => \mf_count_reg_n_0_[3]\,
      O => \mf_count[4]_i_1_n_0\
    );
\mf_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[5]\,
      I1 => \mf_count_reg_n_0_[3]\,
      I2 => \mf_count_reg_n_0_[1]\,
      I3 => \mf_count_reg_n_0_[0]\,
      I4 => \mf_count_reg_n_0_[2]\,
      I5 => \mf_count_reg_n_0_[4]\,
      O => \mf_count[5]_i_1_n_0\
    );
\mf_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mf_count_reg_n_0_[6]\,
      I1 => \mf_count[8]_i_5_n_0\,
      O => \mf_count[6]_i_1_n_0\
    );
\mf_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mf_count[8]_i_5_n_0\,
      I1 => \mf_count_reg_n_0_[6]\,
      I2 => \mf_count_reg_n_0_[7]\,
      O => \mf_count[7]_i_1_n_0\
    );
\mf_count[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mf_count[8]_i_4_n_0\,
      I1 => got_sync_r,
      O => \mf_count[8]_i_1_n_0\
    );
\mf_count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => mfc_end,
      I1 => strobe_go_r,
      I2 => strobe_eom(0),
      I3 => \strobe_eom__0\(3),
      I4 => strobe_eom(1),
      I5 => strobe_eom(2),
      O => mf_count0
    );
\mf_count[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[8]\,
      I1 => \mf_count[8]_i_5_n_0\,
      I2 => \mf_count_reg_n_0_[6]\,
      I3 => \mf_count_reg_n_0_[7]\,
      O => \mf_count[8]_i_3_n_0\
    );
\mf_count[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \mf_count[8]_i_6_n_0\,
      I1 => \ila_two[1]_i_3_n_0\,
      I2 => \mf_count_reg_n_0_[4]\,
      I3 => \mf_count_reg_n_0_[6]\,
      I4 => \mf_count_reg_n_0_[5]\,
      I5 => \mf_count[8]_i_7_n_0\,
      O => \mf_count[8]_i_4_n_0\
    );
\mf_count[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mf_count_reg_n_0_[4]\,
      I1 => \mf_count_reg_n_0_[2]\,
      I2 => \mf_count_reg_n_0_[0]\,
      I3 => \mf_count_reg_n_0_[1]\,
      I4 => \mf_count_reg_n_0_[3]\,
      I5 => \mf_count_reg_n_0_[5]\,
      O => \mf_count[8]_i_5_n_0\
    );
\mf_count[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => mfc_rst,
      I1 => strobe_eom(0),
      I2 => \strobe_eom__0\(3),
      I3 => strobe_eom(1),
      I4 => strobe_eom(2),
      O => \mf_count[8]_i_6_n_0\
    );
\mf_count[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mf_count_reg_n_0_[1]\,
      I1 => \mf_count_reg_n_0_[0]\,
      I2 => \mf_count_reg_n_0_[2]\,
      I3 => \mf_count_reg_n_0_[7]\,
      I4 => \mf_count_reg_n_0_[3]\,
      I5 => \mf_count_reg_n_0_[8]\,
      O => \mf_count[8]_i_7_n_0\
    );
\mf_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mf_count[0]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[0]\,
      R => '0'
    );
\mf_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[1]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[1]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[2]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[2]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[3]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[3]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[4]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[4]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[5]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[5]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[6]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[6]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[7]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[7]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[8]_i_3_n_0\,
      Q => \mf_count_reg_n_0_[8]\,
      R => \mf_count[8]_i_1_n_0\
    );
mfc_end_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0000"
    )
        port map (
      I0 => mfc_rst_i_2_n_0,
      I1 => test_modes(0),
      I2 => test_modes(1),
      I3 => sysref_rst_r,
      I4 => support_lane_sync,
      O => mfc_end_i_1_n_0
    );
mfc_end_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mfc_end_i_1_n_0,
      Q => mfc_end,
      R => '0'
    );
mfc_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => test_modes(0),
      I1 => test_modes(1),
      I2 => mfc_rst_i_2_n_0,
      O => mfc_rst0
    );
mfc_rst_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => multi_frames(5),
      I1 => multi_frames(3),
      I2 => multi_frames(0),
      I3 => multi_frames(1),
      I4 => multi_frames(2),
      I5 => multi_frames(4),
      O => mfc_rst_i_10_n_0
    );
mfc_rst_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFFFD0FFFF"
    )
        port map (
      I0 => multi_frames(7),
      I1 => \mf_count_reg_n_0_[7]\,
      I2 => \mf_count_reg_n_0_[8]\,
      I3 => multi_frames(0),
      I4 => \mf_count_reg_n_0_[0]\,
      I5 => mfc_rst_i_12_n_0,
      O => mfc_rst_i_11_n_0
    );
mfc_rst_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mf_count_reg_n_0_[1]\,
      I1 => multi_frames(1),
      O => mfc_rst_i_12_n_0
    );
mfc_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000014C1"
    )
        port map (
      I0 => mfc_rst_i_3_n_0,
      I1 => multi_frames(6),
      I2 => mfc_rst_i_4_n_0,
      I3 => \mf_count_reg_n_0_[6]\,
      I4 => mfc_rst_i_5_n_0,
      I5 => mfc_rst_i_6_n_0,
      O => mfc_rst_i_2_n_0
    );
mfc_rst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mf_count_reg_n_0_[7]\,
      I1 => multi_frames(7),
      O => mfc_rst_i_3_n_0
    );
mfc_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => multi_frames(5),
      I1 => multi_frames(3),
      I2 => multi_frames(0),
      I3 => multi_frames(1),
      I4 => multi_frames(2),
      I5 => multi_frames(4),
      O => mfc_rst_i_4_n_0
    );
mfc_rst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDFDFEFEFFDFDFE"
    )
        port map (
      I0 => \mf_count_reg_n_0_[3]\,
      I1 => mfc_rst_i_7_n_0,
      I2 => multi_frames(4),
      I3 => mfc_rst_i_8_n_0,
      I4 => multi_frames(3),
      I5 => \mf_count_reg_n_0_[4]\,
      O => mfc_rst_i_5_n_0
    );
mfc_rst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2FFFFFFFF00A2"
    )
        port map (
      I0 => mfc_rst_i_9_n_0,
      I1 => \mf_count_reg_n_0_[7]\,
      I2 => multi_frames(7),
      I3 => \mf_count_reg_n_0_[8]\,
      I4 => \mf_count_reg_n_0_[5]\,
      I5 => mfc_rst_i_10_n_0,
      O => mfc_rst_i_6_n_0
    );
mfc_rst_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF956A"
    )
        port map (
      I0 => multi_frames(2),
      I1 => multi_frames(1),
      I2 => multi_frames(0),
      I3 => \mf_count_reg_n_0_[2]\,
      I4 => mfc_rst_i_11_n_0,
      O => mfc_rst_i_7_n_0
    );
mfc_rst_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => multi_frames(2),
      I1 => multi_frames(1),
      I2 => multi_frames(0),
      O => mfc_rst_i_8_n_0
    );
mfc_rst_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mfc_rst_i_4_n_0,
      I1 => multi_frames(6),
      O => mfc_rst_i_9_n_0
    );
mfc_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mfc_rst0,
      Q => mfc_rst,
      R => sysref_rst_r
    );
\octets_per_frame_minus_4[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_cfg_f(2),
      O => octets_per_frame_minus_4_reg0(2)
    );
\octets_per_frame_minus_4[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tx_cfg_f(2),
      I1 => tx_cfg_f(3),
      O => \octets_per_frame_minus_4[3]_i_1_n_0\
    );
\octets_per_frame_minus_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => tx_cfg_f(4),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(2),
      O => octets_per_frame_minus_4_reg0(4)
    );
\octets_per_frame_minus_4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => tx_cfg_f(4),
      I2 => tx_cfg_f(2),
      I3 => tx_cfg_f(3),
      O => octets_per_frame_minus_4_reg0(5)
    );
\octets_per_frame_minus_4[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => tx_cfg_f(5),
      I2 => tx_cfg_f(3),
      I3 => tx_cfg_f(2),
      I4 => tx_cfg_f(4),
      O => octets_per_frame_minus_4_reg0(6)
    );
\octets_per_frame_minus_4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => tx_cfg_f(6),
      I2 => tx_cfg_f(4),
      I3 => tx_cfg_f(2),
      I4 => tx_cfg_f(3),
      I5 => tx_cfg_f(5),
      O => octets_per_frame_minus_4_reg0(7)
    );
\octets_per_frame_minus_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(0),
      Q => octets_per_frame_minus_4(0),
      R => '0'
    );
\octets_per_frame_minus_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(1),
      Q => octets_per_frame_minus_4(1),
      R => '0'
    );
\octets_per_frame_minus_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(2),
      Q => octets_per_frame_minus_4(2),
      R => '0'
    );
\octets_per_frame_minus_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_minus_4[3]_i_1_n_0\,
      Q => octets_per_frame_minus_4(3),
      R => '0'
    );
\octets_per_frame_minus_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(4),
      Q => octets_per_frame_minus_4(4),
      R => '0'
    );
\octets_per_frame_minus_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(5),
      Q => octets_per_frame_minus_4(5),
      R => '0'
    );
\octets_per_frame_minus_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(6),
      Q => octets_per_frame_minus_4(6),
      R => '0'
    );
\octets_per_frame_minus_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(7),
      Q => octets_per_frame_minus_4(7),
      R => '0'
    );
\octets_per_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(0),
      Q => octets_per_frame_r(0),
      R => '0'
    );
\octets_per_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(1),
      Q => octets_per_frame_r(1),
      R => '0'
    );
\octets_per_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(2),
      Q => octets_per_frame_r(2),
      R => '0'
    );
\octets_per_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(3),
      Q => octets_per_frame_r(3),
      R => '0'
    );
\octets_per_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(4),
      Q => octets_per_frame_r(4),
      R => '0'
    );
\octets_per_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(5),
      Q => octets_per_frame_r(5),
      R => '0'
    );
\octets_per_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(6),
      Q => octets_per_frame_r(6),
      R => '0'
    );
\octets_per_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(7),
      Q => octets_per_frame_r(7),
      R => '0'
    );
\octets_per_frame_small[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => octets_per_frame_r(0),
      I1 => octets_per_frame_r(5),
      I2 => octets_per_frame_r(6),
      I3 => octets_per_frame_r(3),
      I4 => octets_per_frame_r(4),
      I5 => octets_per_frame_r(7),
      O => \octets_per_frame_small[0]_i_1_n_0\
    );
\octets_per_frame_small[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => octets_per_frame_r(1),
      I1 => octets_per_frame_r(5),
      I2 => octets_per_frame_r(6),
      I3 => octets_per_frame_r(3),
      I4 => octets_per_frame_r(4),
      I5 => octets_per_frame_r(7),
      O => \octets_per_frame_small[1]_i_1_n_0\
    );
\octets_per_frame_small[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => octets_per_frame_r(2),
      I1 => octets_per_frame_r(5),
      I2 => octets_per_frame_r(6),
      I3 => octets_per_frame_r(3),
      I4 => octets_per_frame_r(4),
      I5 => octets_per_frame_r(7),
      O => \octets_per_frame_small[2]_i_1_n_0\
    );
\octets_per_frame_small[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => octets_per_frame_r(7),
      I1 => octets_per_frame_r(4),
      I2 => octets_per_frame_r(3),
      I3 => octets_per_frame_r(6),
      I4 => octets_per_frame_r(5),
      O => \octets_per_frame_small[3]_i_1_n_0\
    );
\octets_per_frame_small_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[0]_i_1_n_0\,
      Q => octets_per_frame_small(0),
      R => '0'
    );
\octets_per_frame_small_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[1]_i_1_n_0\,
      Q => octets_per_frame_small(1),
      R => '0'
    );
\octets_per_frame_small_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[2]_i_1_n_0\,
      Q => octets_per_frame_small(2),
      R => '0'
    );
\octets_per_frame_small_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[3]_i_1_n_0\,
      Q => octets_per_frame_small(3),
      R => '0'
    );
\octets_per_multi_minus_4[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => octets_per_multi(0),
      O => octets_per_multi_m1(0)
    );
\octets_per_multi_minus_4[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => octets_per_multi(0),
      I1 => octets_per_multi(1),
      O => octets_per_multi_minus_4_reg0(1)
    );
\octets_per_multi_minus_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => octets_per_multi(0),
      I2 => octets_per_multi(1),
      O => \octets_per_multi_minus_4[2]_i_1_n_0\
    );
\octets_per_multi_minus_4[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => octets_per_multi(3),
      I1 => octets_per_multi(2),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(1),
      O => octets_per_multi_minus_4_reg0(3)
    );
\octets_per_multi_minus_4[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0155"
    )
        port map (
      I0 => octets_per_multi(3),
      I1 => octets_per_multi(1),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(2),
      I4 => octets_per_multi(4),
      O => octets_per_multi_minus_4_reg0(4)
    );
\octets_per_multi_minus_4[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEA00001115"
    )
        port map (
      I0 => octets_per_multi(4),
      I1 => octets_per_multi(2),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(1),
      I4 => octets_per_multi(3),
      I5 => octets_per_multi(5),
      O => octets_per_multi_minus_4_reg0(5)
    );
\octets_per_multi_minus_4[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I1 => octets_per_multi(6),
      O => octets_per_multi_minus_4_reg0(6)
    );
\octets_per_multi_minus_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => octets_per_multi(7),
      I1 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I2 => octets_per_multi(6),
      O => \octets_per_multi_minus_4[7]_i_1_n_0\
    );
\octets_per_multi_minus_4[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => octets_per_multi(8),
      I1 => octets_per_multi(6),
      I2 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I3 => octets_per_multi(7),
      O => octets_per_multi_minus_4_reg0(8)
    );
\octets_per_multi_minus_4[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => octets_per_multi(9),
      I1 => octets_per_multi(8),
      I2 => octets_per_multi(7),
      I3 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I4 => octets_per_multi(6),
      O => octets_per_multi_minus_4_reg0(9)
    );
\octets_per_multi_minus_4[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEEE"
    )
        port map (
      I0 => octets_per_multi(5),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \octets_per_multi_minus_4[9]_i_3_n_0\
    );
\octets_per_multi_minus_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_m1(0),
      Q => octets_per_multi_minus_4(0),
      R => '0'
    );
\octets_per_multi_minus_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(1),
      Q => octets_per_multi_minus_4(1),
      R => '0'
    );
\octets_per_multi_minus_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_multi_minus_4[2]_i_1_n_0\,
      Q => octets_per_multi_minus_4(2),
      R => '0'
    );
\octets_per_multi_minus_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(3),
      Q => octets_per_multi_minus_4(3),
      R => '0'
    );
\octets_per_multi_minus_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(4),
      Q => octets_per_multi_minus_4(4),
      R => '0'
    );
\octets_per_multi_minus_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(5),
      Q => octets_per_multi_minus_4(5),
      R => '0'
    );
\octets_per_multi_minus_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(6),
      Q => octets_per_multi_minus_4(6),
      R => '0'
    );
\octets_per_multi_minus_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_multi_minus_4[7]_i_1_n_0\,
      Q => octets_per_multi_minus_4(7),
      R => '0'
    );
\octets_per_multi_minus_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(8),
      Q => octets_per_multi_minus_4(8),
      R => '0'
    );
\octets_per_multi_minus_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(9),
      Q => octets_per_multi_minus_4(9),
      R => '0'
    );
\pulse_shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_in,
      Q => \pulse_shift_reg_reg_n_0_[0]\,
      R => '0'
    );
\pulse_shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data9,
      Q => data10,
      R => '0'
    );
\pulse_shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data10,
      Q => data11,
      R => '0'
    );
\pulse_shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data11,
      Q => data12,
      R => '0'
    );
\pulse_shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data12,
      Q => data13,
      R => '0'
    );
\pulse_shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data13,
      Q => data14,
      R => '0'
    );
\pulse_shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data14,
      Q => data15,
      R => '0'
    );
\pulse_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pulse_shift_reg_reg_n_0_[0]\,
      Q => \data1__0\,
      R => '0'
    );
\pulse_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data1__0\,
      Q => data2,
      R => '0'
    );
\pulse_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data2,
      Q => data3,
      R => '0'
    );
\pulse_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data3,
      Q => data4,
      R => '0'
    );
\pulse_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data4,
      Q => data5,
      R => '0'
    );
\pulse_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data5,
      Q => data6,
      R => '0'
    );
\pulse_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data6,
      Q => data7,
      R => '0'
    );
\pulse_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data7,
      Q => data8,
      R => '0'
    );
\pulse_shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data8,
      Q => data9,
      R => '0'
    );
\start_of_frame[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(0),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(0)
    );
\start_of_frame[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[0]\,
      O => \start_of_frame[0]_i_1_n_0\
    );
\start_of_frame[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(1),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(1)
    );
\start_of_frame[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[1]\,
      O => \start_of_frame[1]_i_1_n_0\
    );
\start_of_frame[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(2),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(2)
    );
\start_of_frame[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[2]\,
      O => \start_of_frame[2]_i_1_n_0\
    );
\start_of_frame[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(3),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(3)
    );
\start_of_frame[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[3]\,
      O => \start_of_frame[3]_i_1_n_0\
    );
\start_of_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(0),
      Q => start_of_frame_i(0),
      R => \start_of_frame[0]_i_1_n_0\
    );
\start_of_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(1),
      Q => start_of_frame_i(1),
      R => \start_of_frame[1]_i_1_n_0\
    );
\start_of_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(2),
      Q => start_of_frame_i(2),
      R => \start_of_frame[2]_i_1_n_0\
    );
\start_of_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(3),
      Q => start_of_frame_i(3),
      R => \start_of_frame[3]_i_1_n_0\
    );
\start_of_multiframe[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(0),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(0)
    );
\start_of_multiframe[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(1),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(1)
    );
\start_of_multiframe[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(2),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(2)
    );
\start_of_multiframe[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(3),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(3)
    );
\start_of_multiframe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(0),
      Q => start_of_multiframe_i(0),
      R => \start_of_frame[0]_i_1_n_0\
    );
\start_of_multiframe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(1),
      Q => start_of_multiframe_i(1),
      R => \start_of_frame[1]_i_1_n_0\
    );
\start_of_multiframe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(2),
      Q => start_of_multiframe_i(2),
      R => \start_of_frame[2]_i_1_n_0\
    );
\start_of_multiframe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(3),
      Q => start_of_multiframe_i(3),
      R => \start_of_frame[3]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[0]\,
      Q => strobe_align_sym_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[1]\,
      Q => strobe_align_sym_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[2]\,
      Q => strobe_align_sym_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[3]\,
      Q => strobe_align_sym_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_align_sym_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(0),
      Q => \strobe_align_sym_r4_reg[0]_srl2_n_0\
    );
\strobe_align_sym_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(1),
      Q => \strobe_align_sym_r4_reg[1]_srl2_n_0\
    );
\strobe_align_sym_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(2),
      Q => \strobe_align_sym_r4_reg[2]_srl2_n_0\
    );
\strobe_align_sym_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(3),
      Q => \strobe_align_sym_r4_reg[3]_srl2_n_0\
    );
\strobe_align_sym_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[0]_srl2_n_0\,
      Q => strobe_align_sym(0),
      R => '0'
    );
\strobe_align_sym_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[1]_srl2_n_0\,
      Q => strobe_align_sym(1),
      R => '0'
    );
\strobe_align_sym_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[2]_srl2_n_0\,
      Q => strobe_align_sym(2),
      R => '0'
    );
\strobe_align_sym_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[3]_srl2_n_0\,
      Q => strobe_align_sym(3),
      R => '0'
    );
\strobe_cfg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[0]_srl2_n_0\,
      Q => strobe_cfg_data(0),
      R => '0'
    );
\strobe_cfg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[1]_srl2_n_0\,
      Q => strobe_cfg_data(1),
      R => '0'
    );
\strobe_cfg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[2]_srl2_n_0\,
      Q => strobe_cfg_data(2),
      R => '0'
    );
\strobe_cfg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[3]_srl2_n_0\,
      Q => strobe_cfg_data(3),
      R => '0'
    );
\strobe_cfg_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[0]\,
      Q => strobe_cfg_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_cfg_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[1]\,
      Q => strobe_cfg_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_cfg_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[2]\,
      Q => strobe_cfg_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_cfg_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[3]\,
      Q => strobe_cfg_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_cfg_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(0),
      Q => \strobe_cfg_r4_reg[0]_srl2_n_0\
    );
\strobe_cfg_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(1),
      Q => \strobe_cfg_r4_reg[1]_srl2_n_0\
    );
\strobe_cfg_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(2),
      Q => \strobe_cfg_r4_reg[2]_srl2_n_0\
    );
\strobe_cfg_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(3),
      Q => \strobe_cfg_r4_reg[3]_srl2_n_0\
    );
\strobe_cfg_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A200000"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_5_n_0\,
      I1 => \strobe_cfg_r[3]_i_4_n_0\,
      I2 => \strobe_cfg_r[0]_i_2_n_0\,
      I3 => \strobe_cfg_r_reg_n_0_[0]\,
      I4 => got_sync_r,
      O => \strobe_cfg_r[0]_i_1_n_0\
    );
\strobe_cfg_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => strobe_cnd_r(2),
      I1 => strobe_cnd_r(0),
      I2 => strobe_cnd_r(3),
      I3 => strobe_cnd_r(1),
      I4 => \strobe_cfg_r[3]_i_4_n_0\,
      O => \strobe_cfg_r[0]_i_2_n_0\
    );
\strobe_cfg_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0057"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_7_n_0\,
      I1 => \strobe_cfg_r[1]_i_2_n_0\,
      I2 => \strobe_cnd_reg_n_0_[0]\,
      I3 => \strobe_cst_reg_n_0_[1]\,
      I4 => \strobe_cst_reg_n_0_[0]\,
      I5 => \strobe_cst_reg_n_0_[2]\,
      O => \strobe_cfg_r[1]_i_1_n_0\
    );
\strobe_cfg_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sel00,
      I1 => data00,
      I2 => \strobe_cnd_reg_n_0_[1]\,
      O => \strobe_cfg_r[1]_i_2_n_0\
    );
\strobe_cfg_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF01FF00FFFFFF"
    )
        port map (
      I0 => \strobe_cnd_reg_n_0_[0]\,
      I1 => \strobe_cnd_reg_n_0_[1]\,
      I2 => \strobe_cfg_r[2]_i_2_n_0\,
      I3 => \strobe_cfg_r[2]_i_3_n_0\,
      I4 => \strobe_cst_reg_n_0_[2]\,
      I5 => \strobe_cfg_r[3]_i_7_n_0\,
      O => \strobe_cfg_r[2]_i_1_n_0\
    );
\strobe_cfg_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data00,
      I1 => sel00,
      O => \strobe_cfg_r[2]_i_2_n_0\
    );
\strobe_cfg_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_cst_reg_n_0_[0]\,
      I1 => \strobe_cst_reg_n_0_[1]\,
      O => \strobe_cfg_r[2]_i_3_n_0\
    );
\strobe_cfg_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => got_sync_r,
      O => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_4_n_0\,
      I1 => strobe_cnd_r(1),
      I2 => strobe_cnd_r(3),
      I3 => strobe_cnd_r(0),
      I4 => strobe_cnd_r(2),
      I5 => \strobe_cfg_r[3]_i_5_n_0\,
      O => \strobe_cfg_r[3]_i_2_n_0\
    );
\strobe_cfg_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFFFF"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_6_n_0\,
      I1 => data00,
      I2 => sel00,
      I3 => \strobe_cfg_r[3]_i_7_n_0\,
      I4 => \strobe_cfg_r[3]_i_5_n_0\,
      O => \strobe_cfg_r[3]_i_3_n_0\
    );
\strobe_cfg_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_cnd_reg_n_0_[0]\,
      I1 => \strobe_cfg_r[3]_i_7_n_0\,
      I2 => \strobe_cnd_reg_n_0_[1]\,
      I3 => data00,
      I4 => sel00,
      O => \strobe_cfg_r[3]_i_4_n_0\
    );
\strobe_cfg_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \strobe_cst_reg_n_0_[1]\,
      I1 => \strobe_cst_reg_n_0_[0]\,
      I2 => \strobe_cst_reg_n_0_[2]\,
      O => \strobe_cfg_r[3]_i_5_n_0\
    );
\strobe_cfg_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \strobe_cnd_reg_n_0_[0]\,
      I1 => \strobe_cfg_r[3]_i_7_n_0\,
      I2 => \strobe_cnd_reg_n_0_[1]\,
      I3 => \strobe_cst_reg_n_0_[2]\,
      O => \strobe_cfg_r[3]_i_6_n_0\
    );
\strobe_cfg_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_12_in,
      I1 => p_7_in,
      I2 => \strobe_cst_r_reg_n_0_[0]\,
      I3 => \strobe_cst_r_reg_n_0_[3]\,
      O => \strobe_cfg_r[3]_i_7_n_0\
    );
\strobe_cfg_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r[0]_i_1_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cfg_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \strobe_cfg_r[3]_i_2_n_0\,
      D => \strobe_cfg_r[1]_i_1_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[1]\,
      R => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \strobe_cfg_r[3]_i_2_n_0\,
      D => \strobe_cfg_r[2]_i_1_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[2]\,
      R => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \strobe_cfg_r[3]_i_2_n_0\,
      D => \strobe_cfg_r[3]_i_3_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[3]\,
      R => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_start_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[0]_srl2_n_0\,
      Q => strobe_cfg_start(0),
      R => '0'
    );
\strobe_cfg_start_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[1]_srl2_n_0\,
      Q => strobe_cfg_start(1),
      R => '0'
    );
\strobe_cfg_start_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[2]_srl2_n_0\,
      Q => strobe_cfg_start(2),
      R => '0'
    );
\strobe_cfg_start_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[3]_srl2_n_0\,
      Q => strobe_cfg_start(3),
      R => '0'
    );
\strobe_cnd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_cnd[0]_i_2_n_0\,
      I1 => ila_two(1),
      I2 => ila_two(0),
      I3 => \m_count_reg[0]_6\(8),
      I4 => \m_count_reg[0]_6\(9),
      I5 => \strobe_cnd[0]_i_3_n_0\,
      O => \strobe_cnd[0]_i_1_n_0\
    );
\strobe_cnd[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => \m_count_reg[0]_6\(4),
      I2 => \m_count_reg[0]_6\(7),
      I3 => \m_count_reg[0]_6\(6),
      O => \strobe_cnd[0]_i_2_n_0\
    );
\strobe_cnd[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(3),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(0),
      I3 => \m_count_reg[0]_6\(1),
      O => \strobe_cnd[0]_i_3_n_0\
    );
\strobe_cnd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \strobe_cnd[1]_i_2_n_0\,
      I1 => \strobe_cnd[0]_i_1_n_0\,
      O => strobe_cnd(1)
    );
\strobe_cnd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_som[1]_i_2_n_0\,
      I1 => ila_two(1),
      I2 => ila_two(0),
      I3 => \m_count_reg[1]_8\(8),
      I4 => \m_count_reg[1]_8\(9),
      I5 => \strobe_cnd[1]_i_3_n_0\,
      O => \strobe_cnd[1]_i_2_n_0\
    );
\strobe_cnd[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(0),
      I1 => \m_count_reg[1]_8\(1),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(2),
      O => \strobe_cnd[1]_i_3_n_0\
    );
\strobe_cnd[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \strobe_cnd[3]_i_2_n_0\,
      I1 => \strobe_cnd[3]_i_7_n_0\,
      O => strobe_cnd(2)
    );
\strobe_cnd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_cnd[3]_i_2_n_0\,
      I1 => \strobe_cnd[3]_i_3_n_0\,
      I2 => \strobe_cnd[3]_i_4_n_0\,
      I3 => \strobe_cnd[3]_i_5_n_0\,
      I4 => \strobe_cnd[3]_i_6_n_0\,
      I5 => \strobe_cnd[3]_i_7_n_0\,
      O => strobe_cnd(3)
    );
\strobe_cnd[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_cnd[0]_i_1_n_0\,
      I1 => \strobe_cnd[1]_i_2_n_0\,
      O => \strobe_cnd[3]_i_2_n_0\
    );
\strobe_cnd[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \m_count_reg[3]_7\(0),
      I1 => \m_count_reg[3]_7\(1),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      O => \strobe_cnd[3]_i_3_n_0\
    );
\strobe_cnd[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ila_two(0),
      I1 => ila_two(1),
      O => \strobe_cnd[3]_i_4_n_0\
    );
\strobe_cnd[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \m_count_reg[3]_7\(9),
      I1 => \m_count_reg[3]_7\(8),
      O => \strobe_cnd[3]_i_5_n_0\
    );
\strobe_cnd[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(4),
      I2 => \m_count_reg[3]_7\(7),
      I3 => \m_count_reg[3]_7\(6),
      O => \strobe_cnd[3]_i_6_n_0\
    );
\strobe_cnd[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_som[2]_i_2_n_0\,
      I1 => ila_two(1),
      I2 => ila_two(0),
      I3 => \m_count_reg[2]_1\(8),
      I4 => \m_count_reg[2]_1\(9),
      I5 => \m_count_terminate[10]_i_6_n_0\,
      O => \strobe_cnd[3]_i_7_n_0\
    );
\strobe_cnd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cnd_reg_n_0_[0]\,
      Q => strobe_cnd_r(0),
      R => '0'
    );
\strobe_cnd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cnd_reg_n_0_[1]\,
      Q => strobe_cnd_r(1),
      R => '0'
    );
\strobe_cnd_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sel00,
      Q => strobe_cnd_r(2),
      R => '0'
    );
\strobe_cnd_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data00,
      Q => strobe_cnd_r(3),
      R => '0'
    );
\strobe_cnd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cnd[0]_i_1_n_0\,
      Q => \strobe_cnd_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cnd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cnd(1),
      Q => \strobe_cnd_reg_n_0_[1]\,
      R => '0'
    );
\strobe_cnd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cnd(2),
      Q => sel00,
      R => '0'
    );
\strobe_cnd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cnd(3),
      Q => data00,
      R => '0'
    );
\strobe_cst[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \strobe_cst[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(1),
      I2 => \m_count_reg[0]_6\(0),
      I3 => ila_two(1),
      I4 => ila_two(0),
      O => \strobe_cst[0]_i_1_n_0\
    );
\strobe_cst[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \strobe_cnd[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(9),
      I4 => \m_count_reg[0]_6\(8),
      O => \strobe_cst[0]_i_2_n_0\
    );
\strobe_cst[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ila_two(0),
      I1 => ila_two(1),
      I2 => \m_count_reg[1]_8\(0),
      I3 => \m_count_reg[1]_8\(1),
      I4 => \strobe_cst[1]_i_2_n_0\,
      I5 => \strobe_cst[0]_i_1_n_0\,
      O => strobe_cst(1)
    );
\strobe_cst[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \strobe_som[1]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(9),
      I4 => \m_count_reg[1]_8\(8),
      O => \strobe_cst[1]_i_2_n_0\
    );
\strobe_cst[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \strobe_cst[3]_i_2_n_0\,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => \m_count_reg[2]_1\(0),
      I4 => \m_count_reg[2]_1\(1),
      I5 => \strobe_cst[2]_i_2_n_0\,
      O => strobe_cst(2)
    );
\strobe_cst[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \strobe_som[2]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(9),
      I4 => \m_count_reg[2]_1\(8),
      O => \strobe_cst[2]_i_2_n_0\
    );
\strobe_cst[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \strobe_cst[3]_i_2_n_0\,
      I1 => \strobe_cst[3]_i_3_n_0\,
      I2 => \m_count_reg[3]_7\(1),
      I3 => \m_count_reg[3]_7\(0),
      I4 => \strobe_cst[3]_i_4_n_0\,
      I5 => \strobe_cst[3]_i_5_n_0\,
      O => strobe_cst(3)
    );
\strobe_cst[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => \strobe_cst[0]_i_1_n_0\,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => \m_count_reg[1]_8\(0),
      I4 => \m_count_reg[1]_8\(1),
      I5 => \strobe_cst[1]_i_2_n_0\,
      O => \strobe_cst[3]_i_2_n_0\
    );
\strobe_cst[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \strobe_cnd[3]_i_6_n_0\,
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(9),
      I4 => \m_count_reg[3]_7\(8),
      O => \strobe_cst[3]_i_3_n_0\
    );
\strobe_cst[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ila_two(1),
      I1 => ila_two(0),
      O => \strobe_cst[3]_i_4_n_0\
    );
\strobe_cst[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \strobe_cst[2]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_reg[2]_1\(0),
      I3 => ila_two(1),
      I4 => ila_two(0),
      O => \strobe_cst[3]_i_5_n_0\
    );
\strobe_cst_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r_reg_n_0_[0]\,
      Q => strobe_cst_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_cst_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_7_in,
      Q => strobe_cst_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_cst_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_12_in,
      Q => strobe_cst_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_cst_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r_reg_n_0_[3]\,
      Q => strobe_cst_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_cst_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(0),
      Q => \strobe_cst_r4_reg[0]_srl2_n_0\
    );
\strobe_cst_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(1),
      Q => \strobe_cst_r4_reg[1]_srl2_n_0\
    );
\strobe_cst_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(2),
      Q => \strobe_cst_r4_reg[2]_srl2_n_0\
    );
\strobe_cst_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(3),
      Q => \strobe_cst_r4_reg[3]_srl2_n_0\
    );
\strobe_cst_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[0]\,
      Q => \strobe_cst_r_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cst_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[1]\,
      Q => p_7_in,
      R => '0'
    );
\strobe_cst_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[2]\,
      Q => p_12_in,
      R => '0'
    );
\strobe_cst_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[3]\,
      Q => \strobe_cst_r_reg_n_0_[3]\,
      R => '0'
    );
\strobe_cst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst[0]_i_1_n_0\,
      Q => \strobe_cst_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cst(1),
      Q => \strobe_cst_reg_n_0_[1]\,
      R => '0'
    );
\strobe_cst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cst(2),
      Q => \strobe_cst_reg_n_0_[2]\,
      R => '0'
    );
\strobe_cst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cst(3),
      Q => \strobe_cst_reg_n_0_[3]\,
      R => '0'
    );
\strobe_dat_r4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(0),
      Q => \strobe_dat_r4_reg[0]_srl3_n_0\
    );
\strobe_dat_r4_reg[0]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_cst_r_reg_n_0_[0]\,
      I1 => \strobe_ila_r_reg_n_0_[0]\,
      I2 => \strobe_eom_r_reg_n_0_[0]\,
      I3 => \strobe_cfg_r_reg_n_0_[0]\,
      I4 => \strobe_som_r_reg_n_0_[0]\,
      O => p_20_out(0)
    );
\strobe_dat_r4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(1),
      Q => \strobe_dat_r4_reg[1]_srl3_n_0\
    );
\strobe_dat_r4_reg[1]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_7_in,
      I1 => p_9_in,
      I2 => \strobe_eom_r_reg_n_0_[1]\,
      I3 => \strobe_cfg_r_reg_n_0_[1]\,
      I4 => p_0_in1_in,
      O => p_20_out(1)
    );
\strobe_dat_r4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(2),
      Q => \strobe_dat_r4_reg[2]_srl3_n_0\
    );
\strobe_dat_r4_reg[2]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_12_in,
      I1 => p_14_in,
      I2 => \strobe_eom_r_reg_n_0_[2]\,
      I3 => \strobe_cfg_r_reg_n_0_[2]\,
      I4 => p_0_in3_in,
      O => p_20_out(2)
    );
\strobe_dat_r4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(3),
      Q => \strobe_dat_r4_reg[3]_srl3_n_0\
    );
\strobe_dat_r4_reg[3]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_cst_r_reg_n_0_[3]\,
      I1 => p_19_in,
      I2 => \strobe_eom_r_reg_n_0_[3]\,
      I3 => \strobe_cfg_r_reg_n_0_[3]\,
      I4 => p_0_in5_in,
      O => p_20_out(3)
    );
\strobe_dataxy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[0]_srl3_n_0\,
      Q => strobe_dataxy(0),
      R => '0'
    );
\strobe_dataxy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[1]_srl3_n_0\,
      Q => strobe_dataxy(1),
      R => '0'
    );
\strobe_dataxy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[2]_srl3_n_0\,
      Q => strobe_dataxy(2),
      R => '0'
    );
\strobe_dataxy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[3]_srl3_n_0\,
      Q => strobe_dataxy(3),
      R => '0'
    );
\strobe_eof[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \frame_count_reg[0]_9\(6),
      I2 => tx_cfg_f(7),
      I3 => \frame_count_reg[0]_9\(7),
      I4 => \strobe_eof[0]_i_2_n_0\,
      I5 => \strobe_eof[0]_i_3_n_0\,
      O => strobe_eof0
    );
\strobe_eof[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(0),
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_f(2),
      I3 => \frame_count_reg[0]_9\(2),
      I4 => tx_cfg_f(1),
      I5 => \frame_count_reg[0]_9\(1),
      O => \strobe_eof[0]_i_2_n_0\
    );
\strobe_eof[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(4),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => tx_cfg_f(5),
      I5 => \frame_count_reg[0]_9\(5),
      O => \strobe_eof[0]_i_3_n_0\
    );
\strobe_eof[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \frame_count_reg[1]_3\(6),
      I2 => tx_cfg_f(7),
      I3 => \frame_count_reg[1]_3\(7),
      I4 => \strobe_eof[1]_i_2_n_0\,
      I5 => \strobe_eof[1]_i_3_n_0\,
      O => strobe_eof03_out
    );
\strobe_eof[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(0),
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_f(2),
      I3 => \frame_count_reg[1]_3\(2),
      I4 => tx_cfg_f(1),
      I5 => \frame_count_reg[1]_3\(1),
      O => \strobe_eof[1]_i_2_n_0\
    );
\strobe_eof[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(4),
      I3 => \frame_count_reg[1]_3\(4),
      I4 => tx_cfg_f(5),
      I5 => \frame_count_reg[1]_3\(5),
      O => \strobe_eof[1]_i_3_n_0\
    );
\strobe_eof[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => \frame_count_reg[2]_2\(7),
      I2 => tx_cfg_f(6),
      I3 => \frame_count_reg[2]_2\(6),
      I4 => \strobe_eof[2]_i_2_n_0\,
      I5 => \strobe_eof[2]_i_3_n_0\,
      O => strobe_eof04_out
    );
\strobe_eof[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(0),
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_f(2),
      I3 => \frame_count_reg[2]_2\(2),
      I4 => tx_cfg_f(1),
      I5 => \frame_count_reg[2]_2\(1),
      O => \strobe_eof[2]_i_2_n_0\
    );
\strobe_eof[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(5),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => tx_cfg_f(4),
      I5 => \frame_count_reg[2]_2\(4),
      O => \strobe_eof[2]_i_3_n_0\
    );
\strobe_eof[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(7),
      I1 => tx_cfg_f(7),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => tx_cfg_f(6),
      I4 => \strobe_eof[3]_i_2_n_0\,
      I5 => \strobe_eof[3]_i_3_n_0\,
      O => strobe_eof05_out
    );
\strobe_eof[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tx_cfg_f(0),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => tx_cfg_f(1),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => tx_cfg_f(2),
      O => \strobe_eof[3]_i_2_n_0\
    );
\strobe_eof[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tx_cfg_f(3),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(4),
      I3 => tx_cfg_f(4),
      I4 => \frame_count_reg[3]_0\(5),
      I5 => tx_cfg_f(5),
      O => \strobe_eof[3]_i_3_n_0\
    );
\strobe_eof_r4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(0),
      Q => strobe_eof_r4(0)
    );
\strobe_eof_r4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(1),
      Q => strobe_eof_r4(1)
    );
\strobe_eof_r4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(2),
      Q => strobe_eof_r4(2)
    );
\strobe_eof_r4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(3),
      Q => strobe_eof_r4(3)
    );
\strobe_eof_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => strobe_eof(0),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_eof_r[0]_i_1_n_0\
    );
\strobe_eof_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => strobe_eof(1),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_eof_r[1]_i_1_n_0\
    );
\strobe_eof_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBAAAABBBF"
    )
        port map (
      I0 => strobe_eof(2),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[2]\,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => strobe_go_r,
      I5 => \strobe_som_reg_n_0_[1]\,
      O => \strobe_eof_r[2]_i_1_n_0\
    );
\strobe_eof_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eof_r[0]_i_1_n_0\,
      Q => strobe_eof_r(0),
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_eof_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eof_r[1]_i_1_n_0\,
      Q => strobe_eof_r(1),
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_eof_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eof_r[2]_i_1_n_0\,
      Q => strobe_eof_r(2),
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_eof_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => strobe_eof(3),
      Q => strobe_eof_r(3),
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_eof_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof0,
      Q => strobe_eof(0),
      R => '0'
    );
\strobe_eof_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof03_out,
      Q => strobe_eof(1),
      R => '0'
    );
\strobe_eof_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof04_out,
      Q => strobe_eof(2),
      R => '0'
    );
\strobe_eof_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof05_out,
      Q => strobe_eof(3),
      R => '0'
    );
\strobe_eom[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[0]_6\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom0
    );
\strobe_eom[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(6),
      I1 => \strobe_eom[0]_i_3_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[0]_6\(7),
      O => \strobe_eom[0]_i_2_n_0\
    );
\strobe_eom[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9F9FFFFFFFFFF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[0]_6\(5),
      I2 => \strobe_eom[0]_i_4_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[0]_6\(3),
      I5 => \strobe_eom[0]_i_5_n_0\,
      O => \strobe_eom[0]_i_3_n_0\
    );
\strobe_eom[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[0]_i_4_n_0\
    );
\strobe_eom[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009006090000900"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[0]_6\(0),
      O => \strobe_eom[0]_i_5_n_0\
    );
\strobe_eom[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[1]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[1]_8\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom03_out
    );
\strobe_eom[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(6),
      I1 => \strobe_eom[1]_i_3_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[1]_8\(7),
      O => \strobe_eom[1]_i_2_n_0\
    );
\strobe_eom[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF9F9FF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[1]_8\(5),
      I2 => \strobe_eom[1]_i_4_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[1]_8\(3),
      I5 => \strobe_eom[1]_i_5_n_0\,
      O => \strobe_eom[1]_i_3_n_0\
    );
\strobe_eom[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[1]_8\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[1]_i_4_n_0\
    );
\strobe_eom[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FF9F6FFFF6FF"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[1]_8\(0),
      O => \strobe_eom[1]_i_5_n_0\
    );
\strobe_eom[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[2]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[2]_1\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom04_out
    );
\strobe_eom[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => \strobe_eom[2]_i_3_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[2]_1\(7),
      O => \strobe_eom[2]_i_2_n_0\
    );
\strobe_eom[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF9F9FF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[2]_1\(5),
      I2 => \strobe_eom[2]_i_4_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[2]_1\(3),
      I5 => \strobe_eom[2]_i_5_n_0\,
      O => \strobe_eom[2]_i_3_n_0\
    );
\strobe_eom[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[2]_i_4_n_0\
    );
\strobe_eom[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FF9F6FFFF6FF"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[2]_1\(0),
      O => \strobe_eom[2]_i_5_n_0\
    );
\strobe_eom[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[3]_i_2_n_0\,
      I1 => \m_count_reg[3]_7\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[3]_7\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom05_out
    );
\strobe_eom[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009006090000900"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[3]_7\(0),
      O => \strobe_eom[3]_i_10_n_0\
    );
\strobe_eom[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => \strobe_eom[3]_i_5_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[3]_7\(7),
      O => \strobe_eom[3]_i_2_n_0\
    );
\strobe_eom[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => octets_per_multi(8),
      I1 => octets_per_multi(6),
      I2 => \strobe_eom[3]_i_6_n_0\,
      I3 => octets_per_multi(7),
      O => \strobe_eom[3]_i_3_n_0\
    );
\strobe_eom[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => octets_per_multi(9),
      I1 => octets_per_multi(7),
      I2 => \strobe_eom[3]_i_6_n_0\,
      I3 => octets_per_multi(6),
      I4 => octets_per_multi(8),
      O => \strobe_eom[3]_i_4_n_0\
    );
\strobe_eom[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9F9FFFFFFFFFF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[3]_7\(5),
      I2 => \strobe_eom[3]_i_8_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[3]_7\(3),
      I5 => \strobe_eom[3]_i_10_n_0\,
      O => \strobe_eom[3]_i_5_n_0\
    );
\strobe_eom[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => octets_per_multi(5),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[3]_i_6_n_0\
    );
\strobe_eom[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => octets_per_multi(5),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[3]_i_7_n_0\
    );
\strobe_eom[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[3]_i_8_n_0\
    );
\strobe_eom[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => octets_per_multi(3),
      I1 => octets_per_multi(1),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(2),
      O => \strobe_eom[3]_i_9_n_0\
    );
\strobe_eom_r4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[0]\,
      Q => strobe_eom_r4(0)
    );
\strobe_eom_r4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[1]\,
      Q => strobe_eom_r4(1)
    );
\strobe_eom_r4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[2]\,
      Q => strobe_eom_r4(2)
    );
\strobe_eom_r4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[3]\,
      Q => strobe_eom_r4(3)
    );
\strobe_eom_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => strobe_eom(0),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_eom_r[0]_i_1_n_0\
    );
\strobe_eom_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => strobe_eom(1),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_eom_r[1]_i_1_n_0\
    );
\strobe_eom_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBAAAABBBF"
    )
        port map (
      I0 => strobe_eom(2),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[2]\,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => strobe_go_r,
      I5 => \strobe_som_reg_n_0_[1]\,
      O => \strobe_eom_r[2]_i_1_n_0\
    );
\strobe_eom_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom_r[0]_i_1_n_0\,
      Q => \strobe_eom_r_reg_n_0_[0]\,
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_eom_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom_r[1]_i_1_n_0\,
      Q => \strobe_eom_r_reg_n_0_[1]\,
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_eom_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom_r[2]_i_1_n_0\,
      Q => \strobe_eom_r_reg_n_0_[2]\,
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_eom_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom__0\(3),
      Q => \strobe_eom_r_reg_n_0_[3]\,
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_eom_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom0,
      Q => strobe_eom(0),
      R => '0'
    );
\strobe_eom_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom03_out,
      Q => strobe_eom(1),
      R => '0'
    );
\strobe_eom_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom04_out,
      Q => strobe_eom(2),
      R => '0'
    );
\strobe_eom_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom05_out,
      Q => \strobe_eom__0\(3),
      R => '0'
    );
strobe_go_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_go_r,
      Q => strobe_go_r2,
      R => '0'
    );
strobe_go_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => strobe_go_r,
      I1 => \strobe_som_reg_n_0_[2]\,
      I2 => p_0_in9_in,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => \strobe_som_reg_n_0_[1]\,
      I5 => got_sync_r,
      O => strobe_go_r_i_1_n_0
    );
strobe_go_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_go_r_i_1_n_0,
      Q => strobe_go_r,
      R => '0'
    );
\strobe_ila_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r_reg_n_0_[0]\,
      Q => strobe_ila_r2(0),
      R => '0'
    );
\strobe_ila_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_9_in,
      Q => strobe_ila_r2(1),
      R => '0'
    );
\strobe_ila_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_14_in,
      Q => strobe_ila_r2(2),
      R => '0'
    );
\strobe_ila_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_19_in,
      Q => strobe_ila_r2(3),
      R => '0'
    );
\strobe_ila_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002E2E2E2E2E2E2E"
    )
        port map (
      I0 => \strobe_ila_r_reg_n_0_[0]\,
      I1 => \strobe_ila_r[2]_i_3_n_0\,
      I2 => \strobe_som_r[0]_i_1_n_0\,
      I3 => mfc_end,
      I4 => strobe_go_r,
      I5 => ila_done,
      O => \strobe_ila_r[0]_i_1_n_0\
    );
\strobe_ila_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E002E002E002E2E"
    )
        port map (
      I0 => p_9_in,
      I1 => \strobe_ila_r[2]_i_3_n_0\,
      I2 => \strobe_som_r[1]_i_1_n_0\,
      I3 => \strobe_ila_r[3]_i_2_n_0\,
      I4 => ila_done,
      I5 => strobe_eom(0),
      O => \strobe_ila_r[1]_i_1_n_0\
    );
\strobe_ila_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045454500450000"
    )
        port map (
      I0 => \strobe_ila_r[2]_i_2_n_0\,
      I1 => \strobe_ila_r[3]_i_2_n_0\,
      I2 => strobe_eom(1),
      I3 => \strobe_som_r[2]_i_1_n_0\,
      I4 => \strobe_ila_r[2]_i_3_n_0\,
      I5 => p_14_in,
      O => \strobe_ila_r[2]_i_1_n_0\
    );
\strobe_ila_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => strobe_eom(0),
      I1 => ila_done,
      I2 => strobe_go_r,
      I3 => mfc_end,
      O => \strobe_ila_r[2]_i_2_n_0\
    );
\strobe_ila_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => p_0_in9_in,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => \strobe_som_reg_n_0_[1]\,
      I4 => got_sync_r,
      I5 => strobe_go_r,
      O => \strobe_ila_r[2]_i_3_n_0\
    );
\strobe_ila_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F100000000"
    )
        port map (
      I0 => ila_done,
      I1 => strobe_eom(0),
      I2 => \strobe_ila_r[3]_i_2_n_0\,
      I3 => strobe_eom(2),
      I4 => strobe_eom(1),
      I5 => \strobe_ila_r[3]_i_3_n_0\,
      O => \strobe_ila_r[3]_i_1_n_0\
    );
\strobe_ila_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mfc_end,
      I1 => strobe_go_r,
      O => \strobe_ila_r[3]_i_2_n_0\
    );
\strobe_ila_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCF4"
    )
        port map (
      I0 => \ila_two[1]_i_3_n_0\,
      I1 => got_sync_r,
      I2 => strobe_go_r,
      I3 => p_19_in,
      O => \strobe_ila_r[3]_i_3_n_0\
    );
\strobe_ila_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[0]_i_1_n_0\,
      Q => \strobe_ila_r_reg_n_0_[0]\,
      R => '0'
    );
\strobe_ila_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[1]_i_1_n_0\,
      Q => p_9_in,
      R => '0'
    );
\strobe_ila_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[2]_i_1_n_0\,
      Q => p_14_in,
      R => '0'
    );
\strobe_ila_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[3]_i_1_n_0\,
      Q => p_19_in,
      R => '0'
    );
\strobe_sof[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(1),
      I1 => \frame_count_reg[0]_9\(4),
      I2 => \frame_count_reg[0]_9\(0),
      I3 => \frame_count_reg[0]_9\(5),
      I4 => \strobe_sof[0]_i_2_n_0\,
      O => \strobe_sof[0]_i_1_n_0\
    );
\strobe_sof[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(3),
      I1 => \frame_count_reg[0]_9\(2),
      I2 => \frame_count_reg[0]_9\(7),
      I3 => \frame_count_reg[0]_9\(6),
      O => \strobe_sof[0]_i_2_n_0\
    );
\strobe_sof[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(5),
      I1 => \frame_count_reg[1]_3\(0),
      I2 => \frame_count_reg[1]_3\(4),
      I3 => \frame_count_reg[1]_3\(1),
      I4 => \strobe_sof[1]_i_2_n_0\,
      O => \strobe_sof[1]_i_1_n_0\
    );
\strobe_sof[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(3),
      I1 => \frame_count_reg[1]_3\(2),
      I2 => \frame_count_reg[1]_3\(7),
      I3 => \frame_count_reg[1]_3\(6),
      O => \strobe_sof[1]_i_2_n_0\
    );
\strobe_sof[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(5),
      I1 => \frame_count_reg[2]_2\(0),
      I2 => \frame_count_reg[2]_2\(4),
      I3 => \frame_count_reg[2]_2\(1),
      I4 => \strobe_sof[2]_i_2_n_0\,
      O => \strobe_sof[2]_i_1_n_0\
    );
\strobe_sof[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(3),
      I1 => \frame_count_reg[2]_2\(2),
      I2 => \frame_count_reg[2]_2\(7),
      I3 => \frame_count_reg[2]_2\(6),
      O => \strobe_sof[2]_i_2_n_0\
    );
\strobe_sof[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \strobe_sof[3]_i_2_n_0\,
      O => \strobe_sof[3]_i_1_n_0\
    );
\strobe_sof[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(4),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(7),
      I3 => \frame_count_reg[3]_0\(6),
      I4 => \frame_count_reg[3]_0\(5),
      O => \strobe_sof[3]_i_2_n_0\
    );
\strobe_sof_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[0]\,
      Q => strobe_sof_r2(0),
      R => '0'
    );
\strobe_sof_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[1]\,
      Q => strobe_sof_r2(1),
      R => '0'
    );
\strobe_sof_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[2]\,
      Q => strobe_sof_r2(2),
      R => '0'
    );
\strobe_sof_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[3]\,
      Q => strobe_sof_r2(3),
      R => '0'
    );
\strobe_sof_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => \strobe_sof_reg_n_0_[0]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_sof_r[0]_i_1_n_0\
    );
\strobe_sof_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => \strobe_sof_reg_n_0_[1]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_sof_r[1]_i_1_n_0\
    );
\strobe_sof_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBAAAABBBF"
    )
        port map (
      I0 => \strobe_sof_reg_n_0_[2]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[2]\,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => strobe_go_r,
      I5 => \strobe_som_reg_n_0_[1]\,
      O => \strobe_sof_r[2]_i_1_n_0\
    );
\strobe_sof_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_r[0]_i_1_n_0\,
      Q => \strobe_sof_r_reg_n_0_[0]\,
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_sof_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_r[1]_i_1_n_0\,
      Q => \strobe_sof_r_reg_n_0_[1]\,
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_sof_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_r[2]_i_1_n_0\,
      Q => \strobe_sof_r_reg_n_0_[2]\,
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_sof_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_reg_n_0_[3]\,
      Q => \strobe_sof_r_reg_n_0_[3]\,
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_sof_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[0]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[0]\,
      R => '0'
    );
\strobe_sof_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[1]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[1]\,
      R => '0'
    );
\strobe_sof_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[2]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[2]\,
      R => '0'
    );
\strobe_sof_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[3]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[3]\,
      R => '0'
    );
\strobe_som[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \m_count_reg[0]_6\(8),
      I1 => \m_count_reg[0]_6\(9),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \strobe_cnd[0]_i_2_n_0\,
      I5 => \m_count_terminate[0]_i_2_n_0\,
      O => \strobe_som[0]_i_1_n_0\
    );
\strobe_som[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \m_count_reg[1]_8\(8),
      I1 => \m_count_reg[1]_8\(9),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(2),
      I4 => \strobe_som[1]_i_2_n_0\,
      I5 => \m_count_terminate[4]_i_4_n_0\,
      O => \strobe_som[1]_i_1_n_0\
    );
\strobe_som[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => \m_count_reg[1]_8\(4),
      I2 => \m_count_reg[1]_8\(7),
      I3 => \m_count_reg[1]_8\(6),
      O => \strobe_som[1]_i_2_n_0\
    );
\strobe_som[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => \m_count_reg[2]_1\(9),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \strobe_som[2]_i_2_n_0\,
      I5 => \strobe_som[2]_i_3_n_0\,
      O => \strobe_som[2]_i_1_n_0\
    );
\strobe_som[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_reg[2]_1\(7),
      I3 => \m_count_reg[2]_1\(6),
      O => \strobe_som[2]_i_2_n_0\
    );
\strobe_som[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[2]_1\(1),
      I1 => \m_count_reg[2]_1\(0),
      O => \strobe_som[2]_i_3_n_0\
    );
\strobe_som[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => \m_count_reg[3]_7\(9),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \strobe_cnd[3]_i_6_n_0\,
      I5 => \m_count_terminate[12]_i_3_n_0\,
      O => \strobe_som[3]_i_1_n_0\
    );
\strobe_som_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som_r_reg_n_0_[0]\,
      Q => strobe_som_r2(0),
      R => '0'
    );
\strobe_som_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in1_in,
      Q => strobe_som_r2(1),
      R => '0'
    );
\strobe_som_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in3_in,
      Q => strobe_som_r2(2),
      R => '0'
    );
\strobe_som_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in5_in,
      Q => strobe_som_r2(3),
      R => '0'
    );
\strobe_som_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1133113311331033"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[0]\,
      I1 => strobe_go_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => got_sync_r,
      I4 => \strobe_som_reg_n_0_[2]\,
      I5 => p_0_in9_in,
      O => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_som_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[0]\,
      I1 => strobe_go_r,
      O => \strobe_som_r[0]_i_2_n_0\
    );
\strobe_som_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010033333333"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[1]\,
      I1 => strobe_go_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => p_0_in9_in,
      I4 => \strobe_som_reg_n_0_[2]\,
      I5 => got_sync_r,
      O => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_som_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[1]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_som_r[1]_i_2_n_0\
    );
\strobe_som_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100000F0F0F0F"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => \strobe_som_reg_n_0_[0]\,
      I2 => strobe_go_r,
      I3 => \strobe_som_reg_n_0_[1]\,
      I4 => p_0_in9_in,
      I5 => got_sync_r,
      O => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_som_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_som_r[2]_i_2_n_0\
    );
\strobe_som_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => got_sync_r,
      I1 => strobe_go_r,
      O => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_som_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => strobe_go_r,
      I1 => \strobe_som_reg_n_0_[2]\,
      I2 => p_0_in9_in,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => \strobe_som_reg_n_0_[1]\,
      I5 => got_sync_r,
      O => strobe_sof_r
    );
\strobe_som_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_som_r[0]_i_2_n_0\,
      Q => \strobe_som_r_reg_n_0_[0]\,
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_som_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_som_r[1]_i_2_n_0\,
      Q => p_0_in1_in,
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_som_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_som_r[2]_i_2_n_0\,
      Q => p_0_in3_in,
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_som_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => p_0_in9_in,
      Q => p_0_in5_in,
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_som_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[0]_i_1_n_0\,
      Q => \strobe_som_reg_n_0_[0]\,
      R => '0'
    );
\strobe_som_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[1]_i_1_n_0\,
      Q => \strobe_som_reg_n_0_[1]\,
      R => '0'
    );
\strobe_som_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[2]_i_1_n_0\,
      Q => \strobe_som_reg_n_0_[2]\,
      R => '0'
    );
\strobe_som_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[3]_i_1_n_0\,
      Q => p_0_in9_in,
      R => '0'
    );
\strobe_start_of_seq_r2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \strobe_ila_r_reg_n_0_[0]\,
      O => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_start_of_seq_r2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_9_in,
      O => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_start_of_seq_r2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_14_in,
      O => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_start_of_seq_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_19_in,
      O => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som_r_reg_n_0_[0]\,
      Q => strobe_start_of_seq_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in1_in,
      Q => strobe_start_of_seq_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in3_in,
      Q => strobe_start_of_seq_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in5_in,
      Q => strobe_start_of_seq_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_start_of_seq_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(0),
      Q => \strobe_start_of_seq_r4_reg[0]_srl2_n_0\
    );
\strobe_start_of_seq_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(1),
      Q => \strobe_start_of_seq_r4_reg[1]_srl2_n_0\
    );
\strobe_start_of_seq_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(2),
      Q => \strobe_start_of_seq_r4_reg[2]_srl2_n_0\
    );
\strobe_start_of_seq_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(3),
      Q => \strobe_start_of_seq_r4_reg[3]_srl2_n_0\
    );
\strobe_start_of_seq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[0]_srl2_n_0\,
      Q => strobe_start_of_seq(0),
      R => '0'
    );
\strobe_start_of_seq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[1]_srl2_n_0\,
      Q => strobe_start_of_seq(1),
      R => '0'
    );
\strobe_start_of_seq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[2]_srl2_n_0\,
      Q => strobe_start_of_seq(2),
      R => '0'
    );
\strobe_start_of_seq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[3]_srl2_n_0\,
      Q => strobe_start_of_seq(3),
      R => '0'
    );
\strobe_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(0),
      Q => \^strobe_user_reg[3]_0\(0),
      R => '0'
    );
\strobe_user_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(1),
      Q => \^strobe_user_reg[3]_0\(1),
      R => '0'
    );
\strobe_user_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(2),
      Q => \^strobe_user_reg[3]_0\(2),
      R => '0'
    );
\strobe_user_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(3),
      Q => \^strobe_user_reg[3]_0\(3),
      R => '0'
    );
\strobe_usr_r2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => \strobe_ila_r_reg_n_0_[0]\,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[0]_i_1_n_0\
    );
\strobe_usr_r2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => p_9_in,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[1]_i_1_n_0\
    );
\strobe_usr_r2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => p_14_in,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[2]_i_1_n_0\
    );
\strobe_usr_r2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BAFFFF"
    )
        port map (
      I0 => support_lane_sync,
      I1 => test_modes(0),
      I2 => test_modes(1),
      I3 => strobe_go_r2,
      I4 => got_sync_r,
      O => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => p_19_in,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[3]_i_2_n_0\
    );
\strobe_usr_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[0]_i_1_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[0]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[1]_i_1_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[1]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[2]_i_1_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[2]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[3]_i_2_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[3]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[0]\,
      Q => strobe_usr_r3(0),
      R => '0'
    );
\strobe_usr_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[1]\,
      Q => strobe_usr_r3(1),
      R => '0'
    );
\strobe_usr_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[2]\,
      Q => strobe_usr_r3(2),
      R => '0'
    );
\strobe_usr_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[3]\,
      Q => strobe_usr_r3(3),
      R => '0'
    );
\strobe_usr_r4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(0),
      Q => strobe_usr_r4(0),
      R => '0'
    );
\strobe_usr_r4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(1),
      Q => strobe_usr_r4(1),
      R => '0'
    );
\strobe_usr_r4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(2),
      Q => strobe_usr_r4(2),
      R => '0'
    );
\strobe_usr_r4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(3),
      Q => strobe_usr_r4(3),
      R => '0'
    );
sync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_r,
      Q => sync_r2,
      R => '0'
    );
sync_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_r2,
      Q => sync_r3,
      R => '0'
    );
sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_combine,
      Q => sync_r,
      R => '0'
    );
sysref_captured_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => got_sysref_r,
      I1 => subclass(0),
      I2 => subclass(1),
      O => sysref_captured
    );
sysref_r2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3,
      I1 => data2,
      I2 => lmfc_pulse_delay(1),
      I3 => \data1__0\,
      I4 => lmfc_pulse_delay(0),
      I5 => \pulse_shift_reg_reg_n_0_[0]\,
      O => sysref_r2_i_4_n_0
    );
sysref_r2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => lmfc_pulse_delay(1),
      I3 => data5,
      I4 => lmfc_pulse_delay(0),
      I5 => data4,
      O => sysref_r2_i_5_n_0
    );
sysref_r2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11,
      I1 => data10,
      I2 => lmfc_pulse_delay(1),
      I3 => data9,
      I4 => lmfc_pulse_delay(0),
      I5 => data8,
      O => sysref_r2_i_6_n_0
    );
sysref_r2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15,
      I1 => data14,
      I2 => lmfc_pulse_delay(1),
      I3 => data13,
      I4 => lmfc_pulse_delay(0),
      I5 => data12,
      O => sysref_r2_i_7_n_0
    );
sysref_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_r,
      Q => sysref_r2,
      R => '0'
    );
sysref_r2_reg_i_1: unisim.vcomponents.MUXF8
     port map (
      I0 => sysref_r2_reg_i_2_n_0,
      I1 => sysref_r2_reg_i_3_n_0,
      O => sysref_r,
      S => lmfc_pulse_delay(3)
    );
sysref_r2_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => sysref_r2_i_4_n_0,
      I1 => sysref_r2_i_5_n_0,
      O => sysref_r2_reg_i_2_n_0,
      S => lmfc_pulse_delay(2)
    );
sysref_r2_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => sysref_r2_i_6_n_0,
      I1 => sysref_r2_i_7_n_0,
      O => sysref_r2_reg_i_3_n_0,
      S => lmfc_pulse_delay(2)
    );
sysref_r3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sysref_r,
      I1 => sysref_r2,
      O => sysref_r30
    );
sysref_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_r30,
      Q => sysref_r3,
      R => '0'
    );
sysref_r5_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => sysref_r40,
      Q => sysref_r5_reg_srl2_n_0
    );
sysref_r5_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^got_sync_reg_0\,
      I1 => sysref_r3,
      O => sysref_r40
    );
sysref_r6_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_r5_reg_srl2_n_0,
      Q => sysref_r6,
      R => '0'
    );
sysref_rst_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^got_sync_reg_0\,
      I1 => sysref_r3,
      I2 => subclass(1),
      I3 => subclass(0),
      I4 => got_sysref_r,
      I5 => sysref_rst_r_i_2_n_0,
      O => sysref_rst_r0
    );
sysref_rst_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAA"
    )
        port map (
      I0 => rst,
      I1 => subclass(0),
      I2 => subclass(1),
      I3 => sync_r,
      I4 => sync_r2,
      O => sysref_rst_r_i_2_n_0
    );
sysref_rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_rst_r0,
      Q => sysref_rst_r,
      R => '0'
    );
txready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => txready_i_2_n_0,
      I1 => sync_r2,
      I2 => sync_r,
      I3 => sync_r3,
      I4 => rst,
      O => sync_r2_reg_0
    );
txready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => start_of_frame_i(3),
      I1 => start_of_frame_i(2),
      I2 => start_of_frame_i(0),
      I3 => start_of_frame_i(1),
      I4 => txready,
      O => txready_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    strobe_user_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \scram_enable_i_r_reg[0]_0\ : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    scram_k_out_rr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \txdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tx_cfg_test_modes_reg[1]\ : out STD_LOGIC;
    \tx_cfg_test_modes_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_test_modes_reg[1]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]\ : out STD_LOGIC;
    \link_cfg_lane[3]23_out\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]_0\ : out STD_LOGIC;
    \link_cfg_lane[3]26_out\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]_1\ : out STD_LOGIC;
    \link_cfg_lane[3]29_out\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]_2\ : out STD_LOGIC;
    \link_cfg_lane[3]2\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_k_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \init_seq_k_reg[1]_0\ : in STD_LOGIC;
    \init_seq_k_reg[2]_0\ : in STD_LOGIC;
    \init_seq_k_reg[3]_0\ : in STD_LOGIC;
    \end_of_multiframe_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_cfg_lid0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[2]_i_3__1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_3\ : in STD_LOGIC;
    \init_seq_data[21]_i_3\ : in STD_LOGIC;
    \init_seq_data[20]_i_2\ : in STD_LOGIC;
    \init_seq_data[19]_i_2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_3\ : in STD_LOGIC;
    \init_seq_data[29]_i_3\ : in STD_LOGIC;
    \init_seq_data[28]_i_2\ : in STD_LOGIC;
    \init_seq_data[27]_i_2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2_0\ : in STD_LOGIC;
    \init_seq_data[7]_i_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    support_lane_sync_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32 : entity is "jesd204_v7_2_6_tx_lane_32";
end system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32;

architecture STRUCTURE of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^end_of_frame_r_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal init_seq_k : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_10_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_11_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_12_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_13_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_14_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_15_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_1_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_3_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_4_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_5_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_6_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_7_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_8_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_9_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_10_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_11_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_12_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_13_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_14_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_15_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_1_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_2_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_3_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_4_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_5_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_6_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_7_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_8_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_9_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal \^link_cfg_lane[3]2\ : STD_LOGIC;
  signal \^link_cfg_lane[3]23_out\ : STD_LOGIC;
  signal \^link_cfg_lane[3]26_out\ : STD_LOGIC;
  signal \^link_cfg_lane[3]29_out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_10_in\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal \^p_4_in\ : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal \^p_7_in\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_6_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal scram_enable_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scram_enable_i_r_reg[0]_0\ : STD_LOGIC;
  signal scram_k_out_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \scram_k_out_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \scram_k_out_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \scram_k_out_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \scram_k_out_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \^scram_k_out_rr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^strobe_user_r\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_cfg_lid0_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]_2\ : STD_LOGIC;
  signal \^tx_cfg_test_modes_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_test_modes_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_test_modes_reg[1]_1\ : STD_LOGIC;
  signal \txcharisk[0]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[12]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_seq_data[20]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \init_seq_data[28]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_seq_data[4]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_10 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_11 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_4 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_5 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_6 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_9 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_11 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_12 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_13 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_14 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_15 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_3 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_6 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_9 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \replace_octet_slsf[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \replace_octet_slsf[2]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \replace_octet_slsf[3]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \scram_data_out_r[18]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \scram_data_out_r[27]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \scram_data_out_r[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \scram_data_out_r[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \scram_enable_i_r[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \scram_enable_i_r[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \scram_enable_i_r[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \scram_enable_i_r[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \scram_k_out_r[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \scram_k_out_r[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \scram_k_out_r[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \scram_k_out_r[3]_i_1\ : label is "soft_lutpair44";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \txdata[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \txdata[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \txdata[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \txdata[13]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \txdata[14]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \txdata[18]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \txdata[19]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \txdata[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \txdata[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \txdata[22]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \txdata[26]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \txdata[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \txdata[28]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \txdata[29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \txdata[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \txdata[30]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \txdata[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \txdata[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \txdata[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \txdata[6]_i_1\ : label is "soft_lutpair30";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \end_of_frame_r_reg[3]_0\(3 downto 0) <= \^end_of_frame_r_reg[3]_0\(3 downto 0);
  \link_cfg_lane[3]2\ <= \^link_cfg_lane[3]2\;
  \link_cfg_lane[3]23_out\ <= \^link_cfg_lane[3]23_out\;
  \link_cfg_lane[3]26_out\ <= \^link_cfg_lane[3]26_out\;
  \link_cfg_lane[3]29_out\ <= \^link_cfg_lane[3]29_out\;
  p_10_in <= \^p_10_in\;
  p_4_in <= \^p_4_in\;
  p_7_in <= \^p_7_in\;
  \scram_enable_i_r_reg[0]_0\ <= \^scram_enable_i_r_reg[0]_0\;
  scram_k_out_rr(3 downto 0) <= \^scram_k_out_rr\(3 downto 0);
  strobe_user_r(3 downto 0) <= \^strobe_user_r\(3 downto 0);
  \tx_cfg_lid0_reg[1]\ <= \^tx_cfg_lid0_reg[1]\;
  \tx_cfg_lid0_reg[1]_0\ <= \^tx_cfg_lid0_reg[1]_0\;
  \tx_cfg_lid0_reg[1]_1\ <= \^tx_cfg_lid0_reg[1]_1\;
  \tx_cfg_lid0_reg[1]_2\ <= \^tx_cfg_lid0_reg[1]_2\;
  \tx_cfg_lid0_reg[3]\ <= \^tx_cfg_lid0_reg[3]\;
  \tx_cfg_lid0_reg[3]_0\ <= \^tx_cfg_lid0_reg[3]_0\;
  \tx_cfg_lid0_reg[3]_1\ <= \^tx_cfg_lid0_reg[3]_1\;
  \tx_cfg_lid0_reg[3]_2\ <= \^tx_cfg_lid0_reg[3]_2\;
  \tx_cfg_test_modes_reg[1]\ <= \^tx_cfg_test_modes_reg[1]\;
  \tx_cfg_test_modes_reg[1]_0\ <= \^tx_cfg_test_modes_reg[1]_0\;
  \tx_cfg_test_modes_reg[1]_1\ <= \^tx_cfg_test_modes_reg[1]_1\;
\end_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(0),
      Q => \^end_of_frame_r_reg[3]_0\(0),
      R => '0'
    );
\end_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(1),
      Q => \^end_of_frame_r_reg[3]_0\(1),
      R => '0'
    );
\end_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(2),
      Q => \^end_of_frame_r_reg[3]_0\(2),
      R => '0'
    );
\end_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(3),
      Q => \^end_of_frame_r_reg[3]_0\(3),
      R => '0'
    );
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\end_of_multiframe_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(1),
      Q => \^d\(1),
      R => '0'
    );
\end_of_multiframe_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(2),
      Q => \^d\(2),
      R => '0'
    );
\end_of_multiframe_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(3),
      Q => \^d\(3),
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]\
    );
\init_seq_data[11]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid0_reg[1]\,
      O => \tx_cfg_lid0_reg[2]\
    );
\init_seq_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid0_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]\
    );
\init_seq_data[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000800"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(0),
      I1 => \init_seq_data[2]_i_3__1\(1),
      I2 => \init_seq_data[2]_i_3__1\(4),
      I3 => \init_seq_data[2]_i_3__1\(2),
      I4 => \init_seq_data[2]_i_3__1\(3),
      O => \^link_cfg_lane[3]23_out\
    );
\init_seq_data[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid0_reg[3]\,
      O => \tx_cfg_lid0_reg[4]\
    );
\init_seq_data[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid0_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2\,
      I3 => \init_seq_data[18]_i_2_0\,
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]_0\
    );
\init_seq_data[19]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_0\,
      O => \tx_cfg_lid0_reg[2]_0\
    );
\init_seq_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2\,
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]_0\
    );
\init_seq_data[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000001"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(1),
      I1 => \init_seq_data[2]_i_3__1\(4),
      I2 => \init_seq_data[2]_i_3__1\(2),
      I3 => \init_seq_data[2]_i_3__1\(3),
      I4 => \init_seq_data[2]_i_3__1\(0),
      O => \^link_cfg_lane[3]26_out\
    );
\init_seq_data[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_3\,
      I3 => \^tx_cfg_lid0_reg[3]_0\,
      O => \tx_cfg_lid0_reg[4]_0\
    );
\init_seq_data[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_3\,
      I1 => \^tx_cfg_lid0_reg[3]_0\,
      I2 => \init_seq_data[21]_i_3\,
      I3 => \^link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2\,
      I3 => \init_seq_data[26]_i_2_0\,
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]_1\
    );
\init_seq_data[27]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_1\,
      O => \tx_cfg_lid0_reg[2]_1\
    );
\init_seq_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2\,
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]_1\
    );
\init_seq_data[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004002"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(0),
      I1 => \init_seq_data[2]_i_3__1\(1),
      I2 => \init_seq_data[2]_i_3__1\(3),
      I3 => \init_seq_data[2]_i_3__1\(2),
      I4 => \init_seq_data[2]_i_3__1\(4),
      O => \^link_cfg_lane[3]29_out\
    );
\init_seq_data[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_3\,
      I3 => \^tx_cfg_lid0_reg[3]_1\,
      O => \tx_cfg_lid0_reg[4]_1\
    );
\init_seq_data[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(1),
      I3 => \init_seq_data[7]_i_3\(0),
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]_2\
    );
\init_seq_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_3\,
      I1 => \^tx_cfg_lid0_reg[3]_1\,
      I2 => \init_seq_data[29]_i_3\,
      I3 => \^link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(2),
      I3 => \^tx_cfg_lid0_reg[1]_2\,
      O => \tx_cfg_lid0_reg[2]_2\
    );
\init_seq_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(3),
      I3 => \^tx_cfg_lid0_reg[1]_2\,
      I4 => \init_seq_data[7]_i_3\(2),
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]_2\
    );
\init_seq_data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020080"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(1),
      I1 => \init_seq_data[2]_i_3__1\(0),
      I2 => \init_seq_data[2]_i_3__1\(4),
      I3 => \init_seq_data[2]_i_3__1\(3),
      I4 => \init_seq_data[2]_i_3__1\(2),
      O => \^link_cfg_lane[3]2\
    );
\init_seq_data[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(4),
      I3 => \^tx_cfg_lid0_reg[3]_2\,
      O => \tx_cfg_lid0_reg[4]_2\
    );
\init_seq_data[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[7]_i_3\(5),
      I1 => \^tx_cfg_lid0_reg[3]_2\,
      I2 => \init_seq_data[7]_i_3\(4),
      I3 => \^link_cfg_lane[3]2\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\init_seq_k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[0]_0\,
      Q => init_seq_k(0),
      R => Q(0)
    );
\init_seq_k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[1]_0\,
      Q => init_seq_k(1),
      R => Q(1)
    );
\init_seq_k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[2]_0\,
      Q => init_seq_k(2),
      R => Q(2)
    );
\init_seq_k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[3]_0\,
      Q => init_seq_k(3),
      R => Q(3)
    );
\last_octet_of_frame_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2_n_0\
    );
\last_octet_of_frame_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2_n_0\
    );
\last_octet_of_frame_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2_n_0\
    );
\last_octet_of_frame_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2_n_0\
    );
\last_octet_of_frame_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2_n_0\
    );
\last_octet_of_frame_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2_n_0\
    );
\last_octet_of_frame_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2_n_0\
    );
\last_octet_of_frame_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
last_octet_was_replaced_ls_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => last_octet_was_replaced_ls_r_i_1_n_0
    );
last_octet_was_replaced_ls_r_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_10_n_0
    );
last_octet_was_replaced_ls_r_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync_i,
      I2 => \replace_octet_nls[1]_i_3_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_11_n_0
    );
last_octet_was_replaced_ls_r_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \^p_7_in\,
      I1 => \last_octet_of_frame_r[7]_i_2_n_0\,
      I2 => p_0_in2_in(7),
      I3 => last_octet_was_replaced_ls_r_i_13_n_0,
      I4 => last_octet_was_replaced_ls_r_i_14_n_0,
      I5 => last_octet_was_replaced_ls_r_i_15_n_0,
      O => last_octet_was_replaced_ls_r_i_12_n_0
    );
last_octet_was_replaced_ls_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => last_octet_was_replaced_ls_r_i_13_n_0
    );
last_octet_was_replaced_ls_r_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_14_n_0
    );
last_octet_was_replaced_ls_r_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_15_n_0
    );
last_octet_was_replaced_ls_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r_i_4_n_0,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => last_octet_was_replaced_ls_r_i_5_n_0,
      O => last_octet_was_replaced_nls_r
    );
last_octet_was_replaced_ls_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r_i_6_n_0,
      I1 => last_octet_was_replaced_ls_r_i_7_n_0,
      I2 => last_octet_was_replaced_ls_r_i_8_n_0,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => last_octet_was_replaced_ls_r_i_9_n_0,
      O => last_octet_was_replaced_ls_r_i_3_n_0
    );
last_octet_was_replaced_ls_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => last_octet_was_replaced_ls_r_i_4_n_0
    );
last_octet_was_replaced_ls_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => last_octet_was_replaced_ls_r_i_5_n_0
    );
last_octet_was_replaced_ls_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3_n_0\,
      O => last_octet_was_replaced_ls_r_i_6_n_0
    );
last_octet_was_replaced_ls_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_ls_r_i_10_n_0,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_ls_r_i_11_n_0,
      O => last_octet_was_replaced_ls_r_i_7_n_0
    );
last_octet_was_replaced_ls_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2_n_0\,
      I2 => last_octet_was_replaced_ls_r_i_12_n_0,
      I3 => support_lane_sync_i,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => last_octet_was_replaced_ls_r_i_8_n_0
    );
last_octet_was_replaced_ls_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_2_n_0,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => last_octet_was_replaced_ls_r_i_9_n_0
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => last_octet_was_replaced_ls_r_i_3_n_0,
      Q => last_octet_was_replaced_ls_r,
      S => last_octet_was_replaced_ls_r_i_1_n_0
    );
last_octet_was_replaced_nls_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_2_n_0,
      I1 => last_octet_was_replaced_nls_r_i_3_n_0,
      I2 => last_octet_was_replaced_ls_r_i_8_n_0,
      I3 => last_octet_was_replaced_nls_r_i_4_n_0,
      I4 => last_octet_was_replaced_nls_r_i_5_n_0,
      I5 => last_octet_was_replaced_nls_r_i_6_n_0,
      O => last_octet_was_replaced_nls_r_i_1_n_0
    );
last_octet_was_replaced_nls_r_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_13_n_0,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => last_octet_was_replaced_nls_r_i_14_n_0,
      I4 => p_0_in4_in(2),
      I5 => last_octet_was_replaced_nls_r_i_15_n_0,
      O => last_octet_was_replaced_nls_r_i_10_n_0
    );
last_octet_was_replaced_nls_r_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_11_n_0
    );
last_octet_was_replaced_nls_r_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_12_n_0
    );
last_octet_was_replaced_nls_r_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_13_n_0
    );
last_octet_was_replaced_nls_r_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_14_n_0
    );
last_octet_was_replaced_nls_r_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_15_n_0
    );
last_octet_was_replaced_nls_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => last_octet_was_replaced_nls_r_i_7_n_0,
      I2 => last_octet_was_replaced_nls_r_i_8_n_0,
      I3 => p_0_in4_in(3),
      I4 => last_octet_was_replaced_nls_r_i_9_n_0,
      I5 => last_octet_was_replaced_nls_r_i_10_n_0,
      O => last_octet_was_replaced_nls_r_i_2_n_0
    );
last_octet_was_replaced_nls_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => last_octet_was_replaced_nls_r_i_3_n_0
    );
last_octet_was_replaced_nls_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2_n_0\,
      I2 => last_octet_was_replaced_ls_r_i_12_n_0,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => last_octet_was_replaced_nls_r_i_4_n_0
    );
last_octet_was_replaced_nls_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => last_octet_was_replaced_nls_r_i_5_n_0
    );
last_octet_was_replaced_nls_r_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => last_octet_was_replaced_nls_r_i_6_n_0
    );
last_octet_was_replaced_nls_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2_n_0\,
      I3 => p_0_in4_in(7),
      I4 => last_octet_was_replaced_nls_r_i_11_n_0,
      I5 => p_0_in4_in(6),
      O => last_octet_was_replaced_nls_r_i_7_n_0
    );
last_octet_was_replaced_nls_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2_n_0\,
      I3 => p_0_in4_in(5),
      I4 => last_octet_was_replaced_nls_r_i_12_n_0,
      I5 => p_0_in4_in(4),
      O => last_octet_was_replaced_nls_r_i_8_n_0
    );
last_octet_was_replaced_nls_r_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_9_n_0
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => last_octet_was_replaced_nls_r_i_1_n_0,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => last_octet_was_replaced_ls_r_i_1_n_0
    );
\replace_octet_lsa[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1_n_0\
    );
\replace_octet_lsa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1_n_0\
    );
\replace_octet_lsa[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => last_octet_was_replaced_ls_r_i_9_n_0,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => support_lane_sync_i,
      I1 => \replace_octet_nls[0]_i_6_n_0\,
      I2 => \replace_octet_nls[0]_i_5_n_0\,
      I3 => \replace_octet_nls[0]_i_4_n_0\,
      I4 => \^scram_enable_i_r_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2_n_0\
    );
\replace_octet_lsf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2_n_0\
    );
\replace_octet_lsf[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2_n_0\,
      I2 => \replace_octet_lsf[2]_i_3_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1_n_0\
    );
\replace_octet_lsf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3_n_0\,
      I1 => p_6_in,
      I2 => support_lane_sync_i,
      I3 => \replace_octet_nls[1]_i_2_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2_n_0\
    );
\replace_octet_lsf[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => last_octet_was_replaced_ls_r_i_12_n_0,
      O => \replace_octet_lsf[2]_i_3_n_0\
    );
\replace_octet_lsf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r_i_8_n_0,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => last_octet_was_replaced_ls_r_i_9_n_0,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^scram_enable_i_r_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_4_n_0\,
      I2 => \replace_octet_nls[0]_i_5_n_0\,
      I3 => \replace_octet_nls[0]_i_6_n_0\,
      O => \replace_octet_nls[0]_i_2_n_0\
    );
\replace_octet_nls[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_4_n_0\
    );
\replace_octet_nls[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_5_n_0\
    );
\replace_octet_nls[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_6_n_0\
    );
\replace_octet_nls[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10_n_0\
    );
\replace_octet_nls[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11_n_0\
    );
\replace_octet_nls[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12_n_0\
    );
\replace_octet_nls[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13_n_0\
    );
\replace_octet_nls[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2_n_0\,
      I2 => \replace_octet_nls[1]_i_4_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2_n_0\
    );
\replace_octet_nls[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => \^p_4_in\,
      I1 => \replace_octet_nls[1]_i_5_n_0\,
      I2 => \replace_octet_nls[1]_i_6_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7_n_0\,
      I5 => \replace_octet_nls[1]_i_8_n_0\,
      O => \replace_octet_nls[1]_i_3_n_0\
    );
\replace_octet_nls[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4_n_0\
    );
\replace_octet_nls[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5_n_0\
    );
\replace_octet_nls[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6_n_0\
    );
\replace_octet_nls[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7_n_0\
    );
\replace_octet_nls[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13_n_0\,
      O => \replace_octet_nls[1]_i_8_n_0\
    );
\replace_octet_nls[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9_n_0\
    );
\replace_octet_nls[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_4_n_0,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r_i_8_n_0,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => last_octet_was_replaced_nls_r_i_2_n_0,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \^scram_enable_i_r_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2_n_0\
    );
\replace_octet_slsa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => support_lane_sync_i,
      I4 => \^p_4_in\,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3_n_0\,
      O => \replace_octet_slsa[1]_i_2_n_0\
    );
\replace_octet_slsa[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3_n_0\
    );
\replace_octet_slsa[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => support_lane_sync_i,
      I5 => \^p_7_in\,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2_n_0\
    );
\replace_octet_slsa[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => support_lane_sync_i,
      I5 => \^p_10_in\,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2_n_0\,
      I4 => \^tx_cfg_test_modes_reg[1]_1\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \^scram_enable_i_r_reg[0]_0\,
      O => \^tx_cfg_test_modes_reg[1]_1\
    );
\replace_octet_slsf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2_n_0\,
      I1 => p_0_in6_in,
      I2 => \^p_4_in\,
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2_n_0\,
      I4 => \^tx_cfg_test_modes_reg[1]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \^p_7_in\,
      O => \^tx_cfg_test_modes_reg[1]_0\
    );
\replace_octet_slsf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \^tx_cfg_test_modes_reg[1]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \^p_10_in\,
      O => \^tx_cfg_test_modes_reg[1]\
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2_n_0\,
      I4 => \^scram_enable_i_r_reg[0]_0\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2_n_0\,
      I1 => \^p_4_in\,
      I2 => p_0_in(7),
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2_n_0\,
      I4 => \^p_7_in\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \^p_10_in\,
      I4 => support_lane_sync_i,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1_n_0\
    );
\scram_data_out_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\scram_enable_i_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^strobe_user_r\(0),
      I1 => tx_cfg_scr,
      O => scram_enable_i(0)
    );
\scram_enable_i_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \^strobe_user_r\(1),
      O => scram_enable_i(1)
    );
\scram_enable_i_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \^strobe_user_r\(2),
      O => scram_enable_i(2)
    );
\scram_enable_i_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \^strobe_user_r\(3),
      O => scram_enable_i(3)
    );
\scram_enable_i_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(0),
      Q => \^scram_enable_i_r_reg[0]_0\,
      R => '0'
    );
\scram_enable_i_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(1),
      Q => \^p_4_in\,
      R => '0'
    );
\scram_enable_i_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(2),
      Q => \^p_7_in\,
      R => '0'
    );
\scram_enable_i_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(3),
      Q => \^p_10_in\,
      R => '0'
    );
\scram_k_out_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(0),
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(0),
      O => \scram_k_out_r[0]_i_1_n_0\
    );
\scram_k_out_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(1),
      I1 => \^strobe_user_r\(1),
      I2 => tx_cfg_scr,
      O => \scram_k_out_r[1]_i_1_n_0\
    );
\scram_k_out_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(2),
      I1 => \^strobe_user_r\(2),
      I2 => tx_cfg_scr,
      O => \scram_k_out_r[2]_i_1_n_0\
    );
\scram_k_out_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(3),
      I1 => \^strobe_user_r\(3),
      I2 => tx_cfg_scr,
      O => \scram_k_out_r[3]_i_1_n_0\
    );
\scram_k_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[0]_i_1_n_0\,
      Q => scram_k_out_r(0),
      R => '0'
    );
\scram_k_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[1]_i_1_n_0\,
      Q => scram_k_out_r(1),
      R => '0'
    );
\scram_k_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[2]_i_1_n_0\,
      Q => scram_k_out_r(2),
      R => '0'
    );
\scram_k_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[3]_i_1_n_0\,
      Q => scram_k_out_r(3),
      R => '0'
    );
\scram_k_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(0),
      Q => \^scram_k_out_rr\(0),
      R => '0'
    );
\scram_k_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(1),
      Q => \^scram_k_out_rr\(1),
      R => '0'
    );
\scram_k_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(2),
      Q => \^scram_k_out_rr\(2),
      R => '0'
    );
\scram_k_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(3),
      Q => \^scram_k_out_rr\(3),
      R => '0'
    );
\strobe_user_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \^strobe_user_r\(0),
      R => '0'
    );
\strobe_user_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => \^strobe_user_r\(1),
      R => '0'
    );
\strobe_user_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => \^strobe_user_r\(2),
      R => '0'
    );
\strobe_user_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => \^strobe_user_r\(3),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(0),
      I1 => \txcharisk[0]_i_2_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1_n_0\
    );
\txcharisk[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2_n_0\
    );
\txcharisk[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(1),
      I1 => \txcharisk[1]_i_2_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1_n_0\
    );
\txcharisk[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2_n_0\
    );
\txcharisk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(2),
      I1 => \txcharisk[2]_i_2_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1_n_0\
    );
\txcharisk[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2_n_0\
    );
\txcharisk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(3),
      I1 => \txcharisk[3]_i_2_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1_n_0\
    );
\txcharisk[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1_n_0\
    );
\txdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1_n_0\
    );
\txdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1_n_0\
    );
\txdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1_n_0\
    );
\txdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1_n_0\
    );
\txdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1_n_0\
    );
\txdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1_n_0\
    );
\txdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1_n_0\
    );
\txdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1_n_0\
    );
\txdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1_n_0\
    );
\txdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1_n_0\
    );
\txdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1_n_0\
    );
\txdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1_n_0\
    );
\txdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1_n_0\
    );
\txdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1_n_0\
    );
\txdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1_n_0\
    );
\txdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1_n_0\
    );
\txdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1_n_0\
    );
\txdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1_n_0\
    );
\txdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1_n_0\
    );
\txdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1_n_0\
    );
\txdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1_n_0\
    );
\txdata[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2_n_0\
    );
\txdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1_n_0\
    );
\txdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1_n_0\
    );
\txdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1_n_0\
    );
\txdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1_n_0\
    );
\txdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1_n_0\
    );
\txdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1_n_0\
    );
\txdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => \txdata_reg[31]_0\(0),
      R => \txdata[1]_i_1_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(10),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(11),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(12),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(13),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(14),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => \txdata_reg[31]_0\(16),
      R => \txdata[17]_i_1_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => \txdata_reg[31]_0\(17),
      R => \txdata[17]_i_1_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(18),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(19),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => \txdata_reg[31]_0\(1),
      R => \txdata[1]_i_1_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(20),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(21),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(22),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => \txdata_reg[31]_0\(24),
      R => \txdata[25]_i_1_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => \txdata_reg[31]_0\(25),
      R => \txdata[25]_i_1_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(26),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(27),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(28),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(29),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(2),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2_n_0\,
      Q => \txdata_reg[31]_0\(30),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(3),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(4),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(5),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(6),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => \txdata_reg[31]_0\(8),
      R => \txdata[9]_i_1_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => \txdata_reg[31]_0\(9),
      R => \txdata[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]_0\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]_1\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]_2\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    tx_cfg_lid1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_2\ : in STD_LOGIC;
    \init_seq_data[21]_i_2\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data[20]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[19]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__0_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_2\ : in STD_LOGIC;
    \init_seq_data[29]_i_2\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data[28]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[27]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__0_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    strobe_user_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    scram_k_out_rr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    support_lane_sync_i : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \replace_octet_slsa_reg[0]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[3]_0\ : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    \replace_octet_slsf_reg[2]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_0 : entity is "jesd204_v7_2_6_tx_lane_32";
end system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_0;

architecture STRUCTURE of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_0 is
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2__0_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_10__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_11__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_12__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_13__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_14__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_15__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_1__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_3__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_4__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_5__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_6__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_7__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_8__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_9__0_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_10__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_11__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_12__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_13__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_14__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_15__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_1__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_3__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_4__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_5__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_6__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_7__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_8__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_9__0_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1__0_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3__0_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_3_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9__0_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_cfg_lid1_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]_2\ : STD_LOGIC;
  signal \txcharisk[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1__0_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_3__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_3__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_3__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_3__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_3__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_3__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_3__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_3__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_10__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_11__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_4__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_5__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_6__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_9__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_11__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_12__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_13__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_14__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_15__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_6__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_9__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9__0\ : label is "soft_lutpair58";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \txdata[10]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \txdata[11]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \txdata[12]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \txdata[13]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \txdata[14]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \txdata[18]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \txdata[19]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \txdata[20]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \txdata[21]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \txdata[22]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \txdata[26]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \txdata[27]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \txdata[28]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \txdata[29]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \txdata[2]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \txdata[30]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \txdata[3]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \txdata[4]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \txdata[5]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \txdata[6]_i_1__0\ : label is "soft_lutpair68";
begin
  \tx_cfg_lid1_reg[1]\ <= \^tx_cfg_lid1_reg[1]\;
  \tx_cfg_lid1_reg[1]_0\ <= \^tx_cfg_lid1_reg[1]_0\;
  \tx_cfg_lid1_reg[1]_1\ <= \^tx_cfg_lid1_reg[1]_1\;
  \tx_cfg_lid1_reg[1]_2\ <= \^tx_cfg_lid1_reg[1]_2\;
  \tx_cfg_lid1_reg[3]\ <= \^tx_cfg_lid1_reg[3]\;
  \tx_cfg_lid1_reg[3]_0\ <= \^tx_cfg_lid1_reg[3]_0\;
  \tx_cfg_lid1_reg[3]_1\ <= \^tx_cfg_lid1_reg[3]_1\;
  \tx_cfg_lid1_reg[3]_2\ <= \^tx_cfg_lid1_reg[3]_2\;
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]\
    );
\init_seq_data[11]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid1_reg[1]\,
      O => \tx_cfg_lid1_reg[2]\
    );
\init_seq_data[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid1_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]\
    );
\init_seq_data[13]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid1_reg[3]\,
      O => \tx_cfg_lid1_reg[4]\
    );
\init_seq_data[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid1_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2__0\,
      I3 => \init_seq_data[18]_i_2__0_0\,
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]_0\
    );
\init_seq_data[19]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_0\,
      O => \tx_cfg_lid1_reg[2]_0\
    );
\init_seq_data[20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2__0\,
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]_0\
    );
\init_seq_data[21]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_2\,
      I3 => \^tx_cfg_lid1_reg[3]_0\,
      O => \tx_cfg_lid1_reg[4]_0\
    );
\init_seq_data[23]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_2\,
      I1 => \^tx_cfg_lid1_reg[3]_0\,
      I2 => \init_seq_data[21]_i_2\,
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2__0\,
      I3 => \init_seq_data[26]_i_2__0_0\,
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]_1\
    );
\init_seq_data[27]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_1\,
      O => \tx_cfg_lid1_reg[2]_1\
    );
\init_seq_data[28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2__0\,
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]_1\
    );
\init_seq_data[29]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_2\,
      I3 => \^tx_cfg_lid1_reg[3]_1\,
      O => \tx_cfg_lid1_reg[4]_1\
    );
\init_seq_data[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]_2\
    );
\init_seq_data[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_2\,
      I1 => \^tx_cfg_lid1_reg[3]_1\,
      I2 => \init_seq_data[29]_i_2\,
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(2),
      I3 => \^tx_cfg_lid1_reg[1]_2\,
      O => \tx_cfg_lid1_reg[2]_2\
    );
\init_seq_data[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(3),
      I3 => \^tx_cfg_lid1_reg[1]_2\,
      I4 => Q(2),
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]_2\
    );
\init_seq_data[5]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(4),
      I3 => \^tx_cfg_lid1_reg[3]_2\,
      O => \tx_cfg_lid1_reg[4]_2\
    );
\init_seq_data[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => Q(5),
      I1 => \^tx_cfg_lid1_reg[3]_2\,
      I2 => Q(4),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\last_octet_of_frame_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2__0_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2__0_n_0\
    );
\last_octet_of_frame_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2__0_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2__0_n_0\
    );
\last_octet_of_frame_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2__0_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2__0_n_0\
    );
\last_octet_of_frame_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2__0_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2__0_n_0\
    );
\last_octet_of_frame_r[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2__0_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2__0_n_0\
    );
\last_octet_of_frame_r[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2__0_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2__0_n_0\
    );
\last_octet_of_frame_r[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2__0_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2__0_n_0\
    );
\last_octet_of_frame_r[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2__0_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2__0_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
\last_octet_was_replaced_ls_r_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_10__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync_i,
      I2 => \replace_octet_nls[1]_i_3__0_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_11__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => p_7_in,
      I1 => \last_octet_of_frame_r[7]_i_2__0_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \last_octet_was_replaced_ls_r_i_13__0_n_0\,
      I4 => \last_octet_was_replaced_ls_r_i_14__0_n_0\,
      I5 => \last_octet_was_replaced_ls_r_i_15__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_12__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => \last_octet_was_replaced_ls_r_i_13__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2__0_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2__0_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_14__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2__0_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2__0_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_15__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => \last_octet_was_replaced_ls_r_i_1__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => \last_octet_was_replaced_ls_r_i_4__0_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_5__0_n_0\,
      O => last_octet_was_replaced_nls_r
    );
\last_octet_was_replaced_ls_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_6__0_n_0\,
      I1 => \last_octet_was_replaced_ls_r_i_7__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_9__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_3__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => \last_octet_was_replaced_ls_r_i_4__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => \last_octet_was_replaced_ls_r_i_5__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_6__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => \last_octet_was_replaced_ls_r_i_10__0_n_0\,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => \last_octet_was_replaced_ls_r_i_11__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_7__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__0_n_0\,
      I3 => support_lane_sync_i,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => \last_octet_was_replaced_ls_r_i_8__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__0_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => \last_octet_was_replaced_ls_r_i_9__0_n_0\
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_ls_r_i_3__0_n_0\,
      Q => last_octet_was_replaced_ls_r,
      S => \last_octet_was_replaced_ls_r_i_1__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_13__0_n_0\,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => \last_octet_was_replaced_nls_r_i_14__0_n_0\,
      I4 => p_0_in4_in(2),
      I5 => \last_octet_was_replaced_nls_r_i_15__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_10__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_11__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_12__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_13__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_14__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_15__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__0_n_0\,
      I1 => \last_octet_was_replaced_nls_r_i_3__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I3 => \last_octet_was_replaced_nls_r_i_4__0_n_0\,
      I4 => \last_octet_was_replaced_nls_r_i_5__0_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_6__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_1__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => \last_octet_was_replaced_nls_r_i_7__0_n_0\,
      I2 => \last_octet_was_replaced_nls_r_i_8__0_n_0\,
      I3 => p_0_in4_in(3),
      I4 => \last_octet_was_replaced_nls_r_i_9__0_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_10__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_2__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_3__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__0_n_0\,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => \last_octet_was_replaced_nls_r_i_4__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => \last_octet_was_replaced_nls_r_i_5__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_6__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2__0_n_0\,
      I3 => p_0_in4_in(7),
      I4 => \last_octet_was_replaced_nls_r_i_11__0_n_0\,
      I5 => p_0_in4_in(6),
      O => \last_octet_was_replaced_nls_r_i_7__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2__0_n_0\,
      I3 => p_0_in4_in(5),
      I4 => \last_octet_was_replaced_nls_r_i_12__0_n_0\,
      I5 => p_0_in4_in(4),
      O => \last_octet_was_replaced_nls_r_i_8__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_9__0_n_0\
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_nls_r_i_1__0_n_0\,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => \last_octet_was_replaced_ls_r_i_1__0_n_0\
    );
\replace_octet_lsa[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__0_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1__0_n_0\
    );
\replace_octet_lsa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3__0_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3__0_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1__0_n_0\
    );
\replace_octet_lsa[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => \last_octet_was_replaced_ls_r_i_9__0_n_0\,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1__0_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1__0_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2__0_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => support_lane_sync_i,
      I1 => \replace_octet_nls[0]_i_5__0_n_0\,
      I2 => \replace_octet_nls[0]_i_4__0_n_0\,
      I3 => \replace_octet_nls[0]_i_3_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2__0_n_0\
    );
\replace_octet_lsf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2__0_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__0_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3__0_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2__0_n_0\
    );
\replace_octet_lsf[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I2 => \replace_octet_lsf[2]_i_3__0_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1__0_n_0\
    );
\replace_octet_lsf[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3__0_n_0\,
      I1 => p_6_in,
      I2 => support_lane_sync_i,
      I3 => \replace_octet_nls[1]_i_2__0_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2__0_n_0\
    );
\replace_octet_lsf[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \last_octet_was_replaced_ls_r_i_12__0_n_0\,
      O => \replace_octet_lsf[2]_i_3__0_n_0\
    );
\replace_octet_lsf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \last_octet_was_replaced_ls_r_i_9__0_n_0\,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1__0_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__0_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \replace_octet_slsa_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_3_n_0\,
      I2 => \replace_octet_nls[0]_i_4__0_n_0\,
      I3 => \replace_octet_nls[0]_i_5__0_n_0\,
      O => \replace_octet_nls[0]_i_2__0_n_0\
    );
\replace_octet_nls[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_3_n_0\
    );
\replace_octet_nls[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_4__0_n_0\
    );
\replace_octet_nls[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_5__0_n_0\
    );
\replace_octet_nls[1]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10__0_n_0\
    );
\replace_octet_nls[1]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11__0_n_0\
    );
\replace_octet_nls[1]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12__0_n_0\
    );
\replace_octet_nls[1]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13__0_n_0\
    );
\replace_octet_nls[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__0_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3__0_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2__0_n_0\,
      I2 => \replace_octet_nls[1]_i_4__0_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2__0_n_0\
    );
\replace_octet_nls[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => \replace_octet_nls[1]_i_5__0_n_0\,
      I2 => \replace_octet_nls[1]_i_6__0_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7__0_n_0\,
      I5 => \replace_octet_nls[1]_i_8__0_n_0\,
      O => \replace_octet_nls[1]_i_3__0_n_0\
    );
\replace_octet_nls[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4__0_n_0\
    );
\replace_octet_nls[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9__0_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5__0_n_0\
    );
\replace_octet_nls[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10__0_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6__0_n_0\
    );
\replace_octet_nls[1]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7__0_n_0\
    );
\replace_octet_nls[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11__0_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12__0_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13__0_n_0\,
      O => \replace_octet_nls[1]_i_8__0_n_0\
    );
\replace_octet_nls[1]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9__0_n_0\
    );
\replace_octet_nls[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_4__0_n_0\,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_nls_r_i_2__0_n_0\,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2__0_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \replace_octet_slsa_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2__0_n_0\
    );
\replace_octet_slsa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__0_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => support_lane_sync_i,
      I4 => p_4_in,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3__0_n_0\,
      O => \replace_octet_slsa[1]_i_2__0_n_0\
    );
\replace_octet_slsa[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3__0_n_0\
    );
\replace_octet_slsa[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2__0_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => support_lane_sync_i,
      I5 => p_7_in,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2__0_n_0\
    );
\replace_octet_slsa[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__0_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => support_lane_sync_i,
      I5 => p_10_in,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2__0_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__0_n_0\,
      I4 => \replace_octet_slsf_reg[0]_0\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__0_n_0\,
      I1 => p_0_in6_in,
      I2 => p_4_in,
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__0_n_0\,
      I4 => \replace_octet_slsf_reg[2]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__0_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \replace_octet_slsf_reg[3]_0\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__0_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__0_n_0\,
      I1 => p_4_in,
      I2 => p_0_in(7),
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__0_n_0\,
      I4 => p_7_in,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__0_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => p_10_in,
      I4 => support_lane_sync_i,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1__0_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1__0_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1__0_n_0\
    );
\scram_data_out_r[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1__0_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(0),
      I1 => \txcharisk[0]_i_2__0_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1__0_n_0\
    );
\txcharisk[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2__0_n_0\
    );
\txcharisk[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(1),
      I1 => \txcharisk[1]_i_2__0_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1__0_n_0\
    );
\txcharisk[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2__0_n_0\
    );
\txcharisk[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(2),
      I1 => \txcharisk[2]_i_2__0_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1__0_n_0\
    );
\txcharisk[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2__0_n_0\
    );
\txcharisk[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(3),
      I1 => \txcharisk[3]_i_2__0_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1__0_n_0\
    );
\txcharisk[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2__0_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1__0_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1__0_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1__0_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1__0_n_0\
    );
\txdata[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1__0_n_0\
    );
\txdata[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1__0_n_0\
    );
\txdata[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1__0_n_0\
    );
\txdata[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1__0_n_0\
    );
\txdata[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1__0_n_0\
    );
\txdata[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1__0_n_0\
    );
\txdata[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1__0_n_0\
    );
\txdata[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1__0_n_0\
    );
\txdata[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1__0_n_0\
    );
\txdata[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1__0_n_0\
    );
\txdata[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1__0_n_0\
    );
\txdata[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1__0_n_0\
    );
\txdata[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1__0_n_0\
    );
\txdata[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1__0_n_0\
    );
\txdata[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1__0_n_0\
    );
\txdata[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1__0_n_0\
    );
\txdata[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1__0_n_0\
    );
\txdata[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1__0_n_0\
    );
\txdata[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1__0_n_0\
    );
\txdata[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1__0_n_0\
    );
\txdata[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2__0_n_0\
    );
\txdata[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1__0_n_0\
    );
\txdata[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1__0_n_0\
    );
\txdata[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1__0_n_0\
    );
\txdata[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1__0_n_0\
    );
\txdata[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1__0_n_0\
    );
\txdata[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1__0_n_0\
    );
\txdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1__0_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => D(0),
      R => \txdata[1]_i_1__0_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1__0_n_0\,
      Q => D(10),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1__0_n_0\,
      Q => D(11),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1__0_n_0\,
      Q => D(12),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1__0_n_0\,
      Q => D(13),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1__0_n_0\,
      Q => D(14),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1__0_n_0\,
      Q => D(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => D(16),
      R => \txdata[17]_i_1__0_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => D(17),
      R => \txdata[17]_i_1__0_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1__0_n_0\,
      Q => D(18),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1__0_n_0\,
      Q => D(19),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => D(1),
      R => \txdata[1]_i_1__0_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1__0_n_0\,
      Q => D(20),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1__0_n_0\,
      Q => D(21),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1__0_n_0\,
      Q => D(22),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1__0_n_0\,
      Q => D(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => D(24),
      R => \txdata[25]_i_1__0_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => D(25),
      R => \txdata[25]_i_1__0_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1__0_n_0\,
      Q => D(26),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1__0_n_0\,
      Q => D(27),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1__0_n_0\,
      Q => D(28),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1__0_n_0\,
      Q => D(29),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1__0_n_0\,
      Q => D(2),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2__0_n_0\,
      Q => D(30),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1__0_n_0\,
      Q => D(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1__0_n_0\,
      Q => D(3),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1__0_n_0\,
      Q => D(4),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1__0_n_0\,
      Q => D(5),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1__0_n_0\,
      Q => D(6),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1__0_n_0\,
      Q => D(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => D(8),
      R => \txdata[9]_i_1__0_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => D(9),
      R => \txdata[9]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]_0\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]_1\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]_2\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    tx_cfg_lid2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[21]_i_2__0\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data[20]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[19]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__1_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[29]_i_2__0\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data[28]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[27]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    strobe_user_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    scram_k_out_rr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    support_lane_sync_i : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \replace_octet_slsa_reg[0]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[3]_0\ : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    \replace_octet_slsf_reg[2]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_1 : entity is "jesd204_v7_2_6_tx_lane_32";
end system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_1;

architecture STRUCTURE of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_1 is
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2__1_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_10__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_11__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_12__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_13__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_14__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_15__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_1__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_3__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_4__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_5__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_6__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_7__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_8__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_9__1_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_10__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_11__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_12__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_13__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_14__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_15__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_1__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_3__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_4__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_5__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_6__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_7__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_8__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_9__1_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1__1_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3__1_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9__1_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2__1_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_cfg_lid2_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]_2\ : STD_LOGIC;
  signal \txcharisk[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1__1_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_3__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_3__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_3__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_3__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_3__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_3__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_10__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_11__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_4__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_5__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_6__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_9__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_11__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_12__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_13__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_14__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_15__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_6__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_9__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9__1\ : label is "soft_lutpair94";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txdata[10]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txdata[11]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txdata[12]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txdata[13]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \txdata[14]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \txdata[18]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \txdata[19]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txdata[20]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \txdata[21]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \txdata[22]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \txdata[26]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txdata[27]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txdata[28]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txdata[29]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txdata[2]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \txdata[30]_i_2__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txdata[3]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \txdata[4]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \txdata[5]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \txdata[6]_i_1__1\ : label is "soft_lutpair104";
begin
  \tx_cfg_lid2_reg[1]\ <= \^tx_cfg_lid2_reg[1]\;
  \tx_cfg_lid2_reg[1]_0\ <= \^tx_cfg_lid2_reg[1]_0\;
  \tx_cfg_lid2_reg[1]_1\ <= \^tx_cfg_lid2_reg[1]_1\;
  \tx_cfg_lid2_reg[1]_2\ <= \^tx_cfg_lid2_reg[1]_2\;
  \tx_cfg_lid2_reg[3]\ <= \^tx_cfg_lid2_reg[3]\;
  \tx_cfg_lid2_reg[3]_0\ <= \^tx_cfg_lid2_reg[3]_0\;
  \tx_cfg_lid2_reg[3]_1\ <= \^tx_cfg_lid2_reg[3]_1\;
  \tx_cfg_lid2_reg[3]_2\ <= \^tx_cfg_lid2_reg[3]_2\;
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]\
    );
\init_seq_data[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid2_reg[1]\,
      O => \tx_cfg_lid2_reg[2]\
    );
\init_seq_data[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid2_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]\
    );
\init_seq_data[13]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid2_reg[3]\,
      O => \tx_cfg_lid2_reg[4]\
    );
\init_seq_data[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid2_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2__1\,
      I3 => \init_seq_data[18]_i_2__1_0\,
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]_0\
    );
\init_seq_data[19]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_0\,
      O => \tx_cfg_lid2_reg[2]_0\
    );
\init_seq_data[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2__1\,
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]_0\
    );
\init_seq_data[21]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_2__0\,
      I3 => \^tx_cfg_lid2_reg[3]_0\,
      O => \tx_cfg_lid2_reg[4]_0\
    );
\init_seq_data[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_2__0\,
      I1 => \^tx_cfg_lid2_reg[3]_0\,
      I2 => \init_seq_data[21]_i_2__0\,
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2__1\,
      I3 => \init_seq_data[26]_i_2__1_0\,
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]_1\
    );
\init_seq_data[27]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_1\,
      O => \tx_cfg_lid2_reg[2]_1\
    );
\init_seq_data[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2__1\,
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]_1\
    );
\init_seq_data[29]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_2__0\,
      I3 => \^tx_cfg_lid2_reg[3]_1\,
      O => \tx_cfg_lid2_reg[4]_1\
    );
\init_seq_data[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]_2\
    );
\init_seq_data[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_2__0\,
      I1 => \^tx_cfg_lid2_reg[3]_1\,
      I2 => \init_seq_data[29]_i_2__0\,
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(2),
      I3 => \^tx_cfg_lid2_reg[1]_2\,
      O => \tx_cfg_lid2_reg[2]_2\
    );
\init_seq_data[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(3),
      I3 => \^tx_cfg_lid2_reg[1]_2\,
      I4 => Q(2),
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]_2\
    );
\init_seq_data[5]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(4),
      I3 => \^tx_cfg_lid2_reg[3]_2\,
      O => \tx_cfg_lid2_reg[4]_2\
    );
\init_seq_data[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => Q(5),
      I1 => \^tx_cfg_lid2_reg[3]_2\,
      I2 => Q(4),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\last_octet_of_frame_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2__1_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2__1_n_0\
    );
\last_octet_of_frame_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2__1_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2__1_n_0\
    );
\last_octet_of_frame_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2__1_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2__1_n_0\
    );
\last_octet_of_frame_r[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2__1_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2__1_n_0\
    );
\last_octet_of_frame_r[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2__1_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2__1_n_0\
    );
\last_octet_of_frame_r[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2__1_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2__1_n_0\
    );
\last_octet_of_frame_r[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2__1_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2__1_n_0\
    );
\last_octet_of_frame_r[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2__1_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2__1_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
\last_octet_was_replaced_ls_r_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_10__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync_i,
      I2 => \replace_octet_nls[1]_i_3__1_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_11__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => p_7_in,
      I1 => \last_octet_of_frame_r[7]_i_2__1_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \last_octet_was_replaced_ls_r_i_13__1_n_0\,
      I4 => \last_octet_was_replaced_ls_r_i_14__1_n_0\,
      I5 => \last_octet_was_replaced_ls_r_i_15__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_12__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => \last_octet_was_replaced_ls_r_i_13__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2__1_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2__1_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_14__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2__1_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2__1_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_15__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => \last_octet_was_replaced_ls_r_i_1__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => \last_octet_was_replaced_ls_r_i_4__1_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_5__1_n_0\,
      O => last_octet_was_replaced_nls_r
    );
\last_octet_was_replaced_ls_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_6__1_n_0\,
      I1 => \last_octet_was_replaced_ls_r_i_7__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_9__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_3__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => \last_octet_was_replaced_ls_r_i_4__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => \last_octet_was_replaced_ls_r_i_5__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_6__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => \last_octet_was_replaced_ls_r_i_10__1_n_0\,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => \last_octet_was_replaced_ls_r_i_11__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_7__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__1_n_0\,
      I3 => support_lane_sync_i,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => \last_octet_was_replaced_ls_r_i_8__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__1_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => \last_octet_was_replaced_ls_r_i_9__1_n_0\
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_ls_r_i_3__1_n_0\,
      Q => last_octet_was_replaced_ls_r,
      S => \last_octet_was_replaced_ls_r_i_1__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_13__1_n_0\,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => \last_octet_was_replaced_nls_r_i_14__1_n_0\,
      I4 => p_0_in4_in(2),
      I5 => \last_octet_was_replaced_nls_r_i_15__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_10__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_11__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_12__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_13__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_14__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_15__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__1_n_0\,
      I1 => \last_octet_was_replaced_nls_r_i_3__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I3 => \last_octet_was_replaced_nls_r_i_4__1_n_0\,
      I4 => \last_octet_was_replaced_nls_r_i_5__1_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_6__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_1__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => \last_octet_was_replaced_nls_r_i_7__1_n_0\,
      I2 => \last_octet_was_replaced_nls_r_i_8__1_n_0\,
      I3 => p_0_in4_in(3),
      I4 => \last_octet_was_replaced_nls_r_i_9__1_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_10__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_2__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_3__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__1_n_0\,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => \last_octet_was_replaced_nls_r_i_4__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => \last_octet_was_replaced_nls_r_i_5__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_6__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2__1_n_0\,
      I3 => p_0_in4_in(7),
      I4 => \last_octet_was_replaced_nls_r_i_11__1_n_0\,
      I5 => p_0_in4_in(6),
      O => \last_octet_was_replaced_nls_r_i_7__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2__1_n_0\,
      I3 => p_0_in4_in(5),
      I4 => \last_octet_was_replaced_nls_r_i_12__1_n_0\,
      I5 => p_0_in4_in(4),
      O => \last_octet_was_replaced_nls_r_i_8__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_9__1_n_0\
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_nls_r_i_1__1_n_0\,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => \last_octet_was_replaced_ls_r_i_1__1_n_0\
    );
\replace_octet_lsa[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__1_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1__1_n_0\
    );
\replace_octet_lsa[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3__1_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3__1_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1__1_n_0\
    );
\replace_octet_lsa[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => \last_octet_was_replaced_ls_r_i_9__1_n_0\,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1__1_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1__1_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2__1_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => support_lane_sync_i,
      I1 => \replace_octet_nls[0]_i_5__1_n_0\,
      I2 => \replace_octet_nls[0]_i_4__1_n_0\,
      I3 => \replace_octet_nls[0]_i_3__0_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2__1_n_0\
    );
\replace_octet_lsf[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2__1_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__1_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3__1_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2__1_n_0\
    );
\replace_octet_lsf[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I2 => \replace_octet_lsf[2]_i_3__1_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1__1_n_0\
    );
\replace_octet_lsf[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3__1_n_0\,
      I1 => p_6_in,
      I2 => support_lane_sync_i,
      I3 => \replace_octet_nls[1]_i_2__1_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2__1_n_0\
    );
\replace_octet_lsf[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \last_octet_was_replaced_ls_r_i_12__1_n_0\,
      O => \replace_octet_lsf[2]_i_3__1_n_0\
    );
\replace_octet_lsf[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \last_octet_was_replaced_ls_r_i_9__1_n_0\,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1__1_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__1_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \replace_octet_slsa_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_3__0_n_0\,
      I2 => \replace_octet_nls[0]_i_4__1_n_0\,
      I3 => \replace_octet_nls[0]_i_5__1_n_0\,
      O => \replace_octet_nls[0]_i_2__1_n_0\
    );
\replace_octet_nls[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_3__0_n_0\
    );
\replace_octet_nls[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_4__1_n_0\
    );
\replace_octet_nls[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_5__1_n_0\
    );
\replace_octet_nls[1]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10__1_n_0\
    );
\replace_octet_nls[1]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11__1_n_0\
    );
\replace_octet_nls[1]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12__1_n_0\
    );
\replace_octet_nls[1]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13__1_n_0\
    );
\replace_octet_nls[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__1_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3__1_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2__1_n_0\,
      I2 => \replace_octet_nls[1]_i_4__1_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2__1_n_0\
    );
\replace_octet_nls[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => \replace_octet_nls[1]_i_5__1_n_0\,
      I2 => \replace_octet_nls[1]_i_6__1_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7__1_n_0\,
      I5 => \replace_octet_nls[1]_i_8__1_n_0\,
      O => \replace_octet_nls[1]_i_3__1_n_0\
    );
\replace_octet_nls[1]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4__1_n_0\
    );
\replace_octet_nls[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9__1_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5__1_n_0\
    );
\replace_octet_nls[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10__1_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6__1_n_0\
    );
\replace_octet_nls[1]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7__1_n_0\
    );
\replace_octet_nls[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11__1_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12__1_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13__1_n_0\,
      O => \replace_octet_nls[1]_i_8__1_n_0\
    );
\replace_octet_nls[1]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9__1_n_0\
    );
\replace_octet_nls[2]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_4__1_n_0\,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_nls_r_i_2__1_n_0\,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2__1_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \replace_octet_slsa_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2__1_n_0\
    );
\replace_octet_slsa[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__1_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => support_lane_sync_i,
      I4 => p_4_in,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3__1_n_0\,
      O => \replace_octet_slsa[1]_i_2__1_n_0\
    );
\replace_octet_slsa[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3__1_n_0\
    );
\replace_octet_slsa[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2__1_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => support_lane_sync_i,
      I5 => p_7_in,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2__1_n_0\
    );
\replace_octet_slsa[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__1_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => support_lane_sync_i,
      I5 => p_10_in,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2__1_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__1_n_0\,
      I4 => \replace_octet_slsf_reg[0]_0\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__1_n_0\,
      I1 => p_0_in6_in,
      I2 => p_4_in,
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__1_n_0\,
      I4 => \replace_octet_slsf_reg[2]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__1_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \replace_octet_slsf_reg[3]_0\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__1_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__1_n_0\,
      I1 => p_4_in,
      I2 => p_0_in(7),
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__1_n_0\,
      I4 => p_7_in,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__1_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => p_10_in,
      I4 => support_lane_sync_i,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1__1_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1__1_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1__1_n_0\
    );
\scram_data_out_r[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1__1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(0),
      I1 => \txcharisk[0]_i_2__1_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1__1_n_0\
    );
\txcharisk[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2__1_n_0\
    );
\txcharisk[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(1),
      I1 => \txcharisk[1]_i_2__1_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1__1_n_0\
    );
\txcharisk[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2__1_n_0\
    );
\txcharisk[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(2),
      I1 => \txcharisk[2]_i_2__1_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1__1_n_0\
    );
\txcharisk[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2__1_n_0\
    );
\txcharisk[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(3),
      I1 => \txcharisk[3]_i_2__1_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1__1_n_0\
    );
\txcharisk[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2__1_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1__1_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1__1_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1__1_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1__1_n_0\
    );
\txdata[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1__1_n_0\
    );
\txdata[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1__1_n_0\
    );
\txdata[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1__1_n_0\
    );
\txdata[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1__1_n_0\
    );
\txdata[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1__1_n_0\
    );
\txdata[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1__1_n_0\
    );
\txdata[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1__1_n_0\
    );
\txdata[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1__1_n_0\
    );
\txdata[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1__1_n_0\
    );
\txdata[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1__1_n_0\
    );
\txdata[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1__1_n_0\
    );
\txdata[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1__1_n_0\
    );
\txdata[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1__1_n_0\
    );
\txdata[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1__1_n_0\
    );
\txdata[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1__1_n_0\
    );
\txdata[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1__1_n_0\
    );
\txdata[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1__1_n_0\
    );
\txdata[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1__1_n_0\
    );
\txdata[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1__1_n_0\
    );
\txdata[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1__1_n_0\
    );
\txdata[30]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2__1_n_0\
    );
\txdata[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1__1_n_0\
    );
\txdata[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1__1_n_0\
    );
\txdata[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1__1_n_0\
    );
\txdata[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1__1_n_0\
    );
\txdata[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1__1_n_0\
    );
\txdata[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1__1_n_0\
    );
\txdata[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1__1_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => D(0),
      R => \txdata[1]_i_1__1_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1__1_n_0\,
      Q => D(10),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1__1_n_0\,
      Q => D(11),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1__1_n_0\,
      Q => D(12),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1__1_n_0\,
      Q => D(13),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1__1_n_0\,
      Q => D(14),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1__1_n_0\,
      Q => D(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => D(16),
      R => \txdata[17]_i_1__1_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => D(17),
      R => \txdata[17]_i_1__1_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1__1_n_0\,
      Q => D(18),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1__1_n_0\,
      Q => D(19),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => D(1),
      R => \txdata[1]_i_1__1_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1__1_n_0\,
      Q => D(20),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1__1_n_0\,
      Q => D(21),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1__1_n_0\,
      Q => D(22),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1__1_n_0\,
      Q => D(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => D(24),
      R => \txdata[25]_i_1__1_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => D(25),
      R => \txdata[25]_i_1__1_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1__1_n_0\,
      Q => D(26),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1__1_n_0\,
      Q => D(27),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1__1_n_0\,
      Q => D(28),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1__1_n_0\,
      Q => D(29),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1__1_n_0\,
      Q => D(2),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2__1_n_0\,
      Q => D(30),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1__1_n_0\,
      Q => D(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1__1_n_0\,
      Q => D(3),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1__1_n_0\,
      Q => D(4),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1__1_n_0\,
      Q => D(5),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1__1_n_0\,
      Q => D(6),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1__1_n_0\,
      Q => D(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => D(8),
      R => \txdata[9]_i_1__1_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => D(9),
      R => \txdata[9]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    support_lane_sync_i : out STD_LOGIC;
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]_0\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]_1\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]_2\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    tx_cfg_lid3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[21]_i_2__1\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data[20]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[19]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__2_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[29]_i_2__1\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data[28]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[27]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__2_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    strobe_user_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    scram_k_out_rr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4_in : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \replace_octet_slsa_reg[0]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[3]_0\ : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    \replace_octet_slsf_reg[2]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_2 : entity is "jesd204_v7_2_6_tx_lane_32";
end system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_2;

architecture STRUCTURE of system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_2 is
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2__2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_10__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_11__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_12__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_13__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_14__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_15__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_1__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_3__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_4__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_5__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_6__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_7__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_8__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_9__2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_10__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_11__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_12__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_13__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_14__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_15__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_1__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_3__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_4__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_5__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_6__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_7__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_8__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_9__2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1__2_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3__2_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9__2_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2__2_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^support_lane_sync_i\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]_2\ : STD_LOGIC;
  signal \txcharisk[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1__2_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_3__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_3__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_3__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_3__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_3__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_3__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_10__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_11__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_4__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_5__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_6__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_9__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_11__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_12__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_13__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_14__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_15__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_6__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_9__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \replace_octet_lsa[1]_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_3__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9__2\ : label is "soft_lutpair130";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \txdata[10]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \txdata[11]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \txdata[12]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \txdata[13]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \txdata[14]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \txdata[18]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \txdata[19]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \txdata[20]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \txdata[21]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \txdata[22]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \txdata[26]_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \txdata[27]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \txdata[28]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \txdata[29]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \txdata[2]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \txdata[30]_i_2__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \txdata[3]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txdata[4]_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \txdata[5]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txdata[6]_i_1__2\ : label is "soft_lutpair142";
begin
  support_lane_sync_i <= \^support_lane_sync_i\;
  \tx_cfg_lid3_reg[1]\ <= \^tx_cfg_lid3_reg[1]\;
  \tx_cfg_lid3_reg[1]_0\ <= \^tx_cfg_lid3_reg[1]_0\;
  \tx_cfg_lid3_reg[1]_1\ <= \^tx_cfg_lid3_reg[1]_1\;
  \tx_cfg_lid3_reg[1]_2\ <= \^tx_cfg_lid3_reg[1]_2\;
  \tx_cfg_lid3_reg[3]\ <= \^tx_cfg_lid3_reg[3]\;
  \tx_cfg_lid3_reg[3]_0\ <= \^tx_cfg_lid3_reg[3]_0\;
  \tx_cfg_lid3_reg[3]_1\ <= \^tx_cfg_lid3_reg[3]_1\;
  \tx_cfg_lid3_reg[3]_2\ <= \^tx_cfg_lid3_reg[3]_2\;
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]\
    );
\init_seq_data[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid3_reg[1]\,
      O => \tx_cfg_lid3_reg[2]\
    );
\init_seq_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid3_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]\
    );
\init_seq_data[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid3_reg[3]\,
      O => \tx_cfg_lid3_reg[4]\
    );
\init_seq_data[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid3_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2__2\,
      I3 => \init_seq_data[18]_i_2__2_0\,
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]_0\
    );
\init_seq_data[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_0\,
      O => \tx_cfg_lid3_reg[2]_0\
    );
\init_seq_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2__2\,
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]_0\
    );
\init_seq_data[21]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_2__1\,
      I3 => \^tx_cfg_lid3_reg[3]_0\,
      O => \tx_cfg_lid3_reg[4]_0\
    );
\init_seq_data[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_2__1\,
      I1 => \^tx_cfg_lid3_reg[3]_0\,
      I2 => \init_seq_data[21]_i_2__1\,
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2__2\,
      I3 => \init_seq_data[26]_i_2__2_0\,
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]_1\
    );
\init_seq_data[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_1\,
      O => \tx_cfg_lid3_reg[2]_1\
    );
\init_seq_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2__2\,
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]_1\
    );
\init_seq_data[29]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_2__1\,
      I3 => \^tx_cfg_lid3_reg[3]_1\,
      O => \tx_cfg_lid3_reg[4]_1\
    );
\init_seq_data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]_2\
    );
\init_seq_data[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_2__1\,
      I1 => \^tx_cfg_lid3_reg[3]_1\,
      I2 => \init_seq_data[29]_i_2__1\,
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(2),
      I3 => \^tx_cfg_lid3_reg[1]_2\,
      O => \tx_cfg_lid3_reg[2]_2\
    );
\init_seq_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(3),
      I3 => \^tx_cfg_lid3_reg[1]_2\,
      I4 => Q(2),
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]_2\
    );
\init_seq_data[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(4),
      I3 => \^tx_cfg_lid3_reg[3]_2\,
      O => \tx_cfg_lid3_reg[4]_2\
    );
\init_seq_data[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => Q(5),
      I1 => \^tx_cfg_lid3_reg[3]_2\,
      I2 => Q(4),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\last_octet_of_frame_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2__2_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2__2_n_0\
    );
\last_octet_of_frame_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2__2_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2__2_n_0\
    );
\last_octet_of_frame_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2__2_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2__2_n_0\
    );
\last_octet_of_frame_r[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2__2_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2__2_n_0\
    );
\last_octet_of_frame_r[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2__2_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2__2_n_0\
    );
\last_octet_of_frame_r[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2__2_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2__2_n_0\
    );
\last_octet_of_frame_r[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2__2_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2__2_n_0\
    );
\last_octet_of_frame_r[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2__2_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2__2_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
\last_octet_was_replaced_ls_r_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_10__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \^support_lane_sync_i\,
      I2 => \replace_octet_nls[1]_i_3__2_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_11__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => p_7_in,
      I1 => \last_octet_of_frame_r[7]_i_2__2_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \last_octet_was_replaced_ls_r_i_13__2_n_0\,
      I4 => \last_octet_was_replaced_ls_r_i_14__2_n_0\,
      I5 => \last_octet_was_replaced_ls_r_i_15__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_12__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => \last_octet_was_replaced_ls_r_i_13__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2__2_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2__2_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_14__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2__2_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2__2_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_15__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => \last_octet_was_replaced_ls_r_i_1__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => \last_octet_was_replaced_ls_r_i_4__2_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_5__2_n_0\,
      O => last_octet_was_replaced_nls_r
    );
\last_octet_was_replaced_ls_r_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_6__2_n_0\,
      I1 => \last_octet_was_replaced_ls_r_i_7__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_9__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_3__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => \last_octet_was_replaced_ls_r_i_4__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => \last_octet_was_replaced_ls_r_i_5__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_6__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => \last_octet_was_replaced_ls_r_i_10__2_n_0\,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => \last_octet_was_replaced_ls_r_i_11__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_7__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__2_n_0\,
      I3 => \^support_lane_sync_i\,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => \last_octet_was_replaced_ls_r_i_8__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => \last_octet_was_replaced_ls_r_i_9__2_n_0\
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_ls_r_i_3__2_n_0\,
      Q => last_octet_was_replaced_ls_r,
      S => \last_octet_was_replaced_ls_r_i_1__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_13__2_n_0\,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => \last_octet_was_replaced_nls_r_i_14__2_n_0\,
      I4 => p_0_in4_in(2),
      I5 => \last_octet_was_replaced_nls_r_i_15__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_10__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_11__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_12__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_13__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_14__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_15__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__2_n_0\,
      I1 => \last_octet_was_replaced_nls_r_i_3__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I3 => \last_octet_was_replaced_nls_r_i_4__2_n_0\,
      I4 => \last_octet_was_replaced_nls_r_i_5__2_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_6__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_1__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => \last_octet_was_replaced_nls_r_i_7__2_n_0\,
      I2 => \last_octet_was_replaced_nls_r_i_8__2_n_0\,
      I3 => p_0_in4_in(3),
      I4 => \last_octet_was_replaced_nls_r_i_9__2_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_10__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_2__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_3__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__2_n_0\,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => \last_octet_was_replaced_nls_r_i_4__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => \last_octet_was_replaced_nls_r_i_5__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_6__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2__2_n_0\,
      I3 => p_0_in4_in(7),
      I4 => \last_octet_was_replaced_nls_r_i_11__2_n_0\,
      I5 => p_0_in4_in(6),
      O => \last_octet_was_replaced_nls_r_i_7__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2__2_n_0\,
      I3 => p_0_in4_in(5),
      I4 => \last_octet_was_replaced_nls_r_i_12__2_n_0\,
      I5 => p_0_in4_in(4),
      O => \last_octet_was_replaced_nls_r_i_8__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_9__2_n_0\
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_nls_r_i_1__2_n_0\,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => \last_octet_was_replaced_ls_r_i_1__2_n_0\
    );
\replace_octet_lsa[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__2_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1__2_n_0\
    );
\replace_octet_lsa[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3__2_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3__2_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1__2_n_0\
    );
\replace_octet_lsa[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => \last_octet_was_replaced_ls_r_i_9__2_n_0\,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1__2_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1__2_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2__2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^support_lane_sync_i\,
      I1 => \replace_octet_nls[0]_i_5__2_n_0\,
      I2 => \replace_octet_nls[0]_i_4__2_n_0\,
      I3 => \replace_octet_nls[0]_i_3__1_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2__2_n_0\
    );
\replace_octet_lsf[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2__2_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__2_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3__2_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2__2_n_0\
    );
\replace_octet_lsf[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I2 => \replace_octet_lsf[2]_i_3__2_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1__2_n_0\
    );
\replace_octet_lsf[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3__2_n_0\,
      I1 => p_6_in,
      I2 => \^support_lane_sync_i\,
      I3 => \replace_octet_nls[1]_i_2__2_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2__2_n_0\
    );
\replace_octet_lsf[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \last_octet_was_replaced_ls_r_i_12__2_n_0\,
      O => \replace_octet_lsf[2]_i_3__2_n_0\
    );
\replace_octet_lsf[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \last_octet_was_replaced_ls_r_i_9__2_n_0\,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1__2_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \^support_lane_sync_i\,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \replace_octet_slsa_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_3__1_n_0\,
      I2 => \replace_octet_nls[0]_i_4__2_n_0\,
      I3 => \replace_octet_nls[0]_i_5__2_n_0\,
      O => \replace_octet_nls[0]_i_2__2_n_0\
    );
\replace_octet_nls[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_3__1_n_0\
    );
\replace_octet_nls[0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => support_lane_sync,
      I1 => test_modes(0),
      I2 => test_modes(1),
      O => \^support_lane_sync_i\
    );
\replace_octet_nls[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_4__2_n_0\
    );
\replace_octet_nls[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_5__2_n_0\
    );
\replace_octet_nls[1]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10__2_n_0\
    );
\replace_octet_nls[1]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11__2_n_0\
    );
\replace_octet_nls[1]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12__2_n_0\
    );
\replace_octet_nls[1]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13__2_n_0\
    );
\replace_octet_nls[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3__2_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2__2_n_0\,
      I2 => \replace_octet_nls[1]_i_4__2_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \^support_lane_sync_i\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2__2_n_0\
    );
\replace_octet_nls[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => \replace_octet_nls[1]_i_5__2_n_0\,
      I2 => \replace_octet_nls[1]_i_6__2_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7__2_n_0\,
      I5 => \replace_octet_nls[1]_i_8__2_n_0\,
      O => \replace_octet_nls[1]_i_3__2_n_0\
    );
\replace_octet_nls[1]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4__2_n_0\
    );
\replace_octet_nls[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9__2_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5__2_n_0\
    );
\replace_octet_nls[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10__2_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6__2_n_0\
    );
\replace_octet_nls[1]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7__2_n_0\
    );
\replace_octet_nls[1]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11__2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12__2_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13__2_n_0\,
      O => \replace_octet_nls[1]_i_8__2_n_0\
    );
\replace_octet_nls[1]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9__2_n_0\
    );
\replace_octet_nls[2]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_4__2_n_0\,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_nls_r_i_2__2_n_0\,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2__2_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => \^support_lane_sync_i\,
      I5 => \replace_octet_slsa_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2__2_n_0\
    );
\replace_octet_slsa[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__2_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => \^support_lane_sync_i\,
      I4 => p_4_in,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3__2_n_0\,
      O => \replace_octet_slsa[1]_i_2__2_n_0\
    );
\replace_octet_slsa[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3__2_n_0\
    );
\replace_octet_slsa[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2__2_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => \^support_lane_sync_i\,
      I5 => p_7_in,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2__2_n_0\
    );
\replace_octet_slsa[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__2_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => \^support_lane_sync_i\,
      I5 => p_10_in,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2__2_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__2_n_0\,
      I4 => \replace_octet_slsf_reg[0]_0\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__2_n_0\,
      I1 => p_0_in6_in,
      I2 => p_4_in,
      I3 => \^support_lane_sync_i\,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__2_n_0\,
      I4 => \replace_octet_slsf_reg[2]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \replace_octet_slsf_reg[3]_0\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__2_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      I5 => \^support_lane_sync_i\,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__2_n_0\,
      I1 => p_4_in,
      I2 => p_0_in(7),
      I3 => \^support_lane_sync_i\,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__2_n_0\,
      I4 => p_7_in,
      I5 => \^support_lane_sync_i\,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => p_10_in,
      I4 => \^support_lane_sync_i\,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1__2_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1__2_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1__2_n_0\
    );
\scram_data_out_r[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1__2_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(0),
      I1 => \txcharisk[0]_i_2__2_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1__2_n_0\
    );
\txcharisk[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2__2_n_0\
    );
\txcharisk[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(1),
      I1 => \txcharisk[1]_i_2__2_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1__2_n_0\
    );
\txcharisk[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2__2_n_0\
    );
\txcharisk[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(2),
      I1 => \txcharisk[2]_i_2__2_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1__2_n_0\
    );
\txcharisk[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2__2_n_0\
    );
\txcharisk[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(3),
      I1 => \txcharisk[3]_i_2__2_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1__2_n_0\
    );
\txcharisk[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2__2_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1__2_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1__2_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1__2_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1__2_n_0\
    );
\txdata[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1__2_n_0\
    );
\txdata[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1__2_n_0\
    );
\txdata[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1__2_n_0\
    );
\txdata[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1__2_n_0\
    );
\txdata[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1__2_n_0\
    );
\txdata[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1__2_n_0\
    );
\txdata[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1__2_n_0\
    );
\txdata[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1__2_n_0\
    );
\txdata[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1__2_n_0\
    );
\txdata[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1__2_n_0\
    );
\txdata[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1__2_n_0\
    );
\txdata[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1__2_n_0\
    );
\txdata[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1__2_n_0\
    );
\txdata[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1__2_n_0\
    );
\txdata[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1__2_n_0\
    );
\txdata[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1__2_n_0\
    );
\txdata[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1__2_n_0\
    );
\txdata[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1__2_n_0\
    );
\txdata[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1__2_n_0\
    );
\txdata[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1__2_n_0\
    );
\txdata[30]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2__2_n_0\
    );
\txdata[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1__2_n_0\
    );
\txdata[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1__2_n_0\
    );
\txdata[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1__2_n_0\
    );
\txdata[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1__2_n_0\
    );
\txdata[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1__2_n_0\
    );
\txdata[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1__2_n_0\
    );
\txdata[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1__2_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => D(0),
      R => \txdata[1]_i_1__2_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1__2_n_0\,
      Q => D(10),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1__2_n_0\,
      Q => D(11),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1__2_n_0\,
      Q => D(12),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1__2_n_0\,
      Q => D(13),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1__2_n_0\,
      Q => D(14),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1__2_n_0\,
      Q => D(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => D(16),
      R => \txdata[17]_i_1__2_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => D(17),
      R => \txdata[17]_i_1__2_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1__2_n_0\,
      Q => D(18),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1__2_n_0\,
      Q => D(19),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => D(1),
      R => \txdata[1]_i_1__2_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1__2_n_0\,
      Q => D(20),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1__2_n_0\,
      Q => D(21),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1__2_n_0\,
      Q => D(22),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1__2_n_0\,
      Q => D(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => D(24),
      R => \txdata[25]_i_1__2_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => D(25),
      R => \txdata[25]_i_1__2_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1__2_n_0\,
      Q => D(26),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1__2_n_0\,
      Q => D(27),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1__2_n_0\,
      Q => D(28),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1__2_n_0\,
      Q => D(29),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1__2_n_0\,
      Q => D(2),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2__2_n_0\,
      Q => D(30),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1__2_n_0\,
      Q => D(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1__2_n_0\,
      Q => D(3),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1__2_n_0\,
      Q => D(4),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1__2_n_0\,
      Q => D(5),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1__2_n_0\,
      Q => D(6),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1__2_n_0\,
      Q => D(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => D(8),
      R => \txdata[9]_i_1__2_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => D(9),
      R => \txdata[9]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_system_jesd204_0_0_reset_block is
  port (
    dest_arst : out STD_LOGIC;
    src_arst : out STD_LOGIC;
    tx_aresetn : out STD_LOGIC;
    tx_reset_gt : out STD_LOGIC;
    tx_reset_done : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_system_jesd204_0_0_reset_block : entity is "system_jesd204_0_0_reset_block";
end system_jesd204_0_0_system_jesd204_0_0_reset_block;

architecture STRUCTURE of system_jesd204_0_0_system_jesd204_0_0_reset_block is
  signal core_reset_reg_i_1_n_0 : STD_LOGIC;
  signal \^dest_arst\ : STD_LOGIC;
  signal gt_reset_done_r : STD_LOGIC;
  signal \^src_arst\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal stretch : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \stretch[10]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[1]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[2]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[3]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[4]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[5]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[6]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[7]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[8]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of core_reset_reg_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \stretch[10]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \stretch[1]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \stretch[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \stretch[3]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \stretch[4]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \stretch[5]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \stretch[6]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \stretch[7]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \stretch[8]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \stretch[9]_i_1\ : label is "soft_lutpair348";
  attribute DEF_VAL : string;
  attribute DEF_VAL of sync_core_rst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sync_core_rst : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sync_core_rst : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of sync_core_rst : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of sync_core_rst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of sync_core_rst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of sync_core_rst : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sync_core_rst : label is "TRUE";
  attribute DEST_SYNC_FF of sync_gt_resetdone : label is 5;
  attribute INIT_SYNC_FF of sync_gt_resetdone : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sync_gt_resetdone : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of sync_gt_resetdone : label is 0;
  attribute VERSION of sync_gt_resetdone : label is 0;
  attribute XPM_CDC of sync_gt_resetdone : label is "SINGLE";
  attribute XPM_MODULE of sync_gt_resetdone : label is "TRUE";
begin
  dest_arst <= \^dest_arst\;
  src_arst <= \^src_arst\;
core_reset_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCD"
    )
        port map (
      I0 => gt_reset_done_r,
      I1 => tx_cfg_reset_i,
      I2 => state,
      I3 => \^src_arst\,
      O => core_reset_reg_i_1_n_0
    );
core_reset_reg_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => core_reset_reg_i_1_n_0,
      PRE => tx_reset,
      Q => \^src_arst\
    );
state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => gt_reset_done_r,
      I2 => state,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => state_i_1_n_0,
      PRE => tx_reset,
      Q => state
    );
\stretch[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(9),
      O => \stretch[10]_i_1_n_0\
    );
\stretch[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(0),
      O => \stretch[1]_i_1_n_0\
    );
\stretch[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(1),
      O => \stretch[2]_i_1_n_0\
    );
\stretch[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(2),
      O => \stretch[3]_i_1_n_0\
    );
\stretch[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(3),
      O => \stretch[4]_i_1_n_0\
    );
\stretch[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(4),
      O => \stretch[5]_i_1_n_0\
    );
\stretch[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(5),
      O => \stretch[6]_i_1_n_0\
    );
\stretch[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(6),
      O => \stretch[7]_i_1_n_0\
    );
\stretch[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(7),
      O => \stretch[8]_i_1_n_0\
    );
\stretch[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(8),
      O => \stretch[9]_i_1_n_0\
    );
\stretch_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_cfg_reset_i,
      PRE => tx_reset,
      Q => stretch(0)
    );
\stretch_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[10]_i_1_n_0\,
      PRE => tx_reset,
      Q => tx_reset_gt
    );
\stretch_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[1]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(1)
    );
\stretch_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[2]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(2)
    );
\stretch_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[3]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(3)
    );
\stretch_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[4]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(4)
    );
\stretch_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[5]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(5)
    );
\stretch_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[6]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(6)
    );
\stretch_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[7]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(7)
    );
\stretch_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[8]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(8)
    );
\stretch_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[9]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(9)
    );
sync_core_rst: entity work.system_jesd204_0_0_xpm_cdc_async_rst
     port map (
      dest_arst => \^dest_arst\,
      dest_clk => tx_core_clk,
      src_arst => \^src_arst\
    );
sync_gt_resetdone: entity work.\system_jesd204_0_0_xpm_cdc_single__7\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => gt_reset_done_r,
      src_clk => '0',
      src_in => tx_reset_done
    );
tx_aresetn_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_arst\,
      O => tx_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_system_jesd204_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    s_axi_wdata_1_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[16]\ : out STD_LOGIC;
    \s_axi_wdata[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_wdata[16]_1\ : out STD_LOGIC;
    \s_axi_wdata[8]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_30_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_7_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data[4]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_out : in STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    support_lane_sync : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjdir : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_reset_i_reg : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_reg_reg[28]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_system_jesd204_0_0_slave_attachment : entity is "system_jesd204_0_0_slave_attachment";
end system_jesd204_0_0_system_jesd204_0_0_slave_attachment;

architecture STRUCTURE of system_jesd204_0_0_system_jesd204_0_0_slave_attachment is
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal Bus2IP_BE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.timeout_i\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal I_DECODER_n_44 : STD_LOGIC;
  signal I_DECODER_n_45 : STD_LOGIC;
  signal access_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_avalid : STD_LOGIC;
  signal axi_avalid_reg : STD_LOGIC;
  signal bus2ip_addr_i : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \bus2ip_addr_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal bus2ip_be_i : STD_LOGIC;
  signal bus2ip_rnw_i : STD_LOGIC;
  signal bus2ip_rnw_reg_reg_n_0 : STD_LOGIC;
  signal chip_select : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal counter_en_i : STD_LOGIC;
  signal counter_en_reg : STD_LOGIC;
  signal cs_ce_ld_enable_i : STD_LOGIC;
  signal data_timeout : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal s_axi_arready_i : STD_LOGIC;
  signal s_axi_arready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axi_awready_i : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal s_axi_rdata_i1_in : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal s_axi_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wdata_1_sn_1 : STD_LOGIC;
  signal s_axi_wready_i : STD_LOGIC;
  signal \tx_cfg_did[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cfg_did[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cfg_lid0[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cfg_lid0[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cfg_m[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_sysref_delay[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[0]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_2\ : label is "soft_lutpair327";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[0]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[1]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[2]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[11]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[11]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[11]_i_4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of s_axi_arready_reg_i_2 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of s_axi_awready_reg_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[10]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[11]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[12]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[13]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[14]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[15]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[16]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[17]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[18]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[19]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[20]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[24]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[25]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[26]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[27]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[3]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[4]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[5]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[6]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[7]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[8]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[9]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of s_axi_rvalid_reg_i_1 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \tx_cfg_lid0[4]_i_3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tx_cfg_m[7]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \tx_sysref_delay[3]_i_2\ : label is "soft_lutpair330";
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
  s_axi_wdata_1_sp_1 <= s_axi_wdata_1_sn_1;
\DATA_PHASE_WDT.I_DPTO_COUNTER\: entity work.system_jesd204_0_0_system_jesd204_0_0_counter_f
     port map (
      \DATA_PHASE_WDT.data_timeout_reg\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\,
      \DATA_PHASE_WDT.timeout_i\ => \DATA_PHASE_WDT.timeout_i\,
      \FSM_sequential_access_cs_reg[1]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      \FSM_sequential_access_cs_reg[1]_0\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(2 downto 0) => access_cs(2 downto 0),
      counter_en_i => counter_en_i,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      data_timeout => data_timeout,
      \icount_out_reg[6]_0\ => I_DECODER_n_45,
      s_axi_aclk => s_axi_aclk,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_0 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\
    );
\DATA_PHASE_WDT.data_timeout_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \DATA_PHASE_WDT.timeout_i\,
      Q => data_timeout,
      R => \^s_axi_aresetn_0\
    );
\FSM_sequential_access_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      I4 => access_cs(0),
      O => access_ns(0)
    );
\FSM_sequential_access_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0002"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      I4 => access_cs(0),
      O => access_ns(1)
    );
\FSM_sequential_access_cs[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => access_cs(0),
      I1 => access_cs(2),
      I2 => access_cs(1),
      O => access_ns(2)
    );
\FSM_sequential_access_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_44,
      D => access_ns(0),
      Q => access_cs(0),
      R => \^s_axi_aresetn_0\
    );
\FSM_sequential_access_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_44,
      D => access_ns(1),
      Q => access_cs(1),
      R => \^s_axi_aresetn_0\
    );
\FSM_sequential_access_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_44,
      D => access_ns(2),
      Q => access_cs(2),
      R => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(0),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(1),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(2),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03038380"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => access_cs(0),
      I2 => access_cs(1),
      I3 => s_axi_arvalid,
      I4 => access_cs(2),
      O => bus2ip_be_i
    );
\GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(3),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0\,
      Q => Bus2IP_BE(0),
      S => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0\,
      Q => Bus2IP_BE(1),
      S => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0\,
      Q => Bus2IP_BE(2),
      S => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2_n_0\,
      Q => Bus2IP_BE(3),
      S => \^s_axi_aresetn_0\
    );
\IP2Bus_Data[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(11),
      O => chip_select(0)
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(11),
      O => chip_select(1)
    );
I_DECODER: entity work.system_jesd204_0_0_system_jesd204_0_0_address_decoder
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(1 downto 0) => E(1 downto 0),
      \FSM_sequential_access_cs_reg[0]\ => s_axi_rvalid_reg_i_1_n_0,
      \FSM_sequential_access_cs_reg[1]\(0) => I_DECODER_n_44,
      \FSM_sequential_access_cs_reg[2]\ => I_DECODER_n_45,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0),
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[4]_i_2_0\(4 downto 0) => \IP2Bus_Data[4]_i_2\(4 downto 0),
      \IP2Bus_Data[4]_i_2_1\(4 downto 0) => \IP2Bus_Data[4]_i_2_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4_0\(4 downto 0) => \IP2Bus_Data[4]_i_4\(4 downto 0),
      \IP2Bus_Data[4]_i_4_1\(4 downto 0) => \IP2Bus_Data[4]_i_4_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4_2\(4 downto 0) => \IP2Bus_Data[4]_i_4_1\(4 downto 0),
      \IP2Bus_Data_reg[16]\(1 downto 0) => \IP2Bus_Data_reg[16]\(1 downto 0),
      \IP2Bus_Data_reg[26]\(4 downto 3) => Bus2IP_Addr(11 downto 10),
      \IP2Bus_Data_reg[26]\(2 downto 0) => Bus2IP_Addr(4 downto 2),
      \IP2Bus_Data_reg[3]\(3 downto 0) => \IP2Bus_Data_reg[3]\(3 downto 0),
      \IP2Bus_Data_reg[4]\(4 downto 0) => \IP2Bus_Data_reg[4]\(4 downto 0),
      \IP2Bus_Data_reg[7]\(7 downto 0) => \IP2Bus_Data_reg[7]\(7 downto 0),
      \IP2Bus_Data_reg[7]_0\(7 downto 0) => \IP2Bus_Data_reg[7]_0\(7 downto 0),
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(11 downto 0) => Q(11 downto 0),
      axi_avalid => axi_avalid,
      axi_avalid_reg => axi_avalid_reg,
      \bus2ip_addr_reg_reg[2]\(0) => \bus2ip_addr_reg_reg[2]_0\(0),
      \bus2ip_addr_reg_reg[2]_0\(0) => \bus2ip_addr_reg_reg[2]_1\(0),
      \bus2ip_addr_reg_reg[2]_1\(0) => \bus2ip_addr_reg_reg[2]_2\(0),
      \bus2ip_addr_reg_reg[2]_2\(0) => \bus2ip_addr_reg_reg[2]_3\(0),
      \bus2ip_addr_reg_reg[2]_3\(0) => \bus2ip_addr_reg_reg[2]_4\(0),
      \bus2ip_addr_reg_reg[2]_4\(0) => \bus2ip_addr_reg_reg[2]_5\(0),
      \bus2ip_addr_reg_reg[2]_5\(0) => \bus2ip_addr_reg_reg[2]_6\(0),
      \bus2ip_addr_reg_reg[3]\(0) => \bus2ip_addr_reg_reg[3]_0\(0),
      \bus2ip_addr_reg_reg[3]_0\(0) => \bus2ip_addr_reg_reg[3]_1\(0),
      \bus2ip_addr_reg_reg[3]_1\(0) => \bus2ip_addr_reg_reg[3]_2\(0),
      \bus2ip_addr_reg_reg[3]_10\(0) => \bus2ip_addr_reg_reg[3]_11\(0),
      \bus2ip_addr_reg_reg[3]_2\(0) => \bus2ip_addr_reg_reg[3]_3\(0),
      \bus2ip_addr_reg_reg[3]_3\(0) => \bus2ip_addr_reg_reg[3]_4\(0),
      \bus2ip_addr_reg_reg[3]_4\(0) => \bus2ip_addr_reg_reg[3]_5\(0),
      \bus2ip_addr_reg_reg[3]_5\(0) => \bus2ip_addr_reg_reg[3]_6\(0),
      \bus2ip_addr_reg_reg[3]_6\(0) => \bus2ip_addr_reg_reg[3]_7\(0),
      \bus2ip_addr_reg_reg[3]_7\(0) => \bus2ip_addr_reg_reg[3]_8\(0),
      \bus2ip_addr_reg_reg[3]_8\(0) => \bus2ip_addr_reg_reg[3]_9\(0),
      \bus2ip_addr_reg_reg[3]_9\(0) => \bus2ip_addr_reg_reg[3]_10\(0),
      bus2ip_rnw_i => bus2ip_rnw_i,
      bus2ip_rnw_reg_reg(2 downto 0) => access_cs(2 downto 0),
      bus2ip_rnw_reg_reg_0 => bus2ip_rnw_reg_reg_n_0,
      chip_select(1 downto 0) => chip_select(1 downto 0),
      counter_en_i => counter_en_i,
      counter_en_reg => counter_en_reg,
      counter_en_reg_reg => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      counter_en_reg_reg_0 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\,
      counter_en_reg_reg_1 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\,
      counter_en_reg_reg_2 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      data_timeout => data_timeout,
      dest_out => dest_out,
      p_30_in(5 downto 0) => p_30_in(5 downto 0),
      p_3_in(15 downto 0) => p_3_in(15 downto 0),
      p_5_in(10 downto 0) => p_5_in(10 downto 0),
      p_7_in(19 downto 0) => p_7_in(19 downto 0),
      p_8_in(11 downto 0) => p_8_in(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rready => s_axi_rready,
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[16]\ => \s_axi_wdata[16]\,
      \s_axi_wdata[16]_0\ => \s_axi_wdata[16]_0\,
      \s_axi_wdata[16]_1\ => \s_axi_wdata[16]_1\,
      \s_axi_wdata[8]\ => \s_axi_wdata[8]\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wdata_1_sp_1 => s_axi_wdata_1_sn_1,
      s_axi_wready_i => s_axi_wready_i,
      s_axi_wvalid => s_axi_wvalid,
      src_arst => src_arst,
      support_lane_sync => support_lane_sync,
      tx_cfg_adjdir => tx_cfg_adjdir,
      \tx_cfg_cs_reg[1]\(3 downto 0) => Bus2IP_BE(3 downto 0),
      \tx_cfg_did_reg[7]\ => \tx_cfg_did[7]_i_2_n_0\,
      \tx_cfg_did_reg[7]_0\ => \tx_cfg_did[7]_i_3_n_0\,
      \tx_cfg_lid0_reg[0]\ => \tx_cfg_lid0[4]_i_3_n_0\,
      \tx_cfg_lid0_reg[0]_0\ => \tx_cfg_lid0[4]_i_2_n_0\,
      \tx_cfg_n_reg[0]\ => \tx_cfg_m[7]_i_2_n_0\,
      \tx_cfg_octets_per_frame_reg[0]\ => \tx_cfg_octets_per_frame[7]_i_2_n_0\,
      tx_cfg_phadj => tx_cfg_phadj,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_cfg_reset_i_reg => tx_cfg_reset_i_reg,
      tx_cfg_scr => tx_cfg_scr,
      \tx_sysref_delay_reg[0]\ => \tx_sysref_delay[3]_i_2_n_0\
    );
axi_avalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_avalid,
      Q => axi_avalid_reg,
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(10),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(8),
      I4 => s_axi_araddr(8),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(10)
    );
\bus2ip_addr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(11),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(9),
      I4 => s_axi_araddr(9),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(11)
    );
\bus2ip_addr_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E7F"
    )
        port map (
      I0 => access_cs(1),
      I1 => access_cs(2),
      I2 => access_cs(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_arvalid,
      O => \bus2ip_addr_reg[11]_i_2_n_0\
    );
\bus2ip_addr_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => access_cs(1),
      O => \bus2ip_addr_reg[11]_i_3_n_0\
    );
\bus2ip_addr_reg[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => access_cs(2),
      I1 => access_cs(0),
      I2 => access_cs(1),
      I3 => s_axi_arvalid,
      O => \bus2ip_addr_reg[11]_i_4_n_0\
    );
\bus2ip_addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(2),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(0),
      I4 => s_axi_araddr(0),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(2)
    );
\bus2ip_addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(3),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(1),
      I4 => s_axi_araddr(1),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(3)
    );
\bus2ip_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(4),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(2),
      I4 => s_axi_araddr(2),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(4)
    );
\bus2ip_addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(5),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(3),
      I4 => s_axi_araddr(3),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(5)
    );
\bus2ip_addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(6),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(4),
      I4 => s_axi_araddr(4),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(6)
    );
\bus2ip_addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(7),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(5),
      I4 => s_axi_araddr(5),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(7)
    );
\bus2ip_addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(8),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(6),
      I4 => s_axi_araddr(6),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(8)
    );
\bus2ip_addr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(9),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(7),
      I4 => s_axi_araddr(7),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(9)
    );
\bus2ip_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(10),
      Q => Bus2IP_Addr(10),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(11),
      Q => Bus2IP_Addr(11),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(2),
      Q => Bus2IP_Addr(2),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(3),
      Q => Bus2IP_Addr(3),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(4),
      Q => Bus2IP_Addr(4),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(5),
      Q => Bus2IP_Addr(5),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(6),
      Q => Bus2IP_Addr(6),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(7),
      Q => Bus2IP_Addr(7),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(8),
      Q => Bus2IP_Addr(8),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(9),
      Q => Bus2IP_Addr(9),
      R => \^s_axi_aresetn_0\
    );
bus2ip_rnw_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i,
      Q => bus2ip_rnw_reg_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
counter_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => counter_en_i,
      Q => counter_en_reg,
      R => \^s_axi_aresetn_0\
    );
s_axi_arready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5C505C5"
    )
        port map (
      I0 => s_axi_arready_reg_i_2_n_0,
      I1 => s_axi_rready,
      I2 => access_cs(1),
      I3 => access_cs(2),
      I4 => s_axi_bready,
      I5 => access_cs(0),
      O => s_axi_arready_i
    );
s_axi_arready_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => access_cs(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awvalid,
      O => s_axi_arready_reg_i_2_n_0
    );
s_axi_arready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_arready_i,
      Q => s_axi_arready,
      R => \^s_axi_aresetn_0\
    );
s_axi_awready_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
s_axi_awready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => access_cs(2),
      I1 => access_cs(0),
      I2 => access_cs(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awvalid,
      O => s_axi_awready_i
    );
s_axi_awready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_awready_i,
      Q => s_axi_awready,
      R => \^s_axi_aresetn_0\
    );
s_axi_bvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F3000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => access_cs(1),
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_reg_i_1_n_0
    );
s_axi_bvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_reg_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(0),
      O => s_axi_rdata_i1_in(0)
    );
\s_axi_rdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(10),
      O => s_axi_rdata_i1_in(10)
    );
\s_axi_rdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(11),
      O => s_axi_rdata_i1_in(11)
    );
\s_axi_rdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(12),
      O => s_axi_rdata_i1_in(12)
    );
\s_axi_rdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(13),
      O => s_axi_rdata_i1_in(13)
    );
\s_axi_rdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(14),
      O => s_axi_rdata_i1_in(14)
    );
\s_axi_rdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(15),
      O => s_axi_rdata_i1_in(15)
    );
\s_axi_rdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(16),
      O => s_axi_rdata_i1_in(16)
    );
\s_axi_rdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(17),
      O => s_axi_rdata_i1_in(17)
    );
\s_axi_rdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(18),
      O => s_axi_rdata_i1_in(18)
    );
\s_axi_rdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(19),
      O => s_axi_rdata_i1_in(19)
    );
\s_axi_rdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(1),
      O => s_axi_rdata_i1_in(1)
    );
\s_axi_rdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(20),
      O => s_axi_rdata_i1_in(20)
    );
\s_axi_rdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(21),
      O => s_axi_rdata_i1_in(24)
    );
\s_axi_rdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(22),
      O => s_axi_rdata_i1_in(25)
    );
\s_axi_rdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(23),
      O => s_axi_rdata_i1_in(26)
    );
\s_axi_rdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(24),
      O => s_axi_rdata_i1_in(27)
    );
\s_axi_rdata_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303030020202020"
    )
        port map (
      I0 => s_axi_rready,
      I1 => access_cs(2),
      I2 => access_cs(1),
      I3 => IP2Bus_RdAck,
      I4 => data_timeout,
      I5 => access_cs(0),
      O => s_axi_rdata_i
    );
\s_axi_rdata_reg[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(25),
      O => s_axi_rdata_i1_in(28)
    );
\s_axi_rdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(2),
      O => s_axi_rdata_i1_in(2)
    );
\s_axi_rdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(3),
      O => s_axi_rdata_i1_in(3)
    );
\s_axi_rdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(4),
      O => s_axi_rdata_i1_in(4)
    );
\s_axi_rdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(5),
      O => s_axi_rdata_i1_in(5)
    );
\s_axi_rdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(6),
      O => s_axi_rdata_i1_in(6)
    );
\s_axi_rdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(7),
      O => s_axi_rdata_i1_in(7)
    );
\s_axi_rdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(8),
      O => s_axi_rdata_i1_in(8)
    );
\s_axi_rdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(9),
      O => s_axi_rdata_i1_in(9)
    );
\s_axi_rdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(0),
      Q => s_axi_rdata(0),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(10),
      Q => s_axi_rdata(10),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(11),
      Q => s_axi_rdata(11),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(12),
      Q => s_axi_rdata(12),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(13),
      Q => s_axi_rdata(13),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(14),
      Q => s_axi_rdata(14),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(15),
      Q => s_axi_rdata(15),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(16),
      Q => s_axi_rdata(16),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(17),
      Q => s_axi_rdata(17),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(18),
      Q => s_axi_rdata(18),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(19),
      Q => s_axi_rdata(19),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(1),
      Q => s_axi_rdata(1),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(20),
      Q => s_axi_rdata(20),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(24),
      Q => s_axi_rdata(21),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(25),
      Q => s_axi_rdata(22),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(26),
      Q => s_axi_rdata(23),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(27),
      Q => s_axi_rdata(24),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(28),
      Q => s_axi_rdata(25),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(2),
      Q => s_axi_rdata(2),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(3),
      Q => s_axi_rdata(3),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(4),
      Q => s_axi_rdata(4),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(5),
      Q => s_axi_rdata(5),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(6),
      Q => s_axi_rdata(6),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(7),
      Q => s_axi_rdata(7),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(8),
      Q => s_axi_rdata(8),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(9),
      Q => s_axi_rdata(9),
      R => \^s_axi_aresetn_0\
    );
s_axi_rvalid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => IP2Bus_RdAck,
      I1 => data_timeout,
      I2 => access_cs(1),
      O => s_axi_rvalid_reg_i_1_n_0
    );
s_axi_rvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rvalid_reg_i_1_n_0,
      Q => s_axi_rvalid,
      R => \^s_axi_aresetn_0\
    );
s_axi_wready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wready_i,
      Q => s_axi_wready,
      R => \^s_axi_aresetn_0\
    );
\tx_cfg_did[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(9),
      I2 => Bus2IP_Addr(8),
      I3 => Bus2IP_Addr(7),
      I4 => Bus2IP_Addr(6),
      I5 => Bus2IP_Addr(5),
      O => \tx_cfg_did[7]_i_2_n_0\
    );
\tx_cfg_did[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Bus2IP_Addr(2),
      I1 => Bus2IP_Addr(3),
      O => \tx_cfg_did[7]_i_3_n_0\
    );
\tx_cfg_lid0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Bus2IP_Addr(5),
      I1 => Bus2IP_Addr(10),
      I2 => Bus2IP_Addr(6),
      I3 => Bus2IP_Addr(7),
      I4 => Bus2IP_Addr(8),
      I5 => Bus2IP_Addr(9),
      O => \tx_cfg_lid0[4]_i_2_n_0\
    );
\tx_cfg_lid0[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bus2IP_Addr(4),
      I1 => Bus2IP_Addr(11),
      O => \tx_cfg_lid0[4]_i_3_n_0\
    );
\tx_cfg_m[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Bus2IP_Addr(4),
      I1 => \tx_cfg_did[7]_i_2_n_0\,
      I2 => Bus2IP_Addr(11),
      O => \tx_cfg_m[7]_i_2_n_0\
    );
\tx_cfg_octets_per_frame[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(9),
      I2 => Bus2IP_Addr(8),
      I3 => Bus2IP_Addr(7),
      I4 => Bus2IP_Addr(6),
      I5 => Bus2IP_Addr(5),
      O => \tx_cfg_octets_per_frame[7]_i_2_n_0\
    );
\tx_sysref_delay[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Bus2IP_Addr(4),
      I1 => \tx_cfg_did[7]_i_2_n_0\,
      I2 => Bus2IP_Addr(11),
      O => \tx_sysref_delay[3]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_jesd204_v7_2_6_tx_32 is
  port (
    got_sync_reg : out STD_LOGIC;
    txready : out STD_LOGIC;
    sysref_captured : out STD_LOGIC;
    start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    txcharisk : out STD_LOGIC_VECTOR ( 15 downto 0 );
    start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    tx_sync : in STD_LOGIC;
    subclass : in STD_LOGIC_VECTOR ( 1 downto 0 );
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    multi_frames : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sysref_always : in STD_LOGIC;
    tx_cfg_f : in STD_LOGIC_VECTOR ( 7 downto 0 );
    octets_per_multi : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_cfg_scr : in STD_LOGIC;
    sysref_resync : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_cs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_cfg_cf : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_res2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_k : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_did : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_m : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_res1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sysref_in : in STD_LOGIC;
    txdatain : in STD_LOGIC_VECTOR ( 127 downto 0 );
    lmfc_pulse_delay : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_lid3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_lid2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_lid1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_lid0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_np : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_s : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_hd : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    tx_cfg_adjdir : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_jesd204_v7_2_6_tx_32 : entity is "jesd204_v7_2_6_tx_32";
end system_jesd204_0_0_jesd204_v7_2_6_tx_32;

architecture STRUCTURE of system_jesd204_0_0_jesd204_v7_2_6_tx_32 is
  signal cfg_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_count_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_fchk : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cfg_fchk[7]_i_100_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_101_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_102_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_103_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_104_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_105_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_106_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_107_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_108_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_109_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_10_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_110_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_111_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_112_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_113_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_114_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_11_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_12_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_13_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_14_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_15_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_16_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_17_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_18_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_19_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_20_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_21_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_22_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_23_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_24_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_25_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_26_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_27_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_28_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_29_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_30_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_31_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_32_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_33_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_34_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_35_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_36_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_37_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_38_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_39_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_3_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_40_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_41_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_42_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_43_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_44_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_45_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_46_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_47_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_48_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_49_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_4_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_50_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_51_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_52_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_53_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_54_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_55_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_56_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_57_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_58_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_59_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_5_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_60_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_61_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_62_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_63_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_64_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_65_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_66_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_67_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_68_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_69_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_6_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_70_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_71_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_72_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_73_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_74_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_75_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_76_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_77_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_78_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_79_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_7_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_80_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_81_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_82_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_83_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_84_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_85_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_86_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_87_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_88_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_89_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_8_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_90_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_91_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_92_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_93_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_94_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_95_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_96_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_97_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_98_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_99_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_9_n_0\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[0]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[1]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[2]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[3]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[4]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[5]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[6]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[7]\ : STD_LOGIC;
  signal cfg_l0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \cfg_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_l[0]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_3_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_4_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_5_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal end_of_frame : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal end_of_frame_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal end_of_multiframe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal end_of_multiframe_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \g_tx_lanes[0].i_tx_lane_32_n_12\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_52\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_53\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_54\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_55\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_56\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_58\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_59\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_60\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_61\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_62\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_64\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_65\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_66\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_67\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_68\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_70\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_71\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_72\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_73\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_74\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_76\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_77\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_78\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_32\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_33\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_34\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_35\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_36\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_37\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_38\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_39\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_40\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_41\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_42\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_43\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_44\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_45\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_46\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_47\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_48\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_49\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_50\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_51\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_32\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_33\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_34\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_35\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_36\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_37\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_38\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_39\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_40\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_41\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_42\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_43\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_44\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_45\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_46\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_47\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_48\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_49\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_50\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_51\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_33\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_34\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_35\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_36\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_37\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_38\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_39\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_40\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_41\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_42\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_43\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_44\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_45\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_46\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_47\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_48\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_49\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_50\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_51\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_52\ : STD_LOGIC;
  signal i_tx_counters_32_n_10 : STD_LOGIC;
  signal i_tx_counters_32_n_11 : STD_LOGIC;
  signal i_tx_counters_32_n_17 : STD_LOGIC;
  signal i_tx_counters_32_n_18 : STD_LOGIC;
  signal i_tx_counters_32_n_19 : STD_LOGIC;
  signal i_tx_counters_32_n_20 : STD_LOGIC;
  signal i_tx_counters_32_n_21 : STD_LOGIC;
  signal i_tx_counters_32_n_22 : STD_LOGIC;
  signal i_tx_counters_32_n_23 : STD_LOGIC;
  signal i_tx_counters_32_n_24 : STD_LOGIC;
  signal i_tx_counters_32_n_25 : STD_LOGIC;
  signal i_tx_counters_32_n_26 : STD_LOGIC;
  signal i_tx_counters_32_n_27 : STD_LOGIC;
  signal i_tx_counters_32_n_28 : STD_LOGIC;
  signal i_tx_counters_32_n_29 : STD_LOGIC;
  signal i_tx_counters_32_n_30 : STD_LOGIC;
  signal i_tx_counters_32_n_31 : STD_LOGIC;
  signal i_tx_counters_32_n_32 : STD_LOGIC;
  signal i_tx_counters_32_n_33 : STD_LOGIC;
  signal i_tx_counters_32_n_34 : STD_LOGIC;
  signal i_tx_counters_32_n_35 : STD_LOGIC;
  signal i_tx_counters_32_n_36 : STD_LOGIC;
  signal i_tx_counters_32_n_37 : STD_LOGIC;
  signal i_tx_counters_32_n_38 : STD_LOGIC;
  signal i_tx_counters_32_n_39 : STD_LOGIC;
  signal i_tx_counters_32_n_6 : STD_LOGIC;
  signal i_tx_counters_32_n_7 : STD_LOGIC;
  signal i_tx_counters_32_n_8 : STD_LOGIC;
  signal i_tx_counters_32_n_9 : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \link_cfg_lane[3]2\ : STD_LOGIC;
  signal \link_cfg_lane[3]23_out\ : STD_LOGIC;
  signal \link_cfg_lane[3]26_out\ : STD_LOGIC;
  signal \link_cfg_lane[3]29_out\ : STD_LOGIC;
  signal \p_0_in1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal scram_k_out_rr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_user_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_user_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal support_lane_sync_i : STD_LOGIC;
  signal sync_combine : STD_LOGIC;
  signal sync_combine_i_1_n_0 : STD_LOGIC;
  signal sync_r : STD_LOGIC;
  signal sync_r1 : STD_LOGIC;
  signal txcharisk_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_i : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal txdatain_i : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^txready\ : STD_LOGIC;
  signal \NLW_cfg_fchk_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_100\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_101\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_102\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_105\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_107\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_108\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_109\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_113\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_19\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_21\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_22\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_24\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_27\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_30\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_31\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_32\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_33\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_35\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_36\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_37\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_38\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_39\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_42\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_43\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_44\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_45\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_46\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_47\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_50\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_51\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_53\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_56\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_57\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_59\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_60\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_62\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_64\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_68\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_71\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_72\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_75\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_76\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_78\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_79\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_82\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_84\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_86\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_90\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_94\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_96\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_98\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_99\ : label is "soft_lutpair288";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cfg_fchk_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \cfg_l[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \cfg_l[4]_i_1\ : label is "soft_lutpair276";
begin
  txready <= \^txready\;
\cfg_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(0),
      Q => cfg_count_r(0),
      R => '0'
    );
\cfg_count_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(1),
      Q => cfg_count_r(1),
      R => '0'
    );
\cfg_count_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(2),
      Q => cfg_count_r(2),
      R => '0'
    );
\cfg_count_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(3),
      Q => cfg_count_r(3),
      R => '0'
    );
\cfg_count_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(4),
      Q => cfg_count_r(4),
      R => '0'
    );
\cfg_fchk[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_2_n_0\,
      I1 => \cfg_fchk[7]_i_44_n_0\,
      I2 => \cfg_fchk[7]_i_39_n_0\,
      I3 => \cfg_fchk[7]_i_38_n_0\,
      O => \cfg_fchk[7]_i_10_n_0\
    );
\cfg_fchk[7]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data3(1),
      I1 => tx_cfg_m(1),
      I2 => tx_cfg_n(1),
      O => \cfg_fchk[7]_i_100_n_0\
    );
\cfg_fchk[7]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(1),
      I1 => tx_cfg_f(1),
      I2 => tx_cfg_k(1),
      O => \cfg_fchk[7]_i_101_n_0\
    );
\cfg_fchk[7]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(2),
      I1 => tx_cfg_did(2),
      I2 => tx_cfg_f(2),
      O => \cfg_fchk[7]_i_102_n_0\
    );
\cfg_fchk[7]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_res2(1),
      I1 => tx_cfg_adjcnt(1),
      I2 => subclass(1),
      O => \cfg_fchk[7]_i_103_n_0\
    );
\cfg_fchk[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cfg_fchk[7]_i_114_n_0\,
      I1 => tx_cfg_bid(2),
      I2 => tx_cfg_cf(2),
      I3 => tx_cfg_cf(1),
      I4 => tx_cfg_cs(1),
      I5 => tx_cfg_bid(1),
      O => \cfg_fchk[7]_i_104_n_0\
    );
\cfg_fchk[7]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_np(2),
      I1 => tx_cfg_s(2),
      I2 => tx_cfg_res1(2),
      O => \cfg_fchk[7]_i_105_n_0\
    );
\cfg_fchk[7]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(3),
      I1 => data3(4),
      I2 => tx_cfg_m(3),
      O => \cfg_fchk[7]_i_106_n_0\
    );
\cfg_fchk[7]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_n(0),
      I1 => tx_cfg_np(0),
      I2 => tx_cfg_s(0),
      O => \cfg_fchk[7]_i_107_n_0\
    );
\cfg_fchk[7]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(1),
      I1 => tx_cfg_did(1),
      I2 => tx_cfg_f(1),
      O => \cfg_fchk[7]_i_108_n_0\
    );
\cfg_fchk[7]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_np(1),
      I1 => tx_cfg_s(1),
      I2 => tx_cfg_res1(1),
      O => \cfg_fchk[7]_i_109_n_0\
    );
\cfg_fchk[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_17_n_0\,
      I1 => \cfg_fchk[7]_i_18_n_0\,
      I2 => \cfg_fchk[7]_i_19_n_0\,
      I3 => \cfg_fchk[7]_i_3_n_0\,
      I4 => \cfg_fchk[7]_i_21_n_0\,
      I5 => \cfg_fchk[7]_i_20_n_0\,
      O => \cfg_fchk[7]_i_11_n_0\
    );
\cfg_fchk[7]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(2),
      I1 => data3(2),
      I2 => tx_cfg_m(2),
      O => \cfg_fchk[7]_i_110_n_0\
    );
\cfg_fchk[7]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_did(7),
      I1 => tx_cfg_f(7),
      I2 => tx_cfg_res2(7),
      I3 => tx_cfg_res1(7),
      I4 => tx_cfg_m(7),
      O => \cfg_fchk[7]_i_111_n_0\
    );
\cfg_fchk[7]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_k(3),
      O => \cfg_fchk[7]_i_112_n_0\
    );
\cfg_fchk[7]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(4),
      I1 => tx_cfg_did(4),
      I2 => tx_cfg_f(4),
      O => \cfg_fchk[7]_i_113_n_0\
    );
\cfg_fchk[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => tx_cfg_cs(1),
      I1 => tx_cfg_cf(1),
      I2 => tx_cfg_bid(1),
      I3 => tx_cfg_bid(0),
      I4 => tx_cfg_cs(0),
      I5 => tx_cfg_cf(0),
      O => \cfg_fchk[7]_i_114_n_0\
    );
\cfg_fchk[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_22_n_0\,
      I1 => \cfg_fchk[7]_i_23_n_0\,
      I2 => \cfg_fchk[7]_i_24_n_0\,
      I3 => \cfg_fchk[7]_i_4_n_0\,
      I4 => \cfg_fchk[7]_i_26_n_0\,
      I5 => \cfg_fchk[7]_i_25_n_0\,
      O => \cfg_fchk[7]_i_12_n_0\
    );
\cfg_fchk[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cfg_fchk[7]_i_28_n_0\,
      I1 => \cfg_fchk[7]_i_27_n_0\,
      I2 => \cfg_fchk[7]_i_29_n_0\,
      I3 => \cfg_fchk[7]_i_30_n_0\,
      I4 => \cfg_fchk[7]_i_32_n_0\,
      I5 => \cfg_fchk[7]_i_31_n_0\,
      O => \cfg_fchk[7]_i_13_n_0\
    );
\cfg_fchk[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_45_n_0\,
      I1 => \cfg_fchk[7]_i_46_n_0\,
      I2 => \cfg_fchk[7]_i_47_n_0\,
      I3 => \cfg_fchk[7]_i_6_n_0\,
      I4 => \cfg_fchk[7]_i_48_n_0\,
      O => \cfg_fchk[7]_i_14_n_0\
    );
\cfg_fchk[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_7_n_0\,
      I1 => \cfg_fchk[7]_i_46_n_0\,
      I2 => \cfg_fchk[7]_i_45_n_0\,
      I3 => \cfg_fchk[7]_i_47_n_0\,
      O => \cfg_fchk[7]_i_15_n_0\
    );
\cfg_fchk[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_8_n_0\,
      I1 => \cfg_fchk[7]_i_49_n_0\,
      I2 => \cfg_fchk[7]_i_50_n_0\,
      I3 => tx_cfg_hd,
      I4 => tx_cfg_did(0),
      I5 => tx_cfg_f(0),
      O => \cfg_fchk[7]_i_16_n_0\
    );
\cfg_fchk[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2841D741D7BE28"
    )
        port map (
      I0 => \cfg_fchk[7]_i_51_n_0\,
      I1 => tx_cfg_adjcnt(3),
      I2 => tx_cfg_res2(3),
      I3 => \cfg_fchk[7]_i_52_n_0\,
      I4 => \cfg_fchk[7]_i_53_n_0\,
      I5 => \cfg_fchk[7]_i_54_n_0\,
      O => \cfg_fchk[7]_i_17_n_0\
    );
\cfg_fchk[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_res2(4),
      I1 => \cfg_fchk[7]_i_55_n_0\,
      I2 => \cfg_fchk[7]_i_56_n_0\,
      I3 => \cfg_fchk[7]_i_57_n_0\,
      I4 => \cfg_fchk[7]_i_58_n_0\,
      O => \cfg_fchk[7]_i_18_n_0\
    );
\cfg_fchk[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_59_n_0\,
      I1 => \cfg_fchk[7]_i_60_n_0\,
      I2 => \cfg_fchk[7]_i_61_n_0\,
      O => \cfg_fchk[7]_i_19_n_0\
    );
\cfg_fchk[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \cfg_fchk[7]_i_17_n_0\,
      I1 => \cfg_fchk[7]_i_18_n_0\,
      I2 => \cfg_fchk[7]_i_19_n_0\,
      I3 => \cfg_fchk[7]_i_20_n_0\,
      I4 => \cfg_fchk[7]_i_21_n_0\,
      O => \cfg_fchk[7]_i_2_n_0\
    );
\cfg_fchk[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_57_n_0\,
      I1 => \cfg_fchk[7]_i_58_n_0\,
      I2 => \cfg_fchk[7]_i_62_n_0\,
      O => \cfg_fchk[7]_i_20_n_0\
    );
\cfg_fchk[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_63_n_0\,
      I1 => \cfg_fchk[7]_i_64_n_0\,
      I2 => \cfg_fchk[7]_i_65_n_0\,
      I3 => \cfg_fchk[7]_i_66_n_0\,
      I4 => \cfg_fchk[7]_i_67_n_0\,
      O => \cfg_fchk[7]_i_21_n_0\
    );
\cfg_fchk[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_61_n_0\,
      I1 => \cfg_fchk[7]_i_59_n_0\,
      I2 => \cfg_fchk[7]_i_60_n_0\,
      O => \cfg_fchk[7]_i_22_n_0\
    );
\cfg_fchk[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_res2(3),
      I1 => tx_cfg_adjcnt(3),
      I2 => \cfg_fchk[7]_i_52_n_0\,
      I3 => \cfg_fchk[7]_i_51_n_0\,
      I4 => \cfg_fchk[7]_i_68_n_0\,
      I5 => \cfg_fchk[7]_i_69_n_0\,
      O => \cfg_fchk[7]_i_23_n_0\
    );
\cfg_fchk[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_70_n_0\,
      I1 => \cfg_fchk[7]_i_71_n_0\,
      I2 => \cfg_fchk[7]_i_72_n_0\,
      O => \cfg_fchk[7]_i_24_n_0\
    );
\cfg_fchk[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_68_n_0\,
      I1 => \cfg_fchk[7]_i_69_n_0\,
      I2 => \cfg_fchk[7]_i_73_n_0\,
      O => \cfg_fchk[7]_i_25_n_0\
    );
\cfg_fchk[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_19_n_0\,
      I1 => \cfg_fchk[7]_i_17_n_0\,
      I2 => \cfg_fchk[7]_i_18_n_0\,
      O => \cfg_fchk[7]_i_26_n_0\
    );
\cfg_fchk[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_74_n_0\,
      I1 => \cfg_fchk[7]_i_75_n_0\,
      I2 => \cfg_fchk[7]_i_76_n_0\,
      O => \cfg_fchk[7]_i_27_n_0\
    );
\cfg_fchk[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E800"
    )
        port map (
      I0 => \cfg_fchk[7]_i_45_n_0\,
      I1 => \cfg_fchk[7]_i_46_n_0\,
      I2 => \cfg_fchk[7]_i_47_n_0\,
      I3 => \cfg_fchk[7]_i_48_n_0\,
      O => \cfg_fchk[7]_i_28_n_0\
    );
\cfg_fchk[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_24_n_0\,
      I1 => \cfg_fchk[7]_i_22_n_0\,
      I2 => \cfg_fchk[7]_i_23_n_0\,
      O => \cfg_fchk[7]_i_29_n_0\
    );
\cfg_fchk[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \cfg_fchk[7]_i_22_n_0\,
      I1 => \cfg_fchk[7]_i_23_n_0\,
      I2 => \cfg_fchk[7]_i_24_n_0\,
      I3 => \cfg_fchk[7]_i_25_n_0\,
      I4 => \cfg_fchk[7]_i_26_n_0\,
      O => \cfg_fchk[7]_i_3_n_0\
    );
\cfg_fchk[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_76_n_0\,
      I1 => \cfg_fchk[7]_i_74_n_0\,
      I2 => \cfg_fchk[7]_i_75_n_0\,
      O => \cfg_fchk[7]_i_30_n_0\
    );
\cfg_fchk[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_77_n_0\,
      I1 => \cfg_fchk[7]_i_78_n_0\,
      I2 => tx_cfg_s(1),
      I3 => tx_cfg_np(1),
      I4 => tx_cfg_res1(1),
      O => \cfg_fchk[7]_i_31_n_0\
    );
\cfg_fchk[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_72_n_0\,
      I1 => \cfg_fchk[7]_i_70_n_0\,
      I2 => \cfg_fchk[7]_i_71_n_0\,
      O => \cfg_fchk[7]_i_32_n_0\
    );
\cfg_fchk[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_79_n_0\,
      I1 => \cfg_fchk[7]_i_80_n_0\,
      I2 => tx_cfg_k(1),
      I3 => tx_cfg_did(1),
      I4 => tx_cfg_f(1),
      O => \cfg_fchk[7]_i_33_n_0\
    );
\cfg_fchk[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_did(0),
      I3 => tx_cfg_m(0),
      I4 => data3(0),
      I5 => tx_cfg_k(0),
      O => \cfg_fchk[7]_i_34_n_0\
    );
\cfg_fchk[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_s(0),
      I1 => tx_cfg_np(0),
      I2 => tx_cfg_n(0),
      I3 => \cfg_fchk[7]_i_81_n_0\,
      I4 => \cfg_fchk[7]_i_82_n_0\,
      O => \cfg_fchk[7]_i_35_n_0\
    );
\cfg_fchk[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tx_cfg_cs(0),
      I1 => tx_cfg_cf(0),
      I2 => tx_cfg_bid(0),
      I3 => subclass(0),
      O => \cfg_fchk[7]_i_36_n_0\
    );
\cfg_fchk[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => tx_cfg_adjcnt(0),
      I2 => tx_cfg_adjdir,
      O => \cfg_fchk[7]_i_37_n_0\
    );
\cfg_fchk[7]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBBE8228"
    )
        port map (
      I0 => \cfg_fchk[7]_i_64_n_0\,
      I1 => \cfg_fchk[7]_i_67_n_0\,
      I2 => \cfg_fchk[7]_i_66_n_0\,
      I3 => \cfg_fchk[7]_i_65_n_0\,
      I4 => \cfg_fchk[7]_i_63_n_0\,
      O => \cfg_fchk[7]_i_38_n_0\
    );
\cfg_fchk[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_k(4),
      I1 => tx_cfg_f(4),
      I2 => tx_cfg_did(4),
      I3 => \cfg_fchk[7]_i_67_n_0\,
      I4 => \cfg_fchk[7]_i_65_n_0\,
      O => \cfg_fchk[7]_i_39_n_0\
    );
\cfg_fchk[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_27_n_0\,
      I1 => \cfg_fchk[7]_i_28_n_0\,
      I2 => \cfg_fchk[7]_i_29_n_0\,
      O => \cfg_fchk[7]_i_4_n_0\
    );
\cfg_fchk[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD4D42BD42B2BD4"
    )
        port map (
      I0 => \cfg_fchk[7]_i_83_n_0\,
      I1 => \cfg_fchk[7]_i_84_n_0\,
      I2 => \cfg_fchk[7]_i_85_n_0\,
      I3 => \cfg_fchk[7]_i_86_n_0\,
      I4 => \cfg_fchk[7]_i_87_n_0\,
      I5 => \cfg_fchk[7]_i_88_n_0\,
      O => \cfg_fchk[7]_i_40_n_0\
    );
\cfg_fchk[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => tx_cfg_res2(5),
      I1 => \cfg_fchk[7]_i_89_n_0\,
      I2 => tx_cfg_m(5),
      I3 => tx_cfg_res1(5),
      I4 => tx_cfg_did(5),
      I5 => tx_cfg_f(5),
      O => \cfg_fchk[7]_i_41_n_0\
    );
\cfg_fchk[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cfg_fchk[7]_i_83_n_0\,
      I1 => \cfg_fchk[7]_i_85_n_0\,
      I2 => \cfg_fchk[7]_i_84_n_0\,
      O => \cfg_fchk[7]_i_42_n_0\
    );
\cfg_fchk[7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \cfg_fchk[7]_i_90_n_0\,
      I1 => \cfg_fchk[7]_i_91_n_0\,
      I2 => \cfg_fchk[7]_i_56_n_0\,
      I3 => tx_cfg_res2(4),
      I4 => \cfg_fchk[7]_i_55_n_0\,
      O => \cfg_fchk[7]_i_43_n_0\
    );
\cfg_fchk[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \cfg_fchk[7]_i_43_n_0\,
      I1 => \cfg_fchk[7]_i_41_n_0\,
      I2 => \cfg_fchk[7]_i_83_n_0\,
      I3 => \cfg_fchk[7]_i_85_n_0\,
      I4 => \cfg_fchk[7]_i_84_n_0\,
      O => \cfg_fchk[7]_i_44_n_0\
    );
\cfg_fchk[7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_s(1),
      I1 => tx_cfg_np(1),
      I2 => tx_cfg_res1(1),
      I3 => \cfg_fchk[7]_i_77_n_0\,
      I4 => \cfg_fchk[7]_i_78_n_0\,
      O => \cfg_fchk[7]_i_45_n_0\
    );
\cfg_fchk[7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => tx_cfg_np(0),
      I1 => tx_cfg_n(0),
      I2 => tx_cfg_s(0),
      I3 => \cfg_fchk[7]_i_49_n_0\,
      I4 => \cfg_fchk[7]_i_92_n_0\,
      O => \cfg_fchk[7]_i_46_n_0\
    );
\cfg_fchk[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_36_n_0\,
      I1 => \cfg_fchk[7]_i_37_n_0\,
      I2 => tx_cfg_res1(0),
      I3 => tx_cfg_scr,
      I4 => tx_cfg_res2(0),
      O => \cfg_fchk[7]_i_47_n_0\
    );
\cfg_fchk[7]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_34_n_0\,
      I1 => \cfg_fchk[7]_i_35_n_0\,
      I2 => \cfg_fchk[7]_i_33_n_0\,
      O => \cfg_fchk[7]_i_48_n_0\
    );
\cfg_fchk[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_m(0),
      I1 => tx_cfg_k(0),
      I2 => data3(0),
      O => \cfg_fchk[7]_i_49_n_0\
    );
\cfg_fchk[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_29_n_0\,
      I1 => \cfg_fchk[7]_i_27_n_0\,
      I2 => \cfg_fchk[7]_i_28_n_0\,
      O => \cfg_fchk[7]_i_5_n_0\
    );
\cfg_fchk[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_s(0),
      I1 => tx_cfg_n(0),
      I2 => tx_cfg_np(0),
      O => \cfg_fchk[7]_i_50_n_0\
    );
\cfg_fchk[7]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_np(3),
      I2 => tx_cfg_s(3),
      O => \cfg_fchk[7]_i_51_n_0\
    );
\cfg_fchk[7]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \cfg_fchk[7]_i_93_n_0\,
      I1 => tx_cfg_bid(3),
      I2 => tx_cfg_cf(3),
      I3 => tx_cfg_cf(2),
      I4 => tx_cfg_bid(2),
      O => \cfg_fchk[7]_i_52_n_0\
    );
\cfg_fchk[7]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_res1(2),
      I1 => tx_cfg_s(2),
      I2 => tx_cfg_np(2),
      I3 => \cfg_fchk[7]_i_94_n_0\,
      I4 => \cfg_fchk[7]_i_95_n_0\,
      O => \cfg_fchk[7]_i_53_n_0\
    );
\cfg_fchk[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => tx_cfg_m(3),
      I1 => data3(4),
      I2 => tx_cfg_n(3),
      I3 => \cfg_fchk[7]_i_96_n_0\,
      I4 => tx_cfg_adjcnt(2),
      I5 => tx_cfg_res2(2),
      O => \cfg_fchk[7]_i_54_n_0\
    );
\cfg_fchk[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F15EA15EA7F80"
    )
        port map (
      I0 => \cfg_fchk[7]_i_93_n_0\,
      I1 => tx_cfg_cf(2),
      I2 => tx_cfg_bid(2),
      I3 => tx_cfg_cf(4),
      I4 => tx_cfg_cf(3),
      I5 => tx_cfg_bid(3),
      O => \cfg_fchk[7]_i_55_n_0\
    );
\cfg_fchk[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_np(4),
      I2 => tx_cfg_s(4),
      O => \cfg_fchk[7]_i_56_n_0\
    );
\cfg_fchk[7]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_k(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_did(3),
      I3 => \cfg_fchk[7]_i_97_n_0\,
      I4 => \cfg_fchk[7]_i_98_n_0\,
      O => \cfg_fchk[7]_i_57_n_0\
    );
\cfg_fchk[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => tx_cfg_adjcnt(3),
      I1 => tx_cfg_res2(3),
      I2 => \cfg_fchk[7]_i_99_n_0\,
      I3 => tx_cfg_k(4),
      I4 => tx_cfg_did(4),
      I5 => tx_cfg_f(4),
      O => \cfg_fchk[7]_i_58_n_0\
    );
\cfg_fchk[7]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_res1(1),
      I1 => tx_cfg_s(1),
      I2 => tx_cfg_np(1),
      I3 => \cfg_fchk[7]_i_100_n_0\,
      I4 => \cfg_fchk[7]_i_101_n_0\,
      O => \cfg_fchk[7]_i_59_n_0\
    );
\cfg_fchk[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_30_n_0\,
      I1 => \cfg_fchk[7]_i_31_n_0\,
      I2 => \cfg_fchk[7]_i_32_n_0\,
      O => \cfg_fchk[7]_i_6_n_0\
    );
\cfg_fchk[7]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => tx_cfg_m(2),
      I1 => data3(2),
      I2 => tx_cfg_n(2),
      I3 => \cfg_fchk[7]_i_102_n_0\,
      I4 => \cfg_fchk[7]_i_103_n_0\,
      O => \cfg_fchk[7]_i_60_n_0\
    );
\cfg_fchk[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2828BE28BEBE28"
    )
        port map (
      I0 => \cfg_fchk[7]_i_104_n_0\,
      I1 => tx_cfg_res2(2),
      I2 => tx_cfg_adjcnt(2),
      I3 => tx_cfg_s(2),
      I4 => tx_cfg_np(2),
      I5 => tx_cfg_res1(2),
      O => \cfg_fchk[7]_i_61_n_0\
    );
\cfg_fchk[7]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_s(4),
      I1 => tx_cfg_np(4),
      I2 => tx_cfg_res1(4),
      I3 => \cfg_fchk[7]_i_55_n_0\,
      I4 => tx_cfg_res2(4),
      O => \cfg_fchk[7]_i_62_n_0\
    );
\cfg_fchk[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8EEEEE888E8E888"
    )
        port map (
      I0 => \cfg_fchk[7]_i_53_n_0\,
      I1 => \cfg_fchk[7]_i_54_n_0\,
      I2 => \cfg_fchk[7]_i_51_n_0\,
      I3 => tx_cfg_adjcnt(3),
      I4 => tx_cfg_res2(3),
      I5 => \cfg_fchk[7]_i_52_n_0\,
      O => \cfg_fchk[7]_i_63_n_0\
    );
\cfg_fchk[7]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_56_n_0\,
      I1 => tx_cfg_res2(4),
      I2 => \cfg_fchk[7]_i_55_n_0\,
      I3 => \cfg_fchk[7]_i_90_n_0\,
      I4 => \cfg_fchk[7]_i_91_n_0\,
      O => \cfg_fchk[7]_i_64_n_0\
    );
\cfg_fchk[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => tx_cfg_f(5),
      I2 => \cfg_fchk[7]_i_89_n_0\,
      I3 => tx_cfg_res2(5),
      I4 => tx_cfg_res1(5),
      I5 => tx_cfg_m(5),
      O => \cfg_fchk[7]_i_65_n_0\
    );
\cfg_fchk[7]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(4),
      I1 => tx_cfg_f(4),
      I2 => tx_cfg_k(4),
      O => \cfg_fchk[7]_i_66_n_0\
    );
\cfg_fchk[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => tx_cfg_m(4),
      I2 => data3(4),
      I3 => tx_cfg_res1(4),
      I4 => tx_cfg_s(4),
      I5 => tx_cfg_np(4),
      O => \cfg_fchk[7]_i_67_n_0\
    );
\cfg_fchk[7]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_k(2),
      I1 => tx_cfg_f(2),
      I2 => tx_cfg_did(2),
      I3 => \cfg_fchk[7]_i_105_n_0\,
      I4 => \cfg_fchk[7]_i_94_n_0\,
      O => \cfg_fchk[7]_i_68_n_0\
    );
\cfg_fchk[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => tx_cfg_adjcnt(2),
      I1 => tx_cfg_res2(2),
      I2 => \cfg_fchk[7]_i_106_n_0\,
      I3 => tx_cfg_k(3),
      I4 => tx_cfg_did(3),
      I5 => tx_cfg_f(3),
      O => \cfg_fchk[7]_i_69_n_0\
    );
\cfg_fchk[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_33_n_0\,
      I1 => \cfg_fchk[7]_i_34_n_0\,
      I2 => \cfg_fchk[7]_i_35_n_0\,
      O => \cfg_fchk[7]_i_7_n_0\
    );
\cfg_fchk[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_s(2),
      I1 => tx_cfg_np(2),
      I2 => tx_cfg_res1(2),
      I3 => \cfg_fchk[7]_i_104_n_0\,
      I4 => tx_cfg_adjcnt(2),
      I5 => tx_cfg_res2(2),
      O => \cfg_fchk[7]_i_70_n_0\
    );
\cfg_fchk[7]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => tx_cfg_adjdir,
      I2 => tx_cfg_adjcnt(0),
      I3 => \cfg_fchk[7]_i_82_n_0\,
      I4 => \cfg_fchk[7]_i_107_n_0\,
      O => \cfg_fchk[7]_i_71_n_0\
    );
\cfg_fchk[7]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => tx_cfg_m(1),
      I1 => data3(1),
      I2 => tx_cfg_n(1),
      I3 => \cfg_fchk[7]_i_108_n_0\,
      I4 => \cfg_fchk[7]_i_79_n_0\,
      O => \cfg_fchk[7]_i_72_n_0\
    );
\cfg_fchk[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_s(3),
      I1 => tx_cfg_np(3),
      I2 => tx_cfg_res1(3),
      I3 => \cfg_fchk[7]_i_52_n_0\,
      I4 => tx_cfg_adjcnt(3),
      I5 => tx_cfg_res2(3),
      O => \cfg_fchk[7]_i_73_n_0\
    );
\cfg_fchk[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => tx_cfg_m(0),
      I1 => data3(0),
      I2 => tx_cfg_k(0),
      I3 => tx_cfg_hd,
      I4 => tx_cfg_f(0),
      I5 => tx_cfg_did(0),
      O => \cfg_fchk[7]_i_74_n_0\
    );
\cfg_fchk[7]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_k(1),
      I1 => tx_cfg_f(1),
      I2 => tx_cfg_did(1),
      I3 => \cfg_fchk[7]_i_109_n_0\,
      I4 => \cfg_fchk[7]_i_100_n_0\,
      O => \cfg_fchk[7]_i_75_n_0\
    );
\cfg_fchk[7]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => subclass(1),
      I1 => tx_cfg_adjcnt(1),
      I2 => tx_cfg_res2(1),
      I3 => \cfg_fchk[7]_i_110_n_0\,
      I4 => \cfg_fchk[7]_i_102_n_0\,
      O => \cfg_fchk[7]_i_76_n_0\
    );
\cfg_fchk[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tx_cfg_bid(0),
      I1 => tx_cfg_cs(0),
      I2 => tx_cfg_cf(0),
      I3 => tx_cfg_cs(1),
      I4 => tx_cfg_cf(1),
      I5 => tx_cfg_bid(1),
      O => \cfg_fchk[7]_i_77_n_0\
    );
\cfg_fchk[7]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => subclass(1),
      I1 => tx_cfg_res2(1),
      I2 => tx_cfg_adjcnt(1),
      O => \cfg_fchk[7]_i_78_n_0\
    );
\cfg_fchk[7]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => subclass(0),
      I1 => tx_cfg_cs(0),
      I2 => tx_cfg_cf(0),
      I3 => tx_cfg_bid(0),
      O => \cfg_fchk[7]_i_79_n_0\
    );
\cfg_fchk[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_res1(0),
      I1 => tx_cfg_scr,
      I2 => tx_cfg_res2(0),
      I3 => \cfg_fchk[7]_i_36_n_0\,
      I4 => \cfg_fchk[7]_i_37_n_0\,
      O => \cfg_fchk[7]_i_8_n_0\
    );
\cfg_fchk[7]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(1),
      I1 => data3(1),
      I2 => tx_cfg_m(1),
      O => \cfg_fchk[7]_i_80_n_0\
    );
\cfg_fchk[7]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_adjcnt(0),
      I1 => tx_cfg_adjdir,
      I2 => tx_cfg_phadj,
      O => \cfg_fchk[7]_i_81_n_0\
    );
\cfg_fchk[7]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => tx_cfg_res1(0),
      I2 => tx_cfg_res2(0),
      O => \cfg_fchk[7]_i_82_n_0\
    );
\cfg_fchk[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717FF17FFFFFF"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_s(4),
      I2 => tx_cfg_np(4),
      I3 => tx_cfg_n(4),
      I4 => tx_cfg_m(4),
      I5 => data3(4),
      O => \cfg_fchk[7]_i_83_n_0\
    );
\cfg_fchk[7]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => tx_cfg_f(6),
      I2 => tx_cfg_res2(6),
      I3 => tx_cfg_res1(6),
      I4 => tx_cfg_m(6),
      O => \cfg_fchk[7]_i_84_n_0\
    );
\cfg_fchk[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => tx_cfg_did(5),
      I2 => tx_cfg_res2(5),
      I3 => \cfg_fchk[7]_i_89_n_0\,
      I4 => tx_cfg_m(5),
      I5 => tx_cfg_res1(5),
      O => \cfg_fchk[7]_i_85_n_0\
    );
\cfg_fchk[7]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F6F660"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => tx_cfg_res2(6),
      I2 => tx_cfg_m(6),
      I3 => tx_cfg_did(6),
      I4 => tx_cfg_f(6),
      O => \cfg_fchk[7]_i_86_n_0\
    );
\cfg_fchk[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \cfg_fchk[7]_i_89_n_0\,
      I1 => tx_cfg_res2(5),
      I2 => tx_cfg_res1(5),
      I3 => tx_cfg_m(5),
      I4 => tx_cfg_f(5),
      I5 => tx_cfg_did(5),
      O => \cfg_fchk[7]_i_87_n_0\
    );
\cfg_fchk[7]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \cfg_fchk[7]_i_111_n_0\,
      I1 => tx_cfg_res1(6),
      I2 => tx_cfg_res2(6),
      I3 => tx_cfg_did(6),
      I4 => tx_cfg_f(6),
      O => \cfg_fchk[7]_i_88_n_0\
    );
\cfg_fchk[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA8A880A880A880"
    )
        port map (
      I0 => tx_cfg_cf(4),
      I1 => tx_cfg_bid(3),
      I2 => tx_cfg_cf(3),
      I3 => \cfg_fchk[7]_i_93_n_0\,
      I4 => tx_cfg_cf(2),
      I5 => tx_cfg_bid(2),
      O => \cfg_fchk[7]_i_89_n_0\
    );
\cfg_fchk[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \cfg_fchk[7]_i_38_n_0\,
      I1 => \cfg_fchk[7]_i_39_n_0\,
      I2 => \cfg_fchk[7]_i_40_n_0\,
      I3 => \cfg_fchk[7]_i_41_n_0\,
      I4 => \cfg_fchk[7]_i_42_n_0\,
      I5 => \cfg_fchk[7]_i_43_n_0\,
      O => \cfg_fchk[7]_i_9_n_0\
    );
\cfg_fchk[7]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_s(3),
      I2 => tx_cfg_np(3),
      I3 => \cfg_fchk[7]_i_98_n_0\,
      I4 => \cfg_fchk[7]_i_112_n_0\,
      O => \cfg_fchk[7]_i_90_n_0\
    );
\cfg_fchk[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => tx_cfg_m(4),
      I1 => data3(4),
      I2 => tx_cfg_n(4),
      I3 => \cfg_fchk[7]_i_113_n_0\,
      I4 => tx_cfg_adjcnt(3),
      I5 => tx_cfg_res2(3),
      O => \cfg_fchk[7]_i_91_n_0\
    );
\cfg_fchk[7]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => tx_cfg_did(0),
      I2 => tx_cfg_f(0),
      O => \cfg_fchk[7]_i_92_n_0\
    );
\cfg_fchk[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => tx_cfg_cf(2),
      I1 => tx_cfg_bid(2),
      I2 => tx_cfg_bid(1),
      I3 => tx_cfg_cs(1),
      I4 => tx_cfg_cf(1),
      I5 => \cfg_fchk[7]_i_114_n_0\,
      O => \cfg_fchk[7]_i_93_n_0\
    );
\cfg_fchk[7]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data3(2),
      I1 => tx_cfg_m(2),
      I2 => tx_cfg_n(2),
      O => \cfg_fchk[7]_i_94_n_0\
    );
\cfg_fchk[7]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(2),
      I1 => tx_cfg_f(2),
      I2 => tx_cfg_k(2),
      O => \cfg_fchk[7]_i_95_n_0\
    );
\cfg_fchk[7]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(3),
      I1 => tx_cfg_did(3),
      I2 => tx_cfg_f(3),
      O => \cfg_fchk[7]_i_96_n_0\
    );
\cfg_fchk[7]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_np(3),
      I1 => tx_cfg_s(3),
      I2 => tx_cfg_res1(3),
      O => \cfg_fchk[7]_i_97_n_0\
    );
\cfg_fchk[7]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data3(4),
      I1 => tx_cfg_m(3),
      I2 => tx_cfg_n(3),
      O => \cfg_fchk[7]_i_98_n_0\
    );
\cfg_fchk[7]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => data3(4),
      I2 => tx_cfg_m(4),
      O => \cfg_fchk[7]_i_99_n_0\
    );
\cfg_fchk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(0),
      Q => \cfg_fchk_reg_n_0_[0]\,
      R => '0'
    );
\cfg_fchk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(1),
      Q => \cfg_fchk_reg_n_0_[1]\,
      R => '0'
    );
\cfg_fchk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(2),
      Q => \cfg_fchk_reg_n_0_[2]\,
      R => '0'
    );
\cfg_fchk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(3),
      Q => \cfg_fchk_reg_n_0_[3]\,
      R => '0'
    );
\cfg_fchk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(4),
      Q => \cfg_fchk_reg_n_0_[4]\,
      R => '0'
    );
\cfg_fchk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(5),
      Q => \cfg_fchk_reg_n_0_[5]\,
      R => '0'
    );
\cfg_fchk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(6),
      Q => \cfg_fchk_reg_n_0_[6]\,
      R => '0'
    );
\cfg_fchk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(7),
      Q => \cfg_fchk_reg_n_0_[7]\,
      R => '0'
    );
\cfg_fchk_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_cfg_fchk_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \cfg_fchk_reg[7]_i_1_n_1\,
      CO(5) => \cfg_fchk_reg[7]_i_1_n_2\,
      CO(4) => \cfg_fchk_reg[7]_i_1_n_3\,
      CO(3) => \cfg_fchk_reg[7]_i_1_n_4\,
      CO(2) => \cfg_fchk_reg[7]_i_1_n_5\,
      CO(1) => \cfg_fchk_reg[7]_i_1_n_6\,
      CO(0) => \cfg_fchk_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \cfg_fchk[7]_i_2_n_0\,
      DI(5) => \cfg_fchk[7]_i_3_n_0\,
      DI(4) => \cfg_fchk[7]_i_4_n_0\,
      DI(3) => \cfg_fchk[7]_i_5_n_0\,
      DI(2) => \cfg_fchk[7]_i_6_n_0\,
      DI(1) => \cfg_fchk[7]_i_7_n_0\,
      DI(0) => \cfg_fchk[7]_i_8_n_0\,
      O(7 downto 0) => cfg_fchk(7 downto 0),
      S(7) => \cfg_fchk[7]_i_9_n_0\,
      S(6) => \cfg_fchk[7]_i_10_n_0\,
      S(5) => \cfg_fchk[7]_i_11_n_0\,
      S(4) => \cfg_fchk[7]_i_12_n_0\,
      S(3) => \cfg_fchk[7]_i_13_n_0\,
      S(2) => \cfg_fchk[7]_i_14_n_0\,
      S(1) => \cfg_fchk[7]_i_15_n_0\,
      S(0) => \cfg_fchk[7]_i_16_n_0\
    );
\cfg_l[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(2),
      I2 => \cfg_l[0]_i_2_n_0\,
      I3 => active_lanes(5),
      I4 => active_lanes(3),
      I5 => active_lanes(4),
      O => \cfg_l[0]_i_1_n_0\
    );
\cfg_l[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => active_lanes(0),
      I1 => active_lanes(6),
      I2 => active_lanes(7),
      O => \cfg_l[0]_i_2_n_0\
    );
\cfg_l[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A9"
    )
        port map (
      I0 => \cfg_l[4]_i_3_n_0\,
      I1 => active_lanes(2),
      I2 => active_lanes(1),
      I3 => \cfg_l[4]_i_2_n_0\,
      O => cfg_l0(1)
    );
\cfg_l[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FE5701"
    )
        port map (
      I0 => \cfg_l[4]_i_3_n_0\,
      I1 => active_lanes(2),
      I2 => active_lanes(1),
      I3 => \cfg_l[4]_i_2_n_0\,
      I4 => \cfg_l[4]_i_4_n_0\,
      O => \cfg_l[2]_i_1_n_0\
    );
\cfg_l[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002AB"
    )
        port map (
      I0 => \cfg_l[4]_i_2_n_0\,
      I1 => active_lanes(1),
      I2 => active_lanes(2),
      I3 => \cfg_l[4]_i_3_n_0\,
      I4 => \cfg_l[4]_i_4_n_0\,
      O => \cfg_l[4]_i_1_n_0\
    );
\cfg_l[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => active_lanes(5),
      I1 => active_lanes(4),
      I2 => active_lanes(3),
      I3 => active_lanes(0),
      I4 => active_lanes(7),
      I5 => active_lanes(6),
      O => \cfg_l[4]_i_2_n_0\
    );
\cfg_l[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696009600FF96"
    )
        port map (
      I0 => active_lanes(7),
      I1 => active_lanes(6),
      I2 => active_lanes(0),
      I3 => \cfg_l[4]_i_5_n_0\,
      I4 => active_lanes(1),
      I5 => active_lanes(2),
      O => \cfg_l[4]_i_3_n_0\
    );
\cfg_l[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE8FFE8E8E8"
    )
        port map (
      I0 => active_lanes(5),
      I1 => active_lanes(4),
      I2 => active_lanes(3),
      I3 => active_lanes(0),
      I4 => active_lanes(7),
      I5 => active_lanes(6),
      O => \cfg_l[4]_i_4_n_0\
    );
\cfg_l[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => active_lanes(5),
      I1 => active_lanes(3),
      I2 => active_lanes(4),
      O => \cfg_l[4]_i_5_n_0\
    );
\cfg_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_l[0]_i_1_n_0\,
      Q => data3(0),
      R => '0'
    );
\cfg_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_l0(1),
      Q => data3(1),
      R => '0'
    );
\cfg_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_l[2]_i_1_n_0\,
      Q => data3(2),
      R => '0'
    );
\cfg_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_l[4]_i_1_n_0\,
      Q => data3(4),
      R => '0'
    );
\g_tx_lanes[0].i_tx_lane_32\: entity work.system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32
     port map (
      D(3 downto 0) => end_of_multiframe_r(3 downto 0),
      Q(3 downto 0) => strobe_user_i(3 downto 0),
      active_lanes(0) => active_lanes(0),
      clk => clk,
      \end_of_frame_r_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_frame_r_reg[3]_1\(3 downto 0) => end_of_frame(3 downto 0),
      \end_of_multiframe_r_reg[3]_0\(3 downto 0) => end_of_multiframe(3 downto 0),
      \init_seq_data[18]_i_2\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_3\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_3\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_3\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[2]_i_3__1\(4 downto 0) => cfg_count_r(4 downto 0),
      \init_seq_data[31]_i_3\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data[7]_i_3\(5) => \link_cfg_data_r_reg_n_0_[5]\,
      \init_seq_data[7]_i_3\(4) => \link_cfg_data_r_reg_n_0_[4]\,
      \init_seq_data[7]_i_3\(3) => \link_cfg_data_r_reg_n_0_[3]\,
      \init_seq_data[7]_i_3\(2) => \link_cfg_data_r_reg_n_0_[2]\,
      \init_seq_data[7]_i_3\(1) => \link_cfg_data_r_reg_n_0_[1]\,
      \init_seq_data[7]_i_3\(0) => \link_cfg_data_r_reg_n_0_[0]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out_2(31 downto 0),
      \init_seq_k_reg[0]_0\ => i_tx_counters_32_n_6,
      \init_seq_k_reg[1]_0\ => i_tx_counters_32_n_7,
      \init_seq_k_reg[2]_0\ => i_tx_counters_32_n_8,
      \init_seq_k_reg[3]_0\ => i_tx_counters_32_n_9,
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[0].i_tx_lane_32_n_55\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[0].i_tx_lane_32_n_61\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[0].i_tx_lane_32_n_67\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[0].i_tx_lane_32_n_73\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      rst => rst,
      \scram_enable_i_r_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid0(4 downto 0) => tx_cfg_lid0(4 downto 0),
      \tx_cfg_lid0_reg[1]\ => \g_tx_lanes[0].i_tx_lane_32_n_59\,
      \tx_cfg_lid0_reg[1]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_65\,
      \tx_cfg_lid0_reg[1]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_71\,
      \tx_cfg_lid0_reg[1]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_77\,
      \tx_cfg_lid0_reg[2]\ => \g_tx_lanes[0].i_tx_lane_32_n_60\,
      \tx_cfg_lid0_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_66\,
      \tx_cfg_lid0_reg[2]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_72\,
      \tx_cfg_lid0_reg[2]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_78\,
      \tx_cfg_lid0_reg[3]\ => \g_tx_lanes[0].i_tx_lane_32_n_56\,
      \tx_cfg_lid0_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_62\,
      \tx_cfg_lid0_reg[3]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_68\,
      \tx_cfg_lid0_reg[3]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_74\,
      \tx_cfg_lid0_reg[4]\ => \g_tx_lanes[0].i_tx_lane_32_n_58\,
      \tx_cfg_lid0_reg[4]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_64\,
      \tx_cfg_lid0_reg[4]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_70\,
      \tx_cfg_lid0_reg[4]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_76\,
      tx_cfg_scr => tx_cfg_scr,
      \tx_cfg_test_modes_reg[1]\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      \tx_cfg_test_modes_reg[1]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \tx_cfg_test_modes_reg[1]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(3 downto 0),
      \txdata_reg[31]_0\(31 downto 0) => txdata_i(31 downto 0)
    );
\g_tx_lanes[1].i_tx_lane_32\: entity work.system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_0
     port map (
      D(31 downto 0) => txdata_i(63 downto 32),
      Q(5) => \link_cfg_data_r_reg_n_0_[5]\,
      Q(4) => \link_cfg_data_r_reg_n_0_[4]\,
      Q(3) => \link_cfg_data_r_reg_n_0_[3]\,
      Q(2) => \link_cfg_data_r_reg_n_0_[2]\,
      Q(1) => \link_cfg_data_r_reg_n_0_[1]\,
      Q(0) => \link_cfg_data_r_reg_n_0_[0]\,
      active_lanes(0) => active_lanes(1),
      clk => clk,
      \end_of_frame_rr_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_multiframe_rr_reg[3]_0\(3 downto 0) => end_of_multiframe_r(3 downto 0),
      \init_seq_data[18]_i_2__0\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2__0_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2__0\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2__0\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_2\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_2\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2__0\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2__0_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2__0\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2__0\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_2\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[31]_i_2\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out_1(31 downto 0),
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[1].i_tx_lane_32_n_32\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[1].i_tx_lane_32_n_37\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[1].i_tx_lane_32_n_42\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[1].i_tx_lane_32_n_47\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      \replace_octet_slsa_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      \replace_octet_slsf_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \replace_octet_slsf_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \replace_octet_slsf_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      rst => rst,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid1(4 downto 0) => tx_cfg_lid1(4 downto 0),
      \tx_cfg_lid1_reg[1]\ => \g_tx_lanes[1].i_tx_lane_32_n_35\,
      \tx_cfg_lid1_reg[1]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_40\,
      \tx_cfg_lid1_reg[1]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_45\,
      \tx_cfg_lid1_reg[1]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_50\,
      \tx_cfg_lid1_reg[2]\ => \g_tx_lanes[1].i_tx_lane_32_n_36\,
      \tx_cfg_lid1_reg[2]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_41\,
      \tx_cfg_lid1_reg[2]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_46\,
      \tx_cfg_lid1_reg[2]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_51\,
      \tx_cfg_lid1_reg[3]\ => \g_tx_lanes[1].i_tx_lane_32_n_33\,
      \tx_cfg_lid1_reg[3]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_38\,
      \tx_cfg_lid1_reg[3]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_43\,
      \tx_cfg_lid1_reg[3]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_48\,
      \tx_cfg_lid1_reg[4]\ => \g_tx_lanes[1].i_tx_lane_32_n_34\,
      \tx_cfg_lid1_reg[4]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_39\,
      \tx_cfg_lid1_reg[4]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_44\,
      \tx_cfg_lid1_reg[4]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_49\,
      tx_cfg_scr => tx_cfg_scr,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(7 downto 4)
    );
\g_tx_lanes[2].i_tx_lane_32\: entity work.system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_1
     port map (
      D(31 downto 0) => txdata_i(95 downto 64),
      Q(5) => \link_cfg_data_r_reg_n_0_[5]\,
      Q(4) => \link_cfg_data_r_reg_n_0_[4]\,
      Q(3) => \link_cfg_data_r_reg_n_0_[3]\,
      Q(2) => \link_cfg_data_r_reg_n_0_[2]\,
      Q(1) => \link_cfg_data_r_reg_n_0_[1]\,
      Q(0) => \link_cfg_data_r_reg_n_0_[0]\,
      active_lanes(0) => active_lanes(2),
      clk => clk,
      \end_of_frame_rr_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_multiframe_rr_reg[3]_0\(3 downto 0) => end_of_multiframe_r(3 downto 0),
      \init_seq_data[18]_i_2__1\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2__1_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2__1\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2__1\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_2__0\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_2__0\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2__1\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2__1_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2__1\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2__1\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_2__0\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[31]_i_2__0\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out_0(31 downto 0),
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[2].i_tx_lane_32_n_32\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[2].i_tx_lane_32_n_37\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[2].i_tx_lane_32_n_42\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[2].i_tx_lane_32_n_47\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      \replace_octet_slsa_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      \replace_octet_slsf_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \replace_octet_slsf_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \replace_octet_slsf_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      rst => rst,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid2(4 downto 0) => tx_cfg_lid2(4 downto 0),
      \tx_cfg_lid2_reg[1]\ => \g_tx_lanes[2].i_tx_lane_32_n_35\,
      \tx_cfg_lid2_reg[1]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_40\,
      \tx_cfg_lid2_reg[1]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_45\,
      \tx_cfg_lid2_reg[1]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_50\,
      \tx_cfg_lid2_reg[2]\ => \g_tx_lanes[2].i_tx_lane_32_n_36\,
      \tx_cfg_lid2_reg[2]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_41\,
      \tx_cfg_lid2_reg[2]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_46\,
      \tx_cfg_lid2_reg[2]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_51\,
      \tx_cfg_lid2_reg[3]\ => \g_tx_lanes[2].i_tx_lane_32_n_33\,
      \tx_cfg_lid2_reg[3]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_38\,
      \tx_cfg_lid2_reg[3]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_43\,
      \tx_cfg_lid2_reg[3]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_48\,
      \tx_cfg_lid2_reg[4]\ => \g_tx_lanes[2].i_tx_lane_32_n_34\,
      \tx_cfg_lid2_reg[4]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_39\,
      \tx_cfg_lid2_reg[4]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_44\,
      \tx_cfg_lid2_reg[4]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_49\,
      tx_cfg_scr => tx_cfg_scr,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(11 downto 8)
    );
\g_tx_lanes[3].i_tx_lane_32\: entity work.system_jesd204_0_0_jesd204_v7_2_6_tx_lane_32_2
     port map (
      D(31 downto 0) => txdata_i(127 downto 96),
      Q(5) => \link_cfg_data_r_reg_n_0_[5]\,
      Q(4) => \link_cfg_data_r_reg_n_0_[4]\,
      Q(3) => \link_cfg_data_r_reg_n_0_[3]\,
      Q(2) => \link_cfg_data_r_reg_n_0_[2]\,
      Q(1) => \link_cfg_data_r_reg_n_0_[1]\,
      Q(0) => \link_cfg_data_r_reg_n_0_[0]\,
      active_lanes(0) => active_lanes(3),
      clk => clk,
      \end_of_frame_rr_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_multiframe_rr_reg[3]_0\(3 downto 0) => end_of_multiframe_r(3 downto 0),
      \init_seq_data[18]_i_2__2\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2__2_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2__2\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2__2\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_2__1\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_2__1\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2__2\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2__2_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2__2\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2__2\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_2__1\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[31]_i_2__1\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out(31 downto 0),
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[3].i_tx_lane_32_n_33\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[3].i_tx_lane_32_n_38\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[3].i_tx_lane_32_n_43\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[3].i_tx_lane_32_n_48\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      \replace_octet_slsa_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      \replace_octet_slsf_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \replace_octet_slsf_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \replace_octet_slsf_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      rst => rst,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid3(4 downto 0) => tx_cfg_lid3(4 downto 0),
      \tx_cfg_lid3_reg[1]\ => \g_tx_lanes[3].i_tx_lane_32_n_36\,
      \tx_cfg_lid3_reg[1]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_41\,
      \tx_cfg_lid3_reg[1]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_46\,
      \tx_cfg_lid3_reg[1]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_51\,
      \tx_cfg_lid3_reg[2]\ => \g_tx_lanes[3].i_tx_lane_32_n_37\,
      \tx_cfg_lid3_reg[2]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_42\,
      \tx_cfg_lid3_reg[2]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_47\,
      \tx_cfg_lid3_reg[2]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_52\,
      \tx_cfg_lid3_reg[3]\ => \g_tx_lanes[3].i_tx_lane_32_n_34\,
      \tx_cfg_lid3_reg[3]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_39\,
      \tx_cfg_lid3_reg[3]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_44\,
      \tx_cfg_lid3_reg[3]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_49\,
      \tx_cfg_lid3_reg[4]\ => \g_tx_lanes[3].i_tx_lane_32_n_35\,
      \tx_cfg_lid3_reg[4]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_40\,
      \tx_cfg_lid3_reg[4]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_45\,
      \tx_cfg_lid3_reg[4]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_50\,
      tx_cfg_scr => tx_cfg_scr,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(15 downto 12)
    );
i_tx_counters_32: entity work.system_jesd204_0_0_jesd204_v7_2_6_tx_counters_32
     port map (
      D(7 downto 0) => p_0_out(7 downto 0),
      Q(4 downto 0) => cfg_count(4 downto 0),
      \cfg_count_reg[2]_0\ => i_tx_counters_32_n_18,
      \cfg_count_reg[2]_1\ => i_tx_counters_32_n_20,
      \cfg_count_reg[2]_2\ => i_tx_counters_32_n_22,
      \cfg_count_reg[2]_3\ => i_tx_counters_32_n_24,
      \cfg_count_reg[2]_4\ => i_tx_counters_32_n_26,
      \cfg_count_reg[2]_5\ => i_tx_counters_32_n_31,
      \cfg_count_reg[3]_0\ => i_tx_counters_32_n_11,
      \cfg_count_reg[3]_1\ => i_tx_counters_32_n_17,
      \cfg_count_reg[3]_10\ => i_tx_counters_32_n_32,
      \cfg_count_reg[3]_11\ => i_tx_counters_32_n_33,
      \cfg_count_reg[3]_12\ => i_tx_counters_32_n_34,
      \cfg_count_reg[3]_13\ => i_tx_counters_32_n_35,
      \cfg_count_reg[3]_14\ => i_tx_counters_32_n_36,
      \cfg_count_reg[3]_15\ => i_tx_counters_32_n_37,
      \cfg_count_reg[3]_16\ => i_tx_counters_32_n_38,
      \cfg_count_reg[3]_17\ => i_tx_counters_32_n_39,
      \cfg_count_reg[3]_2\ => i_tx_counters_32_n_19,
      \cfg_count_reg[3]_3\ => i_tx_counters_32_n_21,
      \cfg_count_reg[3]_4\ => i_tx_counters_32_n_23,
      \cfg_count_reg[3]_5\ => i_tx_counters_32_n_25,
      \cfg_count_reg[3]_6\ => i_tx_counters_32_n_27,
      \cfg_count_reg[3]_7\ => i_tx_counters_32_n_28,
      \cfg_count_reg[3]_8\ => i_tx_counters_32_n_29,
      \cfg_count_reg[3]_9\ => i_tx_counters_32_n_30,
      clk => clk,
      \end_of_frame_reg[3]_0\(3 downto 0) => end_of_frame(3 downto 0),
      \end_of_multiframe_reg[3]_0\(3 downto 0) => end_of_multiframe(3 downto 0),
      got_sync_reg_0 => got_sync_reg,
      \init_seq_data_reg[10]\ => \g_tx_lanes[0].i_tx_lane_32_n_59\,
      \init_seq_data_reg[10]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_35\,
      \init_seq_data_reg[10]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_35\,
      \init_seq_data_reg[10]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_36\,
      \init_seq_data_reg[11]\ => \g_tx_lanes[0].i_tx_lane_32_n_60\,
      \init_seq_data_reg[11]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_36\,
      \init_seq_data_reg[11]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_36\,
      \init_seq_data_reg[11]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_37\,
      \init_seq_data_reg[12]\ => \g_tx_lanes[0].i_tx_lane_32_n_56\,
      \init_seq_data_reg[12]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_33\,
      \init_seq_data_reg[12]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_33\,
      \init_seq_data_reg[12]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_34\,
      \init_seq_data_reg[13]\ => \g_tx_lanes[0].i_tx_lane_32_n_58\,
      \init_seq_data_reg[13]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_34\,
      \init_seq_data_reg[13]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_34\,
      \init_seq_data_reg[13]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_35\,
      \init_seq_data_reg[14]\ => \g_tx_lanes[0].i_tx_lane_32_n_55\,
      \init_seq_data_reg[14]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_32\,
      \init_seq_data_reg[14]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_32\,
      \init_seq_data_reg[14]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_33\,
      \init_seq_data_reg[16]\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data_reg[17]\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data_reg[18]\ => \g_tx_lanes[0].i_tx_lane_32_n_65\,
      \init_seq_data_reg[18]_0\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data_reg[18]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_40\,
      \init_seq_data_reg[18]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_40\,
      \init_seq_data_reg[18]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_41\,
      \init_seq_data_reg[19]\ => \g_tx_lanes[0].i_tx_lane_32_n_66\,
      \init_seq_data_reg[19]_0\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data_reg[19]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_41\,
      \init_seq_data_reg[19]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_41\,
      \init_seq_data_reg[19]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_42\,
      \init_seq_data_reg[20]\ => \g_tx_lanes[0].i_tx_lane_32_n_62\,
      \init_seq_data_reg[20]_0\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data_reg[20]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_38\,
      \init_seq_data_reg[20]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_38\,
      \init_seq_data_reg[20]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_39\,
      \init_seq_data_reg[21]\ => \g_tx_lanes[0].i_tx_lane_32_n_64\,
      \init_seq_data_reg[21]_0\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data_reg[21]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_39\,
      \init_seq_data_reg[21]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_39\,
      \init_seq_data_reg[21]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_40\,
      \init_seq_data_reg[22]\ => \link_cfg_data_r_reg_n_0_[22]\,
      \init_seq_data_reg[22]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_61\,
      \init_seq_data_reg[22]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_37\,
      \init_seq_data_reg[22]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_37\,
      \init_seq_data_reg[22]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_38\,
      \init_seq_data_reg[23]\ => \link_cfg_data_r_reg_n_0_[23]\,
      \init_seq_data_reg[24]\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data_reg[25]\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data_reg[26]\ => \g_tx_lanes[0].i_tx_lane_32_n_71\,
      \init_seq_data_reg[26]_0\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data_reg[26]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_45\,
      \init_seq_data_reg[26]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_45\,
      \init_seq_data_reg[26]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_46\,
      \init_seq_data_reg[27]\ => \g_tx_lanes[0].i_tx_lane_32_n_72\,
      \init_seq_data_reg[27]_0\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data_reg[27]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_46\,
      \init_seq_data_reg[27]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_46\,
      \init_seq_data_reg[27]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_47\,
      \init_seq_data_reg[28]\ => \g_tx_lanes[0].i_tx_lane_32_n_68\,
      \init_seq_data_reg[28]_0\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data_reg[28]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_43\,
      \init_seq_data_reg[28]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_43\,
      \init_seq_data_reg[28]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_44\,
      \init_seq_data_reg[29]\ => \g_tx_lanes[0].i_tx_lane_32_n_70\,
      \init_seq_data_reg[29]_0\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[29]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_44\,
      \init_seq_data_reg[29]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_44\,
      \init_seq_data_reg[29]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_45\,
      \init_seq_data_reg[2]\ => \g_tx_lanes[0].i_tx_lane_32_n_77\,
      \init_seq_data_reg[2]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_50\,
      \init_seq_data_reg[2]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_50\,
      \init_seq_data_reg[2]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_51\,
      \init_seq_data_reg[30]\ => \link_cfg_data_r_reg_n_0_[30]\,
      \init_seq_data_reg[30]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_67\,
      \init_seq_data_reg[30]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_42\,
      \init_seq_data_reg[30]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_42\,
      \init_seq_data_reg[30]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_43\,
      \init_seq_data_reg[31]\(127 downto 0) => txdatain_i(127 downto 0),
      \init_seq_data_reg[31]_0\ => \link_cfg_data_r_reg_n_0_[31]\,
      \init_seq_data_reg[3]\ => \g_tx_lanes[0].i_tx_lane_32_n_78\,
      \init_seq_data_reg[3]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_51\,
      \init_seq_data_reg[3]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_51\,
      \init_seq_data_reg[3]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_52\,
      \init_seq_data_reg[4]\ => \g_tx_lanes[0].i_tx_lane_32_n_74\,
      \init_seq_data_reg[4]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_48\,
      \init_seq_data_reg[4]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_48\,
      \init_seq_data_reg[4]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_49\,
      \init_seq_data_reg[5]\ => \g_tx_lanes[0].i_tx_lane_32_n_76\,
      \init_seq_data_reg[5]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_49\,
      \init_seq_data_reg[5]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_49\,
      \init_seq_data_reg[5]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_50\,
      \init_seq_data_reg[6]\ => \g_tx_lanes[0].i_tx_lane_32_n_73\,
      \init_seq_data_reg[6]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_47\,
      \init_seq_data_reg[6]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_47\,
      \init_seq_data_reg[6]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_48\,
      \init_seq_data_reg[7]\(7) => \link_cfg_data_r_reg_n_0_[7]\,
      \init_seq_data_reg[7]\(6) => \link_cfg_data_r_reg_n_0_[6]\,
      \init_seq_data_reg[7]\(5) => \link_cfg_data_r_reg_n_0_[5]\,
      \init_seq_data_reg[7]\(4) => \link_cfg_data_r_reg_n_0_[4]\,
      \init_seq_data_reg[7]\(3) => \link_cfg_data_r_reg_n_0_[3]\,
      \init_seq_data_reg[7]\(2) => \link_cfg_data_r_reg_n_0_[2]\,
      \init_seq_data_reg[7]\(1) => \link_cfg_data_r_reg_n_0_[1]\,
      \init_seq_data_reg[7]\(0) => \link_cfg_data_r_reg_n_0_[0]\,
      \link_cfg_data_r_reg[20]\(3) => data3(4),
      \link_cfg_data_r_reg[20]\(2 downto 0) => data3(2 downto 0),
      \link_cfg_data_r_reg[31]\(7) => \cfg_fchk_reg_n_0_[7]\,
      \link_cfg_data_r_reg[31]\(6) => \cfg_fchk_reg_n_0_[6]\,
      \link_cfg_data_r_reg[31]\(5) => \cfg_fchk_reg_n_0_[5]\,
      \link_cfg_data_r_reg[31]\(4) => \cfg_fchk_reg_n_0_[4]\,
      \link_cfg_data_r_reg[31]\(3) => \cfg_fchk_reg_n_0_[3]\,
      \link_cfg_data_r_reg[31]\(2) => \cfg_fchk_reg_n_0_[2]\,
      \link_cfg_data_r_reg[31]\(1) => \cfg_fchk_reg_n_0_[1]\,
      \link_cfg_data_r_reg[31]\(0) => \cfg_fchk_reg_n_0_[0]\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      lmfc_pulse_delay(3 downto 0) => lmfc_pulse_delay(3 downto 0),
      multi_frames(7 downto 0) => multi_frames(7 downto 0),
      octets_per_multi(9 downto 0) => octets_per_multi(9 downto 0),
      \p_0_in1_in__0\(7 downto 0) => \p_0_in1_in__0\(7 downto 0),
      rst => rst,
      start_of_frame(3 downto 0) => start_of_frame(3 downto 0),
      start_of_multiframe(3 downto 0) => start_of_multiframe(3 downto 0),
      \strobe_dataxy_reg[0]_0\ => i_tx_counters_32_n_6,
      \strobe_dataxy_reg[1]_0\ => i_tx_counters_32_n_7,
      \strobe_dataxy_reg[2]_0\ => i_tx_counters_32_n_8,
      \strobe_dataxy_reg[3]_0\ => i_tx_counters_32_n_9,
      \strobe_user_reg[3]_0\(3 downto 0) => strobe_user_i(3 downto 0),
      subclass(1 downto 0) => subclass(1 downto 0),
      support_lane_sync => support_lane_sync,
      sync_combine => sync_combine,
      sync_r2_reg_0 => i_tx_counters_32_n_10,
      sysref_always => sysref_always,
      sysref_captured => sysref_captured,
      sysref_in => sysref_in,
      sysref_resync => sysref_resync,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_adjcnt(3 downto 0) => tx_cfg_adjcnt(3 downto 0),
      tx_cfg_adjdir => tx_cfg_adjdir,
      tx_cfg_bid(3 downto 0) => tx_cfg_bid(3 downto 0),
      tx_cfg_cf(4 downto 0) => tx_cfg_cf(4 downto 0),
      tx_cfg_cs(1 downto 0) => tx_cfg_cs(1 downto 0),
      tx_cfg_did(7 downto 0) => tx_cfg_did(7 downto 0),
      tx_cfg_f(7 downto 0) => tx_cfg_f(7 downto 0),
      tx_cfg_hd => tx_cfg_hd,
      tx_cfg_k(4 downto 0) => tx_cfg_k(4 downto 0),
      tx_cfg_lid0(4 downto 0) => tx_cfg_lid0(4 downto 0),
      tx_cfg_lid1(4 downto 0) => tx_cfg_lid1(4 downto 0),
      tx_cfg_lid2(4 downto 0) => tx_cfg_lid2(4 downto 0),
      tx_cfg_lid3(4 downto 0) => tx_cfg_lid3(4 downto 0),
      tx_cfg_m(7 downto 0) => tx_cfg_m(7 downto 0),
      tx_cfg_n(4 downto 0) => tx_cfg_n(4 downto 0),
      tx_cfg_np(4 downto 0) => tx_cfg_np(4 downto 0),
      tx_cfg_phadj => tx_cfg_phadj,
      tx_cfg_res1(7 downto 0) => tx_cfg_res1(7 downto 0),
      tx_cfg_res2(7 downto 0) => tx_cfg_res2(7 downto 0),
      tx_cfg_s(4 downto 0) => tx_cfg_s(4 downto 0),
      tx_cfg_scr => tx_cfg_scr,
      \txdatain_i_reg[127]\(31 downto 0) => p_10_out(31 downto 0),
      \txdatain_i_reg[31]\(31 downto 0) => p_10_out_2(31 downto 0),
      \txdatain_i_reg[63]\(31 downto 0) => p_10_out_1(31 downto 0),
      \txdatain_i_reg[95]\(31 downto 0) => p_10_out_0(31 downto 0),
      txready => \^txready\
    );
\link_cfg_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(0),
      Q => \link_cfg_data_r_reg_n_0_[0]\,
      R => '0'
    );
\link_cfg_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_22,
      Q => \p_0_in1_in__0\(2),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_20,
      Q => \p_0_in1_in__0\(3),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_18,
      Q => \p_0_in1_in__0\(4),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_11,
      Q => \p_0_in1_in__0\(5),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_31,
      Q => \p_0_in1_in__0\(6),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_29,
      Q => \p_0_in1_in__0\(7),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_32,
      Q => \link_cfg_data_r_reg_n_0_[16]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_33,
      Q => \link_cfg_data_r_reg_n_0_[17]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_34,
      Q => \link_cfg_data_r_reg_n_0_[18]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_35,
      Q => \link_cfg_data_r_reg_n_0_[19]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(1),
      Q => \link_cfg_data_r_reg_n_0_[1]\,
      R => '0'
    );
\link_cfg_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_36,
      Q => \link_cfg_data_r_reg_n_0_[20]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_37,
      Q => \link_cfg_data_r_reg_n_0_[21]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_38,
      Q => \link_cfg_data_r_reg_n_0_[22]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_39,
      Q => \link_cfg_data_r_reg_n_0_[23]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_27,
      Q => \link_cfg_data_r_reg_n_0_[24]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_25,
      Q => \link_cfg_data_r_reg_n_0_[25]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_23,
      Q => \link_cfg_data_r_reg_n_0_[26]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_21,
      Q => \link_cfg_data_r_reg_n_0_[27]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_19,
      Q => \link_cfg_data_r_reg_n_0_[28]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_17,
      Q => \link_cfg_data_r_reg_n_0_[29]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(2),
      Q => \link_cfg_data_r_reg_n_0_[2]\,
      R => '0'
    );
\link_cfg_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_30,
      Q => \link_cfg_data_r_reg_n_0_[30]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_28,
      Q => \link_cfg_data_r_reg_n_0_[31]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(3),
      Q => \link_cfg_data_r_reg_n_0_[3]\,
      R => '0'
    );
\link_cfg_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(4),
      Q => \link_cfg_data_r_reg_n_0_[4]\,
      R => '0'
    );
\link_cfg_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(5),
      Q => \link_cfg_data_r_reg_n_0_[5]\,
      R => '0'
    );
\link_cfg_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(6),
      Q => \link_cfg_data_r_reg_n_0_[6]\,
      R => '0'
    );
\link_cfg_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(7),
      Q => \link_cfg_data_r_reg_n_0_[7]\,
      R => '0'
    );
\link_cfg_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_26,
      Q => \p_0_in1_in__0\(0),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_24,
      Q => \p_0_in1_in__0\(1),
      R => cfg_count(4)
    );
sync_combine_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE00FE"
    )
        port map (
      I0 => sync_r1,
      I1 => sync_r,
      I2 => tx_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      I5 => rst,
      O => sync_combine_i_1_n_0
    );
sync_combine_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_combine_i_1_n_0,
      Q => sync_combine,
      R => '0'
    );
sync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_r,
      Q => sync_r1,
      R => '0'
    );
sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_sync,
      Q => sync_r,
      R => '0'
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(0),
      Q => txcharisk(0),
      R => '0'
    );
\txcharisk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(10),
      Q => txcharisk(10),
      R => '0'
    );
\txcharisk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(11),
      Q => txcharisk(11),
      R => '0'
    );
\txcharisk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(12),
      Q => txcharisk(12),
      R => '0'
    );
\txcharisk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(13),
      Q => txcharisk(13),
      R => '0'
    );
\txcharisk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(14),
      Q => txcharisk(14),
      R => '0'
    );
\txcharisk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(15),
      Q => txcharisk(15),
      R => '0'
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(1),
      Q => txcharisk(1),
      R => '0'
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(2),
      Q => txcharisk(2),
      R => '0'
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(3),
      Q => txcharisk(3),
      R => '0'
    );
\txcharisk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(4),
      Q => txcharisk(4),
      R => '0'
    );
\txcharisk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(5),
      Q => txcharisk(5),
      R => '0'
    );
\txcharisk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(6),
      Q => txcharisk(6),
      R => '0'
    );
\txcharisk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(7),
      Q => txcharisk(7),
      R => '0'
    );
\txcharisk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(8),
      Q => txcharisk(8),
      R => '0'
    );
\txcharisk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(9),
      Q => txcharisk(9),
      R => '0'
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(0),
      Q => txdata(0),
      R => '0'
    );
\txdata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(100),
      Q => txdata(100),
      R => '0'
    );
\txdata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(101),
      Q => txdata(101),
      R => '0'
    );
\txdata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(102),
      Q => txdata(102),
      R => '0'
    );
\txdata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(103),
      Q => txdata(103),
      R => '0'
    );
\txdata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(104),
      Q => txdata(104),
      R => '0'
    );
\txdata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(105),
      Q => txdata(105),
      R => '0'
    );
\txdata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(106),
      Q => txdata(106),
      R => '0'
    );
\txdata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(107),
      Q => txdata(107),
      R => '0'
    );
\txdata_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(108),
      Q => txdata(108),
      R => '0'
    );
\txdata_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(109),
      Q => txdata(109),
      R => '0'
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(10),
      Q => txdata(10),
      R => '0'
    );
\txdata_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(110),
      Q => txdata(110),
      R => '0'
    );
\txdata_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(111),
      Q => txdata(111),
      R => '0'
    );
\txdata_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(112),
      Q => txdata(112),
      R => '0'
    );
\txdata_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(113),
      Q => txdata(113),
      R => '0'
    );
\txdata_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(114),
      Q => txdata(114),
      R => '0'
    );
\txdata_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(115),
      Q => txdata(115),
      R => '0'
    );
\txdata_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(116),
      Q => txdata(116),
      R => '0'
    );
\txdata_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(117),
      Q => txdata(117),
      R => '0'
    );
\txdata_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(118),
      Q => txdata(118),
      R => '0'
    );
\txdata_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(119),
      Q => txdata(119),
      R => '0'
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(11),
      Q => txdata(11),
      R => '0'
    );
\txdata_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(120),
      Q => txdata(120),
      R => '0'
    );
\txdata_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(121),
      Q => txdata(121),
      R => '0'
    );
\txdata_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(122),
      Q => txdata(122),
      R => '0'
    );
\txdata_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(123),
      Q => txdata(123),
      R => '0'
    );
\txdata_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(124),
      Q => txdata(124),
      R => '0'
    );
\txdata_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(125),
      Q => txdata(125),
      R => '0'
    );
\txdata_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(126),
      Q => txdata(126),
      R => '0'
    );
\txdata_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(127),
      Q => txdata(127),
      R => '0'
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(12),
      Q => txdata(12),
      R => '0'
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(13),
      Q => txdata(13),
      R => '0'
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(14),
      Q => txdata(14),
      R => '0'
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(15),
      Q => txdata(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(16),
      Q => txdata(16),
      R => '0'
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(17),
      Q => txdata(17),
      R => '0'
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(18),
      Q => txdata(18),
      R => '0'
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(19),
      Q => txdata(19),
      R => '0'
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(1),
      Q => txdata(1),
      R => '0'
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(20),
      Q => txdata(20),
      R => '0'
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(21),
      Q => txdata(21),
      R => '0'
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(22),
      Q => txdata(22),
      R => '0'
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(23),
      Q => txdata(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(24),
      Q => txdata(24),
      R => '0'
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(25),
      Q => txdata(25),
      R => '0'
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(26),
      Q => txdata(26),
      R => '0'
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(27),
      Q => txdata(27),
      R => '0'
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(28),
      Q => txdata(28),
      R => '0'
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(29),
      Q => txdata(29),
      R => '0'
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(2),
      Q => txdata(2),
      R => '0'
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(30),
      Q => txdata(30),
      R => '0'
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(31),
      Q => txdata(31),
      R => '0'
    );
\txdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(32),
      Q => txdata(32),
      R => '0'
    );
\txdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(33),
      Q => txdata(33),
      R => '0'
    );
\txdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(34),
      Q => txdata(34),
      R => '0'
    );
\txdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(35),
      Q => txdata(35),
      R => '0'
    );
\txdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(36),
      Q => txdata(36),
      R => '0'
    );
\txdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(37),
      Q => txdata(37),
      R => '0'
    );
\txdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(38),
      Q => txdata(38),
      R => '0'
    );
\txdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(39),
      Q => txdata(39),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(3),
      Q => txdata(3),
      R => '0'
    );
\txdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(40),
      Q => txdata(40),
      R => '0'
    );
\txdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(41),
      Q => txdata(41),
      R => '0'
    );
\txdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(42),
      Q => txdata(42),
      R => '0'
    );
\txdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(43),
      Q => txdata(43),
      R => '0'
    );
\txdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(44),
      Q => txdata(44),
      R => '0'
    );
\txdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(45),
      Q => txdata(45),
      R => '0'
    );
\txdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(46),
      Q => txdata(46),
      R => '0'
    );
\txdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(47),
      Q => txdata(47),
      R => '0'
    );
\txdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(48),
      Q => txdata(48),
      R => '0'
    );
\txdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(49),
      Q => txdata(49),
      R => '0'
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(4),
      Q => txdata(4),
      R => '0'
    );
\txdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(50),
      Q => txdata(50),
      R => '0'
    );
\txdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(51),
      Q => txdata(51),
      R => '0'
    );
\txdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(52),
      Q => txdata(52),
      R => '0'
    );
\txdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(53),
      Q => txdata(53),
      R => '0'
    );
\txdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(54),
      Q => txdata(54),
      R => '0'
    );
\txdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(55),
      Q => txdata(55),
      R => '0'
    );
\txdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(56),
      Q => txdata(56),
      R => '0'
    );
\txdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(57),
      Q => txdata(57),
      R => '0'
    );
\txdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(58),
      Q => txdata(58),
      R => '0'
    );
\txdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(59),
      Q => txdata(59),
      R => '0'
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(5),
      Q => txdata(5),
      R => '0'
    );
\txdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(60),
      Q => txdata(60),
      R => '0'
    );
\txdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(61),
      Q => txdata(61),
      R => '0'
    );
\txdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(62),
      Q => txdata(62),
      R => '0'
    );
\txdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(63),
      Q => txdata(63),
      R => '0'
    );
\txdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(64),
      Q => txdata(64),
      R => '0'
    );
\txdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(65),
      Q => txdata(65),
      R => '0'
    );
\txdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(66),
      Q => txdata(66),
      R => '0'
    );
\txdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(67),
      Q => txdata(67),
      R => '0'
    );
\txdata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(68),
      Q => txdata(68),
      R => '0'
    );
\txdata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(69),
      Q => txdata(69),
      R => '0'
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(6),
      Q => txdata(6),
      R => '0'
    );
\txdata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(70),
      Q => txdata(70),
      R => '0'
    );
\txdata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(71),
      Q => txdata(71),
      R => '0'
    );
\txdata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(72),
      Q => txdata(72),
      R => '0'
    );
\txdata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(73),
      Q => txdata(73),
      R => '0'
    );
\txdata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(74),
      Q => txdata(74),
      R => '0'
    );
\txdata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(75),
      Q => txdata(75),
      R => '0'
    );
\txdata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(76),
      Q => txdata(76),
      R => '0'
    );
\txdata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(77),
      Q => txdata(77),
      R => '0'
    );
\txdata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(78),
      Q => txdata(78),
      R => '0'
    );
\txdata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(79),
      Q => txdata(79),
      R => '0'
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(7),
      Q => txdata(7),
      R => '0'
    );
\txdata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(80),
      Q => txdata(80),
      R => '0'
    );
\txdata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(81),
      Q => txdata(81),
      R => '0'
    );
\txdata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(82),
      Q => txdata(82),
      R => '0'
    );
\txdata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(83),
      Q => txdata(83),
      R => '0'
    );
\txdata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(84),
      Q => txdata(84),
      R => '0'
    );
\txdata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(85),
      Q => txdata(85),
      R => '0'
    );
\txdata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(86),
      Q => txdata(86),
      R => '0'
    );
\txdata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(87),
      Q => txdata(87),
      R => '0'
    );
\txdata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(88),
      Q => txdata(88),
      R => '0'
    );
\txdata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(89),
      Q => txdata(89),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(8),
      Q => txdata(8),
      R => '0'
    );
\txdata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(90),
      Q => txdata(90),
      R => '0'
    );
\txdata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(91),
      Q => txdata(91),
      R => '0'
    );
\txdata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(92),
      Q => txdata(92),
      R => '0'
    );
\txdata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(93),
      Q => txdata(93),
      R => '0'
    );
\txdata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(94),
      Q => txdata(94),
      R => '0'
    );
\txdata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(95),
      Q => txdata(95),
      R => '0'
    );
\txdata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(96),
      Q => txdata(96),
      R => '0'
    );
\txdata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(97),
      Q => txdata(97),
      R => '0'
    );
\txdata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(98),
      Q => txdata(98),
      R => '0'
    );
\txdata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(99),
      Q => txdata(99),
      R => '0'
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(9),
      Q => txdata(9),
      R => '0'
    );
\txdatain_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(0),
      Q => txdatain_i(0),
      R => '0'
    );
\txdatain_i_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(100),
      Q => txdatain_i(100),
      R => '0'
    );
\txdatain_i_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(101),
      Q => txdatain_i(101),
      R => '0'
    );
\txdatain_i_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(102),
      Q => txdatain_i(102),
      R => '0'
    );
\txdatain_i_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(103),
      Q => txdatain_i(103),
      R => '0'
    );
\txdatain_i_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(104),
      Q => txdatain_i(104),
      R => '0'
    );
\txdatain_i_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(105),
      Q => txdatain_i(105),
      R => '0'
    );
\txdatain_i_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(106),
      Q => txdatain_i(106),
      R => '0'
    );
\txdatain_i_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(107),
      Q => txdatain_i(107),
      R => '0'
    );
\txdatain_i_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(108),
      Q => txdatain_i(108),
      R => '0'
    );
\txdatain_i_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(109),
      Q => txdatain_i(109),
      R => '0'
    );
\txdatain_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(10),
      Q => txdatain_i(10),
      R => '0'
    );
\txdatain_i_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(110),
      Q => txdatain_i(110),
      R => '0'
    );
\txdatain_i_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(111),
      Q => txdatain_i(111),
      R => '0'
    );
\txdatain_i_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(112),
      Q => txdatain_i(112),
      R => '0'
    );
\txdatain_i_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(113),
      Q => txdatain_i(113),
      R => '0'
    );
\txdatain_i_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(114),
      Q => txdatain_i(114),
      R => '0'
    );
\txdatain_i_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(115),
      Q => txdatain_i(115),
      R => '0'
    );
\txdatain_i_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(116),
      Q => txdatain_i(116),
      R => '0'
    );
\txdatain_i_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(117),
      Q => txdatain_i(117),
      R => '0'
    );
\txdatain_i_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(118),
      Q => txdatain_i(118),
      R => '0'
    );
\txdatain_i_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(119),
      Q => txdatain_i(119),
      R => '0'
    );
\txdatain_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(11),
      Q => txdatain_i(11),
      R => '0'
    );
\txdatain_i_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(120),
      Q => txdatain_i(120),
      R => '0'
    );
\txdatain_i_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(121),
      Q => txdatain_i(121),
      R => '0'
    );
\txdatain_i_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(122),
      Q => txdatain_i(122),
      R => '0'
    );
\txdatain_i_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(123),
      Q => txdatain_i(123),
      R => '0'
    );
\txdatain_i_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(124),
      Q => txdatain_i(124),
      R => '0'
    );
\txdatain_i_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(125),
      Q => txdatain_i(125),
      R => '0'
    );
\txdatain_i_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(126),
      Q => txdatain_i(126),
      R => '0'
    );
\txdatain_i_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(127),
      Q => txdatain_i(127),
      R => '0'
    );
\txdatain_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(12),
      Q => txdatain_i(12),
      R => '0'
    );
\txdatain_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(13),
      Q => txdatain_i(13),
      R => '0'
    );
\txdatain_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(14),
      Q => txdatain_i(14),
      R => '0'
    );
\txdatain_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(15),
      Q => txdatain_i(15),
      R => '0'
    );
\txdatain_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(16),
      Q => txdatain_i(16),
      R => '0'
    );
\txdatain_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(17),
      Q => txdatain_i(17),
      R => '0'
    );
\txdatain_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(18),
      Q => txdatain_i(18),
      R => '0'
    );
\txdatain_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(19),
      Q => txdatain_i(19),
      R => '0'
    );
\txdatain_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(1),
      Q => txdatain_i(1),
      R => '0'
    );
\txdatain_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(20),
      Q => txdatain_i(20),
      R => '0'
    );
\txdatain_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(21),
      Q => txdatain_i(21),
      R => '0'
    );
\txdatain_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(22),
      Q => txdatain_i(22),
      R => '0'
    );
\txdatain_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(23),
      Q => txdatain_i(23),
      R => '0'
    );
\txdatain_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(24),
      Q => txdatain_i(24),
      R => '0'
    );
\txdatain_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(25),
      Q => txdatain_i(25),
      R => '0'
    );
\txdatain_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(26),
      Q => txdatain_i(26),
      R => '0'
    );
\txdatain_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(27),
      Q => txdatain_i(27),
      R => '0'
    );
\txdatain_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(28),
      Q => txdatain_i(28),
      R => '0'
    );
\txdatain_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(29),
      Q => txdatain_i(29),
      R => '0'
    );
\txdatain_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(2),
      Q => txdatain_i(2),
      R => '0'
    );
\txdatain_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(30),
      Q => txdatain_i(30),
      R => '0'
    );
\txdatain_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(31),
      Q => txdatain_i(31),
      R => '0'
    );
\txdatain_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(32),
      Q => txdatain_i(32),
      R => '0'
    );
\txdatain_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(33),
      Q => txdatain_i(33),
      R => '0'
    );
\txdatain_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(34),
      Q => txdatain_i(34),
      R => '0'
    );
\txdatain_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(35),
      Q => txdatain_i(35),
      R => '0'
    );
\txdatain_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(36),
      Q => txdatain_i(36),
      R => '0'
    );
\txdatain_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(37),
      Q => txdatain_i(37),
      R => '0'
    );
\txdatain_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(38),
      Q => txdatain_i(38),
      R => '0'
    );
\txdatain_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(39),
      Q => txdatain_i(39),
      R => '0'
    );
\txdatain_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(3),
      Q => txdatain_i(3),
      R => '0'
    );
\txdatain_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(40),
      Q => txdatain_i(40),
      R => '0'
    );
\txdatain_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(41),
      Q => txdatain_i(41),
      R => '0'
    );
\txdatain_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(42),
      Q => txdatain_i(42),
      R => '0'
    );
\txdatain_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(43),
      Q => txdatain_i(43),
      R => '0'
    );
\txdatain_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(44),
      Q => txdatain_i(44),
      R => '0'
    );
\txdatain_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(45),
      Q => txdatain_i(45),
      R => '0'
    );
\txdatain_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(46),
      Q => txdatain_i(46),
      R => '0'
    );
\txdatain_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(47),
      Q => txdatain_i(47),
      R => '0'
    );
\txdatain_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(48),
      Q => txdatain_i(48),
      R => '0'
    );
\txdatain_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(49),
      Q => txdatain_i(49),
      R => '0'
    );
\txdatain_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(4),
      Q => txdatain_i(4),
      R => '0'
    );
\txdatain_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(50),
      Q => txdatain_i(50),
      R => '0'
    );
\txdatain_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(51),
      Q => txdatain_i(51),
      R => '0'
    );
\txdatain_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(52),
      Q => txdatain_i(52),
      R => '0'
    );
\txdatain_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(53),
      Q => txdatain_i(53),
      R => '0'
    );
\txdatain_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(54),
      Q => txdatain_i(54),
      R => '0'
    );
\txdatain_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(55),
      Q => txdatain_i(55),
      R => '0'
    );
\txdatain_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(56),
      Q => txdatain_i(56),
      R => '0'
    );
\txdatain_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(57),
      Q => txdatain_i(57),
      R => '0'
    );
\txdatain_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(58),
      Q => txdatain_i(58),
      R => '0'
    );
\txdatain_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(59),
      Q => txdatain_i(59),
      R => '0'
    );
\txdatain_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(5),
      Q => txdatain_i(5),
      R => '0'
    );
\txdatain_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(60),
      Q => txdatain_i(60),
      R => '0'
    );
\txdatain_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(61),
      Q => txdatain_i(61),
      R => '0'
    );
\txdatain_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(62),
      Q => txdatain_i(62),
      R => '0'
    );
\txdatain_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(63),
      Q => txdatain_i(63),
      R => '0'
    );
\txdatain_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(64),
      Q => txdatain_i(64),
      R => '0'
    );
\txdatain_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(65),
      Q => txdatain_i(65),
      R => '0'
    );
\txdatain_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(66),
      Q => txdatain_i(66),
      R => '0'
    );
\txdatain_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(67),
      Q => txdatain_i(67),
      R => '0'
    );
\txdatain_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(68),
      Q => txdatain_i(68),
      R => '0'
    );
\txdatain_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(69),
      Q => txdatain_i(69),
      R => '0'
    );
\txdatain_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(6),
      Q => txdatain_i(6),
      R => '0'
    );
\txdatain_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(70),
      Q => txdatain_i(70),
      R => '0'
    );
\txdatain_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(71),
      Q => txdatain_i(71),
      R => '0'
    );
\txdatain_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(72),
      Q => txdatain_i(72),
      R => '0'
    );
\txdatain_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(73),
      Q => txdatain_i(73),
      R => '0'
    );
\txdatain_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(74),
      Q => txdatain_i(74),
      R => '0'
    );
\txdatain_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(75),
      Q => txdatain_i(75),
      R => '0'
    );
\txdatain_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(76),
      Q => txdatain_i(76),
      R => '0'
    );
\txdatain_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(77),
      Q => txdatain_i(77),
      R => '0'
    );
\txdatain_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(78),
      Q => txdatain_i(78),
      R => '0'
    );
\txdatain_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(79),
      Q => txdatain_i(79),
      R => '0'
    );
\txdatain_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(7),
      Q => txdatain_i(7),
      R => '0'
    );
\txdatain_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(80),
      Q => txdatain_i(80),
      R => '0'
    );
\txdatain_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(81),
      Q => txdatain_i(81),
      R => '0'
    );
\txdatain_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(82),
      Q => txdatain_i(82),
      R => '0'
    );
\txdatain_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(83),
      Q => txdatain_i(83),
      R => '0'
    );
\txdatain_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(84),
      Q => txdatain_i(84),
      R => '0'
    );
\txdatain_i_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(85),
      Q => txdatain_i(85),
      R => '0'
    );
\txdatain_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(86),
      Q => txdatain_i(86),
      R => '0'
    );
\txdatain_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(87),
      Q => txdatain_i(87),
      R => '0'
    );
\txdatain_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(88),
      Q => txdatain_i(88),
      R => '0'
    );
\txdatain_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(89),
      Q => txdatain_i(89),
      R => '0'
    );
\txdatain_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(8),
      Q => txdatain_i(8),
      R => '0'
    );
\txdatain_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(90),
      Q => txdatain_i(90),
      R => '0'
    );
\txdatain_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(91),
      Q => txdatain_i(91),
      R => '0'
    );
\txdatain_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(92),
      Q => txdatain_i(92),
      R => '0'
    );
\txdatain_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(93),
      Q => txdatain_i(93),
      R => '0'
    );
\txdatain_i_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(94),
      Q => txdatain_i(94),
      R => '0'
    );
\txdatain_i_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(95),
      Q => txdatain_i(95),
      R => '0'
    );
\txdatain_i_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(96),
      Q => txdatain_i(96),
      R => '0'
    );
\txdatain_i_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(97),
      Q => txdatain_i(97),
      R => '0'
    );
\txdatain_i_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(98),
      Q => txdatain_i(98),
      R => '0'
    );
\txdatain_i_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(99),
      Q => txdatain_i(99),
      R => '0'
    );
\txdatain_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(9),
      Q => txdatain_i(9),
      R => '0'
    );
txready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_10,
      Q => \^txready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_system_jesd204_0_0_axi_lite_ipif is
  port (
    Bus2IP_RdCE : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    s_axi_wdata_1_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[16]\ : out STD_LOGIC;
    \s_axi_wdata[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_wdata[16]_1\ : out STD_LOGIC;
    \s_axi_wdata[8]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_30_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_7_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data[4]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_out : in STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    support_lane_sync : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjdir : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_reset_i_reg : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_reg_reg[28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_system_jesd204_0_0_axi_lite_ipif : entity is "system_jesd204_0_0_axi_lite_ipif";
end system_jesd204_0_0_system_jesd204_0_0_axi_lite_ipif;

architecture STRUCTURE of system_jesd204_0_0_system_jesd204_0_0_axi_lite_ipif is
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wdata_1_sn_1 : STD_LOGIC;
begin
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
  s_axi_wdata_1_sp_1 <= s_axi_wdata_1_sn_1;
I_SLAVE_ATTACHMENT: entity work.system_jesd204_0_0_system_jesd204_0_0_slave_attachment
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(1 downto 0) => E(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => Bus2IP_RdCE,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0),
      \IP2Bus_Data[0]_i_2\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[4]_i_2\(4 downto 0) => \IP2Bus_Data[4]_i_2\(4 downto 0),
      \IP2Bus_Data[4]_i_2_0\(4 downto 0) => \IP2Bus_Data[4]_i_2_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4\(4 downto 0) => \IP2Bus_Data[4]_i_4\(4 downto 0),
      \IP2Bus_Data[4]_i_4_0\(4 downto 0) => \IP2Bus_Data[4]_i_4_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4_1\(4 downto 0) => \IP2Bus_Data[4]_i_4_1\(4 downto 0),
      \IP2Bus_Data_reg[16]\(1 downto 0) => \IP2Bus_Data_reg[16]\(1 downto 0),
      \IP2Bus_Data_reg[3]\(3 downto 0) => \IP2Bus_Data_reg[3]\(3 downto 0),
      \IP2Bus_Data_reg[4]\(4 downto 0) => \IP2Bus_Data_reg[4]\(4 downto 0),
      \IP2Bus_Data_reg[7]\(7 downto 0) => \IP2Bus_Data_reg[7]\(7 downto 0),
      \IP2Bus_Data_reg[7]_0\(7 downto 0) => \IP2Bus_Data_reg[7]_0\(7 downto 0),
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(11 downto 0) => Q(11 downto 0),
      \bus2ip_addr_reg_reg[2]_0\(0) => \bus2ip_addr_reg_reg[2]\(0),
      \bus2ip_addr_reg_reg[2]_1\(0) => \bus2ip_addr_reg_reg[2]_0\(0),
      \bus2ip_addr_reg_reg[2]_2\(0) => \bus2ip_addr_reg_reg[2]_1\(0),
      \bus2ip_addr_reg_reg[2]_3\(0) => \bus2ip_addr_reg_reg[2]_2\(0),
      \bus2ip_addr_reg_reg[2]_4\(0) => \bus2ip_addr_reg_reg[2]_3\(0),
      \bus2ip_addr_reg_reg[2]_5\(0) => \bus2ip_addr_reg_reg[2]_4\(0),
      \bus2ip_addr_reg_reg[2]_6\(0) => \bus2ip_addr_reg_reg[2]_5\(0),
      \bus2ip_addr_reg_reg[3]_0\(0) => \bus2ip_addr_reg_reg[3]\(0),
      \bus2ip_addr_reg_reg[3]_1\(0) => \bus2ip_addr_reg_reg[3]_0\(0),
      \bus2ip_addr_reg_reg[3]_10\(0) => \bus2ip_addr_reg_reg[3]_9\(0),
      \bus2ip_addr_reg_reg[3]_11\(0) => \bus2ip_addr_reg_reg[3]_10\(0),
      \bus2ip_addr_reg_reg[3]_2\(0) => \bus2ip_addr_reg_reg[3]_1\(0),
      \bus2ip_addr_reg_reg[3]_3\(0) => \bus2ip_addr_reg_reg[3]_2\(0),
      \bus2ip_addr_reg_reg[3]_4\(0) => \bus2ip_addr_reg_reg[3]_3\(0),
      \bus2ip_addr_reg_reg[3]_5\(0) => \bus2ip_addr_reg_reg[3]_4\(0),
      \bus2ip_addr_reg_reg[3]_6\(0) => \bus2ip_addr_reg_reg[3]_5\(0),
      \bus2ip_addr_reg_reg[3]_7\(0) => \bus2ip_addr_reg_reg[3]_6\(0),
      \bus2ip_addr_reg_reg[3]_8\(0) => \bus2ip_addr_reg_reg[3]_7\(0),
      \bus2ip_addr_reg_reg[3]_9\(0) => \bus2ip_addr_reg_reg[3]_8\(0),
      dest_out => dest_out,
      p_30_in(5 downto 0) => p_30_in(5 downto 0),
      p_3_in(15 downto 0) => p_3_in(15 downto 0),
      p_5_in(10 downto 0) => p_5_in(10 downto 0),
      p_7_in(19 downto 0) => p_7_in(19 downto 0),
      p_8_in(11 downto 0) => p_8_in(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(9 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => SR(0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(25 downto 0) => s_axi_rdata(25 downto 0),
      \s_axi_rdata_reg_reg[28]_0\(25 downto 0) => \s_axi_rdata_reg_reg[28]\(25 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[16]\ => \s_axi_wdata[16]\,
      \s_axi_wdata[16]_0\ => \s_axi_wdata[16]_0\,
      \s_axi_wdata[16]_1\ => \s_axi_wdata[16]_1\,
      \s_axi_wdata[8]\ => \s_axi_wdata[8]\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wdata_1_sp_1 => s_axi_wdata_1_sn_1,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      src_arst => src_arst,
      support_lane_sync => support_lane_sync,
      tx_cfg_adjdir => tx_cfg_adjdir,
      tx_cfg_phadj => tx_cfg_phadj,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_cfg_reset_i_reg => tx_cfg_reset_i_reg,
      tx_cfg_scr => tx_cfg_scr
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Zefu5SimYIEhXK02myQsrJMKnT8+lpCulizwCvJP3unVv/IiAm0sB2RHoCFFHMHcrviZXiADvy1+
+Pk2Mg+H2w==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
QHQuwAfcyg5LSg7ZyChQTAnLPGfgS5kt2GrOBbwu/89bJt5mpym72PsCo+Zges2nN5k/0+o5lgPC
HCSNYSEJF3fS8IxSlrUNn4ARtwhf37VqWcC9mm4IPDWniQND8o3CcdDfn2Go4FrKfRJLDKcEwhIa
t28OlJJjZiIClloxsVM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a2a7xHswxVU/rhUsohVQAimWDzyyCkNMQW6rXRxv1r8JoUzDk2y68lpww+NzcmInzPW9CeGzerGp
xi0ghWuSAvqxEkMUw1WdZweXopVp9OQOFSyOr2Wl0pi7llf1rk35P/pO4HVRbhty71caA0WwL1KX
wfgF2+O92Qu07AcvlqLhWnRJEdRCOLAdSxtA37d0TZxY4U8jToOcXEVxPGF67UFCdGelOKPIUqNk
JyATHu6lxRYlzNffZ0UnDjXAAYhHZlYwpR4IT4HyIpE4dUJgFWAysNhCTMphNFALMRlFp8bgumAP
7WQ0YyPCEopFuErrTzLonFclSRHE3fjM1rFztA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vTrXk/Wi2OauATDSSLqSLKeP+n9+npEsGsQmBJ6qAAi/7nT45xa4LwMSowdN6UETqEvRmeo4VUxB
m90nZikFZP3DAxNlGFO3nrVGch6CxyyNyTj/u/qvYtjvR4Lf/QKlrnTv70dqo/etIP7SNIdp/Bzf
kIU814tyv5pE4v7/4v100jEzuK/gmF+9tm0wUKYG+9kUTbFBi972McsTvbN5LF1avO8BOkf+wY/Y
MN5QMX3JTD5ETkU6JfQ+qarJ4be2Q2icDeZyOycG9gsbQbcosMp6NXihs3slMLSQ9mcXy7ImTHi9
70RhxbcnKegN3quBmCT55L0szXIV4baBqHPkYA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GGQqbsnHrtjKfKMArgIxKTHW/Vr0C/eel5rD95gjez6d24czC1agnPEvhkd43PrgpiqROwUnMJoy
kuf0JQ0D51lpWtzIoZr/l36pzUkVcOUBr/3QR2Vjc9YUU+l7LFjXnD4MW04uMvdpT0h9We17oI8y
ivQ7AtJ0qccQ168kRMYepLSIeiEyBdgp1g/9U3FXa8DPCF6oximh010wBiBEtENEsOdwd10uaobH
lbUOXOP8qSqZVxLqNQGntHVYsMvrBoS9en5IhdL4z9oVNdmBCFUYgPwnKDyh+ouSJQUcqGgVrGby
nMYXDQSf72wqdPmtgCWRzpdRsI0R9DzhngI9hQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sqYYjnUminMl2M3pxhd4vYsUEu2DE6eYJXzFW9+zI0ckV+QvfwaE2Mxz95TbBoBYC0wzheUXZ3gk
XjQcG8GW5HEXyZ+AaWTuTogEX1FPZpehLbM40Bl/B3SxxYwENZvG9oPPiX6gYUNyOqnythgsRCez
4U/OLV4vRlKryX+kV08=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JIuSGmvJg2AVYDA5BQg6Dfg+ckopFOfML9FiEssjn8DX8p07Zh84QXDri7rb1gV7XYDmBxBgCABe
VUkNWpoXXlZUurf4vPgSZTfHIMTMNsO/NyYVMNvjH7Xzo356oRdOBVoBYZqHPW3VBKwrFncBon5v
FR+VKgwifGUkNBWdSjs4lNzXZfWqLrZaMg0NcaaWvw4l0++x+kFekqFvDPgYIqFtikuDj+/bP9kP
8R66QI8PqV7332GRiiezchksKTvz6UC1wg0pgKdRPM7Vhx8xkAiazWxcHNb7TvYMP2YAbjS3hvCt
nx+dLkMKq+nevkMJDZkFfyoHxGyKAtWs2F42Vw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 77488)
`protect data_block
JtyoiFJMWW86ZqOacMSdJglmPl1GGFdzmQybS5eWjcoZEgccpwiqD4jUbazSw84BnZYwcvFznxSF
kJ7MaCTnOLlpQPdgJ14zYJVdXadcHbl5R49NV5zzUMFRtPJg03eNhNh6LnQfq9g8/o8UgYNnPosQ
X+BMMo9bQ2mfY42JSQhOi+/kPS9/oztsGT+hDq+FASdOM30kBrU5xNT2Fn1PJdYz77TasTvczkN9
6AVNei80SYh+M0HC2yjj7mG+fmT24EvauQarSuxvD3HQCLms+Evs+3C0mEhOHdhkIAZWmyvfez8u
BboqJfKZ/BFcPs6amcVVCbJiGn+ydkhGAtCINfkvuosvN+KiDTE176Cg2K/3jRC5A1AwItwyULKM
T3T0yy1unMAThgJaumDGKq8SjtDGzApUFRXKTZmIkdOxWzU52nBMVzqlESH5rZvaF4lzMCqkSezw
CG0+4pqDvbZkIbl2u5nAOa3j2EKtITME8hVe6d7Okt+lg9CC5uOi149nJNI+qN+y2p37tP88BsP/
DvkYI0xHVB9+8APCQb1asZGOa9qrVQxaE8u9yy6JH9it91Q+Xpjr2UjmcaDpm09ES9wFRCluXXd3
yoU9BfvnRL1yRAZ+ADxywlk68/AsStMFzD2KByy7ta6iliu1wTpFP8HkmoY+EXdZcOXqyzOte3hx
wQxbIV5LI5rgjpC2KcxHUJozszYpBC4uJMOoCOG95FU53LAWKj6gbMJ3RpWN53a/+7asRhr2t7tX
z+4tKWhOerIKHJJfdOHG+W5li+ac5E/kHli1WHmbTC/370GqZkyK7FMpAo2pufvqb2x1yv+NkvgW
8vpQrzBDe+YY1ShKtM1LCZSs/vJ2CBZwNIfsPXOtkcElqDZaJocJnDOQYH/ewtn0oIFT7QK3XzEe
NVilJyXbbPTWD321LZwFpBhoiNu2BrRbXTcD6z7DXAuVmL0Nopw25jGvYkQX6GJfQEHXDNj2uPuC
uSkVEQh0rZq3c33xSyeXKNBOjGDEWQ4uvY+IvK5yOeSE4AKE5buKhqXVIUKWv1xLlez9h52MfhYg
mjNeVVwRhQLD4dkzasjaVS/PVvwBsqPOEZNiZgAPf3p3AaEtPPoJ/fTk/XCnEwnfMzamhs4NQPsJ
pvIEQeLS48RStpM8hURXWoei5kh71uKQdLQAJXqPT+ySotji4ZrPlVhX7XjITzHLFG9wQaIJOzv1
6g2SxdlauaTAAmQNAx9Xy4GcNO7SAlgzKi6MtVD4qz8QikspqGQEVK1X5YATdPpmS15mavlfsjyy
DtFIs2oRbfU/yStxJtJE9peiYjV46pnQI5VZtLjHf+fvBbbs9GYHwvMZTKUAZjCqzLmSUYHoYDPv
BnpC5WzB5iXjHcpeAoYKqZNvQR4GpF/bTb1a/FRfp8rF+d8vA8bjyijdy8gXbsUU6rvN5sBaYZZH
oTmvpUFDFTXDXiRefhttlsfRQ11cBbf963w1Ucse1tGFXj5rqFlzenJjLs1ZZw6pmCzWX63q+/Gf
+l20e4ZkvZWsqVlSxJsAfX5uJoogQgmgn7hADATCj/XCxaglbd40f6YuJQEewc67Qnw0COUIslEF
q2un7JZt54/uq3CumXEi47w2DNIkXPB4mVE+bqqAp70ea91/vhTOTSjMqpsK5IvpabA0xtwMAhMP
CzBmyUiWFdiOJuYHbj0Z8JUeybWmlKYPbeZP5qjB1IIWUOBR4Fn6iJpXAOYuGVGkY7i0409+cUod
otYuf6MyM8gwN0OFaaN5+HaxNkUZcTBsrwt0q83JGvq79pE05z3osbjh7iAtX/rlK52T1j+7/1En
EVDBoc074M2toJSmwUnVcaP7d3Z+Ep502uU2WcpXTR8msFjMX1HeIp5D0nd6H4V8WA9sE/yr4gV8
joId9y5Fm9LaZEoJqlPSoS1ZlDFo2wHVufLVwkn0gq0KBPTGMEBN0oPC28ImFY3nJWV+K3udOXu+
JW1yX7M0PzLmu9N2ZsWvj1MDMZtZHEbwV3zwRnfC9bptfwSNZXzggYWZx94czWTqigNm0CeAY+fo
jXSKM2HagjSeD0jd8fzA0iW+dmy35I3ctDEWppQE5dFVoUVKkITTvDkx71bQEB1Z+d6rxXG+b+uU
0uKI1zItWe+TmvHcqlUqCshahfS8iXBJWajDbJndFyv7//b5ycd3vaPWQUg4vm8k6ZDq5DmJBmIL
2e4/FtDPQjfCMZ4Mx1tuztw/81m9q8rvvsnB7BmdKsM1pZKvAiQkpWj+FR6lxIPHMbCduI9O3Gep
zpBcYew2s7iPNQK6PgbOG0plWesiXiIOLHBQK21atyf/8dX6I01IljQuWIAsHBhyF5509XInjHk9
aWls2yWcfAHsdOm3lLSNYx6Q3Xp+gD4siTqvXOvVN+r9A/DyPdkbC/7c2iKIG3RwK3/oHID52uPK
GPTeCexTbmvCQUcKwaRevUxInpdXTVg4MNuYXBnr0CJkYoUtLW9rnqE0J/Fd13rbmxWQzNRyfYnJ
UILlEYlvkp1gBOptyt/9rn/lA/V79vP/8xRAsjpALkCj4yI7wZ/Fxa11wcu1T7ZfuETsR7J5G0Zt
aI6IUVRXi/jiMu7TefYgDaZ+CqIWk2GUJgMEffDbynaKTPJmXBDacs6VvZwzR6rgSsraunCghZOb
NPmx0Kp2i6Qu8xmg2Y3X/ge/3HUnSRyEC7SZB+iVcHRLIJhJGVgEgnIxA9SrDd7EWLrhXgxed8xX
ddJMgbjpezF/Hq/QIbK9Z33gYB9M086lGvyZn5HKeeBvLROp9uPqfQw7SkRfNnbUjIAMq8yy5am6
dtR92vMFXZTvssbzO484QP8VRr2Y4b+iKauGV9u3NYZoRO8goK6PW4wn+mlZ03dlL3h51O2ixAaG
yaRg0JXqIOYhS24QeLcp3gm7GnpJzCwnCevctyyfSgy267T11OEkMQpfYwSme64iHst4NfkmSf61
puGupp93AO/Zu0zudPyOhHK/RKgXfQPm+iRlUQkwvshlPI7oxF/li4rZ3LrqAwHzJkYBoKbxGUIv
kT1Apbl9DoOhm13U1KM6z3EVFkTFGdXX7lZIUDlNe9TqIrXkWoyZ7UaaksJJ7ZRwv5cAv8u8wF2n
5uyjvJhTEABjqrFQJE8IU3QHpKa7bMOw6xWW6LJV9U6Sgvx+4FkOJtUXxWm4//RR4/0QtaC6Qk0+
o+vvWRE8SBXTWf2JB2UxxsBY78yMatp6Lxkdva/XkeL6Fm3/LcssD7YtiYyhFW0RKwcMtHzSpzbN
5VWbLv1T8zL+jwL4+xfm/K+Jb6XL0qcWlONvyunGMS1aVydgNumsU7pq9x4Cd8gjR0RR0Nxos7Yc
5t1aUEAww0851jDKLfM5AZ7xq2sl5pllWxUP61WmYNuB8hh+QgSJHtudRU3m7/dygVbpC7hK3X2M
xFaYKuiFxT08iYAXxBbsJP8GywR5UU/9zZHz2g2G7luA3GoUJmWu68sOOBBz9zoT55YYN8Yk/HmR
3N3KUvCIdURUjTjSBAvkPAmRE5gxugTxevsUQrs0H+SfxIjsa3lymSP7o8ICgLGdxW9kxqBY6ZRg
ED0usFk/9me6mf8suxCif0ew/cMpnozvROX6b7p6joOUGeawk/73ROYsSVTSYz5uCxRakHACwMVi
7V+GgQeP1kEqsyle1K8onp4RPkrnZo7Q2OKyn4pbLXYmXXUOWKOM176Z5Aq12Hm0vu7rN70+nxrV
7KouGexszYkwUTZ+bFmrhGgIp8HYLvnNfPDz+B5IwGpe/hJwk9MwMDMEchQfmFnsuZMxPi67TJEJ
Snr/LPXEiW2i5PDt6gbok5reCNNgy8M6kc3tj6zpN342yFHv3DAj/ZGTiL8g3mJUCUoas3/UTuZV
224ccyEKj/PMjYi7CI83yiyDnVm/lZwXSircV3l7G+i+kMCLHcBTSTz+oFVV7tM7Ll2eh9exqqcO
1lVcga5YLpPDacqpr8NWfGp9uAtNTtXspsV2I4hdoxl5jYuMl/2QS6tQEspAUieULF/RRyLMD5hW
FwvNaq0VuQU6yOX6Sgo6CGBHSdMZqDHt6DRCybkWvkiS+YVqhiGzig0nqsooaytLMYGKtzcDrRI1
ZBOtbXgiltrCeOHkLmGOix7/aVbex8sNndzLR1BNJvMmK6ri6swKPvJMmwIqwfCUet7N2b0tm/Ak
XVSxeOAVe4bX+RKLQSF3YO90mULq0I6h9s8LIoBWEc2rgfTt+yLfobTu7NVv9D9Wuk5W1y2JuZRP
jVRgyuFz84gTDdWCblvzoegd6tEXdNXTWkA/st0+B9XNK8t5hHod45pTmrrzKucYDYULonVD+2mQ
DM728rLcvuuTC+BvofbGtXaGNt8wPNbxXUahwvBM/QKTurrErTiHSP80lvkYnqjtlQ6BnzmySDhD
MM4w9j43LS89k27WCqLYb82Hk5AAHR+D0tYzQ4f2HH5tzuA7FaGQtwFEu0NIyF7vrqdXM0YSuKba
O14ukOFNbyEHFbscxMuxGkm0320GVH/dUjP+Gjtz7FfTHWPFrrbpcDXm/wGM1EFMMhBUiqrnx21A
8fnYNvlEENiePEAEw2BudJClSoTYAu4s6qtJH2GWe1W3b7w2fPgEcnqQ18vdXhTSCCHB5LadFT/H
M6aqONe6meP7536qucN+iMwdd3VOfl/I9a6BY9MMdM62TZ/430ZU4BJUZeqUpjL070Kz01WhU1Xu
GRIROF8Mc0cAhilyxvN7IBfVdGXMq2S528gwMlKzE1teCdN0qP3nhJlepwjUamL7wUO+etFqH35D
hRDAQTCDXB6Rrz6hph13RRZt8pDK7Jh2RllakDPGqmZiTsfT7pRbaGRZqH6BKUssKgPEYJwg5vS1
S5t4ej2KcqjMsMXFX17EXtHm7K9NYwf0fgzpB0QeshI2UquxA1E7dZoALa50R9OB+bfyqhTh/AT1
vbahcQbxHy3sYNbDZ/4InhNASs23rdSEL0mVtxWs6o17bt1Lm7BTomAIR+XGYU6px7dH3EoA8aAo
35ArXCkIEhEdpiIRW+lN3eSSo5K0fGevgpRJvGn9fX40hxmGJC3xtBb3+pN5U6kCGsmn0mkVLxjU
4CGjMLVHeaBG9BKlz8EXF2D6o8X6uOMIW5KDZoC7su4aFoulC7dIXB5VIMvgXDBdu+FHbpZgwih4
XrE/wIh6vtuc9SlxaigRbMSGMO+1Q8ZkkyVQq5a5hsGnbaWAGMxo12kehbJLSoy1b0ZuLbwn4fIj
M17AE8cx/yxt85polGnXnLnEn7S8zd4eyAvEFWNX04F4oRZq+rJU4WVdN+9wvLvYCTdHH9oOew2S
r1t33FOlmPa3lbTzX+Aw8lf3cFQi6j2UHI//++2Bh0hwn1VttdJEqXooimgCd46lZuWurMk7rLEO
heiuj6KBoSfsVLOI67fr8MGWrBwfwx2TF9EK5jeoPXwHv8V/+MxgYKezaFlSlmdJBI1g76stdtbG
XUFmXTqaMlygMyjjx2nObP50A4MHj+NuzfahX18u5NoOWIE06ycmKzVRSNwKUTd3NROgaUwpa/WC
4hn4bMPCijIPz2Qyrk+g7RWuT/P2lNyutdc/6hPQGGIz2nLGch9iQ+4EiN6p+fxKxHZM2Xj7uCEc
4SlOTlzGehErmJZ+v/3JGEjh1CHir/evQ/MteUrl22glTTCzqAagFx7VvdDEzuQDB6knZ59LV2b3
8934MpGaQZgaO43CbjS6owgfk190iE9Edkc6R+W5KdlZnS98jY6Z7W9L+bz27RnyJKM26zGEJhxR
FE37yEn80cx7YTi4+cb60C1FgxSg5Ii8odhMjvBHce2ktNfxzzq1WXvhEVT+qF+Pp8GCA7/OSKON
k/FNTvppS7LYOBjvylmAIZcjjznDQxiYmXolk4JrK27un4tM1EXlxtVuppc1ZAOAbajN4mFqlbxv
HT7lN03xF24VdLMSn+fwirw4Hx7CcICxJxs9Jza9QvuDQbxY3Jp3exhPyd2btvveX1wGEDxWn82H
c6n8Rmd10ibu7eXXLoE4HsYU4o2y3HeJ0ckZvcv9W+N7bGmTj//9P25zkGcJ8CcZ0uW6R2iYBKTS
P7c60eAQVa6XKCiILunWyDblzXLgYEpDRL+3mhhmpz5hCpJ0Vv0ZGrSTOuVaK44sjleG8uhbyKDt
jvGwteOwsUKvIDFNIeAeqP5U0qjCfX31OvbZ9G9CK/yx9Fzv0hUcUiAliYeec63sN429DTBt7flZ
wfaTz1L55mY/wJl80yw+fr1xMMvX8JBmLEClGiAqNRzldMUWFFMQ2xgln032YbEKTQUZiGh2yX+k
IS3cQ60/E6PY4pkdTLnGo8joIWQgzr2l3HjjyiW63VmrhxCgqhQTBx8dCZ6dPWJg8nUj5N9MDEqr
Jgmxw7ybqZ9R6gMTNLhNShEqEt+YR/qvoXOj3byBuoxo8IPEZyR2YmuDi5sLYsk95BiCpS+ph1TO
uDp9qbv26SQHy8Z6LkAJ/Tf0SYvVOTwc7sSSwMUX0AjF5OGJU+XkHbqV5kWgvea/oV2kHtaOFT3e
Rcctht+CKLGuKbIQDCXC+TyrzTBaQYDCFwGT2iCmyM7kwNtkgWWJ8z2NKvw3IY4GgDVbaFSdprqq
gQ+pCgH31+bW/fYgK8Sw2uRZjYkxsDMjOXJFR/Do3KcfWNxcc4Il1NDpQ39cOqT2sa5citceuxwk
zG3JTc6MGd1R1KKqBfvUeN6yWCpouXD+YUkdGyFnHmV1wZpxMTQGu0CRIuI4Obvbk1tTn2aONLRY
OKwCU1lqyAmoM+GCNt9plG8UOqoDdh331sQOcsGVMGmG1Nf3ur35APAZAGprdFJjuQa1HNTdOjXt
C9bsIpTK+KODCA1GXPj0gbJQaXRx0dDngQBFOBfFEV0sG5/Bb/6pbNJ69VEJbR013r9361xH9R9+
sQx/kkpJr14BpzH6mbiJcD8MvwSyUe2PcN7uuBSvOaCxlveqpZ+KMKmVN/3bn8BYQreYMWai/W9A
1yaeotEMNSBlzfx/lw8rPbsgWxypqK4+zSNTAQ/TbbZepwBOMNWkhL4BsqqBdRR8KrjaP4lE1wAn
nSU11tFckxrcULrVL9JRXjr09+ZHrww9svW0r5RUFD/dOtlw2Gaos29btH+1++iF/E449CZMm5Ze
7cuxasMWcmTfpNHJCo5wmuX5Pmn6UWN6w+MitHkrQeDg2+wpIdYtLYHpntvh8L8JeV15O1oHrl0L
uFBdxW9GG/DVfyjCVU3V8gDD3WBX5mqG8AeofI3rR/aqcWAlOkNMTOKIsfW8YhO/hsAIWgrPeAQc
1hBgp20353FyL+ifMlm5K7QcTtrabjTcV+BelBm/b6GQaQLGaOe1Af3/JMEeZD7qYOM0ElaOnJra
NY0f82v4aO+HPZl3pBXaKZ5CInwZn+wDNQTYf4jCfUnfOjSQKd68r3czX8AGwdJEN79IjxPQtqgZ
s6wwH49OdkiHKaFD1kFar33j26YX9mEGcoH2QPA/z8vansKlbJEEQZmHgGFfh4r7lmqcj91krY64
PtE+DdxawSeu/uW4hIL5zgJKCw4GCSrfDLNb1Iex4IedPo0pU2+SVZwUT1vO50ZBtSS7z0RFY6Pj
3asyQ78xzf2ItcxaVqbNG2rNVbinZ98d43A1gnmDQ4Ch0e6lexaS+S8aKMR/lP27VLXby8Hazu12
N+kw2lJQeK1QPdYe3ujbMjw0xZyREaABSw9LeSyTwJzShznr8xEoNKAUVlcSd/0UTZRPa9g96VOi
YOIUWTphjoH6A+6Kpk3oA/2iJ6rFPpukvDoKdnFE5cQ6iIuvc6loaHI/VnflQ0xiD326R2gjQrqw
iX1xFF6QIh772XU2eKCJ/8hapCLuY7FB0dnsJhtk1CqDzcc9Zj0rBRQYPvGUtmGULRnDFsezDSIe
DE2KtzRDsSZiG6n4RPiU51RbjFwra1auIV88fWMj+qq0lz6zr+5Lz+x5HiuscidudfvT7/k7EKNN
RS70VpLY4fztdab97EPlrpLmqoGQncm2SuZdjtCfqBMXplOFxBWV6MgbEZ3lXe/xwSJ4swB++axM
IuGJ2Da4+UGmOoSfrtb7BSx5/5OWxuHuExxLDvEdtpIQZhm0/jCK4JHXYyQlhMpr9NHE2xHCuYVS
UYFIAGGRM6wxr67LqQpp6S6P/oE0y8B/Rn2vIDn9YrL1MgStaNFFSCrpNjb4yZriqRSCLYEdd+kW
dsuHtlFaxuD+9dhYqLH+eqrXW22YPIkva3BJdg6cvREv+SGlbq1ARi1+cCL+eltcIkz37jmZpBZw
Kx5/hYgcFNJqEERvXaCDCh2pBt9Ono14ZQPUPFnDxiNJVJ6l3KRgUMwcNG4VNNdytAfjZp4dOJAz
3uKD3YG5ukiKAgDM7yXCGy/FIlDPoe0/x5glKc93F7Um4E3K9CJVErYXYHCdh/xfno/ZMu50zxD4
HiFV0hbRslKjdyLYAQhCx/rOb21xIWfmI6NymOe6AikiZ7sJ5uMdQ0rNDF2RohBrvw8AGQEO9oyi
zSlQIVn7BALa/udhJ9a1l6B+HmTASffvIojYWr4b2yF4NdlwmA/oMsBCByqTjbFDdkpHcZ0r9o+8
qtAB3fnvPsS998YSOBwWuETcLRNNlVlJr4CcAcjbjeAP8QcWkjbim/Rl5GqjUP4vFR4ASTWVcCFc
fYanX2bpQC1nPxna3NhlivuEP1u5IMsRvAt2XnTfyetdonlp9pg5ClU+CjLqeGvMUsJRUueTYet5
1vV0ES58kZqIHmruJE3PMsf7BgYoxyM8lef9BfWw9m7Ss/yo2NpTSu30/KztdSC00smOgAClspD1
xaIIrhSWmkqnsuf72LY5sFutwJdq0p+0wGBI77tNP6O1nzljime76aI6q38j/7i7mh3wosMEIea5
FeARAkUBv7+8o2qn+JlohKQ+Q51xz/a+hGVvyJxC8NgffRo/4Utt5rT2Hh17lpkESAWVd3VkzFA7
d8V0ihpNOUwmxRw70fQOeYuLNkWdmI6TnCpYi6cFL2q7ywEvJrL6QnSe1n9CNl2uJoG5EbPJIgqt
hE2+W5MwRxhGfMwlK9D4q0JyIvIT4qx3eB/YQIL5pTpJVrBdJio4tM5GyMbyT33jBVKtHGbIoceQ
H3Z7tSlrrMlOcUQhhZDvu9zHqxqSUsQvqkQS/Cq1+x5oor9HYWFI8LXLFBDhNrR4LD6lbFZRsNEX
cRRpTuGhhRDthonsa7q9wF9WDJyXKn67mY2bJ9ZPIxNSo1qgHxK0kMZxZGJxbRLF/+HKSGeO8tiP
H9nyzSzRCf85GFwQ9rYmIvp6jj6frEt5XCImwsSiYRKfvRzBHbh9dda1VdLDOLND8UoXLOlLhbZI
4d01o4z5Zn5pTJTJeFqdHyfBgXh5W6ILOGow3F5D0MtKk6JuTnb8Udx6COSI61RHj+cdZEAr083T
35CARJFYOYF54zRbHAbgh/JpdNNqRk79I19Ock2ZO44/9Hl79MQDQZbNb36kUBf7oEaxpyfgOebi
Fd0XwLR71Y2YZu4ag9n7bq6bbmGfeme/Nl9FE/GE7+eBuIcLluLjlelawzC5/vIt3MHo7esWHl2S
wyjTSTs7iojCPj0uWsFYHB4m6qBJY1gtBQPkfDf/hiqFks6mvthFPtLvrgRPkM1F6o3J0mdL5MFi
0mZ2c6Nl81NRDKNlXZ2zf6FsU0H78U+g7pE43xzU0hT0FoFYWXiXy3ZQ1hs5kXaqPEUhsCnqyMkT
7EG08ls7Kaz+PUqT5Jx386zrxWotpVDtpsRi4W3yZWawtWouQS8aHBeeVvWXdDjRgKj8vv+SDfHg
NohqfFW+wbaLPqOMoDebns/zQsgHdwN9hPAdiH8ogybD+imwkf43xoEY9G23bE2+FNe+zgZ37f3I
8NS7AM3ScmjF+Mt+hoqSEzjORNFcaOL98jNJkhO7fCnpXb4/ZlxnQBFwA9hp8EYjcsOQikYnlg9l
mt6rYPHEdh8bW9qRawtcomSzKi3Q0Rw7RSIo3v2Cwkfzx5+Mo542VqX9HeqvFRzcbLIzOa+9Dmyw
HZRc3MXAKiCZpW3pL11tC6cggFVBYfXKtNCprYFR5AQ0+g9jdPw/6M38TfLT2xPEkb8/0xZZRfrA
W2WjUL8qKhVEZ+87Wi5gPBVDM3wHnOYO7YIAoEFokeZMQeY6T959G+Z5rqRtipE8ipC++cMYOHta
69sjBv8PTUSNxkTd42Mxtl1I6HeTFhqrDZUj7/2FfW0brQ8sFNUQRYmgpG7YIVZjBhO1GXhPfVe/
nvAC8cHPwdA14wrjRLP/uizO53oRLzJrQaO4FRiNMKhoAKftVowLJa0rg184RtS+d0ugF8hs06Q9
dv5vp1uQ++3moAuUd+3B4lrcLNpeOQH/qw9ckV7aRrB3rUfRekIsQbaIHLhopTjq6fWf+XNm2gYm
9t2jpADigtfF1ILUymxJaJ6RspoqBMDmJaYp+MtNIDwUgm10hzgkOQVxAlL4FNoF+CHTxz3TXZXw
qWT242BCGOjX066vc2bs9Fez/THbkz7kMYdZGLau7OamIN6/Im1AoaUTX/ZJ1gjHCEoFoHBsUI8s
uVJaZoIvLAIqNB3Mb8wsmeqTJCCD36UkplTRrp3ExiNU31AfrLuNh+kI5zbyBQxr53UYwMVJWHt0
ZAHVxWCCAEKBDWrkxyUc7+KJdr4DnD4nPZRWYzoytc5JYok67/3qob+ls1PH3OFN6qCfHTe5V20A
OLOAcfbgR6YiGk7ydA13XW3i52dvjBt7iNlRQbYTIOVTEXpWpqwJTnme7jddmY64UX4DqxgwPM2a
qa6LjuGa0V9iccbXRLO//PI6wD1sVcFeODqPV9KKP5/XaF4PUpK0d2rHFU96TPpf9w2PeZ2rIprD
nrJXCc0LRUYMAT4Lbzo1qjYl6NUhqXdVO4ehuGTNQcuEbNcp1G4ABxCVZFrugVIq5/0CTuLptTCi
fRaMyH74cdWpgHuLDncYULrPTwSVogf8Z0sYwbBjG9jQklPrt5S6TroXJ/prSPt7ENPgN7kpfm0q
RYJ2Tvnu0q1z1ZGeO9ZW2+uLMpBMk773+lh6+FZeyZHa3q6P5eELinwPR59br3LyM7l37odV16xE
lxCIoGbWWZIHqNJPu+uM4hG5suqdzLba8wwBf0orlo8+ZYzzdAiG2kLV9ifqsvdjL3HOFP4hP9A/
AdN8S4m8CDA71EYbk+RTmkqU+aAPFk1uMiASg4bVXlmfhFlESFre+yvs3F+VBCFdgGhj1mHXaG8O
gIrvzoWiVkacFcc37g78/axMlDP/sGrw9ryhpsU39Wr6tpDI6mQWHR8Q28pPNgW3xiskrm5oQ4KF
w+ym7I8M3jVLz31YI83KMUFMJp7Wtu7VQra77cLxIOtnqJskK8uINqeE1Z0FAwChvrtkSyR2gwTP
I8EfFphwVxdoo0+ApQsrO5xeboLA3iZZ8ASk5333XCTXYgSTMdiYI1+OmC5J792XU5XuQOIbYjvk
+HWfdNz08kOOK49hm9fh5PXOt9+AcS09zRXlnungX+pLmDvhiTsOKr8nznFGO8txXiHfKizsXrjQ
FcZNs6R4797DL6dh0T8VNbFgRuvPd4N3PQfkwqmUqjAE2fPjYZthe+/bV9NnRK/gSxnnsGfjrs07
sEONEZOvmcDuTIRkpj2PUesCFODqvwh147G5QJ01nYn3XoDjbLcgtJu9H0ZQV3huSYW044kC76D1
ziwuFLzKnj8WTf4+1cOi4vE8vLCkk+cSHYc1quWbSvHU3ZiTgprcCaame8mV9VRLidTYoWXIvCrB
AurbS5JbQ0G0CmEVPIsxcnndGlOtndZmuesG7VRi0LU3NPCTyvLOHHBul6att4gsKxn4E1Pz2P0/
kEzfMhg/vQG95fqe3VdqCpM1Z8h1vj6jZ4l9JJm6ZpxhwqNb1ltygAA6SdDisB0nu7q0plxve3m7
yFYz3WucEC1PHuskZ+Fe/4kKdsZvRBN9M+i72OwZeQCP+gEnjQNtPVJkvaELxcdL4md6lv21Kp8n
x0v71HkV0JEbrNJvLvbdLlMquj+Al7+8uXhRUCTIQ20UMT625YJ6WJ3YKA+vUkeT1a2FbKtXW8bb
7RlNsYbxN+gJ56nyWwmIYqDmiTGlW+l26lg6PBw4HfgtudVFCScmubnqvrrYsRSyN0irpakgYJpN
XRZBI6815WRkYq7o4SqWn17mIv9w8BAXDeGDj8MfMtBjCqBJZKnea4iD30/yfqtTyrp6qZ/oVQWk
dryQUCtjUqLnv8GHzOVOk1Rre1rQFwUNeB3gjCNHWULNF87LivAXIfxq3oxtRrheaof4E6anM34v
peXVhbB3WFdat9v3WsiIJeqRkmCTpfFjnCjhaupSvX9BgJZvrbg+eD1P1ThSpn8e1XK+XEU8ra7K
8+4Cvg8fHUglV2QNxJRYDBt9nNvVeks9O3ONXg23j9v7vIlCEs5I+ulp+fGTCkHIYLwMf6g8qO9F
FG5yZUKkw8tT9aW7buKC8eq+NSjFubK2pd/s3y0oQ+vugmtZKBaqG9Zotk8R/4FDPBsdQxW0CW/G
dZYHnnqfUzKLJkDBoz5b3a3XXF2aj8QabZk9dmkWE6ZiDSgmfeC8hpq2fOPe0AeRxe5+I3lPMbD4
Mdt7RVC2fSIPDv7H24TLgjLrCalCMP9oZw3ecTkvjSUdCJRms9zsFB+mRtqZulbmQBHOsI8tIigG
0voQIN3DpBC3lXIl1IpUtzOu5j8LTJGQCVxw14CkD+lHqzQ4Yht+rXP8y9fe0Sc6IzfJfpwtu4R2
uWFtd9nc1/0oBBLmGfEcAWGEZ+ELHzBcROmPLSufiXy0XtLatD+hhHV4L1DD2iUqpfEllMm/pNFU
0QJOi+ffbdleGiR2B5vOPTD9wmpK+/Ik8DvagOFb0oxpRlMZlMkV7eL2bDZf1nIj+sVRNbIIv+zp
2N5zzvW/PGiPMHfLk/Mc4cXmNnK4sDPs5Yiw2MUnSRu0PR3tWa6yI9GjWlC1oOcR0zx64ABnSxON
j5oML9NKQdENSb6oq9rkTX/R4uoK31CC/7gSdY9Jsawbg4xOWAEYHsMtbI7Z0cgS2QFHrOG8/4fi
+FMydJrSkViJJ8BAF0VLqjdzZaSWO/TReOcb6jZCIbGmRvA1g8tZqygl/GMdyfr5iy8YVvEJmEJs
Fj5Kr/gMW5Lb3lLPJU7d58qwgKnc3xEPVmqBc4n7jMNHiLnDrKsukTXHcKCgbUzpOLA+v5kVfDJa
nKbWX0VUUfqZnWaC+CVw+DKBOOw/fsMTiw9yhwrehDauK/bc3qEcDC7CKFpO5wodxAbmmOKKzq21
GCjQTHaqw7P8jWqWgUBHM03+gmTQulBPFizBGjgh73dW1cstZKy5iXQT0hWpxhtcTbrMeNBg6fOG
EtkhyC9G7T7u39ETMWBacQkhB8zHR8VRRKaS6u3KVsXXRxmR8AE9vQJIMZfvZoPcgO3I1C/w1XJ0
jYNedt3i5QuN0PsemEBim+Td2ERX0SGb/XlEOXijzqHxg67JfGMekOXBQ8tWADaVWEA8VutNxTF6
XHPlm1znPXM1CrJ1ycztjrsCu1o0Zk1Am4YlCYhSgICkvVZwAphuFGaDcg4a6Azv1zitRHB59KaS
aAfJZEUuj0Tm3ixuTA40UuySGOdMBlTYO/yn10OkInpu0iugooX2vF13Yz3/+6PmEVkNboFLxU9B
6olVssPLr2gyvPeNAyWfx8KpKaIZNBRMI2jODXKCR0LPQDdNsswvwkA/R3htnvazQZc71uGoatIg
HmKxBqVAw+DzupfNEtYSKGb/tyKmUlwJFtgfZwyqzVPGNP1PZOKItrHKTT9ViQOdtlpu3JKVpnCD
YZcQ9MvGfcFa05ZgSNuDB/psxdHOmCJmVYAUaDiBx01b1/fDle0pNmJ7WpSXgsAVaX2M3e1Td0H1
WWA1J0omg5bTZxJ1+HEUCLDzomfvXMr85TCBj4WpQIxxAvsCwpvnPSYIMW8BxNiUNevDYkSFjMcR
t45U3Lj0Weo2/h2y5E4s4AIRFt3/6SLwr61RLTuFJ/gboEbQmeNUXlmpddFCVcR1NYrGagritYS2
JKIqnQYY9VIrp3nGCwO+M5CRcZIxgBs3t5FBO01pAmcYSPK+cyIvTCrtE9BnLQ2obcJoo621S4uW
ATFlPoxmsNRhiw9UqVSiD9ibWHPBySWSdOQkzqsBOSSGGLb+YldFu3uO77JDlM10AwLlM4r/ury/
0OSebHMOjYV2JoRRHiZiFQ13RfW8rx3Uxz+UX1BKz8kC2p+3FAntt/z5ytqUel3mCe7eDv9vdG/0
ADQZQpyehG7Jvirai+sHXhjOX+6gIL70fZbvLDp9l2wzwmaN01sGdi6MXlvK+fu2pJnakMAK92OJ
jTX/hdTmFRweYNsI8XtudZejtb0SxMfNjFrzjlXgXHowIdJFaawyD45yoaOBL7yV0+Xb8D8UqM7R
0YKnz/+AtZuZ+qcvB8YEa+aZpSFp31zr2zvMQ9ximH0yzdCB5lB++a4oVFxon/GcOdNSYeYJDMA3
GWshrMxUu0pa5a3j4Tj4RWGIgDDWpk4NybELvU/Bfx3eB0RfrO6UMCesOdJ9/7vV3lKItOiZNVe1
21c1/mAkehIe9w/yKXUjes5ZCoGrc61zI/H8sSJVLFGEGhFnEMtDgDElWMp5yE934ojJLHn2uEM1
MZk6iZZoXzvKBVXupAEeqXBVfvTXj4cxlw6MDi7f/ktEKIGVvleHoNqriEqZgN/Ymk5LGmGPWfBG
cUpMXJWG8DzNBGOJ7AikYQo3wkzblZYvB97P3lpyEUGmoTKoKyEFmZldu2hGH3P0XPcjEmzXU5Q1
jeUf+aWLM39kRBSku3Qq4wuxpG+Rv0ieMGclJ33XCK+daWtS2yp4+QB4XXz8ZgDV8NSAOfUCf2Hl
NzrWUBWGacsZxPi2GHa8QG6yMctuuKrcP0/cBSov8XSCko/yU5nIC/p+JDA0YMTMzc49LY9+6lVU
32b6y0D7eqacZp5JPs4KdrIuxdJCPxX1ZB2EN2ZnYKVmVVPyzSt5cOYUvU3OsjcC9xfIBeePGfCt
pg/XeyONjvaCZEBvhBhD/ImHZSrlX9koxLa2Uz6lN1oTU39vYCcha33SMse70BU4fon8nhXoXjmX
z3BjLtimdW1up8QVH32qqCsWqzJNzJgcU0bBhbnt9rtbkDs5ZYRCI25Ig/ed97lQDItRPQLgb1sD
oB1aZLtAaRVKGtUhBfFuWdg42IKsp0+5O5YjfEOnNJbRJ55YK5mWJnGUpwixSO6K1trlv+7hTRo9
CjPpCzswyqZmdq2op+GT3ua2C91t+KhLKkmkervrfqOFum0zMXPupJPo73UOKzEoHpi4LhGZEMYQ
Xt99fsxdFz72xRc9dP4UOLNf5QqzZzurTD0FU5A8YQURnwuen0vrKEayNMYETMTBhyBxR/AsB1ta
taPulT0FBXF24ltoPmX0FcctawF6kt0YJTC+jAa1v+5QAz7xBtU3HSbsXbr57jby0SKUlaULgE+X
IzK1MN+bjyJSXplUqTzylliCE23ZCGdj0l43m14EB+kA5AVmB0OZpAej15pa2unfqpSkMqxpRX8m
KmraBL5SxvevlhndaI/inquG6nx9T8OpDHFPHeUD+Nhqq5QUthqLha9ALkDfhndWAJYY2h44wnxy
YHzNws3j83ga2jhBLr196i1p1i5CknJ0wl34j1e98GP9lNIBBm0QW7U8qAgca+gjNJlHM0Xc+MCd
Qo/ACGkiqpEUWM0lBRcw+IgJm+rvhxR3inBY/k4r4rlb7v+VOAvoPjCHPCO9vpxIVOHK5p7ETSlj
o0m165KLomqAe3377PJbAT0fI4fVFQUAiQ/gUz6tiQ74neGxilELbHaSF8yXdHbHShCUNq9hBySL
tXwkq13QPSKjZJ54VhDW3I6fQPeh6Ard8qnWWAlMFOKuPUfK0UqOlwfPnlEXENCTeJB9xQSbcDke
lGm5p5U4qFupvCBnl+exdn3S43/z6fP+1m5ef4IAvZ9fq6DqZJjDAypkrFAm8TeYUl4qNVQrTJdm
PbwtxWRAXfhEJrq5ZAVTv+Wg1GlYlvpDitlQZpDr7irjOdH3pt0XYZ0cmF6Sq1hOFoZTeKNsuJBJ
xiCsKa4Bl8Fk74q/KgaL86i4S1FNO0aPz1ZA/PFKQCwrwlZCfX0eIOpW6lIl5Csc+9T8x14/yY8H
4x6Ym2Xac+Kjs27/Q+D2ymbXrb5KuK5NJ7zhOO2l28lzAXqwzRirvuZNS2PvDiTPFGLURSUXhUms
l4BXC8zVNuZwuisUOW2jr9Tqk90gieNysLrxIz6bN6nYCT4mGimlyrIWJd+9KPuxVaeiC+PA3aFM
0K547NNYUaBQKj3aacxZe7INSfv4KU0Neq/Js4CdgLKabPthfoxTaa7q8gy1quhBKyRCSsYwhR/j
x0V8hpB2yfiqa2fg6qSOohsqVkN9hvcGDGQdB40qMuY7EmOGEkwcgdACn8hlswpqRRH5dpYf4Z2T
y5p7CrrZMqpO+XFMvI6QA5v1VnZJwBwSXJKLx6DVhht9zpydS4GuJfb7fjg6MvTbdX/emO1Mj0d1
jl/Ov+M8sZO08uRvN5yniM6Y9C7xbDcHU6GenLQDHLFl4ZFbWelxa/bC9V+gdhcoYYXM3gejj1fq
5SFgZ8BMZq+tlBluf3xmZscXHPAkMBl+Bz2vKjwqN5unBDydY8nhxcBv4by8NP7HXI1E85vClK7l
OyMHXHgglCibNJIqpkuPusBo0nn1WDTLJxigdqJUopBLyQG0IR/Z2B3QwVHlUUSNEhZ1hPjD2t5X
qv33honHlpDtsOScHi45DYzBxn8ZtXJHv4JVspyoCG/0AKcqMUh/xXvoLuL0m9nU/9yp9nEnEUtM
9NohlC2WFvnZ+zoZkycumE9uncizoOtaqJFXZx8CKglrV4gDrnRAUpNfOf+H277mFK5FceBICfHW
QFufZFhjmzkIT6bABT9QUxByX/I1Y+leRBYylUgEU+8dicLzTDSmBf50O0vP//byH6jvUeLJjvvM
lRnfBFQdxYJkVzd/jTmcG3I7H4Eq60sa6uK+fcshWvsy5mXFqdYTj7mNpBUlEzorF8SxqCbH1l46
SiCuUNfsfQ24g2m5isooneJFLDlMpElY8GRkJVfTJODsIFeuLH/IPhbV0HCkLEKmNMR+Ix+hEwA4
O5QE9fScWbio38DRA1rTFp49YIO6uBg1t4Bi1Kpi/0CRyvRqeP3h5OM6HVPrGaUw20GrPd972YF4
frp5yfDQN88Z5ye/WHJ6b+IzixwgC2OchRfWi4TyY4Xmk6/xlNXjlsVBSy3a/qDzeFwPwKY0pp3g
/dgIrAnC9ZMULzLV+n/cIiMctvFx9P1CR1VBmWtrC152CaVcAGeTNgjcGiDc7NhkFe5xtfUhFir3
HkZcwklvym8gABFJnvxIWOXWobuyOHHISVTKRbH4kWFxr/8oejXD4PpGypDGykgNV5lvBXFigIr+
/OPOPVIZDPmmHoGhzOftmItcGVmT6JzK4w2o/xgdtSz1jGyK4zoBZaJqWBsyBVF9Xqy7vyHZHgYy
0GCXJz9TrKWxomy4aTa8BZogLXbuZtiNsI0/UrSAd3WHV8f6NPbWw9R5O3xEhxB42mrpTLgjS3LR
WoRqII43rj07KiVk2Y1ihpv7zT+6nR4oAJKUv9g8bguGYPlIxKCZXQWVAfyWhC8PdPm0fK1bD2fs
KtiqGSIP6UkYYWqIJ3pd+OPpbSn8zpvz1Y8QSIqR4IG9UmGEfZUDCK/rR/yicXyBnLybmAPZgWtt
aaXv2jICJjg+OEAcxLfEhpA3okCGl0PNarlpwXwD92CuU/CYy6asUriIeoZcJ6S5zQieaF/vhqzd
LqOMvmIztRfOLuxBUyaA2RHJc2Z7itB7kWpibXsQZeuS6M0eSKa4wKnLXdhKou1W9LlaNGNRQUae
pEIgx+6OQBkXNCO6Sn4HWtKI69jtS75qjgSGpGjfme5lxT9fKuhOyroPH8teoGexqI9a8w00iGpD
E5+CwjrnAXgcY4FR0dKZQUNroqOen7DYnTgXGQntbo8riT4pRgMsrD4LmKYi//iIAruanAh+J0oG
hQgLCSU3YpkHtw8CidKW5UCefzzfKA1sgfp1Hxp2EjYqciq46Cb3BMSbpSGSkwOlnW0q0So9XZqS
MT4TUV/rplIIl2/n1/2jNKUV9+kDYEVJAYfKHh6OA6IfFT/VDf7DC28Lr36uzZwN/X9nJpxAIOcR
ZFmzppIkc6twqA6EREEbiPq7vNdZTLDIi75pKGHKBJzPgVROf9O8KrtFaLeeaBNbHo4Qcti2oYts
GWQL7dOdeil4Jrjfy76hm3skRDOQZ+Z5wWVovSn4rVeFydbjrS8+/VHx9Gb4hrFi0E05K/f0BH4i
hFd0DH5kjamtZHgwj9e9v/HELdXwhLRCGCY9F2wkV76nJMAeJqmAIqbYUOkWLwe3K8hivAlD3hmi
reWTHodIXrE4UuxSKx3zkpaqec9/gH3FPIgBeFus4JPEcbR0JrwfXPOfjskrYWOfZSN0yk6d4gI7
zZMcufaE5KFpytnFH/RzsN3748NVXhOnjfNJKrdBrC5pWWAfZZP/aQDtMqK20KYujD8IAkgQNS80
LIPzuNU12vZCL8rsd+NqKYoLQDTYRoFykhxXgjdoF2o98edi9lFeGqBoYzo4dTxysS7muCf8x56b
mbg0zf5sirevqF1i1MtdfhxBtbN37aOv8Yy/3mbTj0hbIEcMbedXCk7fr0drIWSUflp9x0XpKfTb
AQasTSUxKjMJPN6YO7HHnC6JeWDfs5NjvqBM1ajl97bYCwLyspt2UiVPLbTWhd+hqNiNTVLA4u/h
u/knDZB36ZRsOTZOnI/e04SBB7G6E3g9+rT7S1lRPwIShSYljquB3GqzlbfPsKm+8kIbNoN1bNUM
3VRNZKDIqS28TjxjX6GwsSPIYpr/8UHAcTEBhUq5eMHTrwIINdIyz/VShx+fDtCpgqphEDKfFxMo
m5iUU1KZXjuXZpMnoOTRutSgRDiMVSRfxZt6xU8+cl0yAQZrv7ew93da5N1i6v1xQxF9nUh9Q0ka
b5uBq2uZzLu3MCtYJpFTd7CwUpd23p+Q8DNkEKufKvThMqp2S7uiH+6EJAk3AzobrDIFfcD19tcH
CW7f7h4i6MxfuaAVBI5CTBy7QRWPKIVjopXuws2MqL9Es2FSkjmCPxyfDLWe6Ja+foHzjEL/V+Y7
Zla4oHtY+TE9dn+MJ191hgHnPg8/fU8uPhvcvRV4ekzWp8vjEfYunx/IXmMpRKVvnwrEiAzLGCZM
FYKufK9Qft1FjpKS5TspXrHE2zt2b9sd7Wtut2oGlreFmlt9nX/9TdLZqgK20wB+JiKQKdk+GYLl
Oqj0g1Xt4xMWyRMBg+EOdaW7LmahHHulTOUd7NaX654HdVHdyWNTxRzvNo+WyXqddVst+/dRYqgS
YWz9nSH7mERN19PIhq4Pgc8sfnrsJXWgK5k31g+SDK9i22f9ooZM6fP23eehv+Vdu4rAY2H5w8pn
wtBzL2/jVoG5ghg8C21ZjSseIYkgyFfE2qLVhn3zLCSWswAXFR1n7SG5nXu+jJVlx5RB5+Ur9MXm
OtRh5kxNnpnlB4B5nnyqyIpObGCxA1ejwEfhAtbgD7EBut5TCHGYLLCkgBVdeM5Rz4qU7AhrT1ic
SlNqaBdCOsvYqXeOaJB5shvI+fY0UhI4WFt3gb4Le7pdEKGocwRPh61IYnzlhK3eV8azT2UffFbK
9kjyHQH2tH0abfZGALYfOkYx7oESvpXQhh5zuujJmuILWwugaHwkBVOW/vgfzvYI6KoAbPX358fU
UOr1I6d7XVdmuof7zBf8BirHfx+LtszavlC3hhIMMYSQpKDqeBovfeQM/6VdfcheFH93DUUipbOX
iMLIwXo23oA79yak03eUqqePGFkwG88VvRGUht5Dje12JgY44FDTWcMakveioha6zWcO2iKNj+2X
MO5e9oqAnIp2wndHPg6HIB5Vz0wswtOzKU3WrSio3hfWk48IDBqwXqa6Ti70wQ1T2OZ4648L2Qrs
DgpuOIC4nEv/8lgtr97T91oYarGBCy9lc/m0QBG5I/3y8Xc2E3xPOOTNjX7WoQaLyqUijd/1xkEb
IaRfebqTFPqJlxyvx4rBXjV5FEgNJ/wlatEr3z/WX8jWBfUDt4Lh764ppfV/2lwaA4RdwAKSvj37
72JsdsvvJFXkYRU7a7LqDiItkJGzfWlcuhUBXeb/2iqSryCFuw5VJ9ef6YQq3P4FNC9+l6GJ1NH9
YwogCpbnD6S9C8SsWWJRyY+8AT56JENuStnxzqEMDckT/MfelQvd+c2yIfB/qPQgrd413y3P7dQ4
/SljAo/eVHDgtW0HytWtNCKtoMfIoegodzWuUAED+TjUX4pXEqRUAN/RjFqx7PGv45eFj6Qlk/u+
V+GJIV5pbFwbddaXNLPjNeH3RhN876XNwm10TnYgFIPttSNBgXg7sleAMq7/zPK7EfGeTSjnQ3ni
nC7xQp0GR7XmXE+/5Z2d3hl0ngWsqCokvlnIT2I78XagHXq1x+uWAu4POUzHWD6ASRUPysA8eqo/
OUFz179HEPT00KckfYgfcsAPsuJbK7QOCLU4BhYHyjIOxC950Kb2l2tRITeUEfVFVKTTbO/SNs5x
CEJrKVK5t/CaqEyYuDAukQxdNbm7Z31JfrHhyK5z0gSR+ymZOEGtm1vu2MjSCodoMbsdsDjkXvMV
qQv6vdtJGTwMa1StMF5PG7yVMYcn2Tw+/Nnc8ZCilBhHMjDnPNB1U1VTUpVQPtoYT8IJYxiTWwng
BeTwQlIARXU10/41rMN2OoHCgc1L3u40TdLfDx5euciRdhBHLmmwkj637RiG6nM9gbluvKsBLmS9
xTVdbqTsDf1M4d4L5gLVe0G9oEAa2jlNraKd6t7cPfu7MAA8HNBlC6ea2XpYuylRjhpJoQuCifFZ
QoE5D7c9UJP9NysFrqVpO1olpHnsEXjSZJTlHbn4TuVt1Zz15JqA4+h06SC1zVFDHckh2BpOpsE8
Ciu62ZT15gellPKhN28AkgRjoNrZCSnSyM3tvfiAXAjgiwBY/vK3HxASbWHt/A2tWl36BNN1scyX
akM86SJOVMqUi8qppmXWfFDx8jkvJyN+EPjKd64E0L9FzzhRzCRZ0T6cJ256nGNOBkrP1xiqNl5W
QygCkQlHPYXvtQ3Hkg0P7GovIeuHU25EMTWrdqwrvayppUKg0aZOktQcpXT4Ajj1BSVHSnwhi68X
lwnxSHlCBxQCmliRlDjdGNGBmfSqvWeOvXXzVrvtUnZipfnslL68Vfmu9vTIV1FGlsPWSrcBlAMJ
KMEBr6fe0jEjSnB/6LnRFBnccSQjo0D0J8tyMM8uINGs/aUNJx8ooHWeNR3tMB7s7Sg7v2bu2US0
MZnqKDgN/j6nsogCamrSOaXMraXfwWgVsmNzhAXxm0ZRqFMuOpnyQcgRdo9FFVZXPjDTi0OxHoXA
MR3E6CTv1EFcy3UzobtvF5Df+ZMh9yGOAiY/LAegma3+a+oIxJYgtQghIBeu/kWNADsTAGJiOynI
RiBVgEEnsG0mhFnKfwzkv0mSa1EURgXTL1jj8MxCbKzmQc+Fnj8EVC7mCAvnUt8grmmzbzQTadbt
c3glTQqmqZzt7nO6mMriGKfhR6x79zPdFhh70moI9zQBVgfs7pzg436zvMu9FS5kf8AYYJ5YBqaH
Gy04jY9v31jat0+4cyqWLIwwRCu7M1Pf16ftfxXlFw2pZueiVn0Nn3hBsIN2GcwEIRmYStcnlHx5
04GXYcZeohXwHq3isr48TFa5Qo/shRzusPe3k1RO5Nyhfx/jAdfXRjqCPlUjlwt3TpJRwGm4vl3H
aL19O8DQWKi0UnoC1Jmg4OfqBmGbA6cx4G4ZTvsW/V/2pIjxMgUin0WwVVDbIRsZt74AK/ICAH4x
D/8+GyqfuxxwW+rz4M/z9m9UNWWhMSm5k7sm9r8/VZ3ArZ7ewQsJemvXq7DMlMPbO4rVBk13SJ4+
eXcWmWZuKEIZn6rjDQkvI920XcIZ1AScWmfZUg/Kwvmiylqng4//oyEdjKZcy6GRLyOPmWtGONlq
88YRVQjCcRr7rF1AnuNqK8z0Dx7//tJFiWUDYVfZSmY+oDhIKTYUpjBZ6m3b2kaSTRc+e6XK5NPq
wtzNagZ3951RUVlkAB4pqG3KBiPPwbql7/MpfVUsOROpOJQkbKNkljMKx+p2Lca+0zmTNvzwVekP
JLl582tlGrQT+mwRc45e9tVsb5SYtEHmz9rdksNjCX/sc+ViE2zzt5fVFIw8vRphPJRpZyKjPfBp
xEmxP5hv2E7RzOAdUSXNOnecMSYaPVBetuHzmVAygPVDUadNkDt7R//1o+IpumItBBROEH6sEUUc
5JMwH80LQejZpPHKZpUKSfiYydxNLGvpFUW97nKpZu1pBSHVVHyBnU3OzBYRp4KkwStXhuameP3E
LFs15DBlSDwhdAyrefh830gxqrzAsWIuSpS2AA/ac3HQ4T1PRuDQ5bgOwuMS+WmSAgNRpN5ChWW1
OGs7chIRp2Bp9FPRLpXrfvzQWm0AG20n82vcSvFGl0KMJAjYx/uoqQ/EOUIwhZBN1Sn56mqjMzKI
5oVprZX6TFlKhCU6I3zEkNazJYIw8ZIUah2MrEFqTnxWIlq47J9z/VnCYSPRqlt52fFDk7y7qhOQ
wkZVRbVdwAS0tmOvs4GNdP1asnSUkMtB2/IxOBX9IQOt1PEePn8Wga9R6IZ5AdKUVGXiclskcacF
EtM0x7V25hTaygFz2uYzd835hHfegwpEHeGzbW/U8gd76C9Usfj1PLAuDouuX9kz42C/wLdmsJFw
81L/faNF6q+LYd+HBiVCSalF2rR58qK+ix+Q5WQzwW0ugCns0ESzTPKwxJ72NVH09OZ4bHWuvMVG
DHWrOlIvHk9ZDiYtNeM5+0NlAvF4WnUA6/uFUScYsRCKXSKV19hvSDFCiASFkcimLU78TYATn4bn
KeLZuiwrhZJkmSKmOM++Qvkx4QUjJ+vPoq9N0KuFNX0e2k9it0CX/jq+1azWc3OtT9WZcdknXNsO
lALuF7bN3ztXN7Y+GIHIo+fKEJGLqWGVF7Uxlu/3apaTYBzsnSgGcobwpM1lhRwpNJ+gymPNAQuf
3oaN/Th7wXRJkrL1FPWoFpilqnYWkIcn0a3Yx6euXWhEwsOnQX2479+JrzDmxq3hVLnNweCP0RG0
Ii8w4hgYsGKRxd13yfqk6OlyqOpgXkfNc8m7nRpaMrktUtST2ZQbPY6aLYtpeCdeXbZVAlpgQd9o
5DZNo4YFJ1gx7Hd5qDqdIlPygCJc8KvEU1cVFKwCyWWgnQte6C23KDVY9gN4d+GmZO+H4nIDs8r9
KpillRRBMPobZbyKflFEI8p34Bl3ENOsB9sDvi1sKSUCwC2rFPl6cEoy1LD9j2WFgSfxREbcOldE
hTABy/UnjTqam8uxAyT/VI2Bcf/m4VFb9c7cLczGkXLzCErGAs43bmgp2B+XrhFRDLHwYNC4SGjC
46ucK6A+Jdi+2/jHQUn+e36397Gk5cCtT/6ByJJOqVUY394orgGuguCswZVkvu+nZ9oOhH33/jP9
9OdnHgZgiBkfrE6NlJvnIrF/2Qit+hDc7igBI30+PNHDpi7golbyw8j4PgEEg3Bn7jA2j5zWJACb
bD6HbtINx3RoQz8fb0nGojKB7WZRRiW3RbYBu6Pad1EXGGctu0wvPFAQCJFiJ3rY8lxMaFm3ohlT
3r/EXaD8iDi6rEeCcyGZOc00ooTCa5Sk1BSM5UGX1O0sC/RfTo0W27b7TtEfRKhevlQBS+h1D5tE
CAJuxFSkcFH1uZDpa4liRRecFgIFsC7LbjN7FECY1VjDVe9RnwkL3A3cDCWG3daoJqbIEoRQMYBk
VRtOEWWlfZ4gdIp2kZAkZxZKjPV4cxrixOQNGsCAfEJJW7YTfYjcehXBQ6Ukfeej1p0hNaxgvvw3
uIreW9YFG/5EyaYe4leEZPpU6oaVx1+sSkA866KhNHeICfw7roadBDjlGvHdGU4DxMpKmKCxFj08
PsIjQ5FGzw36fhLPIwiJZppxtuSM8REcSMwpAfz7ZV2m+zOOwtwzXxEbaCPgu81Ml7znwxuhP5TE
4oQsX0wogVQaXsH4wGuxG807cjKYVNNnzwMeRKb+y7zxKDf7tt9acT6ojXOIK8jaFJTlpxIEwqOJ
Mi+vBlleR6M4XXCULvOke18PigJ6rxmtsN7n+Bt8T8RCUONL53ZjQz4LiS49RnqsEJ7t4oiMRfBY
jYgV88dXasb3SUfAAJZqvZqTo1JsC7h4IZQxZGrsDlKdZai2yW2fcn9o/Q4kL3FaEO9stqaFwsQn
j6M4zGSdXqcsAprwbIJL0WrkuWDq0Rg2+DHZNXzBhLatSWkhQ152njINeFCsfNyxo/0hvRYhl5Mb
LJIAQ5ir1II5A2JMbB354BS8L0rLcIEtLaUnjSPgb8OJxvq7H0GaGch6cmCbqjeXZfxAQdBLQiQ1
JE9jg5OW4eFFUTGWVcFjYRPIq2emMoSUIrulGAFNzpHvzlmsVS69lDMbwo9v602uVkx12e+xX57/
TiMvaY+80auIiPrYU920Ch55lNPuq3oIfowIBxHXL1Q236sIqTPIQt04/KkNRLNJPFg8rnWt6A6x
gHv8tDkjwR0J2kyg9RqB3bZ5g49pdYJg91FjZZyv2EdnX2eJXcgywmoPn/M51Uoz4agkEU9yIRYj
psd/pgkTfHnltesFD3JK0cP6/DxRIJLs6KVihp8qR+3zO2UmNZqnO1GjvVnkwteNHBBhD0qUV5qH
avwcllotkOmIOZ9VrCtovRLToOguYeva7jWl9VOL9OwFhuKrxizjpQSqv7P2hResXv+ENgFkB7A8
5SEFuqhSCuCm1fkzA9xlXjA6WEENGPsyuJNa5m3XI4F5KBfh+5tYWvFw7e8QXb0vd70e1apmtb0g
+s6t/ydHFQ7MKNMmCKxX3WAlC6P7xmFo2YlNXetcr0f+V95xTGUu6Wik/jM5JCyulKdf4UKU3CQp
cxiVu3U3ktFanRgA4Vaj5whmM52b1DewbKAlThMckQ7SwjNZP+3JShfoowMr8/XVv7yVsxLhmP/W
skSgcUWKMnVmvO6FT0QuxLKNnae/lBIdZIcimrAvbsJVTaTC5cEhT9Bk9xDhdw/0Qmpj05OZ1QDK
xY4CsIIhC+rJBjITCfoZNeKqv+oae3lox7HpX7iCjewMcYIMREYQaneIq4d4xHGfa85Wyp2NzlkO
o/ksH/oGopkZCWtMv6Z6Yy2aDlRAmklftbG2xMz7FJ+Eaw91dd3do+z7dVWOpSJFRdyVrxzEb/b8
Hyy3Yx1r4085M9hvtN/Fubm+vfr7AC5j7aSD+OC9p/rJeIPQ3MCtBpeKNnmp2Judkt5VP2vwRhD0
9xRJA5VWBWmOScPUZL4mll47E9iU+VAWsq1o57jjxJhx0Bz2MfGHARZkci8nZrefgHHqsQ0fwwDO
xb3wY0fTA0yiYLHzV5LSIXCGMIjWQaD6p7+Tr2KEPE58ezz8BcDZL+kl5IqyZTo+3GdRW5EXv39j
PID5BCLDtzWH/cwWZ0HDfW7S6YqcoWE1n6vs4F+ULVf4yMbc+vW1SwgNER2QQ0Dhw2jZVouLdFVp
VGoEKaaGFeIJZE2d06wj23z6bURW+q/9MrRJT/4kWI4l8afTgg13WYgLgaoJ+YfyFiWFLa5CYERJ
JvPwSfLNkRtD00sTFyBEUtnICFbikwrm+JqGF/4uRI1BEzxvaWURowxvTD79GrFrPd23mq71u6hy
WQ3D5jtFFQRgXTNBQk/fCKr8RQlp7sc+02UAZtBwGGgkPYPB89LPUSAA4orDTzRgojJdyBF+9yIy
BPA4Wx/zym+MWEKGXuhbylODDAnpLFK04eZWPGbLFI0aigkWQrdChpH+8yTEyTwDOJtc8xItUgHF
NM6aPQuDPE7NG1L3GtJhDGuM2HNPpCPCMG3AQ/IekM5GqLY2MU4y8I6S96SQh5aG11jRcbSNRJXG
PAKKRvAuY4mJ55bDw0XSJGwytgIWO1cKZbsiQ7zpQNXeDMG3+kWmApTSKFDLEhwd1pKKzCf7jrzB
F2yEG7iS40emr6nEhYr4sP6EKCnDU8+qHvzcX/B/IRIWyPVmN7+9wlgytMlBTmHMGTUZLC40r/I6
e2PJ92pQyLhBiTIzc9MZdZywkfnwZkbOKWcigaf6/y/DRZWyyV2aiHA0YVW1gRP5PG0uxR6hKHEl
ZnnSU8hD5OnxXQmu9EN105C35pKCbn0hiPCJ5NJjjDmJ6BeGISPy6EwTm0TVY0axWJEYGMfpstAD
G+x/cZ7ntV+yJN91rUQA3nEeILqPHpJU2BupuEOduLcJKoCsR/GybhPe6xXhTMoPJfW2k/TVDUaG
JKHSXd70Sbd5acK8pp04RDnNQ0SxFmE3swSblf5kz23bwe5cULgvRLIj0ZjafK4p7LTFYOaG1qnE
F1mVUG9aaYLoQyGY5sGOXNc7KB0KzLkfR3P4NWyujYDhapm1vDYuK2Qy+bj5+AY1Pi8oQU+Ms1E6
NTEFa1uijm7F6TiWWP2yIIGjELOKnKCP1eqMba7v6JwwVBI6UYh/yirqM/5vXpigVv9KVcDXQm2d
/weVHMnM0fWp/sHtkr/4Ossr/AX6vhxtTtOQ4Gi9uo84hdt7no+BTu3FxuHPmGMumpPPYCBu6CR/
EQ+BO5Ip3NXUUlpxRyNatJOWwHK68TV9Zfog2S/+0TUhviG21XEDI/tSHlTMdkHpucjXy+0/kJaG
c25/vKawBh8WIS4qaYWprs310o8X8Ii4xZ0qlgf5tKPgCV7foh1AqB6j22E3ne3FgJ32Ml34+lac
qxAU3+9kp66c6TeY/nqyh39lyseGUjuUllE2TU2fr1d4uNozz94mZtBQu1QATGauRqPfIPIvyniN
EytXQBUxIsVA1MxIEdO9GikYxwHrksIY58h7BpKRcjKbWKbPaWC4zkLSYl8fNHFPi9qdhHAJMDdj
/tmchNa75BBnB9kGZzUUOb1vkwaQx0ETgNAReg9ERDtNkzwoxtn34Gw+x3pKC6GpdbuwAADzh8yx
QqW+Iq0GcCiRhK1wL5P8NQTWVx/z27Ey9xtC9GbHiEtiD862oleEG9FBN/2NKqgrWE0MHzxVacqv
bgI13sHzfDxr64P059evjkCrjcGTbUZ6t0r33CRqrMG+yQZQlMTF6v6S0UOvTj8rgXm4jkTs9ZeM
aqfqTsewaUerpsckmOxuCYul1eRYUy69OHdOxGEtFiqzscK62vA9ndjVsrIzI+jECUpESrhfPpTb
0Pf1og6B8vgk40cpCbxZXR/Y5tIYtU+mABZAl89lOrHGHdxUa5kaW9woIkinm3riyqmZmK3g48es
Z9FxzMxCZPFoq3qKHZTPQx0rpd4w99ndvj2Ai8LDCpfjTgWZG737dd71LAlk3Chj5IxcjDINGss6
maFngnSBT38jnfD62xCffCkXDBTbz3orF5ASUwmj5Tz0JRX0dphG3JIQkmEOgove8ehAObLZIMwX
qn5i/tWmw0GFPpDpsKbZxpMxi1lVzyIo2NQ6t7/G3D71U7O5EujpvqF0NVBMH044NpS8IBWTZ5FB
9uv2Aj5tXNBVli0aw0h5PZFPXpmIl6CnVAN6wHOG6MSQQRJUo8T1cS312A2lAGgojpKARG1FlX3F
0ik1HVNqbG0InRGvtmIEfSOSgho/DqXMzCMsEGU+J2/b4JeuB/clULF9H8rfLew/pdJj23bxuDr5
TCuNYM6qWyezHEoHpfHgusr58dyVaUq9U7AMgNSD2cLkZGnf/fWiUBaWaTLU371VCdk9avU9XA0I
bYLeiiFyYQV4mkkilcRtAqHSTA/WCzfW381c3iv+5MgTesxZsOdSWQF7343sLeE6Vi8VYnR0EHer
g7j9Uit8lq7rezMbb+ZUbOeWP62fl+41Gu/MUp0VYR3t1q+B6pXZ9HF0dtQ8eyIHWV7v4xWqv5KJ
f0dxpsqLHkGOFTx7/GJaT4gS3PHOBy3Oh4rq2HDEcRikuA7S3js02zM41WZfAQ49v+lRflpykJOx
bHDZgDzfzrK1DHXPOv3I3sNuci/abkeZzmq+faTFNGHYHAZ4c2cQgW4VmVJvv+cKv1CuZWHPPZ13
z4VPMQBAGeFdUccj2NMEutGcrSvAf3B6FKO4Y6nclOIWGJVHJIGvSNBr8jrTegkcOZSIEInm0GUP
gtBeIMxlA/qRM1QJjDXifYotB9h5oJAEflHVncz9gektPG2fQbSVvW4fLctUo0SPKZVz7Rw6Yi4P
sYjgYca55drMDHvZjqdPaFx66lT37UjG1uKaUyYV/M0utip6+LzTCEl4IsfkJt9LnIkDfIOJLSW1
BZSQgoGU88okDa2A5jo8sYoeuc0Knrf3K0vHXXSkZG/yQo2zYwwtrtcH9KEguEmYTe8A/E9uhUe3
UjlrG8ms8ZSiyNNMF9cyENJT5vbLhkq3n1NsTIEQKkUVQT9LD0CUn5mfklH/mDEV1/n10YqJlpFK
FKwvM8+jFkpDSIYTqRCd3PDHo4hwOaBjbuit4O6hm8+DulOi+he/7Mi2vkSx6c+soYh0CywwkQfe
K5zgdLEa3NOO+ufpWUkobx66g1QDEE5/FsO3hzojCeyd3u53xY+mwcPQyHad4dYOUKF2Mk4fbx0a
vhLdTf1hOB8vRvWNwRMYx2BCKomZkT4+54SlwV6KL3SZuQ0JcBvCcA6Q+wLeUrbMA/I+PnU+nIhF
9A7POVYCwvL7Fx6uMfIVJY/fOKZkk4YNklm6wMKk7mP7r1U56tvb7/9ZpRuc5U9Z3ubDbfTF5paZ
XT1oUPdeI392/DS4n9fZqf98FXYeU47G0HdPhwIWSWtbs/KLpd3xQQwD3LYQ+JlHCifpxgXWg1hy
rKE3ouiO4C0a/LXxmWk+jPYFu8QeMBqN3bF44Yxa2mU1Dy42OPg5+2fs81HQ3GBdm2lBIU8R+J4d
vHGriDZYFry5SpBaTkD7qjBDr73aot/3d1t/nXBZNmt8X6Kb4ieZhlAkVSuc+22IDcJcjDBVUQgv
rSMHI7BX063GGnhWWU2qYbJDExg9vL0iVyg0zzulhAhzdvf76hzd15FTElZXKOFD2gMDntSQIUQR
jdXRpXRCX6vFlSJoQrvkfEAx+fg4xScqGmh52MiBl5Y1b2uOukWIkOpqwGbzlZOPRneRlr9eS5Pb
yvk0tsC9QqBRtmpXsQ76nm2A801OeOsoZajBtfvHjressMlZ68gTJOaLiyXJZILqB/+vQM4z/E7y
9L/12w0FifkAw6L1o5clY/GBsyMlzyYyaJogYq9iOXYHQw9sxaukZaoeoJru4FeW+dE8CY/o1uUe
yKiGMPfrb0NIjLeNn8WgJMXx6Fi0C0eJmvTMq2sbakWSqW9m7xc0tL3wSX3i1rrMQt/i377fBbvY
BrZdiR8/NCiPs974EV/N5nMWy2PLFRZeNp6kdULOKDIouPkjSSSDYH0PtWuH8HEh1V7bvGsQLDMm
eomA9NI+p8cD11dUoVkRUdRnmlU8TZIjibDcWayqDlSlJZnbSdQGBogh396vM7ocNWnER93Tt+XT
Zo797hnjK36/HAzGZnNc++aqxaW0fZ8D43l2g46sRnXdf3Ob89zaKpjRWei9FhxXXRXO0kmOD4xb
2efvznWJhc9+HnNMOPNhIydUsQYzlQAUBFTt4hEGbURlCOWRDkSSBBe45c1OCY9EC7BCyx7/Mo5O
P+ZgmsYK2TfJw1YQHtm6vlK+dRhwOAEGyIrUx+r+eP34ZYWwTJkHhbC8+V0EaM1u0e+0NoEEcnhw
uIaR0nzaxZqu84hHapnn6umyRIoPMmI1yENVm/cpsr/NiaSyaqergHW9DZYWur9CPIYhfyX7EZRq
6RFbid0xToUjxT1ue8cPhCriWpiCGOaa3bo85yTT87YiZtbj6xLxsuRy0tIJbukfNm4WL86NIoeB
KxJC4Q4mkB0MNiCsqq34JSj0jgBcOOvu0HVbN8ThOIpSAFFAjz/W0Fw5U3YvAbjK8ZJJ61sDLXxt
kWFoDdpML8Jn5/wbH3gunEJYhurDOApu3K26rzBReCCS2YBSHt4mFc0PECbywp3vgpqpTO/Ca5ks
/62N5SP9LNkxt98rkhk/7AZXNL0Tnbtr8PWNZs+MxGV8018+urU9KgDdT0+4I0QYpfed+uhRqZKi
GY5QauWKwnZys9kJq5L9ZS7kdxRoqlhlarPLoqOWTD/MR4X/4kpw7/s5arPLIVe9Yf94wfzOhk6C
lKCSfMU8dF9/DOOmb9byziBZfDk1e4jo4QnQ0lI0AoPmJUip7fZrT4kYWLqxqwqC85GFCqATsXuK
VfPsbzWOI4XeAcQYdAtjh2adcsOkzqtH6yMACWQKcV4rVRMJoxOyIuKSawZdNWLmbIvLYM03rQNZ
4qUhHO+9jpGfk0PWqOlU2SdvCEiPbCkTupC/NbTD2ow/FDrI4LI6uXVuJGfCw1BgqzJXDIyd2lq9
0+cemQVdFAuhlwPfSf6f2ERmceDS+byugsdEarRqr9SV/pnIG31CZQiqeNRFr//p4eYtEnryKpzh
P2fRbtEEoilvG8G81Q/mqey+Qk4/vx9N8WJK1AGeEUL2Z1WpuyvwK3KUgJ8UyOZDotyv+UzEWfXB
Vs9qHocVOz+Ng3AZ4OTKkIUEOpHTM1wAh7TG4C80u/kBacRtkwdpotwSAyt2iro2J8gLXUO9E9T7
fwQbC9v13BW0GTjTseMvuoMQJAws/xU0VWKKL+wbRSQuiuebtL/qfNJNPVRR3Dv8ySidxLq+X8jf
/hFgsCdoM/ZqPySsApTr0Xauthosx5ELKOfORkdMtzS9iMwso6mYJNEs7RfxYdYd0hEZS4yHqLNK
8Bm4T9VMbgDWXs6vdnSrBN2UuAAxo2183lPxGZNsNEVvz4/jQNiMVJFAc98hELMEmcCFDuDkpDGU
iGaOO4ZXj5WjfNwtGcICyXW7PopoCtiyfuAowS4ddOosGhjT03BG27vSjvGHMKszh9kQAdNPQGO1
1H5Dnt5wUBeracLkAM7SwhLRqMxIr2REkJH/A1MfahzPlWUsNB9ojT3esZ3pSbxcAOK+Em3WzvbP
tBO2Uh7ElF02/eRmHGPmLCKXmoZOQKeXsiy9EwH+T/k4MEA48lMVqXTxy1N9PqzfDb19R5llthwz
e0YqxJAPZ9rzlzGKuNlbZq66IRqqUqLbkkdNYEbt5PhH6jOmRHUpl2tRh90roJN10Y2TtYNQfFD2
mEEXkt8ZGqPfIljRfBuCAzKM/HjxrbaZTFeJdnFFS2opODWG8nB5AztQT/xxZUE0/GN7ygje5gYY
WqhyK1UOgtRQF0bgabb5wwlbM7DmJJVyWDW9DL836AfiMZEfPB1o1Rq5owgwAVPGkM/ScmrKTApb
XEPRI4EXHC1jQcxmkL8g6IEb/qijwWbJYKoR/K0t9Q1usBzLr/hg8tOzTI6waRD2zV7KfLbBI6f6
OZSDgG6L5kacwr2jhoCsj/HI3kQo0/XzAKqS8259tVX0kI7npGTgDMhRcBFMxQqcKeBezOfaV6hz
+V/rQfZvIrjFmcDUBQbKxgggAkSCk7DKm8fJkA4aG1LZ/nlqnxvb/DAK1L2agIb677d3ftQODL5/
e1hTkXCUWz+WU682BFzWdoawRRWMimXhQllQihWvDQaHPYqObtdFhait9xSLKxCEpirAYKB+jnmZ
mHKCv62iCxG3DctgkKivlYXR0XMbFMtMshZb0u0Z0k6QtPYsifHSZtTCEhRUotHxZehIoc68PmOT
iQhQW6EO+RrvaAuty/vr/gWkze81IyjKOyPZf1GAcclNBLjMCZ68U792kVOtOA698jtnRPd8hXBv
p4ae4uQpjnH0I+1ig6FmeI1M1yXKgMBGwUL3CT4ueyUKs2UJd8W5tQFWTzdUOGixBDvqJWDb/viR
NPRDB68hXf06QrO2GVvmd1zB26r78p6fVm5XRmhUdUt+iLHpTflVo9ck2lQ9owLPSZ9eUeJk1U5A
bIerP07juhTiz0q9yWn9/h/kE+D9UHuo5y3l6q5fk06UuX8EcysughnY+1M1F1DIenIgy1gTXLqs
E6+QlZUwTS3pKj6Grv//6M/FJakzOTtUboaqF+exAuYiVIckWtL2k+5hbsue8sECoA20OIqWtq92
Tj4BuKdxI/yxQiawEOCjcCQjjliqDmbjvrGkeXkyVEjggXMDwQJa3XJ0K93KZ34gHJM4smXnK/CF
Jy5kmc9da+HRAZdyWGLoSoc/Heb1eGAEUf0HingNbtN1ABm1D/tinPAylXJK0bri+j9qiQJ+5IHL
bgou6E5Hj0cCcWXlKmijCOIPx5ufdSZNPkXCFzjj/MV1x/d63wuc9JTPBP1E3TTYhIx40vNPOgXU
JXfbdc1L+43+LXY9QTtuDfuSRrvj+s1T5yn15aKQtit/Eqqw8AAhOaLgHpZM4/nBsvK6Mbb7BQjG
yCO9GDTwA4EM9rOYCllw3wAF+aZx0+GyAdvuJI1whnnt32kRShtV5tKancNFAVaxfZLpxqkYLSvX
nr5U7jyrGbZjBHcORKa2FagOn3ECRTQOWaU5eXYrcBl2WA/3HVRa1H9zXEhKd7zKmvGBtnAlWcRd
jKhUiCrg80Jn05CBQVugWnitWWOCCv5rYw/Jarun3vCqW9GR/Xf55SsFEZSvW+A9pgVR1oEsZJBr
QzLxbWhTgydKJnaJ1thVZ+JL//VYtux6gtBg9zW37+gWzJSYR6tRw42HzT516SiY6KIAK9Q+c9V4
InXkk+WCyiPUfY66yjZ1P9kZc0xHgPZmVuEefqnQ3BPlILGKcPscdoA6wsIrJwRLkWEDzpKEGorI
/j3xgqsTpGnBwoNVz2RafnA5w524IiN126AxINDmnUijUMuluj+cGkC6WdLB9tvn7sNoqUrIY/q5
3fcZtzkm/NfDB9GTYunjuxY9hJlqKTkVCB/4/zagyF30GiDUrOZb5m8cWNOK6fDHUKIvVKKOsJ4i
0o/JknolJGLQeHYLmUXI4IvGkkUeFG/P/v/hegpLXS6hIB6bqEpD4WBfDxU+itPgDohaE9dc0iO5
MT/Q/+6f+gpyfSrsE2378LgSkAEEWbxvT4SK6rlcLmrH6x7E2EYuGextF7F0jKtuQA4dkOMqtI5e
H/y2PitI42QYSJN0UF9hv+V657VWIHvvOX6vNaD/ZHEC018Nid0Md/W5oI9Yye0eZRU6e4qsFynj
JMB1KoyLl+Trpc6zf/dNJpPHy8a4em4rftXSCJmV+szHfrPQxhNMXvmq2KTBJJdyX592kwrMa0K3
kKuMaPwCN3lduhiZ7P9aZIvFd4mQwtfl97zmYGfexKPYaRqlxcv4MWE1tKbY4NJKk3E0Jahfua3W
hMkM8H+6EYGl0OatcIUjqz7HUR1RsTxJVlDJ0egsyF+H7rPZSCvzAgn2fBrF7dICi3ds989IXmGs
cwLGrKbaEWJxgjfAxK7V0gBjAfUVuwIwJwhS1kJeWuwo/BXZlHTLehqFYhLZtiv9Y/EB8L6FDQm4
zi09YkWlNuZfcRqMVqqSfn9tNUZKBKHrQq/erDIJdcem1FUSL2JnElR8h6qgplKHApLqQ+rbkmKD
UrunyWeSM8QtfRHewJ4uS0p9hg3vJxAhAAjhMYhq9RwVLk4adcnTByO9DOydkLUSylWYLcDW3/PG
BXNq4DrgBtkVroLdkXWjyfVC137UYsiRJneImtnEEnWIWH8aVessAdeAE4KHj9vbHIIKabSgcRY0
LjtdYlwMRQsTLr7Yi/lno9/lloHuXPedqUKN6ARUOeVd3ckQGys/eM7ZeX7ItXbf+l0vq64Jlgus
CoIlBG1mkiwIUf5lTPJGH6I5YEUM9abo6zw5iEqfIem+Ixcc+5eDz6mIZdBzQy9vzYl7qNO5IGr0
W1l12UzjwvCWg08Ft8FzuWF0jOCzVZF392xKDbSe/f8BgmNfDwf/Xj2WWrGOREF0Ua/NdYMbMWJJ
ahhbgdeUKGT3o0szb2DfZQmlF0wmcdHmGQsYqOytAysRysZ/mInpOpp4Ud+qeJ9ogNdvkDVnhfZl
/L8NywwFtY/60Tglle8GIhqlUrCBPcyZe7M4on/7INu03v41W8oP1aYa35Ig7+PjSSZX27SrxajG
KJqZGaapvdll/ZkmCU7dHldtFix+eUXffnC4NUUrPB32Sh8uUHNRvi2Cfs6IU+BrRA5MCfKl2K4r
va2d1ls2FO65DiZY05XEVCi4q2rQjqtaDFI71364ydiN4N/V+JFUOBL22kwmaClNQq9DzWBY4Zda
YSNX9LDyNPelQ5XFW2m71mHpOSLGmNSw4q1nhKTew1Ar4dto4OkVw6rrNBvhl3wLR2kd6SDY0XQD
LPW2q+mwensihnA5KAHjL7oSbll31HgGlBhB8LXQlCI9c8ifFZtVha5bW2fYqo8ZcxST8S4WJNWR
WBtWw7GfERVRyvMZMwAJVcQC2BCbraiAZUo56egagPLJypf2AovzzQreKrZdAqzxPgqshDsJiLUu
nM6SFKXKBbBwT6f/DLFdBbyk3+ET8X+osyoLSSifhEA65uLzUsEypbpueM792iiZkPh0+g9wqSCK
cNqdUxPRgsXtT+uFwEAItD0SN0dyyRMXdZ4b6A+Dn7NYI3OjJYMFCErRWLhbCOQ5z+7UKqyjYqnL
g02ttOeiJJVVxcspdYPfmjqu2Z8/EFb1UoZTdovokHGqBaf57j7qU6R1p+zMAEF6eu+ZDEjC5FUv
JKt6qcDlv/gEIens8R2AS3zQ7foFUwJfM0+qHtmprRfKn26IpoPYfY57jpMz5vmTaWEjotLNIsiV
jOQ8ygKD3fsw1Hgn4L6lwVh5Po7dz2/ttaQZReq9wXMAIxKFapDaRXk0S5vQOV+qr/midc5yqFwq
2MBBWDEu5N/vULculR8CKyZ6SnTsWuCfBKMFZAqBm0RrocLGr6gnZAJCs80IEF1bVW7DgROw61S8
74o03hCRdvMGNiMlH7UvTO4PfyglNAPs+2F4n10XVunubELxU21wdt0uANVRa7OA6IL3UI+eqEbM
oHqzrk+oTpNWcAjYpBmy9Pzsd60jlzPEzBRzrxhl0c6cD1+BhP/TdE0mv/B+sTiXqifQoCPSOPck
4pn++Kht8b5OMVQfRqiHrUevkPxcm6yqLD/m2imodxAQ2SD4T2fVTwb6t1vMsbvDfRYO5C8wwWvX
q1N2muIsMDnMZ2sxH1U0tMlN2I6Swj9Y0xdfqJJRUGqeRbKAXB90XWkPBKsiFgocMnaokpMFy6Cj
LN+tYnXqsr0i3LRctnE4XxD42l7nMUCDZDt1Wmof2F6h7u0UVYKV5Atx/OQHxEddAr3y/SR74tso
Is+Ogf1ocO08Oc8eG0cr8mkiGNEWaj4k6fl9RaYt91nD/1qxtki8ZZyV4aCx/mK7oTdJ3xhMNKz4
0JnOYh1JT/Plmo6L9M5nvJc9vGKsaAlvdHZlQbZueYF2xqWiPfMLqdRSsd1fi2ZK4gl8Bkqol6hg
Pd8uE8b6g5ze3SXXrby+LZUqmFRieZUiTKWLzc7iMv8V2Wn/y3kIcTDnWuZdpcriD44s7kS1g1E3
iR+kDlYGZTtuCogh7qGGs9ru46OstiaeC3GTtUS9AxGEWssHlvAhXMS6UFhu39xjjpsfIt3wo9i0
Li8lQMAvYGUpmHYJmv6TL+t3ixH2fmXU+rwjp2urMFohK+/Y+vhJsaYHBfGznNM2pW5Z1PhrInTD
nope46OFhQsY8BKOuKrZImhLHE/Zaio/NxzD2/A1TM8j1EO1myCZnH0Uz8R8YPWgfYMkBDG+GBIS
mtzIBP1PVO/UG1lC51St2e7KLUJwvHZLzoJtaEPJVX1NGdzzUqtvrpbv0fgFOTiZlFN0aqeU/YiE
8ouHixLMieIjNtYWUEesqC8KdEvXHZb7w5V0koqXa5lWQd1QJKPFWfBBtxA1QavNg45BNYWLXWcX
By/3ImikMm5otKsiGmZ947tN6AQyHcycSRKmyXvmG8v3U/A5qkp0WduYykmEOeTCPtPqFPFf2ZYF
2lFmGlZl/ezMhT2CMtYXbqB/EsntNZKf2J/fyO4+HOYnStHsPpCABuMizmBhd3w5LcYno2KHEGqQ
aSqxy4rD+37nnnCW27lQ0STeDukCESKq1dNefl4VtNNQg6HuPta9kQ9uKoLTy2DDdFUqY35B0vs4
wJiRsz3VJvhv4utG6hDFlHnPqEdUaSP56GShkUVgY3IM8a4hQlKqiyxShpySurC5r9i3qIADod7v
cidzAbOFtWLxXBqOOmvoUkwMgdBqPp8Qfv0dmigFNq4ZZR+XEa7CdUTHN+5WVedhgZYolYU1t+io
68YqQ72o2L6OuF96/xy3LuIaMAr2NsnmQJvl7cvkq1tEq98R9VhgNtyixaTaoG6M3gGUzXG+jwZh
9mP6HF+GQHbIaAe+wHhurN7rayrnOusva862ljoWdE6ZAPyuxFPKSxSMSUrM6sDXzfJ2sGip+Nc9
CDQad9vQbwyXUE+00yO+9pnk98V4x2Y9faxdQ6RKMLCkiQgZ2ysXbd3rQsvNT8F8BVUA/Vem/p8W
QAwiTsHgSBgL3iTRvwTFj92xMnGtg+t253wtazDbFjxTXfHUICtiY8vyZTNFYmBto07gFYuDq+RO
G+MKWON9KmwdUF56Bih1Ke1yRwP/5cqb/3JBz+kXyUMOqEHFOnWuqM+piu35S5aiKxHIuzvkSpiN
pE9mIh26wS4Z6SSOm++pfamOd+6YJtyCIjNFSP+Tk1UMIim/VkS30AbR5NK7tsLe5CBKqk+3wZCz
Bkvv+EiVoZV2uabqzqFb4Ms04B/ggLJpSjdIhX6GvgXHMcqgYEbttAGq1tFQCyPKp/Y1AMmKJCzV
8ohXLHzPRG+qVhy5/a6Co22i/X5iYq8Ko2aRPca1ulARzmVF4lFv+pw4eAwcpmS2nauliUftVS5K
WJuyQa0DbYBMAUd0GYsD54a+E4tKnXeWbVmh06IB+fQG22kbOvUQiD1i3Yw2g2vhJIUM/ilHalXB
YTNaHW4AUfAl7nuJ6Fo+d1zfJ0WBQyy2FCyybgg/fdKv07gSF3U5Az8PmutLVE91O4bFtwKkh3AZ
zo7mcMWzBC0oZyTE1zhtoAmHif1tRz5OEa/uGwDOjNdL0bEQqBe8GtQ3C1/J2KKwnh94SS04Nl9i
P2KNwldzFlpRiHiz6xoqt5oxxRFcSEOxe0iV78SN+fB/wFIS7Tl6oSlUKKsFQWUEKI0iqs1FUttv
JhAD79mfbCSuaqcXmtsN8NmSpEliIl65rXe9jO3It1YLWaIbd9BIQzR7RX+MAo5B+w+WjT1TtiBq
4utMm9KpSONEJWdKvjLPkJR7fCV31/P/0+TCiJx+DNAVfq295Cj6FT/I4k/tC/RbIBMCOCcFWzFM
F35BufOu1QXrNtpf/bpSkTqnFRO6uD/XHo25EqVUwe7DLvql3jd+1++JsQMifXsVhp4YnKRjwiCR
9Q+lOMqsMV334DY9PZGwQvE44wtt+o3NWfrMXpKBdjkpaMR606KVE4t++nlvKrgDLukAQyDBUMcu
o/ibpWYoLyf01yYuktbqsHIePhxG1CgMEub+UrqAMOHEWqlAtc+pQkmtsPGBDPRnN/vQnwh4lVBz
kPoM3XGK5/JFq19VXMg7AKyRsl9VlWg9L1olgoMvyQmXDSs9OtPGVIXauNPFd2uqyetk1WADZmW1
sdrDHUrR2b5okXo22PZaQs5uNHOuvM52rQObhsBtCSpcD3qgNFl+iRDKoqKWmekw8YoJtAcKHXWB
6fw/cvt+PFF3ens5iVB15kaXhNEc1w/HCuQ0C78/mmiFbKRHvuTdr39TQP6Rx+FqMnYm0nBvYiM5
DA9U0j/r2FyfTKlYLZmPgasaJQAzZrALuObArh80a5sELkuhFpICatMiCsL8uc4HDL0iLaLXdhky
fPRDRNM1OjzCLV1YPXeGPKHkGaL6s2IXPtxf/A+WeOFgSbW9MHaM9lDGBmYnCe1wLwm6kZI469rG
D6g5oR6LyDvWLBQYV1AdkpKsIoOanXVEgrfPO4VNPcln+7CUnbLKWzMXppcQtoHXx8s8XRq7N7qU
SgCTcfz9V5A28iNHXKpI/yQOcsNqdSeo4uqsp76ShYGUSt28O5+C211xf365TXyNHOp6LVs/LSrs
5Xy+pToVLgF3i5v1sdqka6OkugsGxB5n80wvbq1OPoNB8LamERyfrH/oHYa9jXJ0gPO8uz41A3Dp
M3d2NXkzRzlOUDjtcX5cKfMXjgJYfQeI8v2j8L8y8xTmUXxgALfgfn5Dv5tFxjq7VemkAyBL4hvQ
iJ0gZfwJEg/DUEjRlfZRV+GI44/lseG/Esbs/dWz8ZA1QHDJELeui8fxzw9+SIBC51MesXpzDzGR
vIGN4IA1KCoDKWHYmYqwlnU1j1/kBPW7EW+xlMn7/KkrDgiv3l16ehKFSS6MqTzUxOYxHqtwh8/5
Ry9esZfC+ypv0RII/6myI1IZeM3B30qk91fuKDQOCVg2tOwTKtDgHkr6qQS3wl0SzeOvWCa4p2Ou
Chy8TAW5xxuFmVF+CgKtLc4F+xJoEK2P95+eS7BhqZhCMOCArnL1f2F1A19729MVOb1wCTJ0wwSF
aKCpgZ0Qmr4pc94pVhDy6vDYygoUbCu9CXTLXDLSZMGysV7GLeVhEQ5cyP27dJfs8DsbtmTDrGQ4
Wx0Vb72sxeqbgMDIPVCPq4/uO0b23boZD79EIQ8PA9FhMtYnhZH+aDboAzxsHnVukj7IZpJXFdV7
AsLdq2g+IrtldX0HTPUrq66LOoczP0dpNTNzFulRlztBZhHT9kWYkKiYbh7XLWgPNUwkqrLlRo/w
mvHihza1Fw5rDSyaNFchJ3QoGQcHjXJMZZckWsWtk31cVq+O9isXPthaHlIKVDC0I4OvvuolNGNJ
Pq3lP5RF4blKG2HhA9rXJeLJlRv03MbXW6xBdX4PBwWZIa+QKLytd7Iprxz8SuMWOGmdQ4Vz5nld
kbr6HoNaOtHhvAxrnPcXFuBpx2fJLPl8aKXkfiW5hqigZr9iY51MwslAEW4JjNZy3GxS0MtwJlSo
hRYwyoP4fB+ZuJDDzt+bm9LCwffQ6DM4Z5b+MWqwZRTZnVh+6aDyDbRXEFHYx8TsX84pn9DwAoKB
aItKMJ79xLPdOzTIQ8tWzujeE1ybi1jaCeOMHauTotQV3Y7aQTSIAIrmOH85y7hoTy/Ru/f9tON2
UparuNGr5iiXl6cDgAvUBw0BpHPGSY+1mJfibAngpKU3cWC6LUbdYNNNiIgwOzF/AGZWoV39g8EF
pSV+E4ZiKhxrx13Ly6lUpx84P0b+d2Iw67olUlAm2XXltem6flszLvOqg1CnS6FCtIpX6idig+80
tRc0cegB7JUXf5W6vw14mI5t0XNulbKcavPwvxaj8UbFXTZaDEUYZIpZWDohMWkpRo24E8heOClR
5tm9B4BqH0FD9Y9hYF9EXiiWUMayzF2F4S1Z+hlmNp+nX9QkENciRcIHh+IAyYGIg1HG1Q2MGx7n
7NMDPsP790/WO8i6hiGcdrniIFpJ1yhVaeSMfM97Q42Th3FFWlnhBVpZtM25C/KZlH1rDK076zNH
XJrrWwJ/C9TB+DT0tsuS4a9Q+H7uzJfIWsBfTztlaKeqiaCh+XPWaNkK8Inn/NGKrIaII6g1qGbw
jiw2RjUe5T3g40jlvdPxyWhH601fsmZIDy3jNbIJDTHxPXDhLiMZoqS6ponrawchzfCcPs8bNTZn
6QW1RzUkK8etqnXcqBkRS3p0pjAyKsHas54WirypnWSIAnj2Zzm1/RWZuD8ruqgMzJZ29+9nNsMr
KoYUPGYiK2OP6ubDO/bPRGxO/PrpRiB8iNEmg4EJwSE+96guaslrKRUAnro1/D0Nl3cN2LpDciEJ
N2Os8ZgAxyUTieWVKDq5i15fOXWEcTaPfpYiEomPt1/4pCZgIfTJp8zTkcNRQdL4dSnEX7vJYK+W
sLAadJW9/HO58NRdXPDKMOUewu424c5CT3j9t5QaPfFTs2y/Hm9DRKoqI/ruE9QJafq3WAKpvkt/
7OtSPtydFHlRkS4Jz/WmRUnKkBU3t74Zp4koStxvN5OBkybzdj7rDDSxBw/3h5JpLx/cQJ0Uy7ha
FIMeZxuOEJuIv3J+EgAXck2SCzlhraUHR5R2lxElIVni8pkUs27bA0siCylJBQ23uGGyCyKalhI0
Tuko/3nX8TJ+bhO61GbEXq8cQB3xM17L0IcyGPbILH/ySUmI3O/S5Tzs35Ht8Ie4k0tscWdGF8x1
u5osrrwB21dCtXXBLUB1Gn4Jlefs1o+7us2K8ldSUN0Bn+CqG15viBJ4Rfh7S6zR+PPA4R3YLIJD
F/+p7ok2MSXNVa2DRtv8whBzASXtFAuJjyJ6545oGxMBxNCWAGg5QC6vmJSBUeEjudMGzZRQGXwB
grmXWMn7EP7NoumQ7h6a0qcmdFlddNc9IdDlNGRD4qxIEafOPMJBpkWZINuRZklchP0jWy5ZC6Gg
id4JEpb9tjYfeKX0kA9KKxFth5LSY1k580fB1/1Q98qeKFh3c37G94FAKeQn+88UjTZA4XBa9T68
OszCjwWmpvHxUdyKDBRD2Jm4gdWMCwgVjMK2zLrcaU2gjCRzHDoewkWavQHFr1se/SBNaxCv081p
zy+2SsKEr0U+yOnL68ZCPvdR0SVdFdUgxq6csj/cVEkJc71Ub1fRtd34b1eC8lSluISrhseKWSwS
JG7zRSoJu/J+JFlpEKsZifuTEuPYV/Syiu1snyq9o3oc2CutGrxVCNgDUY9+c4SWBaC3/CCsLi79
hfVXUYSUSGavKkDOjYRY+Tnc68hXKZ+kX7lcHBIN/uLFTXtfMUD+TPD1KfXOtqbQW3Gm/97jJC/v
G2q4d3NSpLK2waJRpwb+MhuB2+ykaYmW4f8+Knjv9q+umL8zAl5li3C4lBWkfpkA+sKuwuZQ1Xw1
bGObgmqAnfx7K9NbF5tUodYYrqflipU7wUOGI5NSZtucM2y8v26TccjCH0kJfXj48LSzLrYHJ3r9
i47QD8eNFrfKqjz+F430DlMQxjZiJ+SDk81l7AeaDUAJEVNVII/ie9S7sLzUOge1S0qxpoX/2qAu
3UJII701twaZS0PE30yGXm4SVn1oAColY1MQrjOYjML/mBBp+dYP+iXqU64QlilAHbcJ+0Gf08ti
tYt3MuQusFYaXUeV9tZnMICQZQdULNZuBCmDu+QyeeVefWsSvMR5cbdGAALOmmO5YV4lnfivF2AO
XnUv2O0ihEQ0P1hVxCzLksfT7kl9xLtn8CnldhPbcPjyK4t54iw9STOEX5hfoWq6rBYJUrKxSM2Z
DQsWt5CvSVxDc4AH4iJP+4jbUxa9myEvMPdeEtIi/+OtsVi4SPimHJtrICHTsCpnIgrZGl3R77f8
+JzNmJ/ao//qOwIBdfxyj6VEAd2YZXBCOKpvJ/H/3xdEdjzewz26Dt0VKRs07vm1CLAJyt63wfAF
JA/+Ym6Sg/ZGoRHaQG+Ee97GdiJ0ARyQy/XPhdu2NQFhUtUsbnlxNrooa2n9jfYnxTKpZdXeK+dZ
Dljo87cXuWbMkl5nTNTkltAdOTyoTuoOx0NniUyBhNdtFww8Wb8WIqOVT3KrL4gyQ2KagxNAHDkH
INyDPhBiTsYfBh5b6dQKuZz/10YymxCrr0WinkHU08gbTUZ174L0+lCA9jj1aAsjXdOEjj/KRUuQ
XdyR3x8gCWks3bV4i27xvrIouNPo2X3F8aNckkm2N02BpJnWmSlw2ywk1ddSpjsayoA6XiRujxaY
2AOpeJ27vhpTiOJ7XWdTPBXONK0yzKz8ke12Oe+6fS1zSiSHlG92B/cnOoC6Rl4SVGQJrUTXxYSR
h8ClVfrsrcjvTW/YPs6JOwQSuj7LRB0XJ3jQaFjlY27buNSIaoeDywXZOI7+fKrttaWhzQD5isPd
plSoI7OlwiTvYT2S8b0yHXKx3LKXC2UeC7tdAt2nh6dVRmMGhyIy7iico0u17DXTHfJ+7pdpXjW1
IdV1qhHNKX8VIWO+N/xyk8BXWRK565FWeCwORIUhZXv/9pEwF1uiKVUD+qttkpu1mz6vPfQL2SHy
YGViltIodbObWCLsJ57/pKKeJqztC0AJ3hfM2TFhps3qH71abU9mmSSabcFVcDIxMJx2rQ3vcJEu
+xY9Jz86jRlOiZzZa+YGDqO/tdTlzTuDwomY9T7fMHsg5fDFVPJeF9IoQ/f1JtGC1xK+vurnmCNL
RnAjJA+hL520zdsh3eJxIqzz+gZBsdmMm2V4JjBZMPmYGoCdNWmkRBYAOUBNM0RC2wITMl9gmq4k
jBnSLUBxEdm7qYHqhlplTN9I2DW5MfTIcpQBBJt/t/V+CiImvPJLl26xNFSYMt+dBDXoiYGkf1kC
3skiFn/t/VaaR5SN0JnsW6X+VOuuhx7r6N6Vpj4b/QkG8uHgzFRNpOuEFWPAuFNxtMwISI5Xi5kh
bMM60iyGBts6/0K6ZVjBEfu9xfX6PkhGY7TmCQgS7TeQXkH2hgWPMajNieu2I7kTCBBud8YqBbWU
0ec4KidxxyXHzhsgeDVSuXkrnpeH9UhtV0SRfN/bt6tDJKkMjNdbXloYAhJpxB00m5+xarbF4Xad
d2R4+UMsmwvF195dXa6A/Wetsb2eaWaDpjxs4WY8PScD2r6aPcHf9IvjAyuCli/RtcBIc6VWjODh
wrd5+nvlqjIagZp8ujT1cs3iXlLqm3Q4iMtP8UNOhZq5xI7R8LnFjycKNcXSTTXBt+yu49WGrQvq
86kf7CBoxSYBtYvLsojf3gt0apEVWxPSC2bw6HUX4xUxorq3fo+vaWn+zj5ARjuh816dxj3GZ/37
ukN0ceB9CPz1tXuqwzVM9f3HfNtBvD77SaQ71OdGAYLXn/dt2zH97Mc07kFLFG/E2sIvxP/pu2xr
6rf6aXX8lbNKjBFj5p3lohj3udrRmk5oS6KMO1oZ9N8hzetmJ9s8mdxVuD9XvmK5zGjnl0QYfrb0
5BFqX7SXA/uxH+L/qgoI2yJBtcY2Jk7fp7lKVbSeaDLCLvklNn4GpEbbTGSpMrXWb3aifGPd5o8W
5hU+dKmi1JdR8U0um/7kCeIGHywq0zKMkN3NRyBMaNSRw5aP7yth9xY6A9CXhdiPCNtEkpbEXDJ3
6uBh1xAwHUhvps9btBkSHCOCfEU80ASN1R10MCeMiI1N/VV8A4N5VLvNJQ2rPw4EdKxqKW3ykhfr
GZHtwCl9nui79qrYMJ0/EkQrd0VAtTg/duHq9msFoUgBLZtovZnoTA6HwxVei65RDlkC92QdDfTV
Jx5bqNf3S+MFmNq6NXqbJZ+lXRS11cc+JGmfPcmPfCmMtsITBu8gbu+IUtAfnYCoMxBxiC3BYdUD
fwz6iUQg3v0Llv/Ig3tdLdAuaQhorglJ0Qj8Zz/RD+qO51SHWFVvRJUlAuQZHGvrhtMwl1yMYA6w
rh0K6CkRH0D2HOAMSSPQHD2GobMeaGpxf4uYOmG7NhIgJxeRNeUoiEuoPvd6nV6oe7rP//xHFyb1
O9n9Jyrnez2q3LgD1cbfYwf1aQEQxQOwnoJ/TTY5TgWydaf6qi/NjanjaPQYHiXhKXp3LNRu6KNg
2FMd89S1sgdMbzOxBKGd2lIyamQ1RiPyvreH/VTP4uAr2LOIHGMZQ76qoR1gLcr3r9vO4HuekAnW
YzT3oZ/p/2AsV84GdjpgqD5X7Kq7XFfDhkAFsjQOT6MB1lOPXm9ZKhthri9K5fzVa2VvdQu6Hp3V
0cr+nHkIectjq4CLTv4nT+KtRsQ+t26JPLI9xOlavICAlPA2YNDYzn25tP1TJXwTkHaduVGkPLgy
CynetFk/G5lDaNGpmOmOG4CwBbRrEJviAS6nO6xQFz79Oeh+D4l44YST0bid2wHu4geycLiLgG19
FpuvQ4u5DKLItBdAq3VtLIzTkw/DLMk66FQaJkIPjCZlPiYTxNiW544D4/Imk+VUYArz/cdSVnHH
u91TGvUPUKkwASCAXNRNG3gROplYv7G3i5+pm2HKs+lFHgrW2r7X3sCIfvq2CtcSzpLyce2LuoXn
murVcZvXsUglzoX5Od9UgKuDSsMhaPSW8XS20C8HdxszGSSub5XxAvNnr1/03Za+Jblp0LL9T9O6
FVFIVKVBr0S+7r8Khpelc/BBLdQP452Chx1twl6Uvp3d1Zuik8w+yla0NyVBqwZANxS8wZHg3cul
OrXRkei3rkxHOHTif/qcVCu/KSVyQpERGPcaT7wQa/geXDXT7HU+AWtG08J5WUGrsPLbOzGLfy7S
787twnxqfB86gtdfLGEV5jo9NBX3goBr/FUNIQC5nwgeNZZBu7Fm6LI3sOqnjsdsqDqmL4QPVU21
rn+Efe4yaI1vFkaCgt1XcF9WClRDbpRH6a16d/5gKr7Oh5JUAFO42j7P1b5kBh28Rg8EOxsNX6Tx
1UkHP4uqRYwiDsU0ty2n5ATCxfO5AK7wlZKuh2q48oVNVSvfm0QW0BL41jHH1f0+a0I288eVLcxj
6u2HrxSPPi2bPTZIaJq1lay7WlNYYUYbCJ3OMMLttnyAZprnaWgNGhrvojcuYT2gyWbDJhAnDSNQ
gy2tGHxTdYpIQmEGUZqa5imz59pW6l3/4ahnBUhTfib3gni9HZbUJJai7wWjd8LXvGjquSfMmEDl
EVmBo5CW5Rn2gXsP9nTz7+ddrbrLw6FUNvwErrlwKA7zJsRRCU8y3PvtVbYs9dftd+7EP0onIoj7
nE1cj3+SmKZMbMgu4N23W9WR/jA8jqutQF604T0uUak9acXdwTudOoz9Qlbix0Oc6IAGzNbqZFrf
z6yLXSjut4yfvS+mnLPYXPTuazit7fPFpmPYKICxszRFchigoNm6807hm4cNcuFGWJ3sAW6nOQ6K
IjUqbDpLX3FeR6gx6Dr5rGiAoNcheilWM4+OT8JVtgiasrArX6rEkvlP+IQNgn2Yu0yH72WO53ha
91tXtHv3cDgYSx83SFxAObmzeoiYFo1nQllvnOyeUf7Q0C4/oH6zmjrdpV/V8zwcGML/20kXT5zS
Cwt4+dhCIxzKEqijizUbTxe90BIzMJZA7OIEAtKnLmWcWVUteKXiu2LML0713n4C0/ht7Ro0oOqN
vYyNutzr+ObvAtkGZ9G4WhRE58si4tLn9SGIiPHcYIq2K7iXuUcpVpIdVKbFOduy9G8kdhWh03nA
ofH1NSGPITbaOlPVCNlv8LTTjRKDnceaFnVQ9Rk2lysN94FzY2int7rH75TbwLXPAAsoa7mao8SR
WTnGAIz8taHr+8rmsf+ZZEITY6JQiPT+ehczK42MaeXL8MjjQxJgNlK6UEX4Fogkek8A0IBoGF1+
OF+d7S7ffzRxgvA9UhZ7goMAv/NnYXbHLEXGXBNHPStoNO9kIspvleR3w5qmGsydwsMt+LxRKpq2
X2pg/7oYqtCcLbQcvyK1og4wa5NhKXyJdkfVLOdu5Ysr9Z1QzdIxiEDtcADcu+8+XJSrm8Jj7i91
AjUWkM0U7QQaW+fQJP5JeHDK4PIGXY77VkyDGyowOY2JWzWmq8EYHm+C4TQsbJpddRFfZEHPsBtE
bSLRX0T1JgUw4/zI7QCKQac3oajxozUv15K9Vwufe70YvhDZ/t4GQBJTRIZBscwmQVoWB60rpxJ6
DN1dWRC3lHhs/7hP4Yffxu3uVM+kqm905CwDDwBLbXaL40XD1PQJMik7zpX15rlXddl91+lONekg
FsQutGzTJBafnx3fRpPNVPaOhCp2Hhotw0fuqP2nSeG2dEmd2Tw3uA690ti+aEpuZBQu/P3f6wRU
qxKwMs4Q1M/lpQTJ5wbZEzLoX/WnNb9z9v6bXwxd1y9yadMaJef7J2u/fuLDaUXKW7pdtZm1We4J
zOOfM9FnN71Tc0Fw7CHf4uHsenJuuQlvqrA62qrD1FMNNzUUUXvgShqsjY8r1vKNgFrQxjD6kZkn
T/n+kGqXyVg7Tt09p2IGlarG6/8jMIzasUCRvmtJ6T6YvPcdR+0dELlG/V5Pjc/uTMc1fcLH5iE7
77jiFJ4lM0wsJRez/zqsN8KeCeqdXN+52+EKGz7BB3TEVj28aXVuMr1T4oKJsnTkuvkgyhAOXaMS
lA2pA+6JzvetqtCBvxWkV064jrsc+O/kSof5j1nbfaqdOSr4Q63fXp87QJW6bhh38IQtjubMKcwP
u87KZQneqsgXD/cUShLOEWz2t3eGIik++NTSD3xr0g+yORHS50Juf+158fg84dMLeZ7tKHtLiUUi
Z6T2AJ59n/4etWHtRjAGtxeRK8Z3QMuYXQZNofy0fU5TMrhUUpaKbshZvBRD5/35Rm8/vfLSjWJh
rIfe/JX532PNMjChbEbIP9YYBHUz06nESWSJAdt+dyoWJgCxlGJj4mjGRnfyZOfwVX51QivQ0DA0
7MFD4TcAu4iZ5fzxpLk/Xac4ZAXEVv3sa+47QKX4d2R7M/9jRxcOHN83jQtQ2nZJMcU6NxeJ1El/
+SoyWnugM3SIwmmIKvTCp4RKdMJmHGHPYhDLLwabslBTwJv+u7RUY1bZ/0g6d0Te3bqB1qWSPjwO
eqY6srVNWbrCUTpbYZlMTPswIl6vb7hABLyBdXYN35MzvBQtJyMNF0gj+Z/T16JGZYlqKX1xSiSd
A/p13lM1fdlpkgVncemoE0RdoKyQar6dvEfJ7NPvSlVulenqMyea9rf4gx/jxORrSG8hTMpwKDd9
+0N6rm+ZHZ7yBEkqvHNK3pOVtuPeNrxhWgygAT0Z5KDCwSpg8WC3kLObA867qxL+9GH/PXiEvT3Z
89yOnJ1/ubJhIDZw1+0S3jVtWSoDIDoc8PobbpFM2b4rUhKaXDH6gQ4fRYqO3RQcI8LFvpLLyePv
1hsWb8Pr1+z1jvIuE1HDQ5gdBP+XMbNf2mkbmJ0x/4T4Eb2u2VqJc8ChADWsw4Is4t0pF4FYDJ6o
I/xxuX6VvFh+N9uvoN0E2I4rJIyZ8pOb3PZ2eFJyBjsZ0PU7SGCeJTXf/jsUnolAc6Hsr8TO2nro
RRrYVH46HuHvYVPNgC32WYkj1tFC//o/Sgc32mwt2rHRaGBJlJl+P5dlwd5bAXu0vCsTfQFE0ehr
digHwamvnMJlj2j9l2+r47g2fIa0zE6ZpZ+/wFyuv82lg31QfJy/EPrcBGx+bzltSCWWynfQTlig
+X5aqGA2tg1qTqUr8Yq+jE77LMzasFSNJkqs/9pmfIVCqQtiW6MRgEVeJ1hyxMOHXKxOCUe36Cz6
RYDLOpEyokE8NKe5UlUGIJTqbNnX9jbjNCdwxsia1Mk6Eyw3oi4sjPBMPJBobsX72TElncZMXuTh
yvgRqA9mvx5SGO59cvgZSE2YEsd1DPiwlwpc3zyURoJQK624qtZYVcOH1apHJTcz9BuA96mLu6ZF
dIsfdyVJjSgxQd3ASj5whk3kbQo7HKF8U1PwMvyPO1dYMS4UYK11hLoIDUzXp1EF9mUmhJQOyXXo
izvmWWABa42/9mmbviwl0PMZOdtojtGkYm9hunw4BG+5q8UprIjF+lRg75EFF32ooHEoFEho5XSq
YBHOlCcmmjinrHvExaK56htrHest2SQgyLivHYySheoovcchL15Gdbr7KagqrUIldkpyPnBrX50h
NNB3ag2AB4UyMDQiBeMBDLIvy9bIi7JnPSpQB6O83/J+LnFHhwoBhSxd7RmaMW+FqZ+BehUMMRmG
xEXaov2zy2PRLrSIVYS1hcHamzrA6c3eaL+RuYfCBrlTli6tC/rL49LiHFsHbDeWweN2tR7+MmS0
oZsf6jpc8ReTStoPRrmemyCViCOvBa+7328yHJWt6PlD8LJxpYP7yJmlJIV5VV/KRAlGzJ8F9DRH
IBXQZV5k6CEE0PejBjfIRAj4QodWv7g44GtNwIrxElGyoy5etOz0Okd07Pnk5fdnMpyM2J6rs4BO
iLkM3UZyKxMTDNWEzvu1w9SEYLfKVivuYa/+vvq6l6tfVH23OcwVZsoXGmdraQqptsuEChQBf2rX
qKLiXLcNRrq8gcqoA3JBUQM30x7hMtPNWrpgo/79U2Wc6aIkispd+0/yssAcxh4D8DNLlhS1SwcR
Ci6x6BwWLYBCtJNdZOOaJXukpne8GEcpJu0yA0kur+9Z7WftaPEvpXyXOZPnFmXZzSHC/mSmbQrc
spYjw01HSr6D1mFv/ajrUzHJkOEenF9ar6ePIy7bPch5a15pYNhCwPihFpOBaJy9LIr8HwjLsVnq
pe4I0s096GS041twpKTdmH3xZbCv92y3vA500YB15n/KqzXRXcq3Tz2JzAjSlkbM1ljYHpYSvaeS
x1Y6mT7fseopZdUKZKsTK63lR2DHZEk+bbtPF3AhicyYOOVDKrP02PlLb0VJBboH5/NJ0JUCm9f6
dTjMRe3Z0ZzSsZdt13UI1UGdb6MkgRc8wBku3aBvlwO931u7n4jivmn3eaEpmAhfBXWLkf7yAQaa
uqO6M5QfcBGAl+h3t8hlLyWCv2e5ffI+fQAxxUjLeiT7/Biw/kyLvWli4H2JUHzqtK/2MZnAXc/n
5EdXdNcln0UnUbzouFXBPVKlDYQ7Ybu4DQ/Eg1epu4ICt6Mw6Igd/rah3OArtVuV1/hcK7kdYnY5
VB5ZZcwQsYVvuWCqDsn0Rg6NZChHi+SiV//JSsSKdrgepy8sShR0EyMDfXh5d4VKw3eErHmvqpf5
RdSm531K7GkknXjm7FsmgWQOitSLkmbT1B4IieD8XPDcmA7evzsxenmAcajPQgJXBz1qQmMUOSTP
dbcaJgJPurvNZzqInzy9I4eHJi06kBLCVUw83SdHJ5W69iv3jkrY+9ATaXQCNMPaxqlSK98PDAkJ
ZKfpnPwBerBVLHjmMkDuFhav3qIfrYNHNO1R28CHfx8e1ddBY2qcvwkwAwZZWbG/OsHHNQiTLChl
PWXoS4e+3y60XgySkbUc/MlGSCzocdA6uX7jIDHzbVyUEzlc/p0CNsPbinlunQsVNFy/TlHiQKRD
MMCb0kdmh1Ect1bzll8HQzdY3J1XxeKoiPGoW9tZ/ROhH3ggOE3ckYf31LD+rhHdszhW6ew3/ewu
xvum4GwaTQ8pEJZAYyHCaazBpjNrNwjB/qEWFzq+iSSfqks/9i6LcAywT8qyO/bsMMu+e1GUZPcT
O7clFZw6RE/ik23kAn3jbd0+macjg38r4dgohj765nl5o9pVbWv0vKmtzEIdlsqB1vQ34ze3+WzH
dEJJyxO7MyVsqjyE2gQWVmwK3uXyrG9F6A2dyNLeLzTCUkqLAQzalU8PA0AqMnmwE5vys4c8BaP1
BwDqYc7DVgNT60vT6N42k1ydPxwbPQWb/7YJCo6wMKxNcQLgVeZfS5uY4p4sPreULv3VP2Tua2g1
8W3mpmFSpJd++ULhD8391zHLU2CKNKHVSh/rUgLkHXL7yYaSUDnTvP6UYx9Ckmw8gECGaQPNG+jF
6IMgsHPF2QvtMQplug63rPX9QkmLbbeuACzgoEqRu1FJep9sIQSnZLp9kJkkPuwjAMPXxIZBbHSb
A1hxmHKVAvQfZhbNOxjP9Zy9nXoKrVLZVaCBPr6ycIzU/fN94efaw+LsKZhl/NAphUweDW7luu4/
qM3QVUhgOVNm+3PnUGpduK9TbohP1AcE1+syhlsUZXtcEyTNPpfuMIKdGwz7WJYGQstrOW6NwbFU
ZbvPM2EUiZhcBLjupr4j2Ubwf8TLeHypH8+j6itM/6ophBBVn3vqY8HA8ymPAjQvreQkwc5OgUwS
z+rDzv9UDgtFeJ7Q6p2tGiQg4B+qIMSjtYQaoQXgn0iLuU1qY9q81irOyetyk03jTvf5c4Rjes8b
+PQT4oVMIbmZPXSJ5ojHuQkeF2tWbx9bT38igaXN0ObJbS56llytRd2KNTFrfoByEyd/XPjqzEKC
VIBHzfZFQauhvc2zrGX2WRsyYZMNqelkHqGQqc0a4PnxU+YO1O1k3xaAHP97vGBQCR9SBaVjchEC
hZ0PDrv2EWC4dN6BfwCVuHixEoZqiXsjZF396PqyNGyLGobmxJ7eYJESBU1kd6PgXsXDqZSnaU1B
MSQA6laxQj4UOCfrPaZrXR3es3IoRfPz2xeAv14yRqLm6kJT6mG4qs7fvYyCdWT2uYpPVUwi1W+H
ZJhxyTSbRNtkb2nV1bfShlDRo1NZePqJnPon6pgrra676mLvXQh6GmaVyAczLqjBNp2eKhR/RH+f
GS6W0nFG89CdCET++BHzCWd7VVDNDiTcNAO1RMqybW2GW/PjHicP4dD1In+HTv7Vy6PVNveCWxu3
df93PULLCIwxIvkxnqpibfTVaPikUCmg2MC0D+Fv02LVnd+VhPfqZQLVM7GKNDXDxnwXxmM0Ldzs
H1EQOcb5reH7/iUipvYWfA49hzr+qJcVuIYAnLrwIK7d5TCw6TjaaFQA7j1nvD988StaGcoaW25a
6VcDAFu9lra937tZiUPZfcklCMGA+H+33GsIrYvlunLZc0yIsIzPSQZP+A7Jr6NXayWw9zu7RqEe
GsdwwTnjzXrRtEdpWh6Wo0uzLA5Y7or9NImzeVyWzzaqGr2odRHHjzFHmJiEr2SkhPGqQteEO3mJ
Rk51dYbfWHWiBxEEiCbSMDdmnqnQehZXu4bft3ZJrM9tNzkhkiyNzdFGsQtuicRMnOy6AuCLjU8E
TgCuYOj4kzzcG0zx06+LEzFZISk2sFRdNXCwdXNv25TnNGmaDRzoiW0z0L2mVsNMuT9K0XpGtRpR
9HqJt2fF9oelUCZHAbMgrkk33dXnuL2SkcLkgVnDqyfOO8djgvU6uFwImPlE7HG18SULn40nBs36
pi9hgAL0clCRjl2U8f/b3Tgjh9Sq8fe6CiO4DYZonUSs/dxj2KhgUNkVQuxa8d7gOfwLTo3jJjPp
Ey/WjiMECEqCxZF2zrIZduhSoen23r2JPOVxVDTY//vp8/afHSeyKWdP6a7ZXul4Oa+qbxmEZZa6
/rGNYXJ/F2kkX15jPjN5WTffLodHYOjxuYG2ibBOUVh3Cwq5JhPWu8YTJc2vcrMvUi8cEWepQgdJ
Dpb29rQmCCZb3MZx02AyFFkgKkBCnZQiXwT2PwE/ImedIn7hhOHcgwSNozvwRVncbda5hh2CGbNM
Xbo0sw0DsdB3DQc3YF/pDP8B76D23ftmYjs3oy7CsmnRTHZgJc0YdnKaIfqiGAnOEIQZTFZOlc2g
5Lw1sSStPWK4uFudjLTpjJxq8Jcvsnb+lF8O21XNrNQ3cZ6QzBSHneCGwsC/pnjLbFnvxflubpdo
+Qu+YZdXWbQy7hllIm3bkT0G8MKPRjhDAAG4ji14jhWzejdma//TLhcVTeyK+Q91gse1/TwI0Q1G
KPdhKob+719Uy32faxA+DHXJpZCqmT9mXCJ2Mo9Y3QcSYJtMmAGJq3r02vt6U6Fy9uVfRLswraO5
lirNQfqR8Js8wNqkq9/gYLWl5azIBfihGQz6VfuAYM4dALNb77lCBFE9Gg1oWsRUUEfeE3MsqmmS
x6pvFccCxNaUm2nLjIUeGVls0tkevwC7kBH0hS3ou4l1BG//gs5hQbknqRU8+Qe2VzzhBihmsguG
wKXSUIUF7g3C0uXeFVCH+xw5s0oHcrcVsIAGbl0vf9ZWAj5zSDfiZVPmIu32GqOVdymOLz3sMWiO
cS/+0cYbkjRdMk12LNEmvB9kEdeZzOTdNbgCfAmqncEKQu6bj36NigWWunXlssdz2foQCUWWADX9
/IwqDkIuRAet/+rFfPP8dFE2BiV6rThVXdCoTrxOXTGKRmdrsT/ypJ/OsfP+9QjWzspJWNM9tkhM
Eu91wBqoMwpTShAqZmVn1ldEi7V1SEB8lWMaw4dQUSC3LgGp6QmbuJYoRY3etU58Tc0gnFKQ/39t
Y5FpqRYRzN4i2W4UF53g6iayGFctCEAQkJjwRNAVuKmKs3jo0VkYchyXarpBmbbqiM6g4EH0smXQ
0eHap0hnmTqKu53CZ308RhieEvC9Zh7Wovk+GT9EIkYWJGFDj0h0lopQcP9Gz+W1haO3RgDZmf6C
AqDatqlG4G1bdDCkVX8Ndqneku5oNp3FQjV1sVo9GixpcmXFYYOVocOuZzgvt6eBwtsPc3HRjJvt
ZV+RjHWzSelyTN1Qr9ecQHOzmr/A+bLY7e3HxRAeet6GhRYWxxM2uylv0au+iGKf6jK5vCVrDbjE
G7s2+mR4rZy7y4XARWvZSE2d/Ds5FE/IBupDAsNyx0z427TRarYsTVREiftz3qsRlGxaewlry+YC
edZw6XAaIq3lIjAjL2WpB6KM/cxtDv4m3Q7AtJO/PxhR7uXvEOiEH+p2KDs7Uf0P43/6YtWGwpSr
gXpzT7PR31WOV3mXxv/0pj79FNeveqq9WUZ3rfzwDG2YWhuc3RPmwqCVRSyUcBVXpXPNY21U3WSb
Bx5rPbO5L4a3N9u65fdNzJKFWR9qqr3kyxPgk+weuTht/gIQK8B+Pq8/IKWzy0BltSY6jYQasFOD
jGTefmh2UWFt3c+Y9li7Ymmr7s8V/2Fdqqdd+9abmC7BBJs1Q5QycNByINcjMLP3SSTIivnUBTrv
cMQfDk1XXeusfqLHUuJKFT3YSFHFSvb8Esn843CV+RXEXmrg2SQM7XuCuJ2l32zGY52me/RHa9K+
Ds7jBs/XkPEdyJ6GuNXXI3ENUdVtsa2AiDM+B7/aVvojO/kP6pZCMMSC3kKJZuByEDd0RfPSjKoT
dhBPMddEDsWYtQ5hcq+8UIHnaR4hcYBMrOymDG3sRHoej68TwrqVuKpWtrv5gr2MxaJ/h9q3ln1M
Ixj4FA0BVLRR1bTxxVk/2Imu2rt70W8yMswfFgV79wQWeYXsvymJcKpSh/YSUxUi0zOzRO9huO07
aKX1XFfXehBK7GU3Ci7ssVbupy0nspQcV7TOTFtK0E9yrhvhvRW5TFiUhZxzF3z5MZhSL5N/SMux
uZ9tT66PVvXtidHcLVB4KC+bW40ECaKEqiWOe1B5BNYb0n/4tnPeOq9w2LssV4+joICVEHTcffIw
JNCeGeBu51AYvf+bu8xy2QiPMazlfVk00UlWC6gtHQIxIsVHN3SX56W542u18fdYsKrRLYpbeDWr
33fqtjKNVG/3b1/KVYWQY60LF5bbOAKj5PZkb5Wz61CQQ9zsEMznxUaFbHZAW5Q8IQp3cgn7fVXP
QAj4MXWrgkpyPMDyv5pQ4JLA+jb+ZTUntJ9rC151omzEW3Fz2gBY2yzfxQUctEKY1rkLaPvWT3x2
w1S69A8b2xMDOzNo0Xqnk+yaq9EgenYFPYr40rf8I37SvrJ36EYVOCcsv6K56cpxhW/ICXsvmnhh
qwktXYlRcdcS6jt9I6BudE8fuhATvHhx/z2qyitw39+/pQktFZM/qop89HwX2/B8rE7mdwvZSeFb
9qGHSgrT+ft5HapcMKze5PunM0drtfQ2YIY6ELzZxIkVY4t+RbolUN73NCoEqamIxErhBieFiTqc
63Zg412VAZkoT7ySbcgHtRCBGc8obLuxVqhx2IVADN7Oeov9tBMqpX5K2dGxtS+gbZ8oGWrKeKYQ
D7nXI3SB+W9mjZwb7zPim2/ZjPfn/Xtc66vEfvAe6j5Rd09PHrPVoFzeCfEFW/LKgWUC71gSIGNj
8JTImYAfJTaVJj74a40eqeGbhXCOTgbs/ogXWhseC+vx7bpuEZwaVnAsbJCTn4A2wpwkDszG+LU1
MBsSdqi65fCZbU5gosHimca4euJqPXi7wMMn7adDq7ggtMb8sH7RoBNKP+6NYaUVhHlSC+0nFTrF
lhbP1YP9Kws3XEl8hQehG3KwULRXhUFlGyreL6loohji2xSJJMEWuN75ZT56TALG3y5uVOSwbhYx
j1cAASBbhqBqQ+a39OXMuYd38wE35CX9w1z85BlubpcgX0aWnPe9PU0cB8p3ywTlPSZsqmrHxLNf
bFhOjMkHnDp/nVfw3DZ8wBaNhZXy9XKeU7YUoDOcLKCECugeMV6BXyfYbi/ciX0AYfVc58i3yuCN
aMYmIZTWU7ntSzKEk6MmMGFUqKswnYAKFcf2/olT8n0ELtlv9e0t+MON0N3InG8O8b8NcyjJtD/M
PTxb2VVhjcoPMB9Rns8imwbyQOmA88ECaYrhxslAVtPYc9DeRdFO2hd+ZYrPcz3CLo1N6B4OjMn/
xnrSKFY0GHojrMrXlxF1a7CCGUqlL+vOsoj51dasWysK9p9nE44bn5dUOouwrMm7XqKoJUArlW99
o1ZxsG3nS7Zw34K19lqCFqfHHaBDmEucN7RwlutX+LCBiiW57sfWmXGpk7CQAl32e5MVBceNq6dG
3t8GPV3A0hQMmmCFPTZo9Zf+EKai3z5H7uZ42jjnbQ55WgSudlV5IFXWbm5xWjtKPOpCFdukvM0N
0b4YrzHPSLvpussLbYa5frfJ5CP22qazLZMM5qcvuqLtlDAKkfE7HWjnSK5Gp1YDabYTQPUbk9EK
AJ347GqOhETcLZOc1IAHQ1WdrmxZk1q7MsE/myKz8HYlQP2Co/zB4vKa1bigjIdM/IrZRrb8XFgk
Y+WjuGNUAPP/0wy6kcmp7SVep9HtG5c3YBmdBaL72d0wrEJldSs4571vzaQbWCFiLI4xX8VBgmcD
ZzU6MRkIymm/AMwgK//YA9q8yA9pQJbqJ4+DYP4gDbYzo8ieX7O6BgqOktYk6pp2PMSTr7wl/Cvb
huCKjvVTarZK8wNRe1zrYUdsPs9Mnb10CByOavqbjyR8Q0S12NvIxhG+FhnYksjN2iD7VAq4WxlM
KfGrOQLzos9AHms3JHXeXA1cWPmyObeYu5h1ZxQdGCdqwbAv0dXIQPQmrGcUNB5jwKuGL6XclQ6f
DgzFfQh+ux3U5fA9KsDsir+msZ0uTcRNRH7HCZCPpTTLzBQXsib1SLuHVnHWqDsXPvXG9HGfNn4+
o3Qloqke/OjP2l22Kx5yYAR7eZAC9F4VEdNfYjdo6hv5mzMspwvG3cGgzUkU7HM/+EkfFdAo9W6i
oyS1z2PH6fjUqcP8UL36MGj6ljS37gif81tMqwUwun11ZwFfuDrzBKgeB8sY/WXZVJ8k5dt4YvWn
B8eBFpwtiagApV37Idl2M4Si8AbRRVOLbJuiiWjJ9HcgjmiogTxOZQJ7iEn7VwE8P6y7pkRNkOEj
5zNKrJ0OKYdjPrpmTyDjRzNrW5ELDf9i2N7dcKMMp/x+l1fxmQjH2gSk3kuRnCWeOalzfSmk8mmF
F7Y/ZSG1CYkyPZF22nSc4nuybWa8LSStVNbLrkIOFOjM8Da2+5sOlyI2sczxIghr4knMGgjYPz0c
Nk5pdzv+6LKqsFQHH3N9KcLI2ESK5lvOhqLOOJSeJCuh1emLQE7+9Q+VuYaPFtIjwtXfyC8xIy+S
DLsuFlH1NMjrMbdJip91ykWs4Hh87FeLoHGqDAn1f5DDO/pEc7K0lxOxih06VdOvbAgIPp13rYZR
nEvs7HHXLy6wXDc3tto9k0q2BleNMsllMnS57wsowitj8467BEjjCmHaLsSCF6YdZqfCOm3dnuWB
xYwKLV34emNcQHZSCocvFd83R6s60XL2T67aHv4TKkWdB8VknOKZD5QKXLWsfmNFiebOpaa+VYyw
Gm79fzhyeF8Tk2nPeTxd2pN2aC20CR5Ziiv2J3Xb5v4NHllQYH8LqplRUn9flr6S+y0GOz7FjQeN
k6HWIChDVKKvHZ6ve3AQNcXdYCZyRgdGHS4qYQtTBaF3gwjBCMVZvcQzTFOHHMLBpf5bQZnQdoeu
iDq+xdeDQ4Olldp58YmbJ3Sy7NDz4LpeHIz7kSd5Y07OPBq7fLBNVEsVX0iOlYk3UNUjCfFfwLLV
Jfs7Nm/uPlWQAFs3Gi3l/Gv1atYoVawwAuIQUlP08NFMNTgCh3wFCJA15OrWNi2KyhtLQztzNzIL
Q49jW0cEjZu3bJZ9na2c7JRtKnmvMwpVLxLYyvLUx8Cq124b+DI2i7FC3Q/m4fycXr2DdaBPAwYA
YcWpo9PBrYLlbKPbz6A3MPi56Fm8YLebsUMy0BB0S5hAfQJmGKTlf/b4tC7m6X0rNLWt2qY2X0G6
705qUv7Dil0eyyKRXdqIxl4SuUKskJMg6KLElSeztKIBaMGwmS/EYhXIAgqvVs4hnHySHOHMHCXz
zz6gWdUDLdfmOYPSYwwSp/lZbTlAa2xxdfGpWd8lqCbMSzAAv0d4ez/MBtFeppQsSBBHw0LDXBej
YsCK7Fg0jE1hBrdUubzEPo0U0xVC9IMmdUfrrzgPLzk9lHb6nzlAIFQA4eqZaxwU2sipDPzY9o5d
wee5cg/+t6FwJOqawBe9J7g0xs508QHhhBYJe8qsiRAENFuLsLhT+einXUD0hhvAXpvqToTeI7Og
ahjkzWFGJo2yhqJaNGb4k1ggmeepIGiE2St5k4RM/zcaPrtWBPzb18MlAMPT9d+s09HO6Enra6ny
ijQcF387KQmkN0d2VXYGsORcu+3nWJoa/5SWfu/GAan3DA0nfKULwKQDvICseo1Z39XNXfXQncfD
FBcKk688Sl4bnh8C3RF4RdGyrYkjAfEYQwLY/LZhGwflQV1NcjXfgnMUqdXaloh/5PAAsmiwTbdJ
ovJE3LRl+8YDDT6XPGu+JG5J1MKGZCvNHgaOYV5nLWzUi2Q0o2/WSUakUC1s7+oR2dMBCKxVP8h6
mR+nAx2nVjELJ/bHf9PTNfC5yEL7HHeb7/ivje/3y1+YdxqVnPiHtS6iGjwYqWFxwvlsQSgj2URp
BWa0emyPQ4OJQs2B9fmgypVOg8dMPNSzliH+lzoSjLBi6rerdqFgFLUliBDwKD88m1Cc30XOC2RO
D7gz/3DSwwn8uNISoP9BmBdKIOqNftOMT+5pZA7F4Lg3J0KJCGinov3G7jE4YyFIk9E+5p6uZrCv
nxeDk8k8gRTNsoTN/BTnVpAzURnFpvlErPcBnR2WwKXmn+dray35C+0n7Dk0nXv7ni7hcexi1J2Z
oVSAfQLhSC8reOwm9g909hhFEsW+G77SvVjych5gmIdWJDcqmp5DeKevmh+rugLmZkOq6GuQZFZu
HM2xtdROk0NhiHvJMmCU5ihOJiUg/LBvjiTr3MuCF7DfqX2qq65FrZ9TR8lQ1XIPrscfOnnM52fm
Uvyi9DjcgBKPg2/a8HZYu5cqHppaomiWy+gMB35wI7jffayMh2tklY0wSvo3oVxJpqo25L/jMbwm
Uqxb6b+uQvZEKS+Du/DnHQx3nFEwyfb5MjnOdA2ynucoEYp9O1qXGNpR64fLc2szlN0ERWYjHzS8
Ro+K/HUjEjfoHAFah7mJSPEyXdYLnqZ5RV4/TiSDzV3H9CxP/hnOZJ5R4R8+7K/HGuCaCoPWp5/X
jqm/DLL5yk5Jx2NdNmglER3vTe0+G8JZXkpEdQ93+2ODH7/zql+v/7WW1JS+uOa07T0vfgbebFrF
mAKGM7qsCoNdwUeSt14bL9OErzeF7n5Z/jBfZAt7qmmUjEo+H8l+NSrzQU3weLl7zg41Vk7aRJQt
seuSpahEKlpPh3iF/e5F2JHLfz5NJiWtYm/EeQVqxlN0Ekwc/OjnAHcAmfDaxUmSWmyq3L+CW2aU
QM1tP0+R6s9g9HJL8zRVpaH+b6oO0b2H9+iYfADtCV9VTv47xXZO7EWX9987e4UoohaN0VnWlLRc
by6nAz9MDb2wNIrsrMTkQ1kJ+Q2AYExYjSNkvoukB0TDMc2ddkN0sMIhWMFy+kc2U04ntpXrYUtq
V1AcYnm5j8b2A+Q7LJ3eVTgCVknKivk0pHM37JHF4lxDaNk0h1MzuI5bxeYE7loN45JwJjHYU1cI
CMtxdEcnTakteOTH7cBlE+vG5zUdesHcok6LopnpTTlu3s036OwQEOqp+u1r9J7og+b495/a3Ts7
fzps9rRlJAliuDOB+VbntN+0cXC+kiseYEbqxPK++yUXXrfv+6dqSPUX6R0zIc5ZgnOXv3HZ+KHw
bxxCbGgyHgr8YSTddDlWoRo0juT0Q0IbNAlOohScbFcr2vcZdVNZFqvo1q93J2HpW3ASAR/gpBxk
ew9e/x/nA25iMtuILgtYcAtDUlfm1qr3ZG+PrqC0E3uwIhxFXY8dyeLLyCCilFbMvDrSPOnNT/PW
NmKsYNEBuqKR0ZJtIgVIAcfSsKqEsuGhLhXKOgLbPDTGQD7SLLwMj7tfbhnqB4RDbTHTqbuaHE0L
hxbnqQPLnskOKb0OFgDbNHmNf0qNgjqS9CqNaCRnxyVjUv+MmAQ8s51kQUzErrw5VAxu5JuhCyoW
FXMXYNLZ6v7CdzZ59Mc0k8csQkfHSGbND2eHfRzg8KzgTHQDYhr5+47HHpLdd+XycK1WaQ6gf0x1
4rQP322HgGAcgCev5CtXiP77NHaIpgmAQB0PbvJYpRUrF/nBNHouzBhn01Dv0bvbN+oc1XB8zSJr
UHXJzbyVf8Wr+odoxJXkmFbF8shitcQqjxx6Oz3Ko4rxlEtraRgtjS+aCiC4CIISHnWt1OxG02IW
68WKwyAagn6m3KBd7wAYE8p15PLJKWDSndg31XsLLRCWHwZ81QzVVnBX1GMtJjgHg4G63KX7/iLR
6aBgz65JxC6sg8yV+vFM7g/HfmuhNJHPs4WNgGMHjFKInInlFXH8A2VXLXP6Bu5hxM0iKtdqz3/H
ZoijDaKWvsJZq3+lMuFcOmRJxYBfWFjaCg/lrufP4eceLdvkjAraxGek6CatCwQaMj5WyimTZyEJ
uso3QrHs9/1vvzdiv2dzszu8n7K/yP7omEtVV2sJRGH8YuBEEt3yfESNmdJnvWiKqP+mBuVUp2/5
lelIceKIfi9C4IE2RZrtW6rIjlMYVMXv5rf5lIt0dYGrpmmKlmlJJtJ3PoY0op1ldUWu5lWYyWpj
O6vj4ikp0gXegNPfvVn/1NnEbCV3+PqTvd7MgSCt2okyFZkWdpLCmvdVBG9Moc1syxTy4uW8muIR
NOYTZAlVBRRQAaXH3JLb6KszQvt/tdK8etuEaxKxN2gUu0MdlUVE94nMnBzYLCB6XHKC83A6U34C
5M4aKMzq5c7QGu1KY4IsrhsGd3m7tgKYyLJYbGhkMZcDIltiTzcbffVqaUfAP2ykyAUq5DnbwroY
4L7E8Fe4L9DIznrQ2uyhjD2NJx+1AXeXT4tBHuzZLb2XkW5zzSpfsaf3Mxi0iuZtQ01050TBn+au
CuRSn+70b3BcuJcvJCADTUYm3pP3fNgupzSQEO/O6/voOh5MQ5eM58LSEPm8Nwc3qfrn9WI2XOzf
WI1n6OTXfwmdDFQ28aYyRWnjZ2QgaX6ys8xzHhSD1cIlwOCQAuV2PyvTWQl6h+x3mbkz+6r+hghv
6/8pNt0PmMoGgP+SlxSFUsgfDEWcmEcvAdbkrwXpIcxoVe+s6dAl42BfXvL9e/8wz3GkMjfsMCIA
zTMIQbhXK8i9ZSmk9N+1czjUXBC/tZDcoiA9DJU26P23s8bagBV6Id/arICO/udqdEYz4yux1L5Q
rouWxSVPLOcSY1jEROagOnvhRtE6rrP78TUOHvO76thQ0OXlVZ7CgsCcSEmTsyXFGZBk86If/3Vz
ebxNVW84+QoCBrgrkTuuIZyQTTfR2Q9d6mOR/3HY4KXkXCnb3Cf8r5V2wlCfxDBridp5IWCPbo2d
9y2IirCcijRNbp38uIWsc0Y11i23b86d95CCvlkATAX6XNqP+9rXa/xEOBt8D1bytf7LmnrWgzBR
eQ3JYvYe+9eaDVVmrodHo1ek8eLH2Phai6i8O3TX5O5/sjFqpQrD3IJgX8WLjnPijn3Qmd3U7fhB
Kq9EQc1CIY2CdwpOK7YMOUi/2Md0FRII+XkajUiQn+xayTdb7O1aiUR6FioJxjRLRGjXEVy0FLQy
g8ixyaXM6FgLiQEeTWWXvun5JRhNp4lsN/Z/INWwsjkAB7CDJYl6XhO3efNvOFGPl/OIGEntMkn9
dXx91227ro2IvnuENXGRUW0C74UNisTSblx2gXo3G8umWGVPG2yzoND1wQ8Nwl8iZJ10AtOEwpOe
M8bkX/js+SNQlXgbwLlW+FXZfEXGF9sBnLP9hh67ZHcOXeVX2Usu7F8dekH5ZQduS267Lf2NwlDy
qFgsE9X85EcdBH+YvC6uklZz8FAakhMTUArRNoPDYta+fESVAipbboRuD8G6ANZCmlOiIPxesb6c
ElmouGhl8Zg0oKfn+HadIxgxV4eMypxe5kGW1bbTgfx4X9equuDgaAONqKsaNKb+w+KGf+eK+mP5
CjJryAtXqWSOPpTwhSwbkINt3m5AywhCWOt7F0CTHI1y/bWxxVlLBI1AN1bahUjnA/WuNwi+bgq0
wwCfICRjkIgQ8J2yMMLZNEWLwaUGF9uKParw8vxvsN/zZqQGIaxgwNOLMktvJaazEd6xsUEDC26p
kqEaH7VPSD35Zf+fyGjVKz6Ls6Qy2aKsCP073Lq6gQyTwhLhpaae9oZdKmyrar5E20w/f9x3Ql/s
yFGuIWBQx1TZxLTyf/hvjq41SPjvdDREvRlcrNYMU97HoweIUvxwKwYp5ACgBqf6vAbiOMLt0C1+
gIvkCEJJODLt4FOfx/e4ymogwudf36bHekUiJ1F19rvq+JaQIiIzZXgYeu+G4FkHC5TGxX+jydpP
+7DqrPQUCoyGdPZPAJaXJIBAikBNCHIMEjuNGIz5xLDZ4Tr0Ng/3REVeffbjec1LyFlK4Hk2ieix
SIK+BdirfWDLfr6gWr9ozNJYZToenTQJ6QNH4gQqPz7fHknTiRybzWA3gQsDoR0sDRhQqUKUWcF6
VD2NMTt0i/Lk5cQKYQ+MI6/w/UOWPu2xc7r2jkFYKKa3JxnewmqKGZG8/x+cwX9T0rowsFdUc5jb
WlLs/atkvAqG6TlDu4EizH8EeZ8gGKMuaDVqnW015rj+dYHP4DGw91C0OjI8pjtTNJZsAwTaSQ/i
6GvVPn2B5IRSzBuYG2iIKGfdLMaYKqZkj31BdPoiLPEhRhyKr9z+n4jpLXHQ0JgGKq1mktMTJ5Jq
CcjYBiwGOn/dIY3Hy3f8o6q0TOW7NsOySFsCGRV1kVeQUlkUCoX2n40Xhf7EIPyBf1ZkTbFcFIyy
8r7xzGxNCzmSwwWLagJ+wJ2hUVu8PlUSw08cghCeQQnrwnbW/gV61LsCpTQn0HEaPYqznQpdQyH5
SgH/oqPxDgZsZAUlCW5DNGzoAwdPS0FazTlidb8WsMY/B/U/lYqbhGQBlQUyx+QpJWOtDRM6Bt4R
HEJmM0+2mfV4/F64nLxXpWwqu/TZ+nS4w+iZ27hKtOYWN9gODWZJ+ssUy9TpVMCDaHdHGdG2MoVG
hAdKz49cksKlsPWWy4M7r4a7hoZmcz00sg93OSk2edWHuoMiWXx+eE8nMnvuxeHqXVzgiEaY1k8E
efXcXLSdWKNqKBeYBcfQpKU0QLAZcAoUMUQuFznpfYWsxsJnvMXZ7sB1+KcmEGvjxZIWElQSHoWd
3xtWYsHJHOJ9K6tkXtqmlUSlxaPbIi1PqWwJggQkOKN6aAV+fceBDJIyRCoqxniFKEI+jUCTn+d9
ZQgM7OLnrXiGU64UweczYSjb5CxAwKIZZ5379LLJO1ZgthiTwjgXtF3Z55pum+zkplzNHZ8PR+0R
mIuK/3NeYaOQve3bqZduxuIjwEdAxC+InSVrDOmvmorwaZc750f9Q67vep4hpTp7BIChsSrjLbQj
U3F/CFZmHdSX+CslZacp83vql68aj+mcG/kqOS5NK+Es1eYSADTF/xDMl4AiGQD+I8XNsKyAnECj
q+YARSor2t/SAU1R867R+TdwUxV2jUyFbzUotZGd+c46wbxo3cJo1yIWUwe0b4GiQQrzWW5PM30M
/TVGyAd3OOqqG17n9Eui+ejZoxu607CRfH3A3wnzvmkcdDaqWxl+C8H0kWTeahZdqGrTarvQ7DoZ
OXvxn15sgk/37QFP+vOtLLA5DvXWebA2wZ4tZs0duPsag9Wa9CPXTlXxKglRz86jTKxebiYjyqe2
qWFmx3NOkCxjXRN6QvGWpepbssllsZQWIfHGNKIZts5EKaRRcIvoWMT9Ydso06g350de2n8MB11C
a/KGMFkNFKPUlMXjISRSUgq8F7UaMOb2AhGCgtF7BTHIWCrXrvIIeMrjOE5kfKxzhg92r1vphBzV
Hf5NE2mqFuOwMs6pu51PLQF5jEkSV2Ou++Tj0OSL2K1ki6QKSP5MdHi+zqoQTBW7t3iMRghowyck
ifsWID55Faa18xrSrjzMOgWDZGIjio5PnHsQxVZF3nkyxsP/7oSqp/cnJu0LCnhoBay2lmqExuVR
285v5kD8Phj9sXZjwxJxVupFaQH6lpiAbxgttEFJnF3Agb8COnoN1jQsjw5Ri4a+hdns30kdvvYO
xXB1tGHLQtz0WVg+4asOxt00wnwxyuPVOcBk/KVgjRy4FCk0W0LuwzZI6Neqj5GoXz3E/8e1QRxi
X7l6qXO0q93iBUqw4lyzSQarHUg4ElEwqsiIFZIDqV7/VwHGcHB8U9Z7WmswAMKyFz8VYeABHoW3
8RBcZU5/M2mE8hDaVNk0QS5VUT5eg9AfCeo0X8pxg+ihs4CElilZVmfrrBG/iCkVPUe2q2/tr5bn
2sDrMDkqo4X0XfwI4oBAZuL9qwpiy4jQoKhlGLwif3MlZj3vDTFLh6dX8RBeMHgE6Sz+nlyeoCUk
T8AkqJ7N4vkxg0g9z/VKPzZXvRCz3LPOHuDR117xoS8pCYnKriAJoMPY6EZAn7bsNCGG8gaSb930
cja+xT7mIQEgoC/aqfDIKuK+lg/gGA46u3g/+fGsVxi8OBg296WUVNS6a6mtWBubOgSaN24yjMej
w76VKvH1Fd2cYwgRisrHnYyRMqqYhjqrqZMYSKun8fbapCF3gqk6guVvJNHt+39L6XNBvYgSXoNZ
vPFuboVrGka7imS6HAo2Aa1rG+auahIwmEM9eOYF20tIPQ49WoxWiPzkCZD8CdddJdxcqEwyUpQa
gFys/QQWo1imokXDeKTJPYmIaa9A4PFpLRriZ+CE9uKdm0mBeT/+Ol3OLTm2Ti3cjCma7eAU7NfQ
DSjUfml1q1aeIX7jidOje0JXF/14NQ2UChwZMLolAEdemB5Phky4bedYOY949AZXtXvy12s1VAAx
1CZnDQv/9SM36ln0rQ/5WrENWahtWdUstRnXJtb+iYuSv64kDJ3CLGPvma8ux6XgGsdACSfLpW1/
6NBwpocAMow9DDfyceSZQmh8uSetFo2gF8mJJM/C0SjV7VifpqsTr/OpVz/Rk9kTJ/s9EbjE3Vb5
cIpMHa/BeWQtLo/5sN6lyyWeuefAZFbdLpIbQRrxSGRiPNq8v3o0+f2cPf4jhhZjh9oTZV7N9CM+
mHAtAYroQDZjCiKAUccc6AriinDgiAJMLvtVMPYSVcJdYrJhfyOPD8NUYDEAjgos+v81dy5vcOlq
vywVj1Kd5jbMpba3d/VsRjvL4mKyPSCaP5ovQxtfsC7ASDRSqxoVj9M1gReGlzcFp3l1t2Ha5c9G
1maGfrrAijRMqTaKByOyG0KB5LV+SOrIgy3M6/geqwlL0cAm2waOrHdeMwCuZoFhe1AQaj0ValWa
YoxGA91Ody7vpf21qG/cpHmqJ8SGQI59RieH+L2VdhIecqpRWAJL7QRDj+RMwJiJhYEbqRXm4zAK
xLRLktzyifnCOfDswTB1pi7ETYJoHHXgOwc4uDB4gfAjKMY2kDMln7GRo+PKb5OwGrVF36T6m31k
/XSv4iGQ5V1PnwYWhI6v2nvTtfCg/MzpvKzv1FQa104l5Mc1P2E1AFfrsN6Nwwbp6Te2hJuG2Wtx
a9YsiAeGkci85K+efjBfeJXSwZ6xIFn4Yo4wrFauuEtnjzJMwT2wBnqCHB01ulH9W4QRTvSJBVge
UY+6QqxhJrDiXgWv+V+/NHkyyUYAs9seAQ6ngyW90ftvaf8AfOYRkYLxXWOe4wCPgqkVn2UX7OQW
aUWeeD3w1TVMtvhgbJRma8dui+4oCSBNfviZyVfvzfFVWQSIXL1Si7p/uP7MO8S+6jxcZFvzAvaS
NXxwuIfkf0tWhJbjLQcIcr7WYvAr/7vVSDYcQ0k9Q4T2EFDPDUAwdPortcgzxHcQowFoNYQxQIds
Wxah0j6+EDQeZ/6z+WeGnC3X5q8KorQlynxYdRcnR0SabXTBmaGxlax/oUsuI7oJdeHrRDD8aWb8
0dWtcZGZ+sB9j66wF3HbaXLgoMavyRyfYW2L7XTWopDeoQC8ZledpV629UdnWFYvzuhc0mV4lTJq
yvB15SKlzsmhlSjk1UNYnqQ/FRNoTpBV3wgV/uMx49HG+pekGk5c65wYJN3iaJQn78wnIRP50aLP
itEdK4WP8erYeW5mJWU6PAKad6PFJYnhIuPP9N2Qsxeql6K5bZqne9RZ7uUQiV6l8Hv1mws3ndrw
guA05rN1If1IrnmxJBS8w18MatM8gVYHuDTtzsLc6C3vAasgfD5OBjMxojWKb0Y7RB9loLyPjNap
mtkF/chdWQkj9rLj+tk/EvfhJKnGilUY1uhmBwlJK5i+JCue1JEj+VNdqZHrs0TN6RSLap/lBV0/
xA6BpMOprKNAXixwxPvB/4H4uKuyD6DKHnJ/fqStoVc7WHrs2EsQtnvub0NGIc+VDQTR6VsuTBAm
XvD2vM1tbblNmjx2FkpGjTyeg7Snxj3fiZafUJ51E1y2HySRnK1brjorsQfOm/6nMkujP2SVd1Rg
ZhWS+hJe46hdpTqzIEKvPP76iobWsiWp08eYWDD57OxiJq6fMNpBYlc0nCmrwGepTXa0uIKtNT+9
4nZ9K27ig2ELcw7+Wjkh2fm+gyGLOt4aME3aL8avcxbMJ1MWBB0UukTMaYb2OZmPVuh8aovifoL6
FiJhWg5hCOSgQMmWQeBFPFRk1GmCRFquMroQtyYPVFkCy3MYVwu0LLgfFMilnckpW2M/Qan+WfVZ
fT7pkPpDY7YouRGIpXBcsCzuaVbdMJkY+7uh2S+a5PRW/052WU7Ocd2UhQJMgvNdZLFWXgaUzOMX
s9XyL8OSKerM2WUCKWbVawQO29c2x2oidI4r/mSCmAE2yvkJ3njlltx3YhdN876SNj20dktRQVb1
KMDr21Wij9cLTcDsIeWrNjMVlOh7d0hpsMrMr7WxWPFnl2YY1EREGU9eBLpm/oz8DzSIHVvEjJz/
p6FAIE3yxpmc+UE0VItX8M65OsfnPc4r92v9dOOiL5+2gkAamLoQgt6LdRRLw1xEkskJT+VbnqL5
E7C0tclccXaw4ThnfsmUnf8y++UlPRfDTCVCX/l3aY/6+m2VqqKDBRrNs/UjTQn0LfzPw/FGE1Aj
K6vei+WUKhXEHi6WO08mWT4352uLpVUBsj16FAmC3KKmXYzCYJhGulodhL7x5kndWQLQbbZup/gw
Z1NOL27zZ+ZA4jASm09JU2xVwoQCZ1T7ucq8tNG0+cDFwYJis0/iVtjY5p4DtiznVAfwffqfknjP
T9WWEDgm2Z+NES/N8nBLRhpIW7HlAtGyWRvFqUiIzPAGnX3RLr2q00Xjp5ktLUMUo1qRODHKCeSn
RcEF4Rr6UX7NjFErG6VQbzBhZ3iewEIgFmsjJDT0ZjO7IAew78+VCdWv1NU7cnw2tGJnSQm2EDq4
0jdo8bmGnsYKISwt+cAFMeLtzaotkuwzp36SenVG5GwbEU1sX05UOfw0omv1Y4MSa46rCI+hd9t2
rycb4d4o3t3gIBhzLloUmYbptUTigJAQ87xW5EvMxlnzSVYBlnKce75JgUbTszPwhMfy1Qe5qY4m
I98oypbLHgnSeAESMdThNJYnqoojgZNk8H+Yd0AIJ7lYSeud6/ds1PAgnswmICA4SDlRLzoQ6Fsf
SaJ+ufAEo7tnO1WcV7td+4+YAj+le0JILYsPYKmKa3XxTxT0Lo0ITU4IqgS5JF6ShHhe5KCQGKHl
lIhVgjqMOJJCNb4q19gMs8oIeDRBqfm3AW4EBu572RUhQu6OsxzY+pUMLeatJwRlL3krdVSaw/d0
QCzrDlBCBDcqLXLfWEgpicq5HRbJSEooKHX4QWoMGj1h+rbqeYfn818/WXN4uvcRzviIOlGY1yjq
pgC4FcowDfk8kvZp5jNbn6rpEtvkAXCtwJgEqq9whg1GU1+EJ5PCPuML8MCm5PWCAkzCjXJauZP4
z5PE2tlM7uANm+wIb2BJmFRYqfX9GHxfOyX2ClmidYzcUWlgyC69WFQzndcaeug8646dhf3qSI3P
xLA8872YKZLyJBpOz5wyZdChVT7fkD4Op5kJOPGXw2y6rT6Lu26Blicdp7k2fQxU+8oZjz8WCqse
ID6aUG6iTeH0P/FN4qX5O96Ri/GaWNhBOzailjSfb/cElk9xwu6WF6DdVxuQfMAqlnSAIrbsxYtG
xlVve61h61Mjh4kZ5rX4KWnMYXUGneR917jmx85yIzYJCktoll7RCInhZD53QcmhRG3xv8r+lPgW
depgD8VUmwwWAPmAr5l/3dZNEaLeo+CZCNr4KHLxHRdD9rUzJ5LW2+2hpilvP4v5x9U+HgytwMyE
qzxI6BnCt5pMHFPL1NQGJLdz16MNmkEliEtqggdWtqhLiBmb16iiyzMSCPgpPwQKppWi/pZdP0Eb
dNOqeHMeBkqnQ8fxkqtv5v6ExIAHtjeOBiju1QlckoCkyJsziCOVUzuVSnKUTq0FzGG2M+KXkLNd
AKkRqRCcndswneMCoLhFCudRd+CzfDbyJToyn/B/cIUon/7QuPuW7sDimxu0CKqnLA83pfC+nLCn
aXay/6rwT27NEsPlZaUJlkl4wsqpa5vGN6AUm6L27Nl+YUtdmiRfwKVaHOva63wMul/V8bxBkc0p
Vr6ZXLNrxnxYvVZrzZpcLWI+CQjfIgqndPdRxcl49N5FyHddYvxidnttMWXIEzAUWFJvPJ4EGQO1
q7mXLoSaj6EiAWktvYMoDgTcZ4E792uOasuIL6F2By2ZL/mgxp+ZUkUG5GXipRupVMj3q0dGKpEB
1BLCyjI+xdJLGuU8bds+xujHBx8gVzqf3EvDeVnzICtRUgz+vIlmV3zG3luoivS1gmU16d2H8KHh
w+hcpRALpPIRM9a6VdyiUZaMlbRsXvEK6cpXmKtz5qYhae6T74AVVAJZY1g4HZqDKV6+ysrU+I57
5tY5JXhmhxZ7NitrO16CXUYSvxCo8xtA5uS82f0XDUI57TExMRYmJKXdzchM4/C3g0CfekWSTKTq
vyHnui+zD25zIVpQKk7po2laZV80/xeYHS74sbufHCCPB+j4wMcYKSV8rCerLI6iWto4Zknm2SeT
V5+ia7QtLAwXaPCT5WoIINyrmz2ep0PFBVladCj89XQb1GoKN1qUbQZw4nv2FvMFlfs0slpLj3gr
+OgoM3kTOZl9ljyJUuRN2P8HXHbt6xkVIXIpGVdXOhWESx+KckDpix7dg5tU9euuYLFdJRY7DFrr
Jj83KSHNGroHbTU3Vx130KeCiaIhjDxvF3Hpv0pKdUZ5pJJdabO5Tn/WvL5v5baBFmYtjTnzsRVx
T1zsIbm4yWiL3tGdIfYR8esca/9Unimud3JUdbOrMOA8WjZ+gCGVXlztcrVg0M1l1Z77C9x89YXK
iKC/2AaHq/oogdKO4Yctn1EC0khidybQldyA0qCDtamx5HsmkAZBOIzkvF1ye2pHO2CPjKBiFd1j
+NWwtoLBkBnY8qbc6uLjqBpVDcovb2+cbgBErXIQLC1XotWTQ7B5B4d32wS7HbRoRPBIXquyKgVh
q0IdzghyNrHxcaRAfH4kEl6/Y4gzSDwZovieDYoNohw7eLO5eIm0C2is0wmNxmEEV/FG9t4kzSm4
+4c8Q8vc8yGqEOYlhCu/kxk4hHrN4x3S4Tp32X1dFqFrNqFjkbebFCjj4sv8vnjjD9zrDkx+FrWP
/DzcOm9PckU7C6/IOV04H8I5a9oXTgxXmyvPch5lcxokn33ybcDQoJ08K7vmhvqB+HB1IYlVUbBA
xvwiaQ9m/Ok8mI9KbqOklkgO5gcQR+WvbS0wM3PabA2ayGD/pY16oRGPlptZQ0JEklPG63J+fgKc
rCVy+LK8/HZtIN5hwMnH3MSqsetyRFi73U8HpBVqQqFxZbSDOsCHeI/PCcMr6zGH0+XwcQiJqDtq
dcW6t366TBQ7iDx5Lnn/EL10OFDzhmc406kPnSfEpFrVDbQOZSdZwI0JIZQXDq/ogiA2KPmXXtaD
+a7bqm4ubHQmBwMJXmlw3/xT+Sf0STcW78VD+z902Ft6e6U5XcxfhlzWiDP6RcusAxgesb2x//Zv
0FjBp7McqfPIU0JrdVRKozaUbNg6pVZ4ez5iSOfJvpsUiQn0KuMIXsD/XopUOG3b6vHuqRANDT2S
xv1ZbQsAWU8PnkP0gQ8fRqHGf9QtWHTaVLkg/TlCs0QAGUezog3silNxXIYlwTz8a2VVTW4EC9AP
/7yx7xBQXuj02hMCbpU7nUBLYFs5OI0Tom6gk2FJ6tIigRTE/JiX1ryzUTSWLZJ0c9YVf7/4uhHT
pEB7HZj33BldDc6P2JGCu/e75AWCSY0XNVvQm6VoQOdJdC7BweQZ8rYQD5x/dMTBRNipLxvkrZKS
OBtt3YF+c9DYYX7gpj1omnwRFbdgAM0DbM1JAEFRvd6jHKnpYFhq9CH4SDQUL2P3wBT/wbySwpmV
KauXnOvzTu6xlWPLzeJVz1PbWK4Qk/IQvwUrcRHBIJPlc65FUT8lzr/PN/2J1+1uCxN45oZDoXh7
nW/9KTcSReOBlu66PuJrR27vY/ByOr6UYXBpqvPtzQPmkT/l8rDGL1kAthXHN2KdoBvfY/uHuID5
uE4kv7jHwUGG9NpiyoffrrqBq9USdNHV8ItgaT7OWmedwFdkvIkubHWWuZVQpBdzLGdjs00+hHaa
kGJ0lzz720jRE12WBZGZtaK/G4yZqkEkd61450WM2KSjaq7l/+nA/RdwLxUl9uITa9MUKH99Tp/H
v9APAkVS2d8IC6nFiD603sLA3hcUX2tWpkRImWYiVdPNCpT/caVOXiccLPkK5hMl2fO+lz6WmjXw
6t5NFh63VAuko3G07drfeqPj/MyuQTdfu5VonZQJf+uv4OkRD0cIGon6qb6a8TvvBBujfiKcvUBY
aEoPBQ48xldOS3nZSnBiqiMCaT52DILZ5FFpwIf6QQ4NUGJStLnewboEcJ2q85HqGC9y/S8NOM3t
VsTPTVtgjVutHbmKFlSBvS0ftnfOG661nVXB1N+WNH0936iyD8Y0kf6x6WKCVSNsYPPna0lnd+hj
NU0O7xd/gVC02MD2UAKJQvYF1wfzqWqixKVJne7tUClackVA9vM6UZMoPSsZgJ0qC4+tV06nMDks
P98CzYrIuLW2m0j/mTU75gba5U42bcRlvaeAVsOPbvRkj2XVG7ThNcdMeSYSnjrCazPrIGwXIwyK
6xKPJl5zPDykSDgEDs0h1mUSNOIRjJNIVtd4ndDQTwhS38MA/1rPNz/NgfoBNw38+PP+B52OGdON
AFbZkxRffkbhkPypAbzJyjPxPNco0KjRJHzTSR/0SPTaHbxmAKcdLAvhhEdCo8w1MfS/BBE/0uS/
44+bosrf1GtwNXMiS5Aoawgf2ppT9ocPGIrRTAiLSIF08X53mpEbVKdnYAq+uJOJunDQYm3q3TWh
B2lLhcynQy0evw3mhXkL8WOEcevpNR3ZcDWfNaywHbvlAdKHc9K6S8/qSxBeoAkCjezqN9Jy9KPm
r5lRiZ5Gv/dFkP/5ZnZxLDzvkB8RCKMYefj0B/Q04x/4wGQPkfTrl3Gnl01qJpTzZDG0LpYgFG1m
ALvyb3ZPOKmWRFGY2CEYJJDkI9Mly52jwsTRjT0U6nBFrkFxDcNEhmi+13hViTWeWGrdZKkqob94
gvE/C3G5NvfJXqyHLoRR4I2V2jMqyLUlk0GsJetUlrGsH9XXfuFrld/OernNkqLmFAD4N4Q98/Qj
/AQMe+c7riBiQsKbN5AKCsZyN0kL+Uhf2sHdGn4uJlbfSG/uig6OqTOHYouZgxDdrHfZIuZafqpF
PtZScO94Ssi8yp3xj4cysug+/nxTJcr4UFMJedBwxa0fn6yiYfpG5W44ABz3ooEtWAopcU2oFy9E
GSvO8mIxccpum7/Oj3NNJoIOC0e43zv9PeYu+X4aLhuOl8zv+rtEik4ukKf3e0Zgh1+Od9vqg4cB
4S7Yj8ZcPrFFMt11aNO5NPzlHYren8v6NX69gEUC5stXHK+m7F1Zy6sgQ4drhKSYBwl3oYXuEJN+
MwUDEzFjngZ9R4kUC5+JqDW7OLKLQLtHUpJsYKVcY0SShkL9K+zcqtqvRNn6+9Cc4LCkigFMmGRj
bqx+1PuKia0L81IBW302u0xYHPQS10bQYOhPo++s7FMxxCORi2k5fw3H2aWOsMGOrzCmMg+KRPrb
oitTC4GQiH/83uAE8q8GKBUeNu2Dn4mtAMi8Fx2obHlr3fQCsS3Ow1yPTQ+4L4yqzjx6YQZfcEIJ
NmRyYH0qZ3ghplCkCTL9wC781GzsXUSjxd0AU92MufjWXFlniPaHQhMOBCNDM1AJSaUK32XE1+oy
Ou3A2ooptionZN/EY8Hx1w2X0QEN0Kt9zmEWs/+2lfxs9No3RHy4bSAWYglS2Z4EUQPdmddTNM+W
8ORwYZ5x63IcN9tEHPnJFq1SyDDynGmZP6hW47f0WdsZHKVbzgViUz25cW20hWRL2gLg3EKKhS70
n1njtBe3YgVZZJwF4+FIp0mKIj8L9xCieca2kQXEMTDgxR8IuME/CrgxWX+17r/lTTzcqsSTtFDo
NO2rjE4Rx7pjnWLEH/2kfbdXy5DuT9ajXNlNR7WA/lWHnGTC3Ta2NxeYMXwzLiBmzdeGp5eqDg7g
f5FzHwgxkps3kLoWqsm3RsCvPNbCBZLV9hnOBFAmlbXSj/jkeyl3yi9YRwP8dGQi51qiBZyAMLEg
PH+/OQhO/UliZEunLWhxZD74nKdDx1tqhO2W5ywsz7PW/lDfDUWSUo9qUZM+KPpXU+dqwB3HY1ue
U7UNs2Tzvy0ch7c1/2YS76f8dQlwUrT/dhmLJnfGecD8EPg4Z2pWrxK476RHfTKKwS+7lu4eS6xb
U5sDrbYxL5bXMzpgt/o8X5+075vTHzTJGRg64L5mIbFyl5GAsjag3TDDAORxiqm07q1Ih0t9nVH4
2HmcMz68ICrGqzYDE8c1rl2idcseQNJUvrXHeqroCBath7Q4pwC5dNoiu8wKX2yGzFZ2xbqLVCBU
tiu8X3JPtdi27QheMO/ZqP2aEWEGzs53BtDLTrPATNIQMUILXvNU05J4gESmlO1XxApPQ1NP/kcH
Molc192dGQvuymwtF7WuEzv+VVkphTloqV3aw9SOaf3bkd6qh8d0dqCWDkzbquvZ3lFxsc/4Jbps
qw/137ubJ1XPW93qYDAoTGI1o9me5iit+Z982zmgOTxLopDBNKQYH/YgnayK6ADF/IGPaVZNMZul
s0ZvARRG0KVb7X3vJ2v3t61R2ctdxPrNm6Zz43iI7gDSlT/JGYWBiSEw/Pls2v+s48B1ETeZ3mYH
wysnvPLphE7lulreE5K7ynVmwZ6iIebkwjfFCC0Se9WWH5iEIjIQFftk2oS6643grzZqr8V1HMsR
OhW1QZ41VQpSdc5i4GL3tlAxvlVh9HDdh8/IewLZMaFL52yBK/bUllHNiiX7FyfHdeFzqHMlkVx6
DCfCA+5GP+AwkKHs7oE8/2GXwsnZ+3DPQQPZ6Kcu54RXdjA7xlOsQ0tG4LZtYqdul+FEpSy98Jxa
ld9AaOweddq+h7VW2iylQjgkwhTMP3w53+QuqMcXzoMaG94m9mOlZ5oxMGKiJZ8gPkrMid9037HV
kRolS8bWh55wQwMNbRewn4+x1FdueT0sGsC7mTczxtWuIUVy0gc9rfH400zMKJfyV9ZKbW4SZwkt
844/enefZpdBGXexW6ABiYOvEVAepZy/syUP3zuRbtel4Z3Ns461ppglYlf4qscyCplw+qOE+KvW
q+DcsAoiwrEiOlgJUhl02rf1jWKcQznq0gFArb3SJ0TmZPrKPPnNnzRmMWTfxfkoFZgcDjkvAu1W
C4y9Go5+vueEOYbQXO7pRoPJ8bqkFpO3fDAhdYTUx7H3GD6YVVe11HigFWBlEMaineR44AD70s6I
A+5wVmIHK29Y3J+ol95NyjAaDgfSXiW4cuZ8Lffwlxphu4zomNZstv464kPD0CMWb40P1c+ZD+o5
LoBfTf+qPQYz9mH2azmjHx3Y9qUZXITy/MJXp0c3TvzKt1ZLhj0tQ1v0H+d17XZcWQkNiqAUftIv
T44E2fJU+JkbPsbDe2PzYQNNFz+e0DHr1XI3wpM+LaAsjDQQ47anKKcri8LG8QxBQGsVCQ0XBWKa
FdwaGPgUAqlA3fKBgSQEDHN06c7nIOyGSrggjU++ItM9WPzeYRyi4hNndMTToz7Ovop6mTIfplQx
mGdXXFkRYmpesyf6iVgUr/yFLqzp3+mmd2oACjDjfT8w8dsUxQPk3AH81eSdAPtQ62EKUqIUt3Hp
UWYLoH4FSWQatZgGc4q2sDzfs3ZUmeIyt9LV0C9msoByP3Fd/CKn0HbQUR1lWWyZOErQmeUiDpE2
ueAdC0HXvEgOWSa6s7ElruUn2gcjUABeSUhTYvULRMScmG/TOaFBMyyOVeth0hNEYOt/XmaiwO/H
Sl/BVOLTSmGtSKC+h4EfkC48jHcDRll+shFzi0knARKCLwBZYOZ9YON7eMDWAojcQz3oNL+u0BD/
H89MO7t2B9cp0nysZ8t+Hpj7jhRNOY+jBSb9CgFILJpL/wQ1um3vF0kxORYmOTvQsHCMqFOv7MQo
vK3beeBKHbXk+CBqpJmGIv/0rxqMes13g63WAFvESZPyNffO62goAgtXo/Nsfz5SELnsFpWPVoGD
/IKojMgKiZde+50PY/UNUJcH6Nfrb9zrZznhY+mXiljqKG66zhyfVA+oLVK01B4g+/GFgj8cSlx/
huEGCT994++hXlHhPttfPCTl6L4hbSF9SzY3AVz/2DSvwytuaWwYobo4o1mQRCjilqHyqozdwZlk
pSf2RuJgRu/vkqWqYGeJjSxa50CNWzarU+R81bJlrT7W26BeoGZmUr6zxNha8BusBhiV2dcBHy+z
1ogVcZNyrQHtOipZb6v5U1dILpvtCAqIvT6FMvT5KDtTS6SWXW4bgs2Gvpy1a1uU5pYyrk0+xoFp
C1QRvHedmh25EV8X6NW7+pydVa83KvMMAL2Eua8b0jcQMFrpgRr+1ZH5FAqRy5DX0NIxKDIx+NpN
Iy6+uJoUGlxdpXLLF9vpZjwUhmPYQJzljr9eyRS673i2nkv3xWDYEQMAFqmsKkJcqJaEcT6Alrqa
HZG5vf5vtw0QlkSJl2UySiaxQJ8UByQZw7KumXLvArDFVwxTNOtZO2YC7xmt7A6Lx6dFu0z3F1+1
CEXLAglrSOyzyC8ihtlIU+pDpAokSj9HUvxS/k40Rn8Z9NHsIMrmZEHunDakgDjAYtfJZgVadY1C
I1L1+i7ikk36HsCkhjSEbstIbEv7YoWUa+Fiefnr04pceHMz73v8V9cR7nOT8wlWwecq/ScccRYt
QKKqZcW2OOcUsjiLuOKjYo9fsOKwKf48KRgobRbv4wp8SKG69oAa0PjQ+JxZG7JEcHEmrC/lnuAH
bP6psMqnNrP9jXd7ySJBm3749I+eu/8bSzMyy8VkWievPMtr9WV27gJoGhLR32R6mgaEf6Cwil9n
JoM+RlbP5BUtBhUopzoIn86kGgaFAGRjzmrFREoaKnOuhQo7dleeS7sx/NynXJWX+HbQ3Cpk1LU8
6VPuZ4svLZzHd4KGWXM3kjoNl020u6tS2mWyRnPc5yLdXSMYJFA8Y9lGUA8rwv7IQ21rhPuDn6/b
Cvu2Gb47z3wjaA/ZqQvRTFWH4jQaaIrHQGLs30DKvcbR4kG0p/uPi3cCqom6TEUvYdAHBHUG4yZ1
cZslVYht0lz47+a/B9aZE6+8iRLVQcyCye5LSGQu9+Mzg2sFPibLQQPHvIoLW9ABiVcjIoS3JH9c
0HKHaXOrdTQczcB30AdM7QurJZ28zDOZBmLYsi2/fYme2R/pF7xwziHd3cygY4jeteiTsGeCcIMV
tZ3bidzeRCQ8/ois0W9Ivb15GPIZ4FNTweZ8JCv07QxbYlFdieLIpzEaQPW362qXkbclSaAH4ALz
vZplmN90c1FsWMpLrKo3O+c9FblIhvvnOt0s/uvAevvDiYC1Um9Tj13HFQ3MZ/8ETZrql4nyxcfi
EkhNvzqA3TGdKYpktD80AYHPgJ0N8fKsyFdS1KZRJc2U+KZxHwII0tlV+mH0N+ymrkXitEkVPycA
WG56B83W/OHCYPf4WsJsPVjS4Cd9Qy18efz1uj7LQC0hrGJOyv89vHLXInFpYwUh3+ORp2DtcG3D
yWvWfTevHyjf/vZWCSc/ReJ4Up1Ks5eEiAqt8d1tVcQCBf7ONdv9yZDsu2xCeu+DMz8XlbTx4NeD
g3i0YkJv8eI+xxHSLbZqxCrk5A8EM9xwhaTix2puJbBAdJnu0b9lcRCu30xy89fy7y5DccjuQH8y
01uzfSxgat8ya1UKSeqzndtswsseYzoSvzsP/PB59vAMtc0BS3F6+9IPE0kha7D0UWFcZ0E4kc2u
ylHrR9UDJPmvClyzGl+8AW/yzl3vH8yDr3U060O+2+lxXEHgQRUpBctxf8X0YKIiRqOZqVW/QB0e
ETWnu7ZSBrgka4DM9eZEaq0MT5GARa9XNu0s1CDIfK87wjlm2eEQLMpR8dw9aTslGs9IqkCO0bJc
0MexA1kSvmtpusFWMH+PxLz1IqSk5NP9ZKirvmcdG05lEB0tW9QTB1Q2j5/2y+/H6i/+gPPHMncU
d+sdoflhDPzR/BenN7wsEikvKQUvWStzhfJArCPnKTfOwAJUWK2VDor/+jhOEZj1Bbu7CYitBy3l
gprx+/IdW9ZNX9W5vK6Mb6iRVuY/4NB5dpCjBEqyKe40FDLx3G54VwzFakc4WrrqrgGHq2FffKqC
Mag6+ietfQL/RINlDKErGVKv16Izb3l5P5EA+yuXf9E7gC8jRqNI8tLZcIdpVKNFnyJ0zXvud2y4
EHMAnYcmNUXo+2Lfy4IfcXayWtfFVgjsVN9R+db1fEUQCafyyOST3BYlTKq2ommxuOWQTk0Jalz/
mgHEc9B9gmi8syIrz9jSqLa/2HKj5kBiWGoQKgCrQy7Hat8iNzdsVDrQ1eqbDvevmNKQHdGEwFEL
6gNzDvvnzBKHCp75/fxgx2uY9hLEEZdJ8xr2Cu51SIR+otblnkPenjA2ttcKVBKKqdNjIkPnUBrn
l3iBIRzfpNm5H31IxEl+fdILymEwGBR9L6yNRF1FP3fsGZLO6/H8Y1jXOtdwWv9YSPrKqycPH9k7
8Dg5TdJqoIbJWw9pHGlSqCJHJ1LqDscnIxTEzyJ4+sZTvbSTae9Z1s2jDm/2fCzqj6hxdc7YfQZk
JDR+LSOaSN3CYohxSlHMadp9zIVz1W7L44B+sl+QMSMxE9/JFMuMo3sp8hFsxNmdQRAkvy+9j2N2
QC4G7FGNzCaJLK8GbeD/iPJ0QnDqGfFqMXsbXOMY9yHtfINB6dKx59YpRx78WfRz1gG8pJLfVniW
wVZO/Oub0Gu9RLsoWJSQGEin+1Gf/kLDrNGjvI1fawdB7sJ6HhS99o2gy2TY8W1tH/BDzEYMVHMK
zkpsZyqWvz+ZQbsWpufwYpJw6YFio+pRQiKsj8+qYK/Zx2YmfgmXfv/Io0BD/2InVpcJek9GSLLE
7LVgcnGmh4gIG7+ZZZEDB9EUcUq9eRZecaSAUhCOkkO1t6t9PzlqLViMG+j7bwXfGTyH/9TCiBX3
XLZRMUtPTTVs82RAGVEfd18g8GcxsNPjm2IK+LBsJFdlt7aIzkzFIegbDYzXXYqW0VHyHmoqKvlZ
HP+fGPxo3/bVqQsEiFT6Td3TE4BRp5U4+8umlHpSerOQlHtuelnHMfaSiqAGMfNcsO7ujVgxWbFA
1b4qisfO/SBO9cENMNzfMJuO8b2NFI5oz2MqN1Cj5ZyxY2HX2VOSonhKU3pOhKU1Xtvc97fltjn6
QYHPv3+jxZn2tTowU2mTuiS4KgMCqyWI5wFO0xVHvK403bzZ3FeRrksy/RipxRrvK9+9qVc36ig0
06d3fgIKpThLwCB8ja15V3CaIxzQuGGVRRUZ446xR24RZI8lgZpAr8cBGjYDt02/ckYyBBxHo4ZN
pjItlJaIscrhx2wjbfDLCiq4jOYE0bTud/+exBoXKOGbobjSYxLauNOfAiu+9l6nqZgLUyUNxTDV
drYMDD91BTH8tsqfZIocGucfowVd2IFRXg95ozALwEH8Gme4wDruVr5Uh2NtxG3rVGdMZE2OBcoL
GakZ7nqqjktcDiE/jTZ1PyzchyliPW7MqPLOp4aZ3zApbpTudrjJF5cSaTMW8dHa0YyHx9lZkwPg
Lo36SRrBo3DJ3EPOed3xaKadVsGRzPiWfeGGkGbGsGBHzoVFFrAIZJmKMc2xeSxFciQAzeZLmMkY
bDa4EfpbQ/s9p5+Lpyz17m+bmKpC2rB1zyuu2D+0FWZTh4TyIXVqRWMBsBpgjikjizIGeG0Hzirj
QdqwHFOPUyASX2oUA3v/ok0VuKycczmFHmkhRXiuXVXMaTq/l0sn9I/tJYt9wiHZlOP6qR1/Mxsw
b99HxqGixGrO1srqakbiXiiT35x5BVwS8ZIn0SOP6EJukeGp2d19MJpZX1m52BWGhopSztBjyP0r
Ir6vBuPseeTuu7DxnDUULgj2ROoMpjf6uR7PBBZj7GDxzeIBXIRTLD7rsVgkFd8viA8sKcKgeWPg
Qs5MKxiO85w423RxwHJqZP3/7RbupEz5KyXMVeiBFfPxteXmZ5L4wsemQLENcPV7IQ5WGiNmSczB
DL67zlHzjOjOw9hL4xvpLDgutuJXEUdawislQLXEpthSOSbi+x+QQDd5st0KSxOQdfvYt94DwYIe
G7heO7SnADCioy4zFWDOwNCP6cmVVB9nrJPR38yu5LGWDntrqAZB1N1Llvm2ZWSvbVUlqm8Dqta6
iq5/hjgJrFlag/O6MNkuNNqGeOsES3MUQWos1kJRhWJYBnUqXjbWAwMzYx/qg80djNK0O9zF5Qkc
nAu8gfVVP7sQ14y48o+ekQpOza9kEW2jdjDR19uVHBtul70Z4axSySNCuSBZ0N+sFW3d6XuE+jtn
Ifck2/yc2Rluy7IJMfDGsUvs/gKGbyO+c7Qv+7razO2kYgquq/EQHOwgmTxLZxkVu2yfaobWhFtu
HE8Z3W9ByYD7IkXXGjei4dd8d3i8oMdXWdV3R1PxgG3oiyvnfwuE8wV3dv8cmcYcia1CsB+q5hx5
/p1D3JlxWac8ZoH7pwJq6gTfCV1KCKZq8IQKDwk5tzunwftCAx/zO+2TwwOijNvb4kgg1l4ub+zv
UehNpPwTGetFtX8kwIWHaW/WPvCEbW7tNXBWaBNsg8L/RfTd4q8wTEOTeQ7V3EFRmVr11F1LxIb3
ISIzG8aZ58C3P1iKM2tbqlTnEF8lytpf0/FFDll/MusE/Glb0ckMmYzGRQvLEpob7gL15yHrR/4L
WV1TWpbbi3rqUcX2vH0xxlwJDyvG3S4UG8ZngBPAscEX/Hpqwr0Ya9ZmeOd48RxSW1FBHOD8n0nt
a4b63SBjxgBaB2p59lOYMREyPFWp+k6MPstMH4ZUZEUP6ZL5b+IjVjLwPuA+InBxlSPfJDRbfVGe
86BJWf3G51d3BkRnS/fHgZeOSsjgvSW44M8MlNdppRzv9KDYw9+B+Xd5o6TJRRzjHaUPA5Urb3Dz
pqhL4j+S/faNWaCNs6gAW86AhMITJdo6qTf6uYMy1xO0R8hn2V1srh5u3xcPn2dfL1NzICMsNSgK
HtW66NK0phIE7BEQTItvs74Trt4NJutDBFENvQJfvrT/8nOYx+NoR6WdxZscAZaHZjpgk5ZdIhom
PzfXNAmMKa+WxBg5uHiLG6oE4sF4zJHW+B+G88Jq6zZj2Bu5OA5hYrMUl4SVg9xM3dSmBSYBHESJ
ULSgloUnf3sQtnhpK7i3zKBIPYfr8lXl2DT7rcQuBagxKRg+FiqX0e0pSrxrL/3GtnAoL4SBJV/W
BiFTtu2h2tzWS6XwHVLMh/T4380JIAqseielpQvHbL1ZiajoL3bd0e2MwmwRtmEc9q2fTHXy5Kan
cBWxNA22Uf7HQTCyqrUkH0vHRFmHrOMUn2r+/i1YXQWUGsLrMYkDSAmZnll2AAHjHix2ZfGJ1TBs
9D3tm5HHOMaRvWK24fcdHxeopvWEfnLx/qKzVY2PtMJQVmZ1aTXCiNLki/cVqgyRT8qfQ5tAygWB
d18UHREARZzreg0raCD1xj2NVEXmUDKEDW06UXYCV7ZKQg7eDpR8tlU6Yn9kk5ftpfHJtVlmIQGq
5npLl8wrbnSyF5SxIiOt61CiCi//u5KxrmtYYK52CPDGQxKmU3dzC65lKRxNDsTQLtOFyaaiHBpn
mGT4BalUtUhQE7ennRztKFyntzyQe+i+NZxHIr53kiREsUUJzSujghsxW/KmIEDJJHGVvPek+mKy
LJySi7Ci7lB+Fsj126XNHNJ/kExGNVwYQ0rSGIc5Y2F1bVhTXF13RY3B7FlEWamFkGsrW1v5M2Tq
hOJGhbtAjY+W08modJwVNnwgGFdAxNQxca2+iZh7wF4CsssVlc8/KalBvto/lBYFtj7EGfdThTxr
eQGAmWxmuedbMrGEDUyOyFTpJ2/sDwm8pfUb8aeZDPPRtDkDO3/p4OuiDP0BDHJMUF1JIHVaIN2K
hGehMFIUoeqoLsbQ/25acngNWRUnDT9RfnixK5cH7TiKY7biHX49C00vy8anowN5OyDw6d167E1H
uYwcIwvT4P/11EpAFnqnr3hz9l5obohpOSQ225uTCo1+kYNe16Me2/HD9m7ox9emgyscQ5C5jZN+
zdBlHS8aBlww/T+YlwWeYYp6i8Ojdtn1GheI2Vk5IxY1zRQlbjfxt7HrkTanzc3oBL/ElR4OU8UK
9v+0tl2MP2RhH809oOTMMK/kzGlhvkkJbHBucez5yQId6NQkb1JeeIgmN2FQ9YAfKfQLl62utZpH
qOBQCM3f2n3DFS7KG5LKFOn+vyuzTx3TiDgbpZGkzZLvoHWfR95UBDEXg3CJporFNtq679G2wW70
qoHHsYX+mKDIItPd4p/USA4XeQu4sIE8uSEBt3jp65QL7U+Let4pc4ZUZjaUkjdVrvY/8NAqblt/
PR83idIVd/RqQPJdfZM5KYDrHdaCFAcU7HjiV5lDKIOzw5WCkmYYCzPr0dnkZcjkDHZ+oOSPLzbE
9Y+Ytpx+ahZgbVYPUwONOLOd8isydnOeeZj4XKn5DWOvJrwA780u4nztwqcq++KKe1wHESc8Zphp
LKZS583CkccPNMikAlQv9O492A/TSoqDdgNF0NDj0prDGVQZvIutAWYvoEdsoTfKtE8xahy5tSaI
fEoX2ghlxH7+hGoRMgV4m4SW9PYN+EF0WAxmUCNNZtI/dQlWFhF6zUwYXjJV0MjrKFDAaD+5a/kD
J/VmRqC3ahOxQvkhRZVWGtmQC92Uzmbn1a2Iz4f+3AMgiYyAnZOPYODiqMJ7AJxJRnE82GsErm7j
Ady4v4kmnjiGF5S6cSvCRGD1cqldSAzUAX1WXEdK+rzGzwcTRZwyI4R8bjdtdDm8O02FubHstDn8
qH5p6OFmObQFmP39PAKl6TGdkw9H9HXCGG4y9l9WmFIAYRkTk/lwHjmVQ2ix3z4KvrPMW2cq96Ol
fcqOXNNpE2fiVqpmTgkpPVWsW/uElp2L4MqsYSUJYQmTWThw4X8ZFX1t9OU/czwyd9TLdISs2Hls
sFvl6qqmYFiSEgnmSRfN5nUbOMC8NPBsRkKyw7S0o3/HMVsAquDv7SqajkJK351CvxcS6w2Mf51A
IP2wcARlHP9JAkFYKBdyIP7ibL8MNl9H5zJ7RwMnXqhKkkjpowhDynpfqrpANnOB/FPdQuFQjS3Z
DiSJh+qskrHka9fq1kxfOYNvyff1DvzoE7mlybzL47859meY4tl9HM4dgRrQ53eamuVwICtSs18+
KptSgu+nfJbbMdOPJj+RVnSLUz9ceyljX+it0qsU9Rci/pAxCOEPUshnCJCIeGpU/thjBNBO/4Hc
GEijH+Q0fcKmRjecmHI4RNZUkebVvAltwclwuXIxMVSDbWsorfyLfFguDWAhzkyDqAxhfOPdVVTX
LQux9SlRs5HxJcVed2DG9EGrTsncE+yng/8ht0VI7WPlzi3io668VAxmRaQGcYmcKK9gOSwV3J8s
SCUZiDN8r2E+T96BXDBVueRzj9gE5/daybFKH9rr7wz9d8O0+1tRPENOsZzpemWWJza4yYgwYC+u
y2LfyXmHb/t648md2oaIvCRsnOs8LNt7hBYgSJanAbkGj8OGWyHJjP3P9PUz+um3ARfJlArZ1YPo
1EVNdjPnrrVdtU67FzoB0jRjabm/fZp1lcsV7VPVz3nTZogQ17hz3DVRsZMPK/55JhyR+ctWRlcc
TATTYADz3R7GVu9ydei9HotRvtj6K8By5K3jb9X+u/nK9KErViDny1xwQptAUfCTEGH++AyX/tLB
aWtP9XrWbZ8M3B1r6JtOcmAoK6eDw+Ah7rOMO2FBcJkYem6sbkLYBBpr92CeYE/42fnloIjKnbrb
8M4FRzIRf/aPkohkbRmunyT1Ihh6gM98LfBwM+K3jEyfgPLv6NhM4bb/HUtfrbAnDrqyEPk+1MhP
npvtdNABTxvYVpslFShx0MScWenDxqb0JPc1k9bLMa0Cnlp98y2Y5C2VyHFnP60jMGtQb9Jb/WpT
ZIYaleGIJvfzBQOoFNnI9oXJjNXsg27Lsyk+2H456M8pYz0P9Q9b/QIzz0J+omLVJslXg1BvZSuj
NBqz+x4IXOQ7t1FJdzOJ/FXq8zj4MXp7dpqeeb2L0VwMS/aS7jymGXdSKVUEuVGPrViXd3/Qncu/
wb8Gw6iL3JsZiYjInNKORLsb6T4OIF1w/0/GSB8eKUtl356942HBM1ChJZIL08S46G7cr2JoZo9p
bLZPK1xNOOmKuCRL6XU/IkB95jWQWhN/lLXJq4SzHEoCtpcCpy/WdAz5gsj8ODoUHrL/NgXOL6zu
+8m6kskRgXZH6RcRAAdS5fjEi4WCHpe3Hyekh7K7HLyRsSw37y/iOh/dx0GfouuTsD1+uM03GO7y
9A1FPI587QznUJZ44KzDk2ZsWrUp5sZeavZQ1CYqj9TWXHPXt2ZFtOOgqGnByBMcOWwgoo04+gdi
v0R4nDU1MLcJZl5Sudy8+9S2Xy1yZxk6cII12A3NASJ8WiFQL6G8qlFTjpo6bf1MKGubssx3occc
f+oDZTwxpkTMe6On85SvHKjbm8PIG3Q2tCAL5c4IqUtWXm4sRiSR02dif/YPo/koC532xsaQMxen
KJqx7au91YVjc1aHDHkOva3bPaqK52Nrp872wXPvh8JZDdC/Q2IjuER6wMTsq+rAlve/0VCQbkRN
phM9Zdl/AXHNhtfGQMN7+U050HYFr82OVqMiiQIpP4rGstxxXe/e4mD1qd+z7cg01VAAjHJq6EnB
SuBEfJuDJ3TArbhT3vWlPo8FzDi+i27rDr2QkCSvQDbJ5cdAKValTU6qfHou0eofBySD+bx5cKGF
z56qR1TfR/YknIf+0BNrv5rSW5bwbmHFYtJOoHxBU6hBDm1/zZ60uqOIhXQJxUkmnTX+3BZBrMxz
skAAYPUZSJQYDkRFfGdfCNIASJ+M82wAWKo5SftXsYzvQ0bY/mILaejfNXBngmA/4abx3kFe2FOm
WG79PtGnsgsXI2E4sG//t1bnOF78VYaBv7RU352jXBKtdrV5wQfpGr3VkrxxKOmDVCZlcwkyK896
i8MuPCBrlh6eastBCDdrtPs1GsG742ghR5QVMk1DWsyfM10an4wtpTP7VBtjh3Khw8UPseMDjggJ
bGe73QDyfVnSeQV5JwrVraffCX/Ogyx+NKWES6ohU5pOGPVpl7xYvnhdznDjgP/k4KMXEdbGB3hG
zVYnKIUJWE7/a2wDD3Sy538nIeYn34mFEUbdVzouM2tv61YFVRrIT77B7/z4OCyJyPcd9/y1SDku
jzYwENR1BZnqAPmbdyh71qswlO9OPE5f7+vwhm9/X9imWeOp0F8LtYcMU+b7UPQWq71azVH9yhzH
lMO1JzoF4YJCVVVciXhSLTSOKRAKNENyECdfDQeTSV6xnJJB00F9xlk3NN7K30Cy8QWCFbqixs82
O05EormjY+VA87tPFaUrg4Sp9+jyrOiIlWH/WyW64cIhOkg6eE4ccDyT7FRj7IZXOgA9ZH4Et/1v
R7KJuugZb3qWCtHR4sSReHyoSnpni/SzogVJkGIaO8K1YfUaFZPXQljb0+RWAXdTKzqEpinZ0CT0
Fnm8avl0jLZcy2+8R9Zh39rLeQOdKBpbVMjvFWJoBvAa5yASdPtoHrwd23lLyeOJwYBzQAUXS/gP
FZjSeh4g1AkMfsFN6YeGo+grM5340L0+YtbHqAHsTEkmLtUNLPywFLXToPkrz1Eeq/+NEcWtT186
spGdxNKeSrM1XZAEaCA8aOVPadjcr0yX/KWTtTINkx5PR7Cm2aBJlYiLoMuD9YrnyuxTZ8ZnZEYw
FBli+8zJ4LeaQJ304Lwupiv8iA7Q2xxBhNFWXx4Ni4dpfhKF2/b7+bgavbP/0ilRVIDJHDeE/jos
/8H2ZA6A2y2+MT+Ucv7pfLTemOF/SXllaiF2KcsfveifDp47DAN5oK/QsOHgezsCn0yb1edgH1IP
C3raDOk/a/5Be3vziBFUlbuiIai7pbK5ca6FgPTmh9QR225loNkeFmWs8HepfQXiTn72AxkemZl9
/OBmw9bvtFxJqct74JdUED/daPDnEBkfxOBZ2m9n8+CPd59Nb+cuAbW1vHd6PgDQgDNx8KOPwdCL
XrZbE0if/vdvzAaNkaW1e+AUB3FzK3mTD7gr07nI+PdN/PfdzIXwvaclYo8iI1LUJqOoQQTYpv1y
u7a6JiUAaY/EXQDvfHJwNI6V4P9oHjBmzsz7CcuJNTbgAHuxPc7lXLr0qjbdR9fA1j/V0EBx/vgm
xzkzjZVI/EHRlkxLF3QR7bFgQrD+PChJ3xQSV204mi9iPjWv5lkhPlAuVdr6TEUtqiVg+TmB2yf9
j/JPJi9VC44fzt748h8i60qHcZjDEuxnByfSf26ItxVBX1bz0ID/uPzoAAT3vIAIssD/WU5vnNGi
s/oUv/x1wBwo2HPeC72BFR/9OLIX+6chGMvF/J9T1xkR3vAw7DML0nuiGY4NnFmY/tds8OlE6bh6
KTY6ibonsaZAd7JvorHjECDk4p+gzSZVTJtX8o31kYmnuGdZJNV2ASu9moJtB0K/+Q3Se5ZjtrnP
8IMCI3zKRjEI6pn2WpU0c6vSZRJVXSy3AmCVMeceIepfO2D5e9NB0kamHRAIoq6Iy/8t+b9vbzeC
0Jx3sZB1ublJ/3wz8x7zg7LSkcW37GT2p1JoDYowqXxpTu+XVahXi/5waiKBGJUxIXg4YXSORoho
C+uzTCXgZyFZ0d0jv+6H2iSG6PtTUonGAWgaxcxOJJztVIkrA67RuDvUg/rsY7/wjBEplzW88WZl
wdA7AaaY9LcLjJxkna2hcwOeyn19pvEigmmhm1tZWrwEJT34XQQMs35dI2eXC+rmsq3kd1JT82BO
Q7QqGu2mMLT8oR0wres2/70ENY6gYJrhtO7AbkBnh8rs6JT4LPWWpImFXFHFZ5erINho+Nrue9nd
li0onl/4QcD+GjFIdbbReZ70olGHcwvnpYCiJeNbNlB0Ykl5aSdbT5XxUcE0Gm1Rr8qZ+2kp4COG
Q3cxpOh48T5N1sF9cLIZsypuEir9HikY3tNCQNiPNkGxpkSo6ZD3GrYiBwsItAtnAQwkYV0/5Pwn
nKndtE3u+2Qu0pp617qvvTLAV8hZvOCcrpEedepAhVzokBzXpr/39cLLYPwV7+0e3Fw97MrwAcdt
3YzEWJClcV5PhkKjSmuTX1dg5f7woSVg332BAnVI7rtSrvxDObCo05aegb+Xg5EYyJnIbRcT2BWF
m0gTzHlRIzRFwTV7clpiPyiL2xUZQzTCp95CKlUUvYuwOyg1hUQrwQD59ZPgYHDhdc7Zdci2UNii
+w9Gvcuw/K4nRlk22U/rF769nxzQsVYw3OOsxf3/9BXQP1ln7BsxemUKZ4xdcdhVO6/dHcY41oLc
ltaQcSPwpMEqYz9CKSBgLFCqSyhO6I3ofeqjdFN+0/o0ibL7u3C6CJ+R6k7DQ39OSPT5Vr1GdT23
UC5IpWSRuSf/HTFluWydLGxipqleH5JM4wsbUjG3j3P3WDu7Uh/xPtMx66BTZRTDneMlj5Q2f4Jl
Y4SIo9ZXKgBsPFWTzNoZ8fUWE1Xl2yss+ZlpRs63wvycqctjH4JD2cVQEKJ0ZI6qVGYgwD4szE/1
9gfzAoUy5gJzodGbReGqB0DsjPkM18t7PDjvlk1huHBXW9re3B6NbaVIGbywe0eA0NEZPgn1wQso
gAeomp16S2iJyIodc7PJmgtaLIigQ7/VhcLz9ZXFkGz7a2NOOJPPlkqMCUYL68niNM2r43Typ/mx
dYQHMgvW0Vi0kfskMaUG4pQBiLVuymE/COd/TKsjgiHeO3GEs+4XnM8T5AgdIqs9/TqL/9oQpHmd
k27ImowzrriOTprdZsaKmk3NdiprPKp9kU4lbExQBJyNCh1iv+I+6EeQtr9tJfZneL7w4aGIi7Ie
jOfRMv62JX1At2FT4+FcRQ9AmXqUcuTlb5tB2Od9mRIEcUy4DhWyEryiwTW2nIOEsXA5E/UX0W/q
YaLLCv8GeDReTupuKdvP67AJU/GXfceheMUhiZJftIXCLHFqAPENG5PLZ36a8V45m8lwJp2XhoAP
4usROBTJaI+JRM876rfWQKAqTQz0nTJLs8KsCtA91VBbhei2wk788yFi6r8jPC5n7/I4w4cVD3V9
hXxxNu3hrT2Pv9N6ukfbzXavDkA9bSMfKDdWGlg187fAT1S7m5tvR98AtpsztsF51ezVStqXbG2t
0Fx2koBwyQtM1naON4Tu+S2srvPVd3ooSDUrQk7qXNwNcrAF8A6xZeaIjGUALsMA9ORW9YNCHC0V
sX+9orOMeDV/lvoKStSx9bBeO3LsK/P3E6rB1FdddPhFmNoGxo5BfpHcMUtu4VFOLd2CIVX5lt2e
1v0xqxRxNiZPy6zDZhPDvp4vAB1u6EMOid6dA5OeOro5KivD4d4psIgb4qr772ENvg9/akzKoK1H
cf69Jhk1dsCz0zIIRd5COqTvz+z0rLJNGhJbnzpbSyMe6cUFPGAu4ywvr1QqalKm7PHGuEuVbjHy
7Th9gPzU4IU9Qz1EjfOszAaqobYNgS8+cYqZstAuTeDQTcbmCqLpXOl1pi8ehvXu+nRwBEf7jpAt
pRsfY45v5yKO4ucqNYCGZb0KqQi+ZXFNVQVa3jWTaIPh0KesMmHI9MACiVZxVaC7J/hJFFPlJ9Kj
qJdhc2IQeD6LDWin7jfySVHGCXwUqdsR+PHv3abpewHp1jyvlEjx42x1aF1iz881KWP6H7P5V8gy
tNcFO/eb7eEUUknruGycWVOXDZUlQ23OcgXztx2Ma7HZxW23OO2/RXmdtc9DaDY4oX/hCeJ7GIe3
ZqJ3kmtigjDaSCTYratKC0I9W5n5bxDvtnLdl7QhX8OCAB1AbxpHFCX6zznGxW1/XQV3WcX56Rf4
jbTmjvt6fYgaMmLCPepilS6ouxcAM48NxfM9zOh0jVZXK5BtYwDPXLyexTjeijByKn8t+G3WaMOt
Vuq4rsd1qZEhYAJV7aqlraRp4jeXMVz0cBkEhB+IF7xbtWqDde484zY0OleKsh1VeUrAbNFFrRkL
9kBlJ1ryAnZziL5dhrC+ww8PiOjIQytS0n5QGKe/2dTii4QJBGzPO5RfaKXcuBjLXJVXDe1lMJog
gRDjhZOlsoNJitoZFTskgAM4gJnomYQCzDDJJz0pCCdkfeANbhQb2P+NjwCtzIlNDNdKRYb3vZRG
DFlnhwPXTS4TXGTP4NsnX6t/JoVFkRm0nz9XzinhfwFCJTL2IkY1S+D1r8eGPd+PMYuKZyKWMNvF
YiAW2wFixnWOWiKBUjMxROzj3WON2LIkrajYqjKFwV674vZG4G6XsNW9YBckSLGt6e4bmpqFY2wB
jFzv2ulTz65z10tv2MP4Djo+aYWdyisY0JCMuzUivDRrQzRq/yO1WaKzhKAeZcY83ixa4J+FBB/H
qOZEn9/MmT90cqlCL9ohwmm2g6TIVukrddMiBw1nLu7BOStMkI3LYsrfSfVyfMtif9MQhsfCCK/W
w9HHC5tQ7rOXrLpb3GLTLd0GrasJUuAQ6aqcKUevhy4MnIRc9ieVRf8nS/eGly+T0wQVBn17oTfF
wD/qdEcCceqMHskEiMHwRR8xwy+wcQXuNSaS2bNCFgiR7Nb+JrjIH6nhXbjibV23brb0xtuSkJqZ
qg5HGc+rJyY0I1TZpKoT47vVLO51Zlm9YVKJZ9sL7SzxgXCzHz9XDeRJAvlbzMcEX8oC70TcfXXe
ZjYHOYzfQiG0YmHTi0vh9VEaanNEQaLfCrDsgzWMoooPfPEtAdN9KUpcSknoibC7z7/Bj/AI3Had
vxMkVl4IhOmPrtS8dO/vYHd3y9GXmBE74Bwog4yotWm6IKWPUsaVztmOXpZGhJSVC/cyql6kF8xf
H4tAdcQNboTA2ADTVuiQUOfs6mvrPr7K61RJpUtpVshWx67Fuu8zKPqwMtrkghRksK76LMssHgTd
82KawLX3r5kZNqsRmNIlv6r4ZVZVD23O34BlTuzN/pd/97Ajvec+vgDzKhgh9SIHMH/+HrfLU4ps
qymQqGlCm5yLxjR8P3DeOKTLQqSrIZLsIISKfkZ87ibsf/kfdui1M8FptVD7VRE6Ol3gjXYYP2WZ
h7mhWedoxwkzLbPeHXqSWaurhsqH9Fo1nxzX/tyYPTnTz4VgwN4d7GKZ54413jMcok8TE3Od8bkA
fd5Z18gRo3/7tRv84v8leIqaXBUNwbrVsvtvk9X6azqt0oi2zn43FMSLbg71zGijiruKiG8yMet1
H7G2Fh8pERs4ahD+bwq6Z86XPusKvjOJ7m0GvXGnFfw5BrOHuX+6nJKm09p3D6atIpMhA5MMbCZq
nmKv8YKrcABPIXtOFTZpQbx4NGFNcRaokTtzeKzCaFYaU4pkW0Aaf4d6H0N8EYvn6FFxb27cBw3F
cEFCNyfJEFpPrv2SXzfHXVLNP9GTGSPieK/chWmkp3EPr8BRU+5iMRNtU+ss4nUrL6QHoJauDKGo
cB6bQ/dBwkdN28mD6IrFXKK6USJAyEK1SiseWq39EnKb8k4NnLO+0XF6aZY23yKJ4IrGmDboZ97M
j+6oUwzfjARizcTbvkrkbcIc0WFYgr4xUoMFjSAvTYofOExi2qY4hmSoruezVaDFQBqgMfm0VHyp
8z+RO5W6uuRDyB2JvVD0iAn8i1ZVgacIFd/22YnAuYLg6TIupGf+ZZIHk3wULAREasucCH69JmAr
D34sf5gF21L2+i0AfqGQe958XqdV1uiVvRphsoypLWnM44N5EnFiHLCiO3IJyvBrEazHywREZX8U
5lnSbWmPM67D64MuEKKH1JZ/AvEKeHfsCKfvSHAQ1ACJd7pGdMecAQAMBwLmg3c6QwFpfAf5mGAD
nC+n9igUwKluAR6jfDROjdrI+X3ungAeTmPAaH9Lhbjw0YpiQNMUDs4ojePFRvQh+oipnP7xidK5
0ZB1dKGcFuMDxOop0Ep0RbjN0YGvibmw9ysBsrgqz5SMF52GnzCtQG31AJkw2vhBElt/6SXBa8oT
kUf9vc3CZeuUy884JX2HCYzFyhBSU1SRuI555iz3mGfNNjGz7CzGa0VBYDne8BNMBlmVL2lCbd8d
gZf+wC4GKaLinX+NDuvChsO9XJ+ZKcLFb/jl1IsWGETYjfxzbloZY5fcBj/sKecP17VvO5fCy2l1
uFcsRCMRWFVuh3ajB6OJFKA78aX0Vf866T4QYBxfVsDr5IaXmssTq/ttaqgUVrZWp/j/9FzDAgb2
AVUQUKNQiw2Yq9x+FsEc+PkUo2i30Se5H78K2Et0YQPfWZBBtAnHgpUAWve3QFOof0PFHRRK/V3R
TNN4GGTIF1ixTxI1fj2oeA0WTmpSagpz33/1uObX9Ugx/7UFkeAok/7XZKTHlRGwgRgSznMMfzdq
29fgKFE75i6/rzouLhLARGQhPFIpdRQhqP3T4cVwocfLb+LD5ZFilVyPE69fGwn3CsV/wNC7Iffw
/O9Cq98bsy9kWmG03aoyZNxcvm8UCISP3kQzQ4j4wAt0tNhopQqDpX/LaghLi9G/e2LGawd6VHqJ
za60+4aIk9ZWM+zRt9JN/H37pQwQ66OqkK7XKDfZeUDN607iRCRcU+UWSZj/xOzamKY8vxpgz/R9
NynwXdvUe8ZABcSgPknCE0fRlWdvxzE290XihUlKweXlgeP3YnLXxJMf+H3d4p+25a3o/O//U6GD
GRU2ONLTcZelR7p3+aqMrqV21D5f+Q2JYdQf12xO2S2rRca4VV+s3YKd62Lh3ULTQP6/DZJ91tce
zmZn+tMShE+9zeMJg07J8jM+Fub2PpVQ41x6EjYYL/rRBcsABg4IxFfqydudY5AG+npJSCkxBaOm
xN5+pXCRC7i7K1/ynzondkBq7bwHW0eEhzuX00ofxn7UO2hIH/zWPNPySp0utPN/PQWuRVkEpIHm
myYVoOA5bZLpk7NQM06nO2TR/S3CFH/wwGWdvvZt9QKuZXN6qL4h6XGyIz7wNQ+zF5n2L/0Ejryd
Kr5O4kPd2DMyYn8nby+m/lcint5hhNCAJFuNM9JVvDLON5sdbQx0Wje2lWos3GijqFYJLJMT6MsS
9wXGhaKWaCxN5RhGpj1ETzBWt1YVk4x6fCUb7bDC7CUFPjwBiRQrpNFoMRKIkAbAIiu5HZtxYZ8+
8ZQCv9yB7FpeqaquI0tEBhAgg0F0rPfM1HW1Wh9qcseuH6hj6M4nXDJfW089ZL5jwWUlI78QeXSz
UCSauKmfPv7K49ChYlyopIQ6IMvMbXupbm3Tpr1YVhxsoikut2GyhJKCpR2HnJqYpqCZrjCaC9aY
vTvNw7Ex2b1rA7aEaqXjUYSh9edwFEUk5AoZCnhUkwZtJQuMCveCtr1v4dt4VVCJ0A6+B8wOqUCW
8Nq1RHss/WuQkxnLPXhF5JhyNOYlgZfOxB3rmYEmbAh9oBrCZCzMVNDLH/SPSyHQzs2GZGUOD6ZH
AvYOuwhX6INFrYiP1uZXR4SHr5b8DVj5/EuqPU5inJieHnjSLjgPzkzugV5cEcl6lxifqhI8lhsp
B3faLkEEqbTr3QLVxgSD3jDJj9m22kkw6NYC2w8lPX0PYdmMq++0mvuQ3Q71yjycH9NaRR2Et+bP
NRqRCEkB7SvkQAbDdFX8nu824/o/5A78JqVs1hYIHgyJX6Kv5b/yg5jYr/bVdx/v3mJMjmAEi38L
TmzztqRfn/Rfx1Gm+qN5BZJDe6esjF+2sbyjqQffJaXWwqofFktD/7v2qVeSsmtujT3x77EVGwzf
pmUzvRe9t3OeuOqWu5dLsYxXm6mNWtyC4dtyciL7AW72/Q4fPMtFiKg2GDoEse65OFkLBdCWtaT0
U+sj/hxwBEmfnArQVswGWwCH7rUnz9iheFvz+0u/RnMCcCfJT8T2vIObPrKWF2D0+qybAoLgK2gj
TzLKSsbpbOBaY440EB5eE4xVW4Y6/lkUkNYU14T5ZLaF1Hv5Zc7zgX2oiSYBLiHhUuu4068W8QZ9
oFjhHTGZ4qCiMsvaHsDtKh/02seXYnle58Si4NqOzoB/IsugmzfTZuhYGkPeZuvHPbe1fVJLxuhK
iopQA8eSPT6UVlz0AkZWYLI3ZrBrrZHGeRT/DmgKjUPMNosYo4JXjG8I73i7BtzxwvF67G0i01EI
+pNAfa0qjAdmTn5ZUwMw8tKclsPiMdnWWZqIJy8/5/GkCBRjynr/NKZFCA48vkqCGrZLu5sJ7wHh
JaoOkBO1ow1e2uP3a1NuMzNqqXvZIS2N/JxX//cD3/9uIqbeN/T98d9yuJN1V3/LF1O77h1MzVlf
+NaRt3vY+j+s6AwRCyeKeCaq5aLvnAa30LPn8sBnZvXcwvFki9Xa82RokCdTerT4FIwPVuGNTfZi
h1c393JVyyt6pWyZ1adiW+zC0jdD6882GF3DsMcxT1KmTU+XJ6sbyaOwrMxVLmRShMokWvxuySr5
KmueCBY4P1Ii9GpSbzmi5LzgZBNaaHpQhA9W4ls9Y612vTt+4A5puJkeYwxz6oQuIBwWj+DMpp4o
8IybjrJlb5ky5HyisgdmhDqeUqaz4hPiJHpVT352r1NSkyeDgECHHmx1P6bDDU/5nW67vJlmmM8V
YhAPpueTQ8uhWCN8APwSqrIpRWrMje/WDN5PyCjgv6aw2bc2bvfmn3AbURh8j4pkWdEWrGTziXr7
/QRw15Oy/WDvpd5C2w2nRqgYOxqboH7F8wS+x+d7gnRE5hMhKw/QLPmqREzv/hirbcFnB9CXAkrL
nFTYGONZqJvD/z6STn9HT9+TtEqym8Y0ZxUdaSw3bWE7gJvLksI/GfaG6U06GfMEbQIbC824B5l6
+NfY+OcGkfUg8Il55ecGHx27+xKYmSV/WByw7sp9kHg/RaAKRDfedbelNup5L1MjnSHHy8vJG0wK
LqgAluKgY7IRfVR/duOJjYKNyNe3TsUkVLgOgfhiPLkwWwOoIyAkgsS4RG+u/LLlcD6W8Pns1BX+
pAvxeOhy2cCkajSa1GM+6aCDUUFGT8FFRh554vCs9apEzyof0s3KNLJ93WbUQ2kCYCYheOUNB7RY
VlQULZ2yx23YHe0nFyxK9E8FQnJ85hq/M8cRBGX7eoc2sAV8P7bsii1OZjw6kvC5aStR9x5+RdD8
S5Z//y1TmADa3TK7nRsBmle6ZeL/gDKt1VZwr9ToZzVmWNOirIIUFrSecyMf2us5CInnTaFE5LKA
QZutTDBZxS98wwWN7hWtUnOvHndm/fEIIv0rzldOZhelk+ai33bwVXLMAkz1zqxPMYP5/0MsH9NJ
xdR94WTLn0yTk4wdk3u236rMIuY72deYaQ9+vJcfPk/XW91xxEQ5BolCSeK2MPXEJFEIGIN0x0f6
j+efiJOz0T89mgafayeenoA/7LlEiEw5fZOjBkF+Aj5mihnbPHMMtVMWwfDdpN6fL0HA5RJdLe+x
AW61UP7ZRAvnj5al9gmn2sJIhBqqfcjlKyI5kAzre8dZS9LADRuXcC461jKsM3FbHSHHdE1/gib6
nhMwcJhCFpVnkENYiLWgkZ3+nHLx3JCRl9eUxskadJSwu2sooVjBMhIHj227OOfUJm+tLR1ZzQiO
Gj0NLREIs1xN6nP3kNGhPDuxk9l5b8+zrNOGkwST4K7yqyKOvi16B97LNInjZXFmXGGjTp+R/66z
KOrBhC61wXE9Oi1e3jNVMdnt86T383BTB5vLHARMUk/2nO2xAgn0+mZHHeFy10bx7NgktkMfZnxv
QkncfhYS/zQTbbiT1rL109vuAaAZJpZwKIgEK9UfBfSnwYQIwMa+gq4Sad3dsMeFZrGa14xWumu0
YMafYUO9AZ0XuVHBaG4olxnK30FIs4Fu9iMR9iNaGy6JCkST9U6p8yGkVWTSVyQQ/Gg1OcCNlS5Q
uLaUHLjADh/mQurHi7wGbrotGEmgPmXfq8PLnoP4zLW4tKnzauwaC/AdF+xgQhYpveKfgMbeiIuM
NhTQ0EBxMNo5xJzGeW+bo0m6VpxgSl8M0wvUgLxkYgw7qnkDWOnjjIWJxU4y+GKLY2Y9MtIl6f28
2m9t3kNQK7FqYYHjXZZ+/jwTQfoRg1bCrA7bIofDulFM54kpspknflQvlYSn986YwaFQwPz3f034
6xXaDai8IHsTwzOF/KS6MIkFxMSeNa7DsOLSXdKK+0ubBY7NHbi0+TKNpm75jGtxQbnlbcYcd+G1
SfpYQLTHjD2ruorPgKzIPWXkT30XaWsqO2aQieqXxLIUhGg5RqLYBADu1TCsSv4PZjU8Gg/PMVpd
zNjH74TgXCyNEXhg47FZhSD5X7NzN/qFzFZYrPrmN4Rin7QTgMuet49fUeydu1MQEsn03WSbeGEQ
D4NZKfjL+B8BaS3KL8mzm5ff5uOlKkhZCIO7tg7BLE+epV2m0sKRPCv0C16Cqs2kB9St96pO2bZG
98tNtDBIXoVaBXkU67wgtI1NKO9fQxkDQJK7Qiw1LR807t/SrWiKlx6gq/lKyHDOvGTD9VRm6Q9i
xj09ZlUx/iA2CfJIkV08Bn1oQG2v81WSm++NNTzZ/QaKC6V4Ktu2P91aWlUmA08y8U8dqxTSRowJ
C0kL2heD3SyXHyiPccQAGxPRcrOGTOPkc6vVtGHm/+ShY2pmf5+Afxv5opkEFujEW+EePwkU5brj
x9wrim8/bHS7ZBCgrrMg0V00JqRgo2pykeCoNeVwW+5DyBcsX7w52ZuAa3InFP22uHCYItQr4Ta8
7lJtMKMQk05oqtHTRXfSopYGnFYIOF0Awpa+Tn19hgaTGj1grLDSipbMgiLFfyrLs3Qcd0eUWVyf
pLOpeEDzLIQ86bJSm+icYo5kzjVmGBq7Z3bZnCtONRrshVc687ET1qDOltZJ+GpqzPAJH0iI55Hx
sm0KseXTbsOHMmAjCOxeqPZ0A2hCgIBHn27hAjTAFp0Z9kJ+jHeWlCoxBIWRjbJRjtJsgH2riSaq
HcT2m+K7kr7x52eETeW3K9Iqgcl7QawpzEBym8yonzoULbhAiPHp8jck9nWOsPP6Px/bm+U3q9++
afdiqyxJRUFKJi2xHHPUL3oB32dNx7ii4+6DCeqcP0TW1yn0AUiH2a9rYlnSOL6pRaqt9l6HLGYY
iMcWceQgLw8IE3JPK2siv357DQLRD9L4sqqOjH4KoENjqBi3alcrWAAcqIbSC/n84dcYi7mSJSZx
Ay1tK9nRuE/x00OFO2UH+IgusXP3zcYVdHHdvrXhgx6b9fxrzXf73BJi88zRLNiLPBcnYwmOjT/m
zMzbTpmUAnHjwyOrFImSM0Ujuf5BmFCUUimmXEQBT20AMVDxzc8upuJttqdXQKpx441xd5Jikvn2
2D6QQIyQVz7fqfHz+RFZWffRdKx/L6QSG7G+snXgcWBjQ7qraZbV958w2xdVpzB4DLckS5H6QJd9
xKrWmUMYcpJ/pUIlaRUHhGrmhP9PZUv8rnVvtW5G4QZgAiX+gDU8igsQ00rZzZcWBQvhkFkiQ87m
TyH/cm7UOO07d29NGO3MuUVCwCThcvBsWO9oHd+w4+s1jeU/U/+UK5XSSeeUXDHlZ8MRYMugCKqt
tIczBwZzKT7YPabcgL56VjX4qaOiLV/x2LKxY0bV5F4Fyp1BMUCaTE8UWbRUzUMS9J0gvQM683nb
5pM5VexuM4gd4W+CL1iFAzP/JkVIwqysuLZNsmxPLf+hnp+FHtNaiOHK7VkyPWEDHNQPkhB6Qgok
gOufbcQfr6ugQOW/XFrpGzCynAa37CoKbsiXbTJGMLTyNuP9NVsvfiatYkem6o+kChIVINacb3tT
9rNQqi6zoFCURsKrXKkj8hfhAq7Nd8ts0AvJ6O96nFMnhS2fDgY2UKG80HMR0QadIgdY/58z6oir
hnGmmPMbDSarZ2q5lbeG3TyFEnsSbrxoHzbG/JahOwV+TfdWYg/2bm7pOaCsX+zTambpxxfCM6jd
1XV5eUK1slOqaBq/IAjCZpm2rpaeVRGsJfQHMNGIXu72iZchdNg01tfPTHGNtmP7GlE6IsDOGA0B
5EGafctnmPnZmiEOzZw0yXpf74ERFqUlOUrJ3UKhPHLLW6kQ7vq01+iAtDDvItTYqYnUQosPGKHG
w8qRj34J6K4UK7ornTILOLMpQU2/ulTAlFFiQ23Dru5hya9P4Z2mCwX+SmikhyYEAyTlIgZZNqw6
aU9FiiHK7kJXr3Pv2AH0Mulek/LnweXCsdsKyrBTTm6c0du1L8uvpWyGyhioGcXfnMCA6pIyfMIo
V9hdgIxj21+WTnckVKZsnUPu8QPf5tmw/+56bUoEzUJOiccVRMKoNiYY1AJCi3SJT+L+TsFE1qtn
nkSymHvAEwQBbBzWCBd/1GAOphs8S8GegamzcrZMYp55rrQDLnWDWo+d7ohooX9dgoCuMX/0j+8P
nLQAWDRNI/k1bsqlumLqUN0hUehLagxiFmDp8JTVxsWjZ3R6G+lGtl3lk2fQGRPiDtKChc3PRVi8
gV7rhMarA6n+ozYLhAHoqh7jckkGhY0uhsEnIEX+4MNiP654wCrBxh2DjeYoA4tVRnND5K7/aY2r
8CgVKDWFkB8a74DFYDpahP1XzNU7mX/OmyajbssnifiJvx9Poh090TfPHvtKGXJsh1UFbrmuGrx2
aZ/wjd2JWS/ZxP7cRrziYEKgs3yXBUol3jMjhR28M5ucOSKaQFm/AyzBFkp+35VqI5t2l733Cjbv
bJkF6lpePzALoo3/3swhvLwNOtOfmN1i2n/Jt0+k7B5iQZRztMgViPZB1E1bzZESXgH0OV531T7B
rX6KykmW2yDDmRH6fhdw1cgIPhFht4RY91ge+cqykIG+EJD1pZEUz/oTpLSuhHRgzoFX+Dt/KgIq
NTX27SQnlIExZYwz3XVb+5wbOk3jLDantHe1Q32P0fNa82ALDShumR9itUDeNejvT9X3uH+xKHH2
gQ908LuU4Dw3vmlY/HnL2jbYA4q009/ZES6ZiSsQdaU5+N6+qMdRu/k+jx8Qz0zOsiEttzFvO+66
Dh3BGslt/b5ah1ZZtWSi1drnTxINrWYJe/MV32iTWJHT1MKnYIgt4qHnHOSqmYe6bd6QnCweZgYd
sFYC3zKS/lUtet5/XHQwXYmLktNhNx8qO7xc3tiNmUXA7p7mZR91wnmiFxBDVwhl2VkDoYaHWGbh
RRMpi1rRa62v+6DHgIlTAqvIpGk4qJleXVkseEUOAGTBcZOuWlL9eB1wiRcyxy/je5JcBpVotx6D
KiQIwiNRUNxqCuIzPT3xYjwvZInHTIhEPzI2vH0SdpLo+H5tltEDTXC++fZ4NLvoVIrdozosDloJ
nkqLCTM7o/kvuxLODgj5A8HPV0gvaWiT7pWLX+u7yk8WkrpPhm3lA5dxNIxDs37T1Shhq7DYPo3q
+x8Ty0W49C0wYAHqb+3iiIA/dqTRrhMpjlB9EY96UgpEN1+ODesdThzcMkE055tfS4c5w4boEakN
1tDEg1kWjACXLRO4W6p4AGRa6SczFDeMkvEBJj+qaAmVF7kHTCm9syMWxBvy60EQLuKNrhQZAs0Q
SK8fo0br28qNAzbWG8NuBSdSL1JUOEzPNavRuOjzjCpEo0NWBvrCZAQio8TYLISUUNH4jwN55H54
uSHpjQ3VGAqpplKgMSCQCCWnk4B+I6WC2S9+VeSWnTQqTtF95+GQOGTabbhhUl55zuiejOORaBZ9
JxCVjAdqvPl/ntLWqUPj5xBjFnwb9o9Ond+6wbUze3JXwpqMwclTmklhXJZmEzNP9DtUPTsKwiIW
q3EhFzcQfzlw/nihK8d/Pcyr/pjrXZgk+qaG+N2EIFbNK6begmbIKPU8JdwrC8wMBASMRJJupaFK
HVoCdyI29yNx0ynccEqM79MM57VGNeAaV6nj3IEnTzbZhZlOGj3pWeJpogMsfCUofJKj+1IxMVDR
V+ehLd8KgeLteZsY7n2fsc2jWfNVvuNvY68oS2fHH35MVXJkDtAAd+WCJTIJapInxMzwg+C5DShW
Ruwo8klPHvU+i/1gASHbkcdSk5hxaDz7jcDbAcMGFyoIeKMN2eUNf0rARZSNxJz6JwLw8aYr7b9j
m52S1Lp5Yd4ep5lUNngS32NcIc4WCUOwvBTqKt5IB7+s6WqGw3YWEvDY6btSKrlGe3KSF1egIuIh
AOC65miHyxDOJqZtWtx6G9lAunx+i8slSY2GUz8gSU8Kt46n74vp/Iy6WqHeEZi63ufxJb6WU2AW
ZD3IIykVrHRE4SYV5F1Z4pQFRI5nHKVYghkWnFx5d2I0nPnaW5CpIbbc6zPJT1re1Wn7Pl/TbuKE
AHJGSIWbm0Hdqns/qZhFa0rh4h7EjwUVUcqyKXhcQAZ6b3POQxTnYLrIu00hLyladATyf9TF0Lhg
5Bu+Mwc2n6j+jW2kgkwmU8bj7ExaNIGM3mZims2PhUCt7o3tC6shGWQJQpgj7VrYviM49T78biFf
2jbU+ZJVdxLemQNk0ZnAQWbO8B39A1YooGrMt2BYv2DkE7+53VwQefCLC2hsNCXsSxVcpAsIwM3g
nOPBpGXTjjxDl8BXTVwRnkFNhH1J/VgHb0SSPmgr75+gc+dFFSbuswvuS7RevFkpSbAZiJ57Yh4R
QVMsCIOm5qpjdon2fpMJZ5ze9VfNuz9XuRaK3R9QEB9lZItNaOoWQrVFvEdOQJomgAkGZYEAW2L8
jyUTC810LBzHh7hVhXyZfzHbrDR9JcfmGu0zfPbdInyiFVpKh4SWmE+gZp7RBg4sm/NuA2+Un9Hx
a82Qj+kCGIvZUL2SSppbDcmkRQ1sQy5B8tdHF5UGKb931QHvTaAqWblR4I/a7JZKnUBzTN5M6vNu
dhCEuMXYiiGbh7UHrkkLYXlb1eJ/XkjQ6QxL6t162ix5CbnO773Xsq22DZD0tqijfWCLbHfXPhUh
dDPIXCyYgGIUzpMYBOoeVpPTpn2bg3E4kPEz4vAGGxhmY2/iN5ZXSFwUX/Nhg6DLKTMAfr3v6ZT2
ebhFrc3abm+MTepy+bZUqQKx595hxt3uUyDLQ5WcQS2vmdpf60JHoCcfnCn08EjI7/4DvcHTfdsZ
W1bSskO0YrSuUDR3ADuFp09spqaWQyjlArPU5bej9XJ7AIqw7n5Xql0QyEjaH25jz+paqpwKeHBN
gaFnYghJugCWAsBN8uug8/YhYkaSj+rPmibtFJAIn65f8yW1HGRJcbK45rpSQfBk/f1KMuAB3oU6
URxj1I3v604zK+VGeMmqwOOPFC4bihjPmZvCsfcgsuaEVNedy+d+9qqkqueB6OY+xbXJtmLtaCOi
ELNtLsgDJRNpbvi0cgXqXVqkWS4eqEVkO4iWCOT9iZZJSc8eicoSU7fgwsSAAKAP5syq3UzHQROm
hb6jBNAAnBjDXzKHwtcKuC4JradmrjM6Ee5fWZOQYJ005+Nop9dzMwX9R+mbbt2N2R6ZQNMaquUW
dj/2uXLfMHJZf6K8+Q/ZQIcb3Aqcev+r4RZ5flupXPLo7PtBfjtFSlJ56bZMPc0g9FCVRoUD6cgg
XRoKl54D0CkoSczwzqsotCC/uj7NYp9ZifT1KD3OnqE2St7fHxhCDALr+7L15JB7utvXKs0jTL1w
1ZCjBKr/eCojO5zkdjT4u+b943o/oM29nAodtrUAA7mNwlmzY9fPEGjY1pD+j85B9O3DUJg3w/Av
SmuR2xwFLiLTGjA1Dldk7g9P6cUIDgeiyiClwCFaioZ78LEaMiDVUN1bh0HRE6CAO9n5CDrhUQUf
llIdI4gvaX2Fu5iNLS8NjHNPGxvrTnNwx8gVH+LeZmlSiMqm+6C4rTDaDxjUXpzLd+FvYvg6A+Us
xBD9Kx9PshkXF/Z0ofVmhHhWsfigawZsuq2p8qpbLcM5slSyJGD/T7INqQjK81KiTHc9Cyrq6wkQ
sBAlnaSR3K0H7sinaBZueMzVUMuBOAYl1HXPJjEpyRwBL2T/xxOmrTU8C+6vEqs+G2EYLyfNs1bS
bmpETP2gEVvNiNxtwjTj06DuxV1ZvX65O/9kcfDbUSrEQLoeGX5ShUndMU/+V+zxHnwp2MUgSjoL
N7WiSGGE3gY9eDYYIWEI2+3rgl+gS0QB80YP6v9njNkYgnpYm+zSzv/rN5g+Ti/e3nqO00Ys/0Ef
XAKWBoWuGFsDQpYmFPsvNMFFBvaFgjdzRiIGsj2ud6lG5Cao6aHwv8KuO33Sq4NYvp0UXIsIRP7i
gGcMxgAtwgmu3Th1hW2fbxMDloXJ+V/D56KG5alKonzaOCs2s+kz+gzcUElZgQVoi6w53knXcmQr
Yj0sUGebQU+gRFjbu7dXwgs1T5PqqkZXdGnohDzGtHuSZ/wXOuuVQVQv181hxKIh52ZAe6qLeCJg
t+6nNf9O3J+fpAmC8C7YubHBvAPqR7F/x0N1a1Hvekj4hplNfUlTVKiTIPre2IeGjJrbMa/AXdHX
XjqicbGpJh4f7eiLP2FzIIF+HMwdjFskrnsPGrjRvSunuQfiiUuvlfPBlfwE8801XoI8R5TyKpxS
yfPBFkI8LTeFpfG7cbxl7omuQyaozWVFil0YhRTgvU2sHab0blLQS2F8fOmPm65nBnEsV9DAZpSj
QCaRMp/si8hsWao/osVebvQjZb8ruF9jyEhi3JKEq9781KZLL5yfpSom8wntfFzBMRuFkvIpGPcO
gv5f9EwDRFNkoMND7GIuXx+jwQhWi+HLMdPuLGAe0Bpi64F7rNsLVYzssEhk38b9llcxjhUxWXV9
7hwvu3vWp6C0O0ociWori+HBTXm5fGjQFi5MdvpX5dLQnuAeairB6BjRbq9rPO8OBLi9lCz44/l+
VVQi0uWTbf9BozLBrvGcl+mVs5XrnCIds31apd3GzRd12LiD9A3q3cshFsC6zAgmzmmfp1EB0wi4
Fd5CZqeYYiZtLB+vw2IUsSSAUW/2KZVccMZgjlfGcvAaxo+9IPC2oP0MLUL9L6Ja/N0MZ8UWjfA/
QoMGT+rpar9P/4k0FQ6tBjTgoOh3Sv3zeI5lKjqtJSrlR7UfjH2yeZuhYJFdMyYOxMWn9GWHLZox
SOlx1lJ4N1AFlIsX6TgGlK2qEngXtWyVJBb2v8uD2Dh9P/2dmIM2fkS+IdiZk36dgCz7MRWO0tH/
ytTmTJ0GGOr+wcKgwBC12TvWIBgsaLSNyJosfpMJA56lggcndsRDQKy+FxxA15OlULRCdYSxVKeA
LqfyOa5fShScao9nkGmk/ym8N3QLbz5fpNY6gFlSQBP7KKy97XiweOY1ug8G9l4kYHc4bbjylqfn
JxJq7LPJXOBd/ze/5SBM1rEFsJoeWhFfxhv3lxzRYRxXDIc13pMHnDgUl0TxdZ3h9H6aMhiNhTPr
r1yWtHcOjZ28O3KYw3M4ce8MKvlbZjDcMODmvhcN9hRWggx0EcS8BkVc2zxgz2kdGOi4oeJHyKfR
NAceLeEc/AD4bR+64dRja2fsLf94hcsWZZcoJvvdFVbHbZAs9bKH8P6HdonrxxHLWri1G6VJIX+D
eLurd64hZe7XczPoENA4NvbFTdZYmpxr5aX1gmxNnhAgpydiliGg0cgbiXswv2WbeURVfSKamVHZ
807EwIhGo99xE8DkKDI/TnN2hUlzWm7J12VaPfbnW3/DhhtPsI3SUbezVt8un91QWaq+PJ3d1msd
Pre5dRcMQ8Q8w0v1Q7CqYZcDd3z9mbK5JNjYZB5Y5JAi/zYuP3nWsg3KMxWHRQ4/vxKVKwBcykfN
3rngzPKbX4SuFwyiyiuXy1wwdW/NfF8RjXhh1494Fhx/b9JCFBIdmrnQsGXfBp+x2Kcn08Vt945H
L3/q/58WWjKqgpBgBvEUmcXdz+Dj6wpzU+KAou1WahkjOV4Qfel3jgip7iZx2iSXlqxh0EFJB67S
4GKheMbDBLTNshW78Hs4dRjp5NJayeZx6FGHG/z6ejbjSxlknyy5y/hRMDxzxFySDE+uNfBUVx+f
ydLQtlLtOVkbgoNrTILX69lzg9NVJiZCASe/6Cbc64rmqImhv6nXvLfpUxDlfmTNek9Rcot2Xmz8
WuT2FeSFWowUe5s1DfQ0kTPCIBbszFBcikp4bvbTBoZvRvOneUAhtuznHFfK0rKmhBwIu+doYNye
6PZd/ke01CrH5Q3dtml8FoXUtvnWv6qK0wu30axBD72Jz4MwcYI6Bmz8Yo+OVmmTiPwn3Im/Bd4+
qmLx4b5iNS+FKY2cCwK+7nDvf6o1Ul9C6E1fkS9DB6P4e4AE624dwBdhgpIZ5ionn2hhoyS8op7L
ojXHWC3tzSFM02v8C/dzYoIO3OVqOipiigv1mVbpbC1syaF6abmDqFnc1jJQidLWySABThYwJrVw
ThE/tAR7EMSmqBo8L6Gi645IERNN/DJ8fvsZCfUkxM1B5AI8x5hEmsCiZalGpfDP7PtNsUifp4Ay
jbrkKkqTTWOHpPbktNvPlR+SB6A+kXg8orIQNOlxaTAixT4dMOZn8WedxO4fW+7DQzJtm8+mnEat
hRbdqlOJsJ0tSli5ba/cbWo2zPgPELNEuZLPOtG7fxVH7Hw+Z2kaxhoskvAmdlGj+kUR8c2B2dXL
HgmDbPrWzIo8MaKgh/ipCh+dFAXHx49bUeVIIumImnQYFwa+VxOJQ0tKbMGSGCO7vOo9AyQ2mohf
m5aNaY6yl8nIqHN/fcjQ5Y733iIG2eVXA+9mtwGYWNbZ9uWzpooNLsMNZRo76eDREP5u3RLHxoXe
s2bn0jKXni87gyI42N514lksiOuILVTVQBuT7Dkzz2AXOcLzPO0gGVmvZBT4D9raFHgfWTzqmNMn
GBtoJL2BqagoTsyB4+Itr3zkjaZevtP9oFgVkBJ+cS47/jpsiAfDjqCTz5P9Ad303xCCXIsDJJNi
zIfiwJ4o78PZodTFQZqXaNXO5ZOr5vF2ZVMlaSmnTFh/G2QHDFFe/91n8QIFRKxY0lbpvDEjwAg2
0kcW0A+HKyW9ahVP0xgIIUIdx0XFuasj2r4dYa1RYbegg7gkhPPQwZlUcOC70ETfZqQFb0C567YE
om/oQP+udO9HbKg4U0xz601z+Gz+5vuCCkBP1LPid+bPh2+LYbE7aAgxhcbLLypsOxpJbsVdnCFy
9w+OCiXkNmPaSh/z5w0lJocmZCgRJguNGJ5S1a3ubNY6izEHSFCZCARFE5PXYE99jQSkDLYfuk8M
ICANsDpBzJcfT7ny8ZDO99Lww1KHV0EGTXsjDF3Mls4g9EaBenhb846VfuI4gsI0cQPdAEeY8R5w
AXsaSTexrFfSpz5zisqhuyov08eMRnbKMH/lpwFySsf02wVlFJ6ew7bmSHmTrtguXDta4UkWRkdI
eUJ0sGJXZB15flt81Z0VHFczCbggTuBJaykXpceYrjYLBFKxQ7AqPiY2RWt6FbFikbUJIp9lOQ9+
ANNEhLDDwTP2F4hfQQjp4zjyXVHJWD/tmVK1S9SEs+UKLjsFcsDzk8szubWfyc2iVhLblcbryPAV
Dej3mmDCGdHWKQhaOLsS00PUdYs6Qk1Y3/rzrhtADKwPY8VjNTBojj46RyHpGVCtkWLl7h86bfB/
F9YAo/IkMdebPYXIBE+fawzCXLlq7bDMXXbRmXke2hGgrpWIyKvoJwNOB400dhdRQSzxYlvntw0Y
QCrq/qCOz26ykN0G8QWTjh+BthOvjpmxfGHiDnYUsEluUCAiC/+6W1ASL2kwnvmLHqfzcaz2KC21
tbxhRi1xo7chIxiaRIYqAt6LPs58yDpE//J6EHAnhcwXKJh4elm5rJDiJEEtKvOYhTB1SwsHRYwg
CWMT1qCbwQKHqOeLP5+JcyPZwIXQB3jiuIyAK9w6xf1Fdqbd5UceUcaIO/qOGXo0fm6hq5AwgbDv
LlH7ruwrkcYZRLXFRG/lrPr/abNZOjiCXsq/8ojc6upDAVhCq5VifrrQEi2Ye9Yb7cCtiLdTcmRo
9tlvVUqOw8WDGniMeJ0dX+1WSogXALOSClCAUPvqZaDg/VHLl94snvIsGoNkz4D/L+lxNzkoU0tR
QaF1BwFz2kpo2HndrSglXgXrf8Yf0NYTXm8+FD4HIEmgGXkr/tOxTsmkV9Yb18AfjihvvxCLAd4b
nQqUQfZ13Mal63jQwqzJcnvUNiuTJpnvBPdvic9uAlWIoFT1x5bk+/o52aJ5g12s3pewCRD/d+rC
ecOYoTXqeimNXHAOFKk+5u1fT0Ngt7CZDa+VSaYXxBxT1HsSnH7Vrl0AaFOy7rD1JWVGF8ktdgif
52JZO3Phw5w7mSSQq/qmrYMSuQmN5Bk6nqFP42uNqpojCIMKjoFDOfvHBlLWoPVEpqHoKT0oAHvJ
GWhe80N2pXAOHwTZaUpA1fR6a84WbZ46JYBtm/BEKWnpauxSHtpNCwmDwuIa0KVd1+tgZyzJERw1
y68FJeBjahFeMZ0uxXSV05Mx5pHWb0Lkk5HqAw+YpvgJLM80hXrWUWAhKrHkwfIE61kFevmIiKRa
jNhpE7psByo20VJe99gbxhyemipP5RyigbHcNpOC1KB/FtzVudStOEk4dakPabDpsEgIFmU4OuP6
9j8Um6nn9jm1Xs/t8BaQKZ8uklMGHdz0sCcIEDF/+nEN/ujhZhkD7tIgYBJYiAXa32Z0t8MY6Qdq
D1dePUKemGl3bm6DstV6YPJQRsjDNxrcC2ZHMb1ZK0xKtV9Srzhgd6x1wdm4vVDj1qHn0CdbXNiw
GeeLAWhmDFJ9KaLE3aylEdV28KIbqnXkTK0DiBAqKjo32cx1VvU6D+gyTFFTK6cMWK2D38PCb9oy
mmeXmd5400xpLaRfNR5yYcdXraF+7GLVVuOOcWnPzEgVblDtAvPjtWadw9qeTs10A396PAXxqLJS
WABK9kfMJk4jMl1ooAMNN7nidEvED78Biozc47RS0O+jbsnN2C5TYU3P1UB7/NQE/Bk4Q/ZWNA7n
p9KwwyWksfE2WziCD5dCG+gBPlI4P7IWoXsnckb3zgGK/vIj5iqq0mOCjP8KwNnEqF1/FtyfJoFT
XjrGSiEJjy5Q/UD7YL9FCESPnxIjxnlQOUPOflU0iBHGPVFhHRBEV/M96lCJpNrndjyJgbxuL7MT
g+eZVhm1yLgT1CUsZ80D1zMisktpWYfb+KLjJ4Cn3Yn7E88nL8flcNl2x9HfebBkpdCOJyofm1a4
I3jcACEjFwFmtZT979vcmtnLfuLrPJd3c07hJjqcfg27Zzvq2J+/OmSXsX036szz1WFlzy60es30
XtBnVkcLUbzQMBzjQxBgFXeYROjGdZ01eg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0_system_jesd204_0_0_block is
  port (
    tx_reset : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    tx_sysref : in STD_LOGIC;
    tx_sync : in STD_LOGIC;
    tx_aresetn : out STD_LOGIC;
    tx_tready : out STD_LOGIC;
    tx_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    tx_start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_reset_gt : out STD_LOGIC;
    tx_reset_done : in STD_LOGIC;
    gt_prbssel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of system_jesd204_0_0_system_jesd204_0_0_block : entity is "system_jesd204_0_0";
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_jesd204_0_0_system_jesd204_0_0_block : entity is "zynquplus";
  attribute C_LANES : integer;
  attribute C_LANES of system_jesd204_0_0_system_jesd204_0_0_block : entity is 4;
  attribute C_NODE_IS_TRANSMIT : integer;
  attribute C_NODE_IS_TRANSMIT of system_jesd204_0_0_system_jesd204_0_0_block : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_jesd204_0_0_system_jesd204_0_0_block : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_jesd204_0_0_system_jesd204_0_0_block : entity is "system_jesd204_0_0_block";
end system_jesd204_0_0_system_jesd204_0_0_block;

architecture STRUCTURE of system_jesd204_0_0_system_jesd204_0_0_block is
  signal \<const0>\ : STD_LOGIC;
  signal Bus2IP_RdCE : STD_LOGIC;
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \IP2Bus_Data_reg_n_0_[0]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[10]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[11]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[12]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[13]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[14]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[15]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[16]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[17]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[18]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[19]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[1]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[20]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[24]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[25]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[26]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[27]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[28]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[2]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[3]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[4]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[5]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[6]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[7]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[8]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[9]\ : STD_LOGIC;
  signal IP2Bus_RdAck : STD_LOGIC;
  signal IP2Bus_RdAck_r : STD_LOGIC;
  signal IP2Bus_RdAck_rr : STD_LOGIC;
  signal enable_D21_5_pattern : STD_LOGIC;
  signal enable_D21_5_pattern_sync : STD_LOGIC;
  signal enable_prbs_patterns : STD_LOGIC;
  signal enable_prbs_patterns_sync : STD_LOGIC;
  signal i_axi_lite_ipif_n_1 : STD_LOGIC;
  signal i_axi_lite_ipif_n_20 : STD_LOGIC;
  signal i_axi_lite_ipif_n_33 : STD_LOGIC;
  signal i_axi_lite_ipif_n_34 : STD_LOGIC;
  signal i_axi_lite_ipif_n_35 : STD_LOGIC;
  signal i_axi_lite_ipif_n_36 : STD_LOGIC;
  signal i_axi_lite_ipif_n_37 : STD_LOGIC;
  signal i_axi_lite_ipif_n_38 : STD_LOGIC;
  signal i_axi_lite_ipif_n_39 : STD_LOGIC;
  signal i_axi_lite_ipif_n_40 : STD_LOGIC;
  signal i_axi_lite_ipif_n_41 : STD_LOGIC;
  signal i_axi_lite_ipif_n_42 : STD_LOGIC;
  signal i_axi_lite_ipif_n_43 : STD_LOGIC;
  signal i_axi_lite_ipif_n_44 : STD_LOGIC;
  signal i_axi_lite_ipif_n_45 : STD_LOGIC;
  signal i_axi_lite_ipif_n_46 : STD_LOGIC;
  signal i_axi_lite_ipif_n_47 : STD_LOGIC;
  signal i_axi_lite_ipif_n_81 : STD_LOGIC;
  signal i_axi_lite_ipif_n_87 : STD_LOGIC;
  signal i_axi_lite_ipif_n_88 : STD_LOGIC;
  signal i_axi_lite_ipif_n_89 : STD_LOGIC;
  signal i_axi_lite_ipif_n_90 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_1 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_10 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_100 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_101 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_102 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_103 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_104 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_105 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_106 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_107 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_108 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_109 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_11 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_110 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_111 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_112 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_113 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_114 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_115 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_116 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_117 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_118 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_119 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_12 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_120 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_121 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_122 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_123 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_124 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_125 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_126 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_127 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_128 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_129 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_13 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_130 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_131 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_132 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_133 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_134 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_135 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_136 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_137 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_138 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_139 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_14 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_140 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_141 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_142 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_143 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_144 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_15 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_16 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_17 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_18 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_19 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_2 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_20 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_21 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_22 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_23 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_24 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_25 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_26 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_27 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_28 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_29 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_3 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_30 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_31 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_32 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_33 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_34 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_35 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_36 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_37 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_38 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_39 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_4 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_40 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_41 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_42 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_43 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_44 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_45 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_46 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_47 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_48 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_49 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_5 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_50 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_51 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_52 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_53 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_54 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_55 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_56 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_57 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_58 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_59 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_6 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_60 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_61 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_62 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_63 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_64 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_65 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_66 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_67 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_68 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_69 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_7 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_70 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_71 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_72 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_73 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_74 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_75 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_76 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_77 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_78 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_79 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_8 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_80 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_81 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_82 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_83 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_84 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_85 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_86 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_87 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_88 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_89 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_9 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_90 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_91 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_92 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_93 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_94 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_95 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_96 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_97 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_98 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_99 : STD_LOGIC;
  signal in_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 28 downto 8 );
  signal p_7_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_8_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal tx_cfg_adjcnt : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal tx_cfg_adjdir_reg_n_0 : STD_LOGIC;
  signal tx_cfg_frames_per_multi : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lanes_in_use : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tx_cfg_lid0 : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lid1 : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lid2 : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lid3 : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_m : STD_LOGIC;
  signal tx_cfg_multi_frames : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[7]\ : STD_LOGIC;
  signal tx_cfg_n : STD_LOGIC;
  signal tx_cfg_octets_per_frame : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[7]\ : STD_LOGIC;
  signal tx_cfg_phadj_reg_n_0 : STD_LOGIC;
  signal tx_cfg_reset_i : STD_LOGIC;
  signal tx_cfg_scr_enable_reg_n_0 : STD_LOGIC;
  signal tx_cfg_sticky_reset_reg_n_0 : STD_LOGIC;
  signal tx_cfg_subclass : STD_LOGIC;
  signal \tx_cfg_subclass_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_subclass_reg_n_0_[1]\ : STD_LOGIC;
  signal tx_cfg_support_lane_sync_reg_n_0 : STD_LOGIC;
  signal tx_cfg_sync : STD_LOGIC;
  signal tx_cfg_test_modes : STD_LOGIC;
  signal tx_cfg_test_modes_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_cfg_test_modes_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_test_modes_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_test_modes_reg_n_0_[3]\ : STD_LOGIC;
  signal tx_core_rst : STD_LOGIC;
  signal tx_core_rst_i : STD_LOGIC;
  signal tx_sysref_captured_i : STD_LOGIC;
  signal tx_sysref_captured_sync : STD_LOGIC;
  signal tx_sysref_delay : STD_LOGIC;
  signal tx_sysref_r : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_encommaalign_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_rx_sync_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_rxdatavalid_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_sysref_out_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_end_of_frame_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_i_system_jesd204_0_0_end_of_multiframe_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_i_system_jesd204_0_0_frame_error_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_i_system_jesd204_0_0_init0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_init1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_init2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_init3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_rx_buffer_adjust_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_i_system_jesd204_0_0_rxdataout_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_i_system_jesd204_0_0_rxstatus2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_i_system_jesd204_0_0_test_err_count_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_test_ila_count_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_test_mf_count_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_txcharisk[0]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \gt0_txcharisk[1]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \gt0_txcharisk[2]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \gt0_txcharisk[3]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \gt0_txdata[0]_INST_0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \gt0_txdata[10]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gt0_txdata[11]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \gt0_txdata[12]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \gt0_txdata[13]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gt0_txdata[14]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gt0_txdata[15]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \gt0_txdata[16]_INST_0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gt0_txdata[17]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gt0_txdata[18]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gt0_txdata[19]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gt0_txdata[1]_INST_0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \gt0_txdata[20]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gt0_txdata[21]_INST_0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gt0_txdata[22]_INST_0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gt0_txdata[23]_INST_0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \gt0_txdata[24]_INST_0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \gt0_txdata[25]_INST_0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \gt0_txdata[26]_INST_0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \gt0_txdata[27]_INST_0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \gt0_txdata[28]_INST_0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \gt0_txdata[29]_INST_0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gt0_txdata[2]_INST_0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \gt0_txdata[30]_INST_0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \gt0_txdata[31]_INST_0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gt0_txdata[3]_INST_0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \gt0_txdata[4]_INST_0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \gt0_txdata[5]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gt0_txdata[6]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gt0_txdata[7]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gt0_txdata[8]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gt0_txdata[9]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gt1_txcharisk[0]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \gt1_txcharisk[1]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \gt1_txcharisk[2]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \gt1_txcharisk[3]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \gt1_txdata[0]_INST_0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \gt1_txdata[10]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \gt1_txdata[11]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \gt1_txdata[12]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \gt1_txdata[13]_INST_0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \gt1_txdata[14]_INST_0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \gt1_txdata[15]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \gt1_txdata[16]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \gt1_txdata[17]_INST_0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \gt1_txdata[18]_INST_0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \gt1_txdata[19]_INST_0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \gt1_txdata[1]_INST_0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \gt1_txdata[20]_INST_0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \gt1_txdata[21]_INST_0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \gt1_txdata[22]_INST_0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \gt1_txdata[23]_INST_0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \gt1_txdata[24]_INST_0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \gt1_txdata[25]_INST_0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \gt1_txdata[26]_INST_0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \gt1_txdata[27]_INST_0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \gt1_txdata[28]_INST_0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \gt1_txdata[29]_INST_0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \gt1_txdata[2]_INST_0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \gt1_txdata[30]_INST_0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \gt1_txdata[31]_INST_0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \gt1_txdata[3]_INST_0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \gt1_txdata[4]_INST_0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \gt1_txdata[5]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \gt1_txdata[6]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \gt1_txdata[7]_INST_0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gt1_txdata[8]_INST_0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \gt1_txdata[9]_INST_0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gt2_txcharisk[0]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \gt2_txcharisk[1]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \gt2_txcharisk[3]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \gt2_txdata[0]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gt2_txdata[10]_INST_0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \gt2_txdata[11]_INST_0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \gt2_txdata[12]_INST_0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \gt2_txdata[13]_INST_0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \gt2_txdata[14]_INST_0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \gt2_txdata[15]_INST_0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \gt2_txdata[16]_INST_0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \gt2_txdata[17]_INST_0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \gt2_txdata[18]_INST_0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \gt2_txdata[19]_INST_0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \gt2_txdata[1]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \gt2_txdata[20]_INST_0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \gt2_txdata[21]_INST_0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gt2_txdata[22]_INST_0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gt2_txdata[23]_INST_0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gt2_txdata[24]_INST_0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gt2_txdata[25]_INST_0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gt2_txdata[26]_INST_0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gt2_txdata[27]_INST_0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gt2_txdata[28]_INST_0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gt2_txdata[29]_INST_0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gt2_txdata[2]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \gt2_txdata[30]_INST_0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gt2_txdata[31]_INST_0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \gt2_txdata[3]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \gt2_txdata[4]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \gt2_txdata[5]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \gt2_txdata[6]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \gt2_txdata[7]_INST_0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \gt2_txdata[8]_INST_0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \gt2_txdata[9]_INST_0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \gt3_txcharisk[0]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \gt3_txcharisk[1]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \gt3_txcharisk[2]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \gt3_txcharisk[3]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \gt3_txdata[0]_INST_0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \gt3_txdata[10]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gt3_txdata[11]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gt3_txdata[12]_INST_0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gt3_txdata[13]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \gt3_txdata[14]_INST_0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \gt3_txdata[15]_INST_0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \gt3_txdata[16]_INST_0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \gt3_txdata[17]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \gt3_txdata[18]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \gt3_txdata[19]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \gt3_txdata[1]_INST_0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \gt3_txdata[20]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \gt3_txdata[21]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \gt3_txdata[22]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \gt3_txdata[23]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \gt3_txdata[24]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \gt3_txdata[25]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \gt3_txdata[26]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \gt3_txdata[27]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \gt3_txdata[28]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \gt3_txdata[29]_INST_0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \gt3_txdata[2]_INST_0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \gt3_txdata[30]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \gt3_txdata[31]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gt3_txdata[3]_INST_0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \gt3_txdata[4]_INST_0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \gt3_txdata[5]_INST_0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \gt3_txdata[6]_INST_0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gt3_txdata[7]_INST_0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gt3_txdata[8]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gt3_txdata[9]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gt_prbssel_out[0]_INST_0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \gt_prbssel_out[1]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \gt_prbssel_out[2]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \gt_prbssel_out[3]_INST_0\ : label is "soft_lutpair349";
  attribute C_COMPONENT_NAME of i_system_jesd204_0_0 : label is "system_jesd204_0_0";
  attribute C_FAMILY of i_system_jesd204_0_0 : label is "zynquplus";
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of i_system_jesd204_0_0 : label is 0;
  attribute C_LANES of i_system_jesd204_0_0 : label is 4;
  attribute C_LMFC_BUFFER_SIZE : integer;
  attribute C_LMFC_BUFFER_SIZE of i_system_jesd204_0_0 : label is 3;
  attribute C_NODE_IS_TRANSMIT of i_system_jesd204_0_0 : label is 1;
  attribute DowngradeIPIdentifiedWarnings of i_system_jesd204_0_0 : label is "yes";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sync_D21_5_pattern_enable : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sync_D21_5_pattern_enable : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sync_D21_5_pattern_enable : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of sync_D21_5_pattern_enable : label is 0;
  attribute VERSION : integer;
  attribute VERSION of sync_D21_5_pattern_enable : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of sync_D21_5_pattern_enable : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sync_D21_5_pattern_enable : label is "TRUE";
  attribute SOFT_HLUTNM of sync_D21_5_pattern_enable_i_1 : label is "soft_lutpair350";
  attribute DEST_SYNC_FF of sync_prbs_patterns_enable : label is 5;
  attribute INIT_SYNC_FF of sync_prbs_patterns_enable : label is 0;
  attribute SIM_ASSERT_CHK of sync_prbs_patterns_enable : label is 0;
  attribute SRC_INPUT_REG of sync_prbs_patterns_enable : label is 0;
  attribute VERSION of sync_prbs_patterns_enable : label is 0;
  attribute XPM_CDC of sync_prbs_patterns_enable : label is "SINGLE";
  attribute XPM_MODULE of sync_prbs_patterns_enable : label is "TRUE";
  attribute DEST_SYNC_FF of sync_tx_sync : label is 5;
  attribute INIT_SYNC_FF of sync_tx_sync : label is 0;
  attribute SIM_ASSERT_CHK of sync_tx_sync : label is 0;
  attribute SRC_INPUT_REG of sync_tx_sync : label is 0;
  attribute VERSION of sync_tx_sync : label is 0;
  attribute XPM_CDC of sync_tx_sync : label is "SINGLE";
  attribute XPM_MODULE of sync_tx_sync : label is "TRUE";
  attribute DEST_SYNC_FF of sync_tx_sysref_captured : label is 5;
  attribute INIT_SYNC_FF of sync_tx_sysref_captured : label is 0;
  attribute SIM_ASSERT_CHK of sync_tx_sysref_captured : label is 0;
  attribute SRC_INPUT_REG of sync_tx_sysref_captured : label is 0;
  attribute VERSION of sync_tx_sysref_captured : label is 0;
  attribute XPM_CDC of sync_tx_sysref_captured : label is "SINGLE";
  attribute XPM_MODULE of sync_tx_sysref_captured : label is "TRUE";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28 downto 24) <= \^s_axi_rdata\(28 downto 24);
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20 downto 0) <= \^s_axi_rdata\(20 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(0),
      Q => \IP2Bus_Data_reg_n_0_[0]\,
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(10),
      Q => \IP2Bus_Data_reg_n_0_[10]\,
      R => '0'
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(11),
      Q => \IP2Bus_Data_reg_n_0_[11]\,
      R => '0'
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_20,
      Q => \IP2Bus_Data_reg_n_0_[12]\,
      R => '0'
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(13),
      Q => \IP2Bus_Data_reg_n_0_[13]\,
      R => '0'
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(14),
      Q => \IP2Bus_Data_reg_n_0_[14]\,
      R => '0'
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(15),
      Q => \IP2Bus_Data_reg_n_0_[15]\,
      R => '0'
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(16),
      Q => \IP2Bus_Data_reg_n_0_[16]\,
      R => '0'
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(17),
      Q => \IP2Bus_Data_reg_n_0_[17]\,
      R => '0'
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(18),
      Q => \IP2Bus_Data_reg_n_0_[18]\,
      R => '0'
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(19),
      Q => \IP2Bus_Data_reg_n_0_[19]\,
      R => '0'
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(1),
      Q => \IP2Bus_Data_reg_n_0_[1]\,
      R => '0'
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(20),
      Q => \IP2Bus_Data_reg_n_0_[20]\,
      R => '0'
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(24),
      Q => \IP2Bus_Data_reg_n_0_[24]\,
      R => '0'
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(25),
      Q => \IP2Bus_Data_reg_n_0_[25]\,
      R => '0'
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(26),
      Q => \IP2Bus_Data_reg_n_0_[26]\,
      R => '0'
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(27),
      Q => \IP2Bus_Data_reg_n_0_[27]\,
      R => '0'
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(28),
      Q => \IP2Bus_Data_reg_n_0_[28]\,
      R => '0'
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(2),
      Q => \IP2Bus_Data_reg_n_0_[2]\,
      R => '0'
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(3),
      Q => \IP2Bus_Data_reg_n_0_[3]\,
      R => '0'
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(4),
      Q => \IP2Bus_Data_reg_n_0_[4]\,
      R => '0'
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(5),
      Q => \IP2Bus_Data_reg_n_0_[5]\,
      R => '0'
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(6),
      Q => \IP2Bus_Data_reg_n_0_[6]\,
      R => '0'
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(7),
      Q => \IP2Bus_Data_reg_n_0_[7]\,
      R => '0'
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(8),
      Q => \IP2Bus_Data_reg_n_0_[8]\,
      R => '0'
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(9),
      Q => \IP2Bus_Data_reg_n_0_[9]\,
      R => '0'
    );
IP2Bus_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_RdCE,
      Q => IP2Bus_RdAck_r,
      R => '0'
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_RdAck_rr,
      Q => IP2Bus_RdAck,
      R => i_axi_lite_ipif_n_47
    );
IP2Bus_RdAck_rr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_RdAck_r,
      Q => IP2Bus_RdAck_rr,
      R => i_axi_lite_ipif_n_47
    );
\gt0_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_144,
      I1 => p_0_in,
      O => gt0_txcharisk(0)
    );
\gt0_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_143,
      I1 => p_0_in,
      O => gt0_txcharisk(1)
    );
\gt0_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_142,
      I1 => p_0_in,
      O => gt0_txcharisk(2)
    );
\gt0_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_141,
      I1 => p_0_in,
      O => gt0_txcharisk(3)
    );
\gt0_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_128,
      O => gt0_txdata(0)
    );
\gt0_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_118,
      O => gt0_txdata(10)
    );
\gt0_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_117,
      O => gt0_txdata(11)
    );
\gt0_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_116,
      O => gt0_txdata(12)
    );
\gt0_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_115,
      O => gt0_txdata(13)
    );
\gt0_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_114,
      O => gt0_txdata(14)
    );
\gt0_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_113,
      O => gt0_txdata(15)
    );
\gt0_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_112,
      O => gt0_txdata(16)
    );
\gt0_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_111,
      O => gt0_txdata(17)
    );
\gt0_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_110,
      O => gt0_txdata(18)
    );
\gt0_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_109,
      O => gt0_txdata(19)
    );
\gt0_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_127,
      O => gt0_txdata(1)
    );
\gt0_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_108,
      O => gt0_txdata(20)
    );
\gt0_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_107,
      O => gt0_txdata(21)
    );
\gt0_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_106,
      O => gt0_txdata(22)
    );
\gt0_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_105,
      O => gt0_txdata(23)
    );
\gt0_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_104,
      O => gt0_txdata(24)
    );
\gt0_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_103,
      O => gt0_txdata(25)
    );
\gt0_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_102,
      O => gt0_txdata(26)
    );
\gt0_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_101,
      O => gt0_txdata(27)
    );
\gt0_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_100,
      O => gt0_txdata(28)
    );
\gt0_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_99,
      O => gt0_txdata(29)
    );
\gt0_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_126,
      O => gt0_txdata(2)
    );
\gt0_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_98,
      O => gt0_txdata(30)
    );
\gt0_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_97,
      O => gt0_txdata(31)
    );
\gt0_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_125,
      O => gt0_txdata(3)
    );
\gt0_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_124,
      O => gt0_txdata(4)
    );
\gt0_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_123,
      O => gt0_txdata(5)
    );
\gt0_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_122,
      O => gt0_txdata(6)
    );
\gt0_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_121,
      O => gt0_txdata(7)
    );
\gt0_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_120,
      O => gt0_txdata(8)
    );
\gt0_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_119,
      O => gt0_txdata(9)
    );
\gt1_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_140,
      I1 => p_0_in,
      O => gt1_txcharisk(0)
    );
\gt1_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_139,
      I1 => p_0_in,
      O => gt1_txcharisk(1)
    );
\gt1_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_138,
      I1 => p_0_in,
      O => gt1_txcharisk(2)
    );
\gt1_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_137,
      I1 => p_0_in,
      O => gt1_txcharisk(3)
    );
\gt1_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_96,
      O => gt1_txdata(0)
    );
\gt1_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_86,
      O => gt1_txdata(10)
    );
\gt1_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_85,
      O => gt1_txdata(11)
    );
\gt1_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_84,
      O => gt1_txdata(12)
    );
\gt1_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_83,
      O => gt1_txdata(13)
    );
\gt1_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_82,
      O => gt1_txdata(14)
    );
\gt1_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_81,
      O => gt1_txdata(15)
    );
\gt1_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_80,
      O => gt1_txdata(16)
    );
\gt1_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_79,
      O => gt1_txdata(17)
    );
\gt1_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_78,
      O => gt1_txdata(18)
    );
\gt1_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_77,
      O => gt1_txdata(19)
    );
\gt1_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_95,
      O => gt1_txdata(1)
    );
\gt1_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_76,
      O => gt1_txdata(20)
    );
\gt1_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_75,
      O => gt1_txdata(21)
    );
\gt1_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_74,
      O => gt1_txdata(22)
    );
\gt1_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_73,
      O => gt1_txdata(23)
    );
\gt1_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_72,
      O => gt1_txdata(24)
    );
\gt1_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_71,
      O => gt1_txdata(25)
    );
\gt1_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_70,
      O => gt1_txdata(26)
    );
\gt1_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_69,
      O => gt1_txdata(27)
    );
\gt1_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_68,
      O => gt1_txdata(28)
    );
\gt1_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_67,
      O => gt1_txdata(29)
    );
\gt1_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_94,
      O => gt1_txdata(2)
    );
\gt1_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_66,
      O => gt1_txdata(30)
    );
\gt1_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_65,
      O => gt1_txdata(31)
    );
\gt1_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_93,
      O => gt1_txdata(3)
    );
\gt1_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_92,
      O => gt1_txdata(4)
    );
\gt1_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_91,
      O => gt1_txdata(5)
    );
\gt1_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_90,
      O => gt1_txdata(6)
    );
\gt1_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_89,
      O => gt1_txdata(7)
    );
\gt1_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_88,
      O => gt1_txdata(8)
    );
\gt1_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_87,
      O => gt1_txdata(9)
    );
\gt2_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_136,
      I1 => p_0_in,
      O => gt2_txcharisk(0)
    );
\gt2_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_135,
      I1 => p_0_in,
      O => gt2_txcharisk(1)
    );
\gt2_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_134,
      I1 => p_0_in,
      O => gt2_txcharisk(2)
    );
\gt2_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_133,
      I1 => p_0_in,
      O => gt2_txcharisk(3)
    );
\gt2_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_64,
      O => gt2_txdata(0)
    );
\gt2_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_54,
      O => gt2_txdata(10)
    );
\gt2_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_53,
      O => gt2_txdata(11)
    );
\gt2_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_52,
      O => gt2_txdata(12)
    );
\gt2_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_51,
      O => gt2_txdata(13)
    );
\gt2_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_50,
      O => gt2_txdata(14)
    );
\gt2_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_49,
      O => gt2_txdata(15)
    );
\gt2_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_48,
      O => gt2_txdata(16)
    );
\gt2_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_47,
      O => gt2_txdata(17)
    );
\gt2_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_46,
      O => gt2_txdata(18)
    );
\gt2_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_45,
      O => gt2_txdata(19)
    );
\gt2_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_63,
      O => gt2_txdata(1)
    );
\gt2_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_44,
      O => gt2_txdata(20)
    );
\gt2_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_43,
      O => gt2_txdata(21)
    );
\gt2_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_42,
      O => gt2_txdata(22)
    );
\gt2_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_41,
      O => gt2_txdata(23)
    );
\gt2_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_40,
      O => gt2_txdata(24)
    );
\gt2_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_39,
      O => gt2_txdata(25)
    );
\gt2_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_38,
      O => gt2_txdata(26)
    );
\gt2_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_37,
      O => gt2_txdata(27)
    );
\gt2_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_36,
      O => gt2_txdata(28)
    );
\gt2_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_35,
      O => gt2_txdata(29)
    );
\gt2_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_62,
      O => gt2_txdata(2)
    );
\gt2_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_34,
      O => gt2_txdata(30)
    );
\gt2_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_33,
      O => gt2_txdata(31)
    );
\gt2_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_61,
      O => gt2_txdata(3)
    );
\gt2_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_60,
      O => gt2_txdata(4)
    );
\gt2_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_59,
      O => gt2_txdata(5)
    );
\gt2_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_58,
      O => gt2_txdata(6)
    );
\gt2_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_57,
      O => gt2_txdata(7)
    );
\gt2_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_56,
      O => gt2_txdata(8)
    );
\gt2_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_55,
      O => gt2_txdata(9)
    );
\gt3_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_132,
      I1 => p_0_in,
      O => gt3_txcharisk(0)
    );
\gt3_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_131,
      I1 => p_0_in,
      O => gt3_txcharisk(1)
    );
\gt3_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_130,
      I1 => p_0_in,
      O => gt3_txcharisk(2)
    );
\gt3_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_129,
      I1 => p_0_in,
      O => gt3_txcharisk(3)
    );
\gt3_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_32,
      O => gt3_txdata(0)
    );
\gt3_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_22,
      O => gt3_txdata(10)
    );
\gt3_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_21,
      O => gt3_txdata(11)
    );
\gt3_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_20,
      O => gt3_txdata(12)
    );
\gt3_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_19,
      O => gt3_txdata(13)
    );
\gt3_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_18,
      O => gt3_txdata(14)
    );
\gt3_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_17,
      O => gt3_txdata(15)
    );
\gt3_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_16,
      O => gt3_txdata(16)
    );
\gt3_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_15,
      O => gt3_txdata(17)
    );
\gt3_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_14,
      O => gt3_txdata(18)
    );
\gt3_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_13,
      O => gt3_txdata(19)
    );
\gt3_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_31,
      O => gt3_txdata(1)
    );
\gt3_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_12,
      O => gt3_txdata(20)
    );
\gt3_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_11,
      O => gt3_txdata(21)
    );
\gt3_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_10,
      O => gt3_txdata(22)
    );
\gt3_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_9,
      O => gt3_txdata(23)
    );
\gt3_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_8,
      O => gt3_txdata(24)
    );
\gt3_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_7,
      O => gt3_txdata(25)
    );
\gt3_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_6,
      O => gt3_txdata(26)
    );
\gt3_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_5,
      O => gt3_txdata(27)
    );
\gt3_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_4,
      O => gt3_txdata(28)
    );
\gt3_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_3,
      O => gt3_txdata(29)
    );
\gt3_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_30,
      O => gt3_txdata(2)
    );
\gt3_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_2,
      O => gt3_txdata(30)
    );
\gt3_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_1,
      O => gt3_txdata(31)
    );
\gt3_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_29,
      O => gt3_txdata(3)
    );
\gt3_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_28,
      O => gt3_txdata(4)
    );
\gt3_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_27,
      O => gt3_txdata(5)
    );
\gt3_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_26,
      O => gt3_txdata(6)
    );
\gt3_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_25,
      O => gt3_txdata(7)
    );
\gt3_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_24,
      O => gt3_txdata(8)
    );
\gt3_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_23,
      O => gt3_txdata(9)
    );
\gt_prbssel_out[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_test_modes_r(0),
      I1 => enable_prbs_patterns_sync,
      I2 => enable_D21_5_pattern_sync,
      O => gt_prbssel_out(0)
    );
\gt_prbssel_out[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable_prbs_patterns_sync,
      I1 => tx_cfg_test_modes_r(1),
      O => gt_prbssel_out(1)
    );
\gt_prbssel_out[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable_prbs_patterns_sync,
      I1 => tx_cfg_test_modes_r(2),
      O => gt_prbssel_out(2)
    );
\gt_prbssel_out[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_test_modes_r(3),
      I1 => enable_prbs_patterns_sync,
      I2 => enable_D21_5_pattern_sync,
      O => gt_prbssel_out(3)
    );
i_axi_lite_ipif: entity work.system_jesd204_0_0_system_jesd204_0_0_axi_lite_ipif
     port map (
      Bus2IP_RdCE => Bus2IP_RdCE,
      D(25 downto 21) => IP2Bus_Data(28 downto 24),
      D(20 downto 13) => IP2Bus_Data(20 downto 13),
      D(12) => i_axi_lite_ipif_n_20,
      D(11 downto 0) => IP2Bus_Data(11 downto 0),
      E(1) => i_axi_lite_ipif_n_33,
      E(0) => i_axi_lite_ipif_n_34,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => i_axi_lite_ipif_n_47,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0) => i_axi_lite_ipif_n_35,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0) => i_axi_lite_ipif_n_81,
      \IP2Bus_Data[0]_i_2\ => tx_cfg_sync,
      \IP2Bus_Data[4]_i_2\(4) => \tx_cfg_frames_per_multi_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_2\(3) => \tx_cfg_frames_per_multi_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_2\(2) => \tx_cfg_frames_per_multi_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_2\(1) => \tx_cfg_frames_per_multi_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_2\(0) => \tx_cfg_frames_per_multi_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_2_0\(4) => enable_prbs_patterns,
      \IP2Bus_Data[4]_i_2_0\(3) => \tx_cfg_test_modes_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_2_0\(2) => p_0_in,
      \IP2Bus_Data[4]_i_2_0\(1) => \tx_cfg_test_modes_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_2_0\(0) => \tx_cfg_test_modes_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_4\(4) => \tx_cfg_lid3_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_4\(3) => \tx_cfg_lid3_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_4\(2) => \tx_cfg_lid3_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_4\(1) => \tx_cfg_lid3_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_4\(0) => \tx_cfg_lid3_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_4_0\(4) => \tx_cfg_lid2_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_4_0\(3) => \tx_cfg_lid2_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_4_0\(2) => \tx_cfg_lid2_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_4_0\(1) => \tx_cfg_lid2_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_4_0\(0) => \tx_cfg_lid2_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_4_1\(4) => \tx_cfg_lid1_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_4_1\(3) => \tx_cfg_lid1_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_4_1\(2) => \tx_cfg_lid1_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_4_1\(1) => \tx_cfg_lid1_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_4_1\(0) => \tx_cfg_lid1_reg_n_0_[0]\,
      \IP2Bus_Data_reg[16]\(1) => \tx_cfg_subclass_reg_n_0_[1]\,
      \IP2Bus_Data_reg[16]\(0) => \tx_cfg_subclass_reg_n_0_[0]\,
      \IP2Bus_Data_reg[3]\(3) => \tx_cfg_adjcnt_reg_n_0_[3]\,
      \IP2Bus_Data_reg[3]\(2) => \tx_cfg_adjcnt_reg_n_0_[2]\,
      \IP2Bus_Data_reg[3]\(1) => \tx_cfg_adjcnt_reg_n_0_[1]\,
      \IP2Bus_Data_reg[3]\(0) => \tx_cfg_adjcnt_reg_n_0_[0]\,
      \IP2Bus_Data_reg[4]\(4) => \tx_cfg_lid0_reg_n_0_[4]\,
      \IP2Bus_Data_reg[4]\(3) => \tx_cfg_lid0_reg_n_0_[3]\,
      \IP2Bus_Data_reg[4]\(2) => \tx_cfg_lid0_reg_n_0_[2]\,
      \IP2Bus_Data_reg[4]\(1) => \tx_cfg_lid0_reg_n_0_[1]\,
      \IP2Bus_Data_reg[4]\(0) => \tx_cfg_lid0_reg_n_0_[0]\,
      \IP2Bus_Data_reg[7]\(7) => \tx_cfg_octets_per_frame_reg_n_0_[7]\,
      \IP2Bus_Data_reg[7]\(6) => \tx_cfg_octets_per_frame_reg_n_0_[6]\,
      \IP2Bus_Data_reg[7]\(5) => \tx_cfg_octets_per_frame_reg_n_0_[5]\,
      \IP2Bus_Data_reg[7]\(4) => \tx_cfg_octets_per_frame_reg_n_0_[4]\,
      \IP2Bus_Data_reg[7]\(3) => \tx_cfg_octets_per_frame_reg_n_0_[3]\,
      \IP2Bus_Data_reg[7]\(2) => \tx_cfg_octets_per_frame_reg_n_0_[2]\,
      \IP2Bus_Data_reg[7]\(1) => \tx_cfg_octets_per_frame_reg_n_0_[1]\,
      \IP2Bus_Data_reg[7]\(0) => \tx_cfg_octets_per_frame_reg_n_0_[0]\,
      \IP2Bus_Data_reg[7]_0\(7) => \tx_cfg_multi_frames_reg_n_0_[7]\,
      \IP2Bus_Data_reg[7]_0\(6) => \tx_cfg_multi_frames_reg_n_0_[6]\,
      \IP2Bus_Data_reg[7]_0\(5) => \tx_cfg_multi_frames_reg_n_0_[5]\,
      \IP2Bus_Data_reg[7]_0\(4) => \tx_cfg_multi_frames_reg_n_0_[4]\,
      \IP2Bus_Data_reg[7]_0\(3) => \tx_cfg_multi_frames_reg_n_0_[3]\,
      \IP2Bus_Data_reg[7]_0\(2) => \tx_cfg_multi_frames_reg_n_0_[2]\,
      \IP2Bus_Data_reg[7]_0\(1) => \tx_cfg_multi_frames_reg_n_0_[1]\,
      \IP2Bus_Data_reg[7]_0\(0) => \tx_cfg_multi_frames_reg_n_0_[0]\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(11 downto 0) => tx_cfg_lanes_in_use(11 downto 0),
      SR(0) => i_axi_lite_ipif_n_1,
      \bus2ip_addr_reg_reg[2]\(0) => i_axi_lite_ipif_n_43,
      \bus2ip_addr_reg_reg[2]_0\(0) => i_axi_lite_ipif_n_44,
      \bus2ip_addr_reg_reg[2]_1\(0) => tx_cfg_lid0,
      \bus2ip_addr_reg_reg[2]_2\(0) => tx_cfg_lid1,
      \bus2ip_addr_reg_reg[2]_3\(0) => tx_cfg_octets_per_frame,
      \bus2ip_addr_reg_reg[2]_4\(0) => tx_cfg_frames_per_multi,
      \bus2ip_addr_reg_reg[2]_5\(0) => tx_cfg_test_modes,
      \bus2ip_addr_reg_reg[3]\(0) => tx_cfg_lid2,
      \bus2ip_addr_reg_reg[3]_0\(0) => tx_cfg_lid3,
      \bus2ip_addr_reg_reg[3]_1\(0) => tx_cfg_subclass,
      \bus2ip_addr_reg_reg[3]_10\(0) => tx_cfg_adjcnt,
      \bus2ip_addr_reg_reg[3]_2\(0) => tx_sysref_delay,
      \bus2ip_addr_reg_reg[3]_3\(0) => tx_cfg_multi_frames,
      \bus2ip_addr_reg_reg[3]_4\(0) => tx_cfg_n,
      \bus2ip_addr_reg_reg[3]_5\(0) => tx_cfg_m,
      \bus2ip_addr_reg_reg[3]_6\(0) => i_axi_lite_ipif_n_87,
      \bus2ip_addr_reg_reg[3]_7\(0) => i_axi_lite_ipif_n_88,
      \bus2ip_addr_reg_reg[3]_8\(0) => i_axi_lite_ipif_n_89,
      \bus2ip_addr_reg_reg[3]_9\(0) => i_axi_lite_ipif_n_90,
      dest_out => tx_sysref_captured_sync,
      p_30_in(5) => p_30_in(16),
      p_30_in(4 downto 1) => p_30_in(11 downto 8),
      p_30_in(0) => p_30_in(0),
      p_3_in(15 downto 0) => p_3_in(15 downto 0),
      p_5_in(10 downto 6) => p_5_in(28 downto 24),
      p_5_in(5) => p_5_in(16),
      p_5_in(4 downto 0) => p_5_in(12 downto 8),
      p_7_in(19 downto 18) => p_7_in(25 downto 24),
      p_7_in(17 downto 13) => p_7_in(20 downto 16),
      p_7_in(12 downto 0) => p_7_in(12 downto 0),
      p_8_in(11 downto 0) => p_8_in(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(11 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(11 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(25 downto 21) => \^s_axi_rdata\(28 downto 24),
      s_axi_rdata(20 downto 0) => \^s_axi_rdata\(20 downto 0),
      \s_axi_rdata_reg_reg[28]\(25) => \IP2Bus_Data_reg_n_0_[28]\,
      \s_axi_rdata_reg_reg[28]\(24) => \IP2Bus_Data_reg_n_0_[27]\,
      \s_axi_rdata_reg_reg[28]\(23) => \IP2Bus_Data_reg_n_0_[26]\,
      \s_axi_rdata_reg_reg[28]\(22) => \IP2Bus_Data_reg_n_0_[25]\,
      \s_axi_rdata_reg_reg[28]\(21) => \IP2Bus_Data_reg_n_0_[24]\,
      \s_axi_rdata_reg_reg[28]\(20) => \IP2Bus_Data_reg_n_0_[20]\,
      \s_axi_rdata_reg_reg[28]\(19) => \IP2Bus_Data_reg_n_0_[19]\,
      \s_axi_rdata_reg_reg[28]\(18) => \IP2Bus_Data_reg_n_0_[18]\,
      \s_axi_rdata_reg_reg[28]\(17) => \IP2Bus_Data_reg_n_0_[17]\,
      \s_axi_rdata_reg_reg[28]\(16) => \IP2Bus_Data_reg_n_0_[16]\,
      \s_axi_rdata_reg_reg[28]\(15) => \IP2Bus_Data_reg_n_0_[15]\,
      \s_axi_rdata_reg_reg[28]\(14) => \IP2Bus_Data_reg_n_0_[14]\,
      \s_axi_rdata_reg_reg[28]\(13) => \IP2Bus_Data_reg_n_0_[13]\,
      \s_axi_rdata_reg_reg[28]\(12) => \IP2Bus_Data_reg_n_0_[12]\,
      \s_axi_rdata_reg_reg[28]\(11) => \IP2Bus_Data_reg_n_0_[11]\,
      \s_axi_rdata_reg_reg[28]\(10) => \IP2Bus_Data_reg_n_0_[10]\,
      \s_axi_rdata_reg_reg[28]\(9) => \IP2Bus_Data_reg_n_0_[9]\,
      \s_axi_rdata_reg_reg[28]\(8) => \IP2Bus_Data_reg_n_0_[8]\,
      \s_axi_rdata_reg_reg[28]\(7) => \IP2Bus_Data_reg_n_0_[7]\,
      \s_axi_rdata_reg_reg[28]\(6) => \IP2Bus_Data_reg_n_0_[6]\,
      \s_axi_rdata_reg_reg[28]\(5) => \IP2Bus_Data_reg_n_0_[5]\,
      \s_axi_rdata_reg_reg[28]\(4) => \IP2Bus_Data_reg_n_0_[4]\,
      \s_axi_rdata_reg_reg[28]\(3) => \IP2Bus_Data_reg_n_0_[3]\,
      \s_axi_rdata_reg_reg[28]\(2) => \IP2Bus_Data_reg_n_0_[2]\,
      \s_axi_rdata_reg_reg[28]\(1) => \IP2Bus_Data_reg_n_0_[1]\,
      \s_axi_rdata_reg_reg[28]\(0) => \IP2Bus_Data_reg_n_0_[0]\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(3) => s_axi_wdata(16),
      s_axi_wdata(2) => s_axi_wdata(8),
      s_axi_wdata(1 downto 0) => s_axi_wdata(1 downto 0),
      \s_axi_wdata[0]_0\ => i_axi_lite_ipif_n_38,
      \s_axi_wdata[0]_1\ => i_axi_lite_ipif_n_39,
      \s_axi_wdata[0]_2\ => i_axi_lite_ipif_n_40,
      \s_axi_wdata[16]\ => i_axi_lite_ipif_n_41,
      \s_axi_wdata[16]_0\ => i_axi_lite_ipif_n_42,
      \s_axi_wdata[16]_1\ => i_axi_lite_ipif_n_45,
      \s_axi_wdata[8]\ => i_axi_lite_ipif_n_46,
      s_axi_wdata_0_sp_1 => i_axi_lite_ipif_n_36,
      s_axi_wdata_1_sp_1 => i_axi_lite_ipif_n_37,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      src_arst => tx_core_rst_i,
      support_lane_sync => tx_cfg_support_lane_sync_reg_n_0,
      tx_cfg_adjdir => tx_cfg_adjdir_reg_n_0,
      tx_cfg_phadj => tx_cfg_phadj_reg_n_0,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_cfg_reset_i_reg => tx_cfg_sticky_reset_reg_n_0,
      tx_cfg_scr => tx_cfg_scr_enable_reg_n_0
    );
i_system_jesd204_0_0: entity work.system_jesd204_0_0_jesd204_v7_2_6_top
     port map (
      active_lanes(11 downto 8) => B"0000",
      active_lanes(7 downto 0) => tx_cfg_lanes_in_use(7 downto 0),
      clk => tx_core_clk,
      disable_error_reporting => '0',
      early_release => '0',
      encommaalign => NLW_i_system_jesd204_0_0_encommaalign_UNCONNECTED,
      end_of_frame(3 downto 0) => NLW_i_system_jesd204_0_0_end_of_frame_UNCONNECTED(3 downto 0),
      end_of_multiframe(3 downto 0) => NLW_i_system_jesd204_0_0_end_of_multiframe_UNCONNECTED(3 downto 0),
      frame_error(15 downto 0) => NLW_i_system_jesd204_0_0_frame_error_UNCONNECTED(15 downto 0),
      frames_per_multiframe(4 downto 0) => B"00000",
      in_sync => in_sync,
      init0(127 downto 0) => NLW_i_system_jesd204_0_0_init0_UNCONNECTED(127 downto 0),
      init1(127 downto 0) => NLW_i_system_jesd204_0_0_init1_UNCONNECTED(127 downto 0),
      init2(127 downto 0) => NLW_i_system_jesd204_0_0_init2_UNCONNECTED(127 downto 0),
      init3(127 downto 0) => NLW_i_system_jesd204_0_0_init3_UNCONNECTED(127 downto 0),
      lmfc_pulse_delay(3 downto 0) => p_30_in(11 downto 8),
      multi_frames(7) => \tx_cfg_multi_frames_reg_n_0_[7]\,
      multi_frames(6) => \tx_cfg_multi_frames_reg_n_0_[6]\,
      multi_frames(5) => \tx_cfg_multi_frames_reg_n_0_[5]\,
      multi_frames(4) => \tx_cfg_multi_frames_reg_n_0_[4]\,
      multi_frames(3) => \tx_cfg_multi_frames_reg_n_0_[3]\,
      multi_frames(2) => \tx_cfg_multi_frames_reg_n_0_[2]\,
      multi_frames(1) => \tx_cfg_multi_frames_reg_n_0_[1]\,
      multi_frames(0) => \tx_cfg_multi_frames_reg_n_0_[0]\,
      octets_per_frame(7 downto 0) => B"00000000",
      rst => tx_core_rst,
      rx_buffer_adjust(39 downto 0) => NLW_i_system_jesd204_0_0_rx_buffer_adjust_UNCONNECTED(39 downto 0),
      rx_buffer_delay(9 downto 0) => B"0000000000",
      rx_sync => NLW_i_system_jesd204_0_0_rx_sync_UNCONNECTED,
      rxcharisk(15 downto 0) => B"0000000000000000",
      rxdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      rxdataout(127 downto 0) => NLW_i_system_jesd204_0_0_rxdataout_UNCONNECTED(127 downto 0),
      rxdatavalid => NLW_i_system_jesd204_0_0_rxdatavalid_UNCONNECTED,
      rxdisperr(15 downto 0) => B"0000000000000000",
      rxnotintable(15 downto 0) => B"0000000000000000",
      rxstatus(31 downto 0) => NLW_i_system_jesd204_0_0_rxstatus_UNCONNECTED(31 downto 0),
      rxstatus2(31 downto 0) => NLW_i_system_jesd204_0_0_rxstatus2_UNCONNECTED(31 downto 0),
      rxstatus2_read => '0',
      rxstatus_read => '0',
      scram_enable => '0',
      start_of_frame(3 downto 0) => tx_start_of_frame(3 downto 0),
      start_of_multiframe(3 downto 0) => tx_start_of_multiframe(3 downto 0),
      subclass(1) => \tx_cfg_subclass_reg_n_0_[1]\,
      subclass(0) => \tx_cfg_subclass_reg_n_0_[0]\,
      support_lane_sync => tx_cfg_support_lane_sync_reg_n_0,
      sysref_always => p_30_in(0),
      sysref_captured => tx_sysref_captured_i,
      sysref_in => tx_sysref_r,
      sysref_out => NLW_i_system_jesd204_0_0_sysref_out_UNCONNECTED,
      sysref_resync => p_30_in(16),
      test_err_count(127 downto 0) => NLW_i_system_jesd204_0_0_test_err_count_UNCONNECTED(127 downto 0),
      test_ila_count(127 downto 0) => NLW_i_system_jesd204_0_0_test_ila_count_UNCONNECTED(127 downto 0),
      test_mf_count(127 downto 0) => NLW_i_system_jesd204_0_0_test_mf_count_UNCONNECTED(127 downto 0),
      test_modes(1) => \tx_cfg_test_modes_reg_n_0_[1]\,
      test_modes(0) => \tx_cfg_test_modes_reg_n_0_[0]\,
      tx_cfg_adjcnt(3) => \tx_cfg_adjcnt_reg_n_0_[3]\,
      tx_cfg_adjcnt(2) => \tx_cfg_adjcnt_reg_n_0_[2]\,
      tx_cfg_adjcnt(1) => \tx_cfg_adjcnt_reg_n_0_[1]\,
      tx_cfg_adjcnt(0) => \tx_cfg_adjcnt_reg_n_0_[0]\,
      tx_cfg_adjdir => tx_cfg_adjdir_reg_n_0,
      tx_cfg_bid(3 downto 0) => p_8_in(11 downto 8),
      tx_cfg_cf(4 downto 0) => p_5_in(28 downto 24),
      tx_cfg_cs(1 downto 0) => p_7_in(25 downto 24),
      tx_cfg_cs_all => '0',
      tx_cfg_did(7 downto 0) => p_8_in(7 downto 0),
      tx_cfg_f(7) => \tx_cfg_octets_per_frame_reg_n_0_[7]\,
      tx_cfg_f(6) => \tx_cfg_octets_per_frame_reg_n_0_[6]\,
      tx_cfg_f(5) => \tx_cfg_octets_per_frame_reg_n_0_[5]\,
      tx_cfg_f(4) => \tx_cfg_octets_per_frame_reg_n_0_[4]\,
      tx_cfg_f(3) => \tx_cfg_octets_per_frame_reg_n_0_[3]\,
      tx_cfg_f(2) => \tx_cfg_octets_per_frame_reg_n_0_[2]\,
      tx_cfg_f(1) => \tx_cfg_octets_per_frame_reg_n_0_[1]\,
      tx_cfg_f(0) => \tx_cfg_octets_per_frame_reg_n_0_[0]\,
      tx_cfg_hd => p_5_in(16),
      tx_cfg_k(4) => \tx_cfg_frames_per_multi_reg_n_0_[4]\,
      tx_cfg_k(3) => \tx_cfg_frames_per_multi_reg_n_0_[3]\,
      tx_cfg_k(2) => \tx_cfg_frames_per_multi_reg_n_0_[2]\,
      tx_cfg_k(1) => \tx_cfg_frames_per_multi_reg_n_0_[1]\,
      tx_cfg_k(0) => \tx_cfg_frames_per_multi_reg_n_0_[0]\,
      tx_cfg_lid0(4) => \tx_cfg_lid0_reg_n_0_[4]\,
      tx_cfg_lid0(3) => \tx_cfg_lid0_reg_n_0_[3]\,
      tx_cfg_lid0(2) => \tx_cfg_lid0_reg_n_0_[2]\,
      tx_cfg_lid0(1) => \tx_cfg_lid0_reg_n_0_[1]\,
      tx_cfg_lid0(0) => \tx_cfg_lid0_reg_n_0_[0]\,
      tx_cfg_lid1(4) => \tx_cfg_lid1_reg_n_0_[4]\,
      tx_cfg_lid1(3) => \tx_cfg_lid1_reg_n_0_[3]\,
      tx_cfg_lid1(2) => \tx_cfg_lid1_reg_n_0_[2]\,
      tx_cfg_lid1(1) => \tx_cfg_lid1_reg_n_0_[1]\,
      tx_cfg_lid1(0) => \tx_cfg_lid1_reg_n_0_[0]\,
      tx_cfg_lid2(4) => \tx_cfg_lid2_reg_n_0_[4]\,
      tx_cfg_lid2(3) => \tx_cfg_lid2_reg_n_0_[3]\,
      tx_cfg_lid2(2) => \tx_cfg_lid2_reg_n_0_[2]\,
      tx_cfg_lid2(1) => \tx_cfg_lid2_reg_n_0_[1]\,
      tx_cfg_lid2(0) => \tx_cfg_lid2_reg_n_0_[0]\,
      tx_cfg_lid3(4) => \tx_cfg_lid3_reg_n_0_[4]\,
      tx_cfg_lid3(3) => \tx_cfg_lid3_reg_n_0_[3]\,
      tx_cfg_lid3(2) => \tx_cfg_lid3_reg_n_0_[2]\,
      tx_cfg_lid3(1) => \tx_cfg_lid3_reg_n_0_[1]\,
      tx_cfg_lid3(0) => \tx_cfg_lid3_reg_n_0_[0]\,
      tx_cfg_lid4(4 downto 0) => B"00100",
      tx_cfg_lid5(4 downto 0) => B"00101",
      tx_cfg_lid6(4 downto 0) => B"00110",
      tx_cfg_lid7(4 downto 0) => B"00111",
      tx_cfg_m(7 downto 0) => p_7_in(7 downto 0),
      tx_cfg_n(4 downto 0) => p_7_in(12 downto 8),
      tx_cfg_np(4 downto 0) => p_7_in(20 downto 16),
      tx_cfg_phadj => tx_cfg_phadj_reg_n_0,
      tx_cfg_res1(7 downto 0) => p_3_in(7 downto 0),
      tx_cfg_res2(7 downto 0) => p_3_in(15 downto 8),
      tx_cfg_s(4 downto 0) => p_5_in(12 downto 8),
      tx_cfg_scr => tx_cfg_scr_enable_reg_n_0,
      tx_sync => tx_sync,
      txcharisk(15) => i_system_jesd204_0_0_n_129,
      txcharisk(14) => i_system_jesd204_0_0_n_130,
      txcharisk(13) => i_system_jesd204_0_0_n_131,
      txcharisk(12) => i_system_jesd204_0_0_n_132,
      txcharisk(11) => i_system_jesd204_0_0_n_133,
      txcharisk(10) => i_system_jesd204_0_0_n_134,
      txcharisk(9) => i_system_jesd204_0_0_n_135,
      txcharisk(8) => i_system_jesd204_0_0_n_136,
      txcharisk(7) => i_system_jesd204_0_0_n_137,
      txcharisk(6) => i_system_jesd204_0_0_n_138,
      txcharisk(5) => i_system_jesd204_0_0_n_139,
      txcharisk(4) => i_system_jesd204_0_0_n_140,
      txcharisk(3) => i_system_jesd204_0_0_n_141,
      txcharisk(2) => i_system_jesd204_0_0_n_142,
      txcharisk(1) => i_system_jesd204_0_0_n_143,
      txcharisk(0) => i_system_jesd204_0_0_n_144,
      txdata(127) => i_system_jesd204_0_0_n_1,
      txdata(126) => i_system_jesd204_0_0_n_2,
      txdata(125) => i_system_jesd204_0_0_n_3,
      txdata(124) => i_system_jesd204_0_0_n_4,
      txdata(123) => i_system_jesd204_0_0_n_5,
      txdata(122) => i_system_jesd204_0_0_n_6,
      txdata(121) => i_system_jesd204_0_0_n_7,
      txdata(120) => i_system_jesd204_0_0_n_8,
      txdata(119) => i_system_jesd204_0_0_n_9,
      txdata(118) => i_system_jesd204_0_0_n_10,
      txdata(117) => i_system_jesd204_0_0_n_11,
      txdata(116) => i_system_jesd204_0_0_n_12,
      txdata(115) => i_system_jesd204_0_0_n_13,
      txdata(114) => i_system_jesd204_0_0_n_14,
      txdata(113) => i_system_jesd204_0_0_n_15,
      txdata(112) => i_system_jesd204_0_0_n_16,
      txdata(111) => i_system_jesd204_0_0_n_17,
      txdata(110) => i_system_jesd204_0_0_n_18,
      txdata(109) => i_system_jesd204_0_0_n_19,
      txdata(108) => i_system_jesd204_0_0_n_20,
      txdata(107) => i_system_jesd204_0_0_n_21,
      txdata(106) => i_system_jesd204_0_0_n_22,
      txdata(105) => i_system_jesd204_0_0_n_23,
      txdata(104) => i_system_jesd204_0_0_n_24,
      txdata(103) => i_system_jesd204_0_0_n_25,
      txdata(102) => i_system_jesd204_0_0_n_26,
      txdata(101) => i_system_jesd204_0_0_n_27,
      txdata(100) => i_system_jesd204_0_0_n_28,
      txdata(99) => i_system_jesd204_0_0_n_29,
      txdata(98) => i_system_jesd204_0_0_n_30,
      txdata(97) => i_system_jesd204_0_0_n_31,
      txdata(96) => i_system_jesd204_0_0_n_32,
      txdata(95) => i_system_jesd204_0_0_n_33,
      txdata(94) => i_system_jesd204_0_0_n_34,
      txdata(93) => i_system_jesd204_0_0_n_35,
      txdata(92) => i_system_jesd204_0_0_n_36,
      txdata(91) => i_system_jesd204_0_0_n_37,
      txdata(90) => i_system_jesd204_0_0_n_38,
      txdata(89) => i_system_jesd204_0_0_n_39,
      txdata(88) => i_system_jesd204_0_0_n_40,
      txdata(87) => i_system_jesd204_0_0_n_41,
      txdata(86) => i_system_jesd204_0_0_n_42,
      txdata(85) => i_system_jesd204_0_0_n_43,
      txdata(84) => i_system_jesd204_0_0_n_44,
      txdata(83) => i_system_jesd204_0_0_n_45,
      txdata(82) => i_system_jesd204_0_0_n_46,
      txdata(81) => i_system_jesd204_0_0_n_47,
      txdata(80) => i_system_jesd204_0_0_n_48,
      txdata(79) => i_system_jesd204_0_0_n_49,
      txdata(78) => i_system_jesd204_0_0_n_50,
      txdata(77) => i_system_jesd204_0_0_n_51,
      txdata(76) => i_system_jesd204_0_0_n_52,
      txdata(75) => i_system_jesd204_0_0_n_53,
      txdata(74) => i_system_jesd204_0_0_n_54,
      txdata(73) => i_system_jesd204_0_0_n_55,
      txdata(72) => i_system_jesd204_0_0_n_56,
      txdata(71) => i_system_jesd204_0_0_n_57,
      txdata(70) => i_system_jesd204_0_0_n_58,
      txdata(69) => i_system_jesd204_0_0_n_59,
      txdata(68) => i_system_jesd204_0_0_n_60,
      txdata(67) => i_system_jesd204_0_0_n_61,
      txdata(66) => i_system_jesd204_0_0_n_62,
      txdata(65) => i_system_jesd204_0_0_n_63,
      txdata(64) => i_system_jesd204_0_0_n_64,
      txdata(63) => i_system_jesd204_0_0_n_65,
      txdata(62) => i_system_jesd204_0_0_n_66,
      txdata(61) => i_system_jesd204_0_0_n_67,
      txdata(60) => i_system_jesd204_0_0_n_68,
      txdata(59) => i_system_jesd204_0_0_n_69,
      txdata(58) => i_system_jesd204_0_0_n_70,
      txdata(57) => i_system_jesd204_0_0_n_71,
      txdata(56) => i_system_jesd204_0_0_n_72,
      txdata(55) => i_system_jesd204_0_0_n_73,
      txdata(54) => i_system_jesd204_0_0_n_74,
      txdata(53) => i_system_jesd204_0_0_n_75,
      txdata(52) => i_system_jesd204_0_0_n_76,
      txdata(51) => i_system_jesd204_0_0_n_77,
      txdata(50) => i_system_jesd204_0_0_n_78,
      txdata(49) => i_system_jesd204_0_0_n_79,
      txdata(48) => i_system_jesd204_0_0_n_80,
      txdata(47) => i_system_jesd204_0_0_n_81,
      txdata(46) => i_system_jesd204_0_0_n_82,
      txdata(45) => i_system_jesd204_0_0_n_83,
      txdata(44) => i_system_jesd204_0_0_n_84,
      txdata(43) => i_system_jesd204_0_0_n_85,
      txdata(42) => i_system_jesd204_0_0_n_86,
      txdata(41) => i_system_jesd204_0_0_n_87,
      txdata(40) => i_system_jesd204_0_0_n_88,
      txdata(39) => i_system_jesd204_0_0_n_89,
      txdata(38) => i_system_jesd204_0_0_n_90,
      txdata(37) => i_system_jesd204_0_0_n_91,
      txdata(36) => i_system_jesd204_0_0_n_92,
      txdata(35) => i_system_jesd204_0_0_n_93,
      txdata(34) => i_system_jesd204_0_0_n_94,
      txdata(33) => i_system_jesd204_0_0_n_95,
      txdata(32) => i_system_jesd204_0_0_n_96,
      txdata(31) => i_system_jesd204_0_0_n_97,
      txdata(30) => i_system_jesd204_0_0_n_98,
      txdata(29) => i_system_jesd204_0_0_n_99,
      txdata(28) => i_system_jesd204_0_0_n_100,
      txdata(27) => i_system_jesd204_0_0_n_101,
      txdata(26) => i_system_jesd204_0_0_n_102,
      txdata(25) => i_system_jesd204_0_0_n_103,
      txdata(24) => i_system_jesd204_0_0_n_104,
      txdata(23) => i_system_jesd204_0_0_n_105,
      txdata(22) => i_system_jesd204_0_0_n_106,
      txdata(21) => i_system_jesd204_0_0_n_107,
      txdata(20) => i_system_jesd204_0_0_n_108,
      txdata(19) => i_system_jesd204_0_0_n_109,
      txdata(18) => i_system_jesd204_0_0_n_110,
      txdata(17) => i_system_jesd204_0_0_n_111,
      txdata(16) => i_system_jesd204_0_0_n_112,
      txdata(15) => i_system_jesd204_0_0_n_113,
      txdata(14) => i_system_jesd204_0_0_n_114,
      txdata(13) => i_system_jesd204_0_0_n_115,
      txdata(12) => i_system_jesd204_0_0_n_116,
      txdata(11) => i_system_jesd204_0_0_n_117,
      txdata(10) => i_system_jesd204_0_0_n_118,
      txdata(9) => i_system_jesd204_0_0_n_119,
      txdata(8) => i_system_jesd204_0_0_n_120,
      txdata(7) => i_system_jesd204_0_0_n_121,
      txdata(6) => i_system_jesd204_0_0_n_122,
      txdata(5) => i_system_jesd204_0_0_n_123,
      txdata(4) => i_system_jesd204_0_0_n_124,
      txdata(3) => i_system_jesd204_0_0_n_125,
      txdata(2) => i_system_jesd204_0_0_n_126,
      txdata(1) => i_system_jesd204_0_0_n_127,
      txdata(0) => i_system_jesd204_0_0_n_128,
      txdatain(127 downto 0) => tx_tdata(127 downto 0),
      txready => tx_tready
    );
i_system_jesd204_0_0_reset_block: entity work.system_jesd204_0_0_system_jesd204_0_0_reset_block
     port map (
      dest_arst => tx_core_rst,
      s_axi_aclk => s_axi_aclk,
      src_arst => tx_core_rst_i,
      tx_aresetn => tx_aresetn,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_core_clk => tx_core_clk,
      tx_reset => tx_reset,
      tx_reset_done => tx_reset_done,
      tx_reset_gt => tx_reset_gt
    );
sync_D21_5_pattern_enable: entity work.\system_jesd204_0_0_xpm_cdc_single__5\
     port map (
      dest_clk => tx_core_clk,
      dest_out => enable_D21_5_pattern_sync,
      src_clk => '0',
      src_in => enable_D21_5_pattern
    );
sync_D21_5_pattern_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \tx_cfg_test_modes_reg_n_0_[1]\,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => p_0_in,
      O => enable_D21_5_pattern
    );
sync_prbs_patterns_enable: entity work.\system_jesd204_0_0_xpm_cdc_single__6\
     port map (
      dest_clk => tx_core_clk,
      dest_out => enable_prbs_patterns_sync,
      src_clk => '0',
      src_in => enable_prbs_patterns
    );
sync_tx_sync: entity work.system_jesd204_0_0_xpm_cdc_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out => tx_cfg_sync,
      src_clk => '0',
      src_in => in_sync
    );
sync_tx_sysref_captured: entity work.\system_jesd204_0_0_xpm_cdc_single__8\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => tx_sysref_captured_sync,
      src_clk => '0',
      src_in => tx_sysref_captured_i
    );
\tx_cfg_adjcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(0),
      Q => \tx_cfg_adjcnt_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_adjcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(1),
      Q => \tx_cfg_adjcnt_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_adjcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(2),
      Q => \tx_cfg_adjcnt_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_adjcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(3),
      Q => \tx_cfg_adjcnt_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_adjdir_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_45,
      Q => tx_cfg_adjdir_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(8),
      Q => p_8_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(9),
      Q => p_8_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(10),
      Q => p_8_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(11),
      Q => p_8_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(24),
      Q => p_5_in(24),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(25),
      Q => p_5_in(25),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(26),
      Q => p_5_in(26),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(27),
      Q => p_5_in(27),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(28),
      Q => p_5_in(28),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_87,
      D => s_axi_wdata(24),
      Q => p_7_in(24),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_87,
      D => s_axi_wdata(25),
      Q => p_7_in(25),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(0),
      Q => p_8_in(0),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(1),
      Q => p_8_in(1),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(2),
      Q => p_8_in(2),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(3),
      Q => p_8_in(3),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(4),
      Q => p_8_in(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(5),
      Q => p_8_in(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(6),
      Q => p_8_in(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(7),
      Q => p_8_in(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(0),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(1),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(2),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[2]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(3),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[3]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(4),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[4]\,
      S => i_axi_lite_ipif_n_1
    );
tx_cfg_hd_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_42,
      Q => p_5_in(16),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(0),
      Q => tx_cfg_lanes_in_use(0),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(10),
      Q => tx_cfg_lanes_in_use(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(11),
      Q => tx_cfg_lanes_in_use(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(1),
      Q => tx_cfg_lanes_in_use(1),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(2),
      Q => tx_cfg_lanes_in_use(2),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(3),
      Q => tx_cfg_lanes_in_use(3),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(4),
      Q => tx_cfg_lanes_in_use(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(5),
      Q => tx_cfg_lanes_in_use(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(6),
      Q => tx_cfg_lanes_in_use(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(7),
      Q => tx_cfg_lanes_in_use(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(8),
      Q => tx_cfg_lanes_in_use(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(9),
      Q => tx_cfg_lanes_in_use(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid0_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid0_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid0_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid0_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid0_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid1_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid1_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid1_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid1_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid1_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid2_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid2_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid2_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid2_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid2_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid3_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid3_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid3_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid3_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid3_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(0),
      Q => p_7_in(0),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(1),
      Q => p_7_in(1),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(2),
      Q => p_7_in(2),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(3),
      Q => p_7_in(3),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(4),
      Q => p_7_in(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(5),
      Q => p_7_in(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(6),
      Q => p_7_in(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(7),
      Q => p_7_in(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(0),
      Q => \tx_cfg_multi_frames_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(1),
      Q => \tx_cfg_multi_frames_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(2),
      Q => \tx_cfg_multi_frames_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(3),
      Q => \tx_cfg_multi_frames_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(4),
      Q => \tx_cfg_multi_frames_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(5),
      Q => \tx_cfg_multi_frames_reg_n_0_[5]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(6),
      Q => \tx_cfg_multi_frames_reg_n_0_[6]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(7),
      Q => \tx_cfg_multi_frames_reg_n_0_[7]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(8),
      Q => p_7_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(9),
      Q => p_7_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(10),
      Q => p_7_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(11),
      Q => p_7_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(12),
      Q => p_7_in(12),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(16),
      Q => p_7_in(16),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(17),
      Q => p_7_in(17),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(18),
      Q => p_7_in(18),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(19),
      Q => p_7_in(19),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(20),
      Q => p_7_in(20),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(0),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(1),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(2),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(3),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(4),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(5),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[5]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(6),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[6]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(7),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[7]\,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_phadj_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_46,
      Q => tx_cfg_phadj_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(0),
      Q => p_3_in(0),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(1),
      Q => p_3_in(1),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(2),
      Q => p_3_in(2),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(3),
      Q => p_3_in(3),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(4),
      Q => p_3_in(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(5),
      Q => p_3_in(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(6),
      Q => p_3_in(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(7),
      Q => p_3_in(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(8),
      Q => p_3_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(9),
      Q => p_3_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(10),
      Q => p_3_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(11),
      Q => p_3_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(12),
      Q => p_3_in(12),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(13),
      Q => p_3_in(13),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(14),
      Q => p_3_in(14),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(15),
      Q => p_3_in(15),
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_reset_i_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_36,
      Q => tx_cfg_reset_i,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(8),
      Q => p_5_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(9),
      Q => p_5_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(10),
      Q => p_5_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(11),
      Q => p_5_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(12),
      Q => p_5_in(12),
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_scr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_39,
      Q => tx_cfg_scr_enable_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_sticky_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_37,
      Q => tx_cfg_sticky_reset_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_subclass_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_subclass,
      D => s_axi_wdata(0),
      Q => \tx_cfg_subclass_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_subclass_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_subclass,
      D => s_axi_wdata(1),
      Q => \tx_cfg_subclass_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_support_lane_sync_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_38,
      Q => tx_cfg_support_lane_sync_reg_n_0,
      S => i_axi_lite_ipif_n_1
    );
tx_cfg_sysref_always_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_40,
      Q => p_30_in(0),
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_sysref_resync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_41,
      Q => p_30_in(16),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => \tx_cfg_test_modes_reg_n_0_[0]\,
      Q => tx_cfg_test_modes_r(0),
      R => '0'
    );
\tx_cfg_test_modes_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => \tx_cfg_test_modes_reg_n_0_[1]\,
      Q => tx_cfg_test_modes_r(1),
      R => '0'
    );
\tx_cfg_test_modes_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => p_0_in,
      Q => tx_cfg_test_modes_r(2),
      R => '0'
    );
\tx_cfg_test_modes_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => \tx_cfg_test_modes_reg_n_0_[3]\,
      Q => tx_cfg_test_modes_r(3),
      R => '0'
    );
\tx_cfg_test_modes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(0),
      Q => \tx_cfg_test_modes_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(1),
      Q => \tx_cfg_test_modes_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(2),
      Q => p_0_in,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(3),
      Q => \tx_cfg_test_modes_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(4),
      Q => enable_prbs_patterns,
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(8),
      Q => p_30_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(9),
      Q => p_30_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(10),
      Q => p_30_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(11),
      Q => p_30_in(11),
      R => i_axi_lite_ipif_n_1
    );
tx_sysref_r_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => tx_core_clk,
      CE => '1',
      D => tx_sysref,
      Q => tx_sysref_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_jesd204_0_0 is
  port (
    tx_reset : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    tx_sysref : in STD_LOGIC;
    tx_sync : in STD_LOGIC;
    tx_aresetn : out STD_LOGIC;
    tx_start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_tready : out STD_LOGIC;
    tx_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    tx_reset_gt : out STD_LOGIC;
    tx_reset_done : in STD_LOGIC;
    gt0_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_prbssel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_jesd204_0_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_jesd204_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_jesd204_0_0 : entity is "jesd204_v7_2_6,Vivado 2019.1.3";
end system_jesd204_0_0;

architecture STRUCTURE of system_jesd204_0_0 is
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of inst : label is "system_jesd204_0_0";
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_LANES : integer;
  attribute C_LANES of inst : label is 4;
  attribute C_NODE_IS_TRANSMIT : integer;
  attribute C_NODE_IS_TRANSMIT of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.system_jesd204_0_0_system_jesd204_0_0_block
     port map (
      gt0_txcharisk(3 downto 0) => gt0_txcharisk(3 downto 0),
      gt0_txdata(31 downto 0) => gt0_txdata(31 downto 0),
      gt1_txcharisk(3 downto 0) => gt1_txcharisk(3 downto 0),
      gt1_txdata(31 downto 0) => gt1_txdata(31 downto 0),
      gt2_txcharisk(3 downto 0) => gt2_txcharisk(3 downto 0),
      gt2_txdata(31 downto 0) => gt2_txdata(31 downto 0),
      gt3_txcharisk(3 downto 0) => gt3_txcharisk(3 downto 0),
      gt3_txdata(31 downto 0) => gt3_txdata(31 downto 0),
      gt_prbssel_out(3 downto 0) => gt_prbssel_out(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(11 downto 0) => s_axi_araddr(11 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(11 downto 0) => s_axi_awaddr(11 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      tx_aresetn => tx_aresetn,
      tx_core_clk => tx_core_clk,
      tx_reset => tx_reset,
      tx_reset_done => tx_reset_done,
      tx_reset_gt => tx_reset_gt,
      tx_start_of_frame(3 downto 0) => tx_start_of_frame(3 downto 0),
      tx_start_of_multiframe(3 downto 0) => tx_start_of_multiframe(3 downto 0),
      tx_sync => tx_sync,
      tx_sysref => tx_sysref,
      tx_tdata(127 downto 0) => tx_tdata(127 downto 0),
      tx_tready => tx_tready
    );
end STRUCTURE;
