[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20746       tick       6328917       2091806       2042611       6328917 
      2  20746       tick       8911017       3019654       2996890       8911017 
      3  20746       tick       8846830       2997265       2980636       8846830 
      4  20746       tick       8823269       2990780       2968585       8823269 
      5  20746       tick       8864678       3001908       2984274       8864678 
      6  20746       tick       8825461       2991415       2964370       8825461 
      7  20746       tick       8851611       2997952       2981643       8851611 
      8  20746       tick       8836256       2994851       2970651       8836256 
      9  20746       tick       8821818       2991169       2968747       8821818 
     10  20746       tick       8850166       2998651       2982448       8850166 
     11  20746       tick       8843571       2997250       2976517       8843571 
     12  20746       tick       8831056       2993474       2971021       8831056 
     13  20746       tick       8848482       2998962       2981076       8848482 
     14  20746       tick       8816257       2988536       2966395       8816257 
     15  20746       tick       8847548       2996951       2974517       8847548 
     16  20746       tick       8851637       2996650       2974466       8851637 
     17  20746       tick       8761523       2973100       2927030       8761523 
     18  20746       tick       8823296       2990205       2963452       8823296 
     19  20746       tick       8799969       2985208       2961541       8799969 
     20  20746       exit       5136078       1738081       1727756       5136078 
