    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; USBFS_arb_int
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_bus_reset
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_Dm
USBFS_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

; USBFS_Dp
USBFS_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBFS_dp_int
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_1
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x01
USBFS_ep_1__INTC_NUMBER EQU 0
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_2
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x02
USBFS_ep_2__INTC_NUMBER EQU 1
USBFS_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_3
USBFS_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_3__INTC_MASK EQU 0x04
USBFS_ep_3__INTC_NUMBER EQU 2
USBFS_ep_3__INTC_PRIOR_NUM EQU 7
USBFS_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBFS_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ord_int
USBFS_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ord_int__INTC_MASK EQU 0x2000000
USBFS_ord_int__INTC_NUMBER EQU 25
USBFS_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_USB
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; P1_LOW
P1_LOW__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
P1_LOW__0__MASK EQU 0x01
P1_LOW__0__PC EQU CYREG_PRT4_PC0
P1_LOW__0__PORT EQU 4
P1_LOW__0__SHIFT EQU 0
P1_LOW__1__INTTYPE EQU CYREG_PICU4_INTTYPE1
P1_LOW__1__MASK EQU 0x02
P1_LOW__1__PC EQU CYREG_PRT4_PC1
P1_LOW__1__PORT EQU 4
P1_LOW__1__SHIFT EQU 1
P1_LOW__2__INTTYPE EQU CYREG_PICU4_INTTYPE2
P1_LOW__2__MASK EQU 0x04
P1_LOW__2__PC EQU CYREG_PRT4_PC2
P1_LOW__2__PORT EQU 4
P1_LOW__2__SHIFT EQU 2
P1_LOW__3__INTTYPE EQU CYREG_PICU4_INTTYPE3
P1_LOW__3__MASK EQU 0x08
P1_LOW__3__PC EQU CYREG_PRT4_PC3
P1_LOW__3__PORT EQU 4
P1_LOW__3__SHIFT EQU 3
P1_LOW__4__INTTYPE EQU CYREG_PICU4_INTTYPE4
P1_LOW__4__MASK EQU 0x10
P1_LOW__4__PC EQU CYREG_PRT4_PC4
P1_LOW__4__PORT EQU 4
P1_LOW__4__SHIFT EQU 4
P1_LOW__5__INTTYPE EQU CYREG_PICU4_INTTYPE5
P1_LOW__5__MASK EQU 0x20
P1_LOW__5__PC EQU CYREG_PRT4_PC5
P1_LOW__5__PORT EQU 4
P1_LOW__5__SHIFT EQU 5
P1_LOW__6__INTTYPE EQU CYREG_PICU4_INTTYPE6
P1_LOW__6__MASK EQU 0x40
P1_LOW__6__PC EQU CYREG_PRT4_PC6
P1_LOW__6__PORT EQU 4
P1_LOW__6__SHIFT EQU 6
P1_LOW__7__INTTYPE EQU CYREG_PICU4_INTTYPE7
P1_LOW__7__MASK EQU 0x80
P1_LOW__7__PC EQU CYREG_PRT4_PC7
P1_LOW__7__PORT EQU 4
P1_LOW__7__SHIFT EQU 7
P1_LOW__AG EQU CYREG_PRT4_AG
P1_LOW__AMUX EQU CYREG_PRT4_AMUX
P1_LOW__BIE EQU CYREG_PRT4_BIE
P1_LOW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_LOW__BYP EQU CYREG_PRT4_BYP
P1_LOW__CTL EQU CYREG_PRT4_CTL
P1_LOW__DM0 EQU CYREG_PRT4_DM0
P1_LOW__DM1 EQU CYREG_PRT4_DM1
P1_LOW__DM2 EQU CYREG_PRT4_DM2
P1_LOW__DR EQU CYREG_PRT4_DR
P1_LOW__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_LOW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_LOW__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_LOW__MASK EQU 0xFF
P1_LOW__PORT EQU 4
P1_LOW__PRT EQU CYREG_PRT4_PRT
P1_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_LOW__PS EQU CYREG_PRT4_PS
P1_LOW__SHIFT EQU 0
P1_LOW__SLW EQU CYREG_PRT4_SLW

; P2_LOW
P2_LOW__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P2_LOW__0__MASK EQU 0x01
P2_LOW__0__PC EQU CYREG_PRT2_PC0
P2_LOW__0__PORT EQU 2
P2_LOW__0__SHIFT EQU 0
P2_LOW__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
P2_LOW__1__MASK EQU 0x02
P2_LOW__1__PC EQU CYREG_PRT2_PC1
P2_LOW__1__PORT EQU 2
P2_LOW__1__SHIFT EQU 1
P2_LOW__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
P2_LOW__2__MASK EQU 0x04
P2_LOW__2__PC EQU CYREG_PRT2_PC2
P2_LOW__2__PORT EQU 2
P2_LOW__2__SHIFT EQU 2
P2_LOW__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
P2_LOW__3__MASK EQU 0x08
P2_LOW__3__PC EQU CYREG_PRT2_PC3
P2_LOW__3__PORT EQU 2
P2_LOW__3__SHIFT EQU 3
P2_LOW__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2_LOW__4__MASK EQU 0x10
P2_LOW__4__PC EQU CYREG_PRT2_PC4
P2_LOW__4__PORT EQU 2
P2_LOW__4__SHIFT EQU 4
P2_LOW__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
P2_LOW__5__MASK EQU 0x20
P2_LOW__5__PC EQU CYREG_PRT2_PC5
P2_LOW__5__PORT EQU 2
P2_LOW__5__SHIFT EQU 5
P2_LOW__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
P2_LOW__6__MASK EQU 0x40
P2_LOW__6__PC EQU CYREG_PRT2_PC6
P2_LOW__6__PORT EQU 2
P2_LOW__6__SHIFT EQU 6
P2_LOW__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
P2_LOW__7__MASK EQU 0x80
P2_LOW__7__PC EQU CYREG_PRT2_PC7
P2_LOW__7__PORT EQU 2
P2_LOW__7__SHIFT EQU 7
P2_LOW__AG EQU CYREG_PRT2_AG
P2_LOW__AMUX EQU CYREG_PRT2_AMUX
P2_LOW__BIE EQU CYREG_PRT2_BIE
P2_LOW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_LOW__BYP EQU CYREG_PRT2_BYP
P2_LOW__CTL EQU CYREG_PRT2_CTL
P2_LOW__DM0 EQU CYREG_PRT2_DM0
P2_LOW__DM1 EQU CYREG_PRT2_DM1
P2_LOW__DM2 EQU CYREG_PRT2_DM2
P2_LOW__DR EQU CYREG_PRT2_DR
P2_LOW__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_LOW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_LOW__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_LOW__MASK EQU 0xFF
P2_LOW__PORT EQU 2
P2_LOW__PRT EQU CYREG_PRT2_PRT
P2_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_LOW__PS EQU CYREG_PRT2_PS
P2_LOW__SHIFT EQU 0
P2_LOW__SLW EQU CYREG_PRT2_SLW

; P1_HIGH
P1_HIGH__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P1_HIGH__0__MASK EQU 0x01
P1_HIGH__0__PC EQU CYREG_PRT0_PC0
P1_HIGH__0__PORT EQU 0
P1_HIGH__0__SHIFT EQU 0
P1_HIGH__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
P1_HIGH__1__MASK EQU 0x02
P1_HIGH__1__PC EQU CYREG_PRT0_PC1
P1_HIGH__1__PORT EQU 0
P1_HIGH__1__SHIFT EQU 1
P1_HIGH__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
P1_HIGH__2__MASK EQU 0x04
P1_HIGH__2__PC EQU CYREG_PRT0_PC2
P1_HIGH__2__PORT EQU 0
P1_HIGH__2__SHIFT EQU 2
P1_HIGH__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
P1_HIGH__3__MASK EQU 0x08
P1_HIGH__3__PC EQU CYREG_PRT0_PC3
P1_HIGH__3__PORT EQU 0
P1_HIGH__3__SHIFT EQU 3
P1_HIGH__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
P1_HIGH__4__MASK EQU 0x10
P1_HIGH__4__PC EQU CYREG_PRT0_PC4
P1_HIGH__4__PORT EQU 0
P1_HIGH__4__SHIFT EQU 4
P1_HIGH__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
P1_HIGH__5__MASK EQU 0x20
P1_HIGH__5__PC EQU CYREG_PRT0_PC5
P1_HIGH__5__PORT EQU 0
P1_HIGH__5__SHIFT EQU 5
P1_HIGH__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
P1_HIGH__6__MASK EQU 0x40
P1_HIGH__6__PC EQU CYREG_PRT0_PC6
P1_HIGH__6__PORT EQU 0
P1_HIGH__6__SHIFT EQU 6
P1_HIGH__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
P1_HIGH__7__MASK EQU 0x80
P1_HIGH__7__PC EQU CYREG_PRT0_PC7
P1_HIGH__7__PORT EQU 0
P1_HIGH__7__SHIFT EQU 7
P1_HIGH__AG EQU CYREG_PRT0_AG
P1_HIGH__AMUX EQU CYREG_PRT0_AMUX
P1_HIGH__BIE EQU CYREG_PRT0_BIE
P1_HIGH__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_HIGH__BYP EQU CYREG_PRT0_BYP
P1_HIGH__CTL EQU CYREG_PRT0_CTL
P1_HIGH__DM0 EQU CYREG_PRT0_DM0
P1_HIGH__DM1 EQU CYREG_PRT0_DM1
P1_HIGH__DM2 EQU CYREG_PRT0_DM2
P1_HIGH__DR EQU CYREG_PRT0_DR
P1_HIGH__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_HIGH__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_HIGH__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_HIGH__MASK EQU 0xFF
P1_HIGH__PORT EQU 0
P1_HIGH__PRT EQU CYREG_PRT0_PRT
P1_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_HIGH__PS EQU CYREG_PRT0_PS
P1_HIGH__SHIFT EQU 0
P1_HIGH__SLW EQU CYREG_PRT0_SLW

; P2_HIGH
P2_HIGH__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
P2_HIGH__0__MASK EQU 0x01
P2_HIGH__0__PC EQU CYREG_PRT5_PC0
P2_HIGH__0__PORT EQU 5
P2_HIGH__0__SHIFT EQU 0
P2_HIGH__1__INTTYPE EQU CYREG_PICU5_INTTYPE1
P2_HIGH__1__MASK EQU 0x02
P2_HIGH__1__PC EQU CYREG_PRT5_PC1
P2_HIGH__1__PORT EQU 5
P2_HIGH__1__SHIFT EQU 1
P2_HIGH__2__INTTYPE EQU CYREG_PICU5_INTTYPE2
P2_HIGH__2__MASK EQU 0x04
P2_HIGH__2__PC EQU CYREG_PRT5_PC2
P2_HIGH__2__PORT EQU 5
P2_HIGH__2__SHIFT EQU 2
P2_HIGH__3__INTTYPE EQU CYREG_PICU5_INTTYPE3
P2_HIGH__3__MASK EQU 0x08
P2_HIGH__3__PC EQU CYREG_PRT5_PC3
P2_HIGH__3__PORT EQU 5
P2_HIGH__3__SHIFT EQU 3
P2_HIGH__4__INTTYPE EQU CYREG_PICU5_INTTYPE4
P2_HIGH__4__MASK EQU 0x10
P2_HIGH__4__PC EQU CYREG_PRT5_PC4
P2_HIGH__4__PORT EQU 5
P2_HIGH__4__SHIFT EQU 4
P2_HIGH__5__INTTYPE EQU CYREG_PICU5_INTTYPE5
P2_HIGH__5__MASK EQU 0x20
P2_HIGH__5__PC EQU CYREG_PRT5_PC5
P2_HIGH__5__PORT EQU 5
P2_HIGH__5__SHIFT EQU 5
P2_HIGH__6__INTTYPE EQU CYREG_PICU5_INTTYPE6
P2_HIGH__6__MASK EQU 0x40
P2_HIGH__6__PC EQU CYREG_PRT5_PC6
P2_HIGH__6__PORT EQU 5
P2_HIGH__6__SHIFT EQU 6
P2_HIGH__7__INTTYPE EQU CYREG_PICU5_INTTYPE7
P2_HIGH__7__MASK EQU 0x80
P2_HIGH__7__PC EQU CYREG_PRT5_PC7
P2_HIGH__7__PORT EQU 5
P2_HIGH__7__SHIFT EQU 7
P2_HIGH__AG EQU CYREG_PRT5_AG
P2_HIGH__AMUX EQU CYREG_PRT5_AMUX
P2_HIGH__BIE EQU CYREG_PRT5_BIE
P2_HIGH__BIT_MASK EQU CYREG_PRT5_BIT_MASK
P2_HIGH__BYP EQU CYREG_PRT5_BYP
P2_HIGH__CTL EQU CYREG_PRT5_CTL
P2_HIGH__DM0 EQU CYREG_PRT5_DM0
P2_HIGH__DM1 EQU CYREG_PRT5_DM1
P2_HIGH__DM2 EQU CYREG_PRT5_DM2
P2_HIGH__DR EQU CYREG_PRT5_DR
P2_HIGH__INP_DIS EQU CYREG_PRT5_INP_DIS
P2_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
P2_HIGH__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
P2_HIGH__LCD_EN EQU CYREG_PRT5_LCD_EN
P2_HIGH__MASK EQU 0xFF
P2_HIGH__PORT EQU 5
P2_HIGH__PRT EQU CYREG_PRT5_PRT
P2_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
P2_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
P2_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
P2_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
P2_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
P2_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
P2_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
P2_HIGH__PS EQU CYREG_PRT5_PS
P2_HIGH__SHIFT EQU 0
P2_HIGH__SLW EQU CYREG_PRT5_SLW

; SR_P1_LOW
SR_P1_LOW_sts_sts_reg__0__MASK EQU 0x01
SR_P1_LOW_sts_sts_reg__0__POS EQU 0
SR_P1_LOW_sts_sts_reg__1__MASK EQU 0x02
SR_P1_LOW_sts_sts_reg__1__POS EQU 1
SR_P1_LOW_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SR_P1_LOW_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SR_P1_LOW_sts_sts_reg__2__MASK EQU 0x04
SR_P1_LOW_sts_sts_reg__2__POS EQU 2
SR_P1_LOW_sts_sts_reg__3__MASK EQU 0x08
SR_P1_LOW_sts_sts_reg__3__POS EQU 3
SR_P1_LOW_sts_sts_reg__4__MASK EQU 0x10
SR_P1_LOW_sts_sts_reg__4__POS EQU 4
SR_P1_LOW_sts_sts_reg__5__MASK EQU 0x20
SR_P1_LOW_sts_sts_reg__5__POS EQU 5
SR_P1_LOW_sts_sts_reg__6__MASK EQU 0x40
SR_P1_LOW_sts_sts_reg__6__POS EQU 6
SR_P1_LOW_sts_sts_reg__7__MASK EQU 0x80
SR_P1_LOW_sts_sts_reg__7__POS EQU 7
SR_P1_LOW_sts_sts_reg__MASK EQU 0xFF
SR_P1_LOW_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
SR_P1_LOW_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SR_P1_LOW_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SR_P1_LOW_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SR_P1_LOW_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
SR_P1_LOW_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
SR_P1_LOW_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

; SR_P2_LOW
SR_P2_LOW_sts_sts_reg__0__MASK EQU 0x01
SR_P2_LOW_sts_sts_reg__0__POS EQU 0
SR_P2_LOW_sts_sts_reg__1__MASK EQU 0x02
SR_P2_LOW_sts_sts_reg__1__POS EQU 1
SR_P2_LOW_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SR_P2_LOW_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SR_P2_LOW_sts_sts_reg__2__MASK EQU 0x04
SR_P2_LOW_sts_sts_reg__2__POS EQU 2
SR_P2_LOW_sts_sts_reg__3__MASK EQU 0x08
SR_P2_LOW_sts_sts_reg__3__POS EQU 3
SR_P2_LOW_sts_sts_reg__4__MASK EQU 0x10
SR_P2_LOW_sts_sts_reg__4__POS EQU 4
SR_P2_LOW_sts_sts_reg__5__MASK EQU 0x20
SR_P2_LOW_sts_sts_reg__5__POS EQU 5
SR_P2_LOW_sts_sts_reg__6__MASK EQU 0x40
SR_P2_LOW_sts_sts_reg__6__POS EQU 6
SR_P2_LOW_sts_sts_reg__7__MASK EQU 0x80
SR_P2_LOW_sts_sts_reg__7__POS EQU 7
SR_P2_LOW_sts_sts_reg__MASK EQU 0xFF
SR_P2_LOW_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
SR_P2_LOW_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SR_P2_LOW_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

; LIGHTS_LOW
LIGHTS_LOW_Sync_ctrl_reg__0__MASK EQU 0x01
LIGHTS_LOW_Sync_ctrl_reg__0__POS EQU 0
LIGHTS_LOW_Sync_ctrl_reg__1__MASK EQU 0x02
LIGHTS_LOW_Sync_ctrl_reg__1__POS EQU 1
LIGHTS_LOW_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LIGHTS_LOW_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LIGHTS_LOW_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LIGHTS_LOW_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LIGHTS_LOW_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LIGHTS_LOW_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LIGHTS_LOW_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LIGHTS_LOW_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LIGHTS_LOW_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LIGHTS_LOW_Sync_ctrl_reg__2__MASK EQU 0x04
LIGHTS_LOW_Sync_ctrl_reg__2__POS EQU 2
LIGHTS_LOW_Sync_ctrl_reg__3__MASK EQU 0x08
LIGHTS_LOW_Sync_ctrl_reg__3__POS EQU 3
LIGHTS_LOW_Sync_ctrl_reg__4__MASK EQU 0x10
LIGHTS_LOW_Sync_ctrl_reg__4__POS EQU 4
LIGHTS_LOW_Sync_ctrl_reg__5__MASK EQU 0x20
LIGHTS_LOW_Sync_ctrl_reg__5__POS EQU 5
LIGHTS_LOW_Sync_ctrl_reg__6__MASK EQU 0x40
LIGHTS_LOW_Sync_ctrl_reg__6__POS EQU 6
LIGHTS_LOW_Sync_ctrl_reg__7__MASK EQU 0x80
LIGHTS_LOW_Sync_ctrl_reg__7__POS EQU 7
LIGHTS_LOW_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LIGHTS_LOW_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
LIGHTS_LOW_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LIGHTS_LOW_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
LIGHTS_LOW_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LIGHTS_LOW_Sync_ctrl_reg__MASK EQU 0xFF
LIGHTS_LOW_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LIGHTS_LOW_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LIGHTS_LOW_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; SR_P1_HIGH
SR_P1_HIGH_sts_sts_reg__0__MASK EQU 0x01
SR_P1_HIGH_sts_sts_reg__0__POS EQU 0
SR_P1_HIGH_sts_sts_reg__1__MASK EQU 0x02
SR_P1_HIGH_sts_sts_reg__1__POS EQU 1
SR_P1_HIGH_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SR_P1_HIGH_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SR_P1_HIGH_sts_sts_reg__2__MASK EQU 0x04
SR_P1_HIGH_sts_sts_reg__2__POS EQU 2
SR_P1_HIGH_sts_sts_reg__3__MASK EQU 0x08
SR_P1_HIGH_sts_sts_reg__3__POS EQU 3
SR_P1_HIGH_sts_sts_reg__4__MASK EQU 0x10
SR_P1_HIGH_sts_sts_reg__4__POS EQU 4
SR_P1_HIGH_sts_sts_reg__5__MASK EQU 0x20
SR_P1_HIGH_sts_sts_reg__5__POS EQU 5
SR_P1_HIGH_sts_sts_reg__6__MASK EQU 0x40
SR_P1_HIGH_sts_sts_reg__6__POS EQU 6
SR_P1_HIGH_sts_sts_reg__7__MASK EQU 0x80
SR_P1_HIGH_sts_sts_reg__7__POS EQU 7
SR_P1_HIGH_sts_sts_reg__MASK EQU 0xFF
SR_P1_HIGH_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
SR_P1_HIGH_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SR_P1_HIGH_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

; SR_P2_HIGH
SR_P2_HIGH_sts_sts_reg__0__MASK EQU 0x01
SR_P2_HIGH_sts_sts_reg__0__POS EQU 0
SR_P2_HIGH_sts_sts_reg__1__MASK EQU 0x02
SR_P2_HIGH_sts_sts_reg__1__POS EQU 1
SR_P2_HIGH_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SR_P2_HIGH_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SR_P2_HIGH_sts_sts_reg__2__MASK EQU 0x04
SR_P2_HIGH_sts_sts_reg__2__POS EQU 2
SR_P2_HIGH_sts_sts_reg__3__MASK EQU 0x08
SR_P2_HIGH_sts_sts_reg__3__POS EQU 3
SR_P2_HIGH_sts_sts_reg__4__MASK EQU 0x10
SR_P2_HIGH_sts_sts_reg__4__POS EQU 4
SR_P2_HIGH_sts_sts_reg__5__MASK EQU 0x20
SR_P2_HIGH_sts_sts_reg__5__POS EQU 5
SR_P2_HIGH_sts_sts_reg__6__MASK EQU 0x40
SR_P2_HIGH_sts_sts_reg__6__POS EQU 6
SR_P2_HIGH_sts_sts_reg__7__MASK EQU 0x80
SR_P2_HIGH_sts_sts_reg__7__POS EQU 7
SR_P2_HIGH_sts_sts_reg__MASK EQU 0xFF
SR_P2_HIGH_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
SR_P2_HIGH_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SR_P2_HIGH_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

; LIGHTS_HIGH
LIGHTS_HIGH_Sync_ctrl_reg__0__MASK EQU 0x01
LIGHTS_HIGH_Sync_ctrl_reg__0__POS EQU 0
LIGHTS_HIGH_Sync_ctrl_reg__1__MASK EQU 0x02
LIGHTS_HIGH_Sync_ctrl_reg__1__POS EQU 1
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LIGHTS_HIGH_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LIGHTS_HIGH_Sync_ctrl_reg__2__MASK EQU 0x04
LIGHTS_HIGH_Sync_ctrl_reg__2__POS EQU 2
LIGHTS_HIGH_Sync_ctrl_reg__3__MASK EQU 0x08
LIGHTS_HIGH_Sync_ctrl_reg__3__POS EQU 3
LIGHTS_HIGH_Sync_ctrl_reg__4__MASK EQU 0x10
LIGHTS_HIGH_Sync_ctrl_reg__4__POS EQU 4
LIGHTS_HIGH_Sync_ctrl_reg__5__MASK EQU 0x20
LIGHTS_HIGH_Sync_ctrl_reg__5__POS EQU 5
LIGHTS_HIGH_Sync_ctrl_reg__6__MASK EQU 0x40
LIGHTS_HIGH_Sync_ctrl_reg__6__POS EQU 6
LIGHTS_HIGH_Sync_ctrl_reg__7__MASK EQU 0x80
LIGHTS_HIGH_Sync_ctrl_reg__7__POS EQU 7
LIGHTS_HIGH_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LIGHTS_HIGH_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LIGHTS_HIGH_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LIGHTS_HIGH_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
LIGHTS_HIGH_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LIGHTS_HIGH_Sync_ctrl_reg__MASK EQU 0xFF
LIGHTS_HIGH_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIGHTS_HIGH_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIGHTS_HIGH_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; CLK_Debounce
CLK_Debounce__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLK_Debounce__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLK_Debounce__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLK_Debounce__CFG2_SRC_SEL_MASK EQU 0x07
CLK_Debounce__INDEX EQU 0x00
CLK_Debounce__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_Debounce__PM_ACT_MSK EQU 0x01
CLK_Debounce__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_Debounce__PM_STBY_MSK EQU 0x01

; LIGHTS_OUT_LOW
LIGHTS_OUT_LOW__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LIGHTS_OUT_LOW__0__MASK EQU 0x01
LIGHTS_OUT_LOW__0__PC EQU CYREG_PRT3_PC0
LIGHTS_OUT_LOW__0__PORT EQU 3
LIGHTS_OUT_LOW__0__SHIFT EQU 0
LIGHTS_OUT_LOW__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
LIGHTS_OUT_LOW__1__MASK EQU 0x02
LIGHTS_OUT_LOW__1__PC EQU CYREG_PRT3_PC1
LIGHTS_OUT_LOW__1__PORT EQU 3
LIGHTS_OUT_LOW__1__SHIFT EQU 1
LIGHTS_OUT_LOW__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
LIGHTS_OUT_LOW__2__MASK EQU 0x04
LIGHTS_OUT_LOW__2__PC EQU CYREG_PRT3_PC2
LIGHTS_OUT_LOW__2__PORT EQU 3
LIGHTS_OUT_LOW__2__SHIFT EQU 2
LIGHTS_OUT_LOW__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
LIGHTS_OUT_LOW__3__MASK EQU 0x08
LIGHTS_OUT_LOW__3__PC EQU CYREG_PRT3_PC3
LIGHTS_OUT_LOW__3__PORT EQU 3
LIGHTS_OUT_LOW__3__SHIFT EQU 3
LIGHTS_OUT_LOW__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
LIGHTS_OUT_LOW__4__MASK EQU 0x10
LIGHTS_OUT_LOW__4__PC EQU CYREG_PRT3_PC4
LIGHTS_OUT_LOW__4__PORT EQU 3
LIGHTS_OUT_LOW__4__SHIFT EQU 4
LIGHTS_OUT_LOW__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
LIGHTS_OUT_LOW__5__MASK EQU 0x20
LIGHTS_OUT_LOW__5__PC EQU CYREG_PRT3_PC5
LIGHTS_OUT_LOW__5__PORT EQU 3
LIGHTS_OUT_LOW__5__SHIFT EQU 5
LIGHTS_OUT_LOW__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
LIGHTS_OUT_LOW__6__MASK EQU 0x40
LIGHTS_OUT_LOW__6__PC EQU CYREG_PRT3_PC6
LIGHTS_OUT_LOW__6__PORT EQU 3
LIGHTS_OUT_LOW__6__SHIFT EQU 6
LIGHTS_OUT_LOW__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
LIGHTS_OUT_LOW__7__MASK EQU 0x80
LIGHTS_OUT_LOW__7__PC EQU CYREG_PRT3_PC7
LIGHTS_OUT_LOW__7__PORT EQU 3
LIGHTS_OUT_LOW__7__SHIFT EQU 7
LIGHTS_OUT_LOW__AG EQU CYREG_PRT3_AG
LIGHTS_OUT_LOW__AMUX EQU CYREG_PRT3_AMUX
LIGHTS_OUT_LOW__BIE EQU CYREG_PRT3_BIE
LIGHTS_OUT_LOW__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIGHTS_OUT_LOW__BYP EQU CYREG_PRT3_BYP
LIGHTS_OUT_LOW__CTL EQU CYREG_PRT3_CTL
LIGHTS_OUT_LOW__DM0 EQU CYREG_PRT3_DM0
LIGHTS_OUT_LOW__DM1 EQU CYREG_PRT3_DM1
LIGHTS_OUT_LOW__DM2 EQU CYREG_PRT3_DM2
LIGHTS_OUT_LOW__DR EQU CYREG_PRT3_DR
LIGHTS_OUT_LOW__INP_DIS EQU CYREG_PRT3_INP_DIS
LIGHTS_OUT_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIGHTS_OUT_LOW__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIGHTS_OUT_LOW__LCD_EN EQU CYREG_PRT3_LCD_EN
LIGHTS_OUT_LOW__MASK EQU 0xFF
LIGHTS_OUT_LOW__PORT EQU 3
LIGHTS_OUT_LOW__PRT EQU CYREG_PRT3_PRT
LIGHTS_OUT_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIGHTS_OUT_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIGHTS_OUT_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIGHTS_OUT_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIGHTS_OUT_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIGHTS_OUT_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIGHTS_OUT_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIGHTS_OUT_LOW__PS EQU CYREG_PRT3_PS
LIGHTS_OUT_LOW__SHIFT EQU 0
LIGHTS_OUT_LOW__SLW EQU CYREG_PRT3_SLW

; LIGHTS_OUT_HIGH
LIGHTS_OUT_HIGH__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LIGHTS_OUT_HIGH__0__MASK EQU 0x01
LIGHTS_OUT_HIGH__0__PC EQU CYREG_PRT12_PC0
LIGHTS_OUT_HIGH__0__PORT EQU 12
LIGHTS_OUT_HIGH__0__SHIFT EQU 0
LIGHTS_OUT_HIGH__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
LIGHTS_OUT_HIGH__1__MASK EQU 0x02
LIGHTS_OUT_HIGH__1__PC EQU CYREG_PRT12_PC1
LIGHTS_OUT_HIGH__1__PORT EQU 12
LIGHTS_OUT_HIGH__1__SHIFT EQU 1
LIGHTS_OUT_HIGH__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
LIGHTS_OUT_HIGH__2__MASK EQU 0x04
LIGHTS_OUT_HIGH__2__PC EQU CYREG_PRT12_PC2
LIGHTS_OUT_HIGH__2__PORT EQU 12
LIGHTS_OUT_HIGH__2__SHIFT EQU 2
LIGHTS_OUT_HIGH__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
LIGHTS_OUT_HIGH__3__MASK EQU 0x08
LIGHTS_OUT_HIGH__3__PC EQU CYREG_PRT12_PC3
LIGHTS_OUT_HIGH__3__PORT EQU 12
LIGHTS_OUT_HIGH__3__SHIFT EQU 3
LIGHTS_OUT_HIGH__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
LIGHTS_OUT_HIGH__4__MASK EQU 0x10
LIGHTS_OUT_HIGH__4__PC EQU CYREG_PRT12_PC4
LIGHTS_OUT_HIGH__4__PORT EQU 12
LIGHTS_OUT_HIGH__4__SHIFT EQU 4
LIGHTS_OUT_HIGH__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
LIGHTS_OUT_HIGH__5__MASK EQU 0x20
LIGHTS_OUT_HIGH__5__PC EQU CYREG_PRT12_PC5
LIGHTS_OUT_HIGH__5__PORT EQU 12
LIGHTS_OUT_HIGH__5__SHIFT EQU 5
LIGHTS_OUT_HIGH__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
LIGHTS_OUT_HIGH__6__MASK EQU 0x40
LIGHTS_OUT_HIGH__6__PC EQU CYREG_PRT12_PC6
LIGHTS_OUT_HIGH__6__PORT EQU 12
LIGHTS_OUT_HIGH__6__SHIFT EQU 6
LIGHTS_OUT_HIGH__7__INTTYPE EQU CYREG_PICU12_INTTYPE7
LIGHTS_OUT_HIGH__7__MASK EQU 0x80
LIGHTS_OUT_HIGH__7__PC EQU CYREG_PRT12_PC7
LIGHTS_OUT_HIGH__7__PORT EQU 12
LIGHTS_OUT_HIGH__7__SHIFT EQU 7
LIGHTS_OUT_HIGH__AG EQU CYREG_PRT12_AG
LIGHTS_OUT_HIGH__BIE EQU CYREG_PRT12_BIE
LIGHTS_OUT_HIGH__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LIGHTS_OUT_HIGH__BYP EQU CYREG_PRT12_BYP
LIGHTS_OUT_HIGH__DM0 EQU CYREG_PRT12_DM0
LIGHTS_OUT_HIGH__DM1 EQU CYREG_PRT12_DM1
LIGHTS_OUT_HIGH__DM2 EQU CYREG_PRT12_DM2
LIGHTS_OUT_HIGH__DR EQU CYREG_PRT12_DR
LIGHTS_OUT_HIGH__INP_DIS EQU CYREG_PRT12_INP_DIS
LIGHTS_OUT_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LIGHTS_OUT_HIGH__MASK EQU 0xFF
LIGHTS_OUT_HIGH__PORT EQU 12
LIGHTS_OUT_HIGH__PRT EQU CYREG_PRT12_PRT
LIGHTS_OUT_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LIGHTS_OUT_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LIGHTS_OUT_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LIGHTS_OUT_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LIGHTS_OUT_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LIGHTS_OUT_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LIGHTS_OUT_HIGH__PS EQU CYREG_PRT12_PS
LIGHTS_OUT_HIGH__SHIFT EQU 0
LIGHTS_OUT_HIGH__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LIGHTS_OUT_HIGH__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LIGHTS_OUT_HIGH__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LIGHTS_OUT_HIGH__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LIGHTS_OUT_HIGH__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
