

================================================================
== Vivado HLS Report for 'poly5'
================================================================
* Date:           Mon Apr 20 17:38:51 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.590|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  16810770637|  16810770637|  16810770637|  16810770637|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |             |          Latency          | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |     min     |     max     |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |     33554432|     33554432|          2|          -|          -|  16777216|    no    |
        |- Loop 2     |  16777216200|  16777216200|  167772162|          -|          -|       100|    no    |
        | + Loop 2.1  |    167772160|    167772160|         10|          -|          -|  16777216|    no    |
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 15 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 5 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly5_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 21 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.66ns)   --->   "%a = alloca [16777216 x i25], align 4" [poly5.cpp:28]   --->   Operation 22 'alloca' 'a' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_1 : Operation 23 [1/1] (2.66ns)   --->   "%b = alloca [16777216 x i25], align 4" [poly5.cpp:29]   --->   Operation 23 'alloca' 'b' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_1 : Operation 24 [1/1] (2.66ns)   --->   "%c = alloca [16777216 x i25], align 4" [poly5.cpp:30]   --->   Operation 24 'alloca' 'c' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_1 : Operation 25 [1/1] (2.66ns)   --->   "%out = alloca [16777216 x i32], align 16" [poly5.cpp:31]   --->   Operation 25 'alloca' 'out' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_1 : Operation 26 [1/1] (1.06ns)   --->   "br label %1" [poly5.cpp:33]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%k_0 = phi i25 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 27 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.52ns)   --->   "%icmp_ln33 = icmp eq i25 %k_0, -16777216" [poly5.cpp:33]   --->   Operation 28 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16777216, i64 16777216, i64 16777216) nounwind"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.65ns)   --->   "%k = add i25 %k_0, 1" [poly5.cpp:33]   --->   Operation 30 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader1.preheader, label %2" [poly5.cpp:33]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i25 %k_0 to i64" [poly5.cpp:34]   --->   Operation 32 'zext' 'zext_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [16777216 x i25]* %a, i64 0, i64 %zext_ln34" [poly5.cpp:34]   --->   Operation 33 'getelementptr' 'a_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.66ns)   --->   "store i25 %k_0, i25* %a_addr, align 4" [poly5.cpp:34]   --->   Operation 34 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [16777216 x i25]* %b, i64 0, i64 %zext_ln34" [poly5.cpp:35]   --->   Operation 35 'getelementptr' 'b_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.66ns)   --->   "store i25 %k_0, i25* %b_addr, align 4" [poly5.cpp:35]   --->   Operation 36 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [16777216 x i25]* %c, i64 0, i64 %zext_ln34" [poly5.cpp:36]   --->   Operation 37 'getelementptr' 'c_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.66ns)   --->   "store i25 %k_0, i25* %c_addr, align 4" [poly5.cpp:36]   --->   Operation 38 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%out_addr = getelementptr inbounds [16777216 x i32]* %out, i64 0, i64 %zext_ln34" [poly5.cpp:37]   --->   Operation 39 'getelementptr' 'out_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.66ns)   --->   "store i32 0, i32* %out_addr, align 4" [poly5.cpp:37]   --->   Operation 40 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_2 : Operation 41 [1/1] (1.06ns)   --->   "br label %.preheader1" [poly5.cpp:43]   --->   Operation 41 'br' <Predicate = (icmp_ln33)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 42 [1/2] (2.66ns)   --->   "store i25 %k_0, i25* %a_addr, align 4" [poly5.cpp:34]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_3 : Operation 43 [1/2] (2.66ns)   --->   "store i25 %k_0, i25* %b_addr, align 4" [poly5.cpp:35]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_3 : Operation 44 [1/2] (2.66ns)   --->   "store i25 %k_0, i25* %c_addr, align 4" [poly5.cpp:36]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_3 : Operation 45 [1/2] (2.66ns)   --->   "store i32 0, i32* %out_addr, align 4" [poly5.cpp:37]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [poly5.cpp:33]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 47 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.18ns)   --->   "%icmp_ln43 = icmp eq i7 %i_0, -28" [poly5.cpp:43]   --->   Operation 48 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [poly5.cpp:43]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %4, label %.preheader.preheader" [poly5.cpp:43]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.06ns)   --->   "br label %.preheader" [poly5.cpp:45]   --->   Operation 52 'br' <Predicate = (!icmp_ln43)> <Delay = 1.06>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i32 %idx_read to i64" [poly5.cpp:56]   --->   Operation 53 'sext' 'sext_ln56' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr inbounds [16777216 x i32]* %out, i64 0, i64 %sext_ln56" [poly5.cpp:56]   --->   Operation 54 'getelementptr' 'out_addr_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 55 [4/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly5.cpp:56]   --->   Operation 55 'load' 'v' <Predicate = (icmp_ln43)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>

State 5 <SV = 3> <Delay = 4.31>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%k1_0 = phi i25 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 56 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.52ns)   --->   "%icmp_ln45 = icmp eq i25 %k1_0, -16777216" [poly5.cpp:45]   --->   Operation 57 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16777216, i64 16777216, i64 16777216) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.65ns)   --->   "%k_1 = add i25 %k1_0, 1" [poly5.cpp:45]   --->   Operation 59 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader1.loopexit, label %3" [poly5.cpp:45]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i25 %k1_0 to i64" [poly5.cpp:46]   --->   Operation 61 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [16777216 x i25]* %a, i64 0, i64 %zext_ln46" [poly5.cpp:46]   --->   Operation 62 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 63 [4/4] (2.66ns)   --->   "%a_load = load i25* %a_addr_1, align 4" [poly5.cpp:46]   --->   Operation 63 'load' 'a_load' <Predicate = (!icmp_ln45)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_5 : Operation 64 [1/1] (1.65ns)   --->   "%add_ln46 = add i25 -432, %k1_0" [poly5.cpp:46]   --->   Operation 64 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i25 %add_ln46 to i64" [poly5.cpp:46]   --->   Operation 65 'sext' 'sext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [16777216 x i25]* %a, i64 0, i64 %sext_ln46" [poly5.cpp:46]   --->   Operation 66 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 67 [4/4] (2.66ns)   --->   "%a_load_1 = load i25* %a_addr_2, align 4" [poly5.cpp:46]   --->   Operation 67 'load' 'a_load_1' <Predicate = (!icmp_ln45)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [16777216 x i25]* %b, i64 0, i64 %zext_ln46" [poly5.cpp:46]   --->   Operation 68 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 69 [4/4] (2.66ns)   --->   "%b_load = load i25* %b_addr_1, align 4" [poly5.cpp:46]   --->   Operation 69 'load' 'b_load' <Predicate = (!icmp_ln45)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [16777216 x i25]* %c, i64 0, i64 %zext_ln46" [poly5.cpp:46]   --->   Operation 70 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 71 [4/4] (2.66ns)   --->   "%c_load = load i25* %c_addr_1, align 4" [poly5.cpp:46]   --->   Operation 71 'load' 'c_load' <Predicate = (!icmp_ln45)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 72 'br' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 73 [3/4] (2.66ns)   --->   "%a_load = load i25* %a_addr_1, align 4" [poly5.cpp:46]   --->   Operation 73 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_6 : Operation 74 [3/4] (2.66ns)   --->   "%a_load_1 = load i25* %a_addr_2, align 4" [poly5.cpp:46]   --->   Operation 74 'load' 'a_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_6 : Operation 75 [3/4] (2.66ns)   --->   "%b_load = load i25* %b_addr_1, align 4" [poly5.cpp:46]   --->   Operation 75 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_6 : Operation 76 [3/4] (2.66ns)   --->   "%c_load = load i25* %c_addr_1, align 4" [poly5.cpp:46]   --->   Operation 76 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 77 [2/4] (2.66ns)   --->   "%a_load = load i25* %a_addr_1, align 4" [poly5.cpp:46]   --->   Operation 77 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_7 : Operation 78 [2/4] (2.66ns)   --->   "%a_load_1 = load i25* %a_addr_2, align 4" [poly5.cpp:46]   --->   Operation 78 'load' 'a_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_7 : Operation 79 [2/4] (2.66ns)   --->   "%b_load = load i25* %b_addr_1, align 4" [poly5.cpp:46]   --->   Operation 79 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_7 : Operation 80 [2/4] (2.66ns)   --->   "%c_load = load i25* %c_addr_1, align 4" [poly5.cpp:46]   --->   Operation 80 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>

State 8 <SV = 6> <Delay = 8.45>
ST_8 : Operation 81 [1/4] (2.66ns)   --->   "%a_load = load i25* %a_addr_1, align 4" [poly5.cpp:46]   --->   Operation 81 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i25 %a_load to i32" [poly5.cpp:46]   --->   Operation 82 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i25 %a_load to i26" [poly5.cpp:46]   --->   Operation 83 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/4] (2.66ns)   --->   "%a_load_1 = load i25* %a_addr_2, align 4" [poly5.cpp:46]   --->   Operation 84 'load' 'a_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i25 %a_load_1 to i32" [poly5.cpp:46]   --->   Operation 85 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (5.24ns)   --->   "%mul_ln46 = mul nsw i32 %zext_ln46_1, %zext_ln46_3" [poly5.cpp:46]   --->   Operation 86 'mul' 'mul_ln46' <Predicate = true> <Delay = 5.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/4] (2.66ns)   --->   "%b_load = load i25* %b_addr_1, align 4" [poly5.cpp:46]   --->   Operation 87 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_8 : Operation 88 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln46_2 = mul nsw i32 78, %zext_ln46_1" [poly5.cpp:46]   --->   Operation 88 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i25 %a_load to i24" [poly5.cpp:46]   --->   Operation 89 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln46, i8 0)" [poly5.cpp:46]   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln46_1 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %a_load, i5 0)" [poly5.cpp:46]   --->   Operation 91 'bitconcatenate' 'shl_ln46_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i30 %shl_ln46_1 to i31" [poly5.cpp:46]   --->   Operation 92 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.74ns)   --->   "%add_ln46_8 = add i31 -5184, %zext_ln46_5" [poly5.cpp:46]   --->   Operation 93 'add' 'add_ln46_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i31 %add_ln46_8 to i32" [poly5.cpp:46]   --->   Operation 94 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.78ns)   --->   "%add_ln46_4 = add nsw i32 %sext_ln46_1, %shl_ln" [poly5.cpp:46]   --->   Operation 95 'add' 'add_ln46_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/4] (2.66ns)   --->   "%c_load = load i25* %c_addr_1, align 4" [poly5.cpp:46]   --->   Operation 96 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i25 %c_load to i28" [poly5.cpp:46]   --->   Operation 97 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.65ns)   --->   "%add_ln46_6 = add i26 -207, %zext_ln46_2" [poly5.cpp:46]   --->   Operation 98 'add' 'add_ln46_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln46_2 = call i26 @_ssdm_op_BitConcatenate.i26.i25.i1(i25 %a_load, i1 false)" [poly5.cpp:46]   --->   Operation 99 'bitconcatenate' 'shl_ln46_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln46_8 = zext i26 %shl_ln46_2 to i27" [poly5.cpp:46]   --->   Operation 100 'zext' 'zext_ln46_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.67ns)   --->   "%add_ln46_7 = add i27 144, %zext_ln46_8" [poly5.cpp:46]   --->   Operation 101 'add' 'add_ln46_7' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln46_9 = zext i27 %add_ln46_7 to i28" [poly5.cpp:46]   --->   Operation 102 'zext' 'zext_ln46_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.69ns)   --->   "%sub_ln46 = sub i28 %zext_ln46_9, %zext_ln46_7" [poly5.cpp:46]   --->   Operation 103 'sub' 'sub_ln46' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.59>
ST_9 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln46_1 = add nsw i32 62208, %mul_ln46" [poly5.cpp:46]   --->   Operation 104 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (6.58ns)   --->   "%mul_ln46_1 = mul nsw i32 %zext_ln46_1, %add_ln46_1" [poly5.cpp:46]   --->   Operation 105 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i25 %b_load to i32" [poly5.cpp:46]   --->   Operation 106 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.78ns)   --->   "%add_ln46_3 = add nsw i32 -9504, %mul_ln46_2" [poly5.cpp:46]   --->   Operation 107 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (6.58ns)   --->   "%mul_ln46_3 = mul nsw i32 %zext_ln46_1, %add_ln46_3" [poly5.cpp:46]   --->   Operation 108 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (6.58ns)   --->   "%mul_ln46_4 = mul nsw i32 %zext_ln46_4, %add_ln46_4" [poly5.cpp:46]   --->   Operation 109 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i26 %add_ln46_6 to i32" [poly5.cpp:46]   --->   Operation 110 'sext' 'sext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (5.43ns)   --->   "%mul_ln46_6 = mul nsw i32 %zext_ln46_1, %sext_ln46_2" [poly5.cpp:46]   --->   Operation 111 'mul' 'mul_ln46_6' <Predicate = true> <Delay = 5.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i28 %sub_ln46 to i32" [poly5.cpp:46]   --->   Operation 112 'sext' 'sext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (5.81ns)   --->   "%mul_ln46_7 = mul nsw i32 %zext_ln46_4, %sext_ln46_3" [poly5.cpp:46]   --->   Operation 113 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 5.81> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_9 = add i32 3456, %mul_ln46_6" [poly5.cpp:46]   --->   Operation 114 'add' 'add_ln46_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 115 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%sub_ln46_1 = sub i32 %add_ln46_9, %mul_ln46_7" [poly5.cpp:46]   --->   Operation 115 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 8.36>
ST_10 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln46_2 = add nsw i32 -2985984, %mul_ln46_1" [poly5.cpp:46]   --->   Operation 116 'add' 'add_ln46_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (1.78ns)   --->   "%add_ln46_5 = add nsw i32 %mul_ln46_3, %mul_ln46_4" [poly5.cpp:46]   --->   Operation 117 'add' 'add_ln46_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (6.58ns)   --->   "%mul_ln46_5 = mul i32 %add_ln46_2, %add_ln46_5" [poly5.cpp:46]   --->   Operation 118 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i25 %c_load to i32" [poly5.cpp:46]   --->   Operation 119 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (6.58ns)   --->   "%mul_ln46_8 = mul i32 %zext_ln46_6, %sub_ln46_1" [poly5.cpp:46]   --->   Operation 120 'mul' 'mul_ln46_8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.36>
ST_11 : Operation 121 [1/1] (1.78ns)   --->   "%tmp = add i32 %mul_ln46_5, %mul_ln46_8" [poly5.cpp:46]   --->   Operation 121 'add' 'tmp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (6.58ns)   --->   "%mul_ln46_9 = mul i32 %zext_ln46_6, %tmp" [poly5.cpp:46]   --->   Operation 122 'mul' 'mul_ln46_9' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.58>
ST_12 : Operation 123 [1/1] (6.58ns)   --->   "%mul_ln46_10 = mul i32 %mul_ln46_9, %zext_ln46_4" [poly5.cpp:46]   --->   Operation 123 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 2.66>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr inbounds [16777216 x i32]* %out, i64 0, i64 %zext_ln46" [poly5.cpp:46]   --->   Operation 124 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (2.66ns)   --->   "store i32 %mul_ln46_10, i32* %out_addr_2, align 4" [poly5.cpp:46]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>

State 14 <SV = 12> <Delay = 2.66>
ST_14 : Operation 126 [1/2] (2.66ns)   --->   "store i32 %mul_ln46_10, i32* %out_addr_2, align 4" [poly5.cpp:46]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader" [poly5.cpp:45]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 2.66>
ST_15 : Operation 128 [3/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly5.cpp:56]   --->   Operation 128 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>

State 16 <SV = 4> <Delay = 2.66>
ST_16 : Operation 129 [2/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly5.cpp:56]   --->   Operation 129 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>

State 17 <SV = 5> <Delay = 2.66>
ST_17 : Operation 130 [1/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly5.cpp:56]   --->   Operation 130 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16777216> <RAM>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "ret i32 %v" [poly5.cpp:63]   --->   Operation 131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000]
idx_read          (read             ) [ 001111111111111000]
a                 (alloca           ) [ 001111111111111000]
b                 (alloca           ) [ 001111111111111000]
c                 (alloca           ) [ 001111111111111000]
out               (alloca           ) [ 001111111111111000]
br_ln33           (br               ) [ 011100000000000000]
k_0               (phi              ) [ 001100000000000000]
icmp_ln33         (icmp             ) [ 001100000000000000]
empty             (speclooptripcount) [ 000000000000000000]
k                 (add              ) [ 011100000000000000]
br_ln33           (br               ) [ 000000000000000000]
zext_ln34         (zext             ) [ 000000000000000000]
a_addr            (getelementptr    ) [ 000100000000000000]
b_addr            (getelementptr    ) [ 000100000000000000]
c_addr            (getelementptr    ) [ 000100000000000000]
out_addr          (getelementptr    ) [ 000100000000000000]
br_ln43           (br               ) [ 001111111111111000]
store_ln34        (store            ) [ 000000000000000000]
store_ln35        (store            ) [ 000000000000000000]
store_ln36        (store            ) [ 000000000000000000]
store_ln37        (store            ) [ 000000000000000000]
br_ln33           (br               ) [ 011100000000000000]
i_0               (phi              ) [ 000010000000000000]
icmp_ln43         (icmp             ) [ 000011111111111000]
empty_3           (speclooptripcount) [ 000000000000000000]
i                 (add              ) [ 001011111111111000]
br_ln43           (br               ) [ 000000000000000000]
br_ln45           (br               ) [ 000011111111111000]
sext_ln56         (sext             ) [ 000000000000000000]
out_addr_1        (getelementptr    ) [ 000000000000000111]
k1_0              (phi              ) [ 000001000000000000]
icmp_ln45         (icmp             ) [ 000011111111111000]
empty_4           (speclooptripcount) [ 000000000000000000]
k_1               (add              ) [ 000011111111111000]
br_ln45           (br               ) [ 000000000000000000]
zext_ln46         (zext             ) [ 000000111111110000]
a_addr_1          (getelementptr    ) [ 000000111000000000]
add_ln46          (add              ) [ 000000000000000000]
sext_ln46         (sext             ) [ 000000000000000000]
a_addr_2          (getelementptr    ) [ 000000111000000000]
b_addr_1          (getelementptr    ) [ 000000111000000000]
c_addr_1          (getelementptr    ) [ 000000111000000000]
br_ln0            (br               ) [ 001011111111111000]
a_load            (load             ) [ 000000000000000000]
zext_ln46_1       (zext             ) [ 000000000100000000]
zext_ln46_2       (zext             ) [ 000000000000000000]
a_load_1          (load             ) [ 000000000000000000]
zext_ln46_3       (zext             ) [ 000000000000000000]
mul_ln46          (mul              ) [ 000000000100000000]
b_load            (load             ) [ 000000000100000000]
mul_ln46_2        (mul              ) [ 000000000100000000]
trunc_ln46        (trunc            ) [ 000000000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000000000]
shl_ln46_1        (bitconcatenate   ) [ 000000000000000000]
zext_ln46_5       (zext             ) [ 000000000000000000]
add_ln46_8        (add              ) [ 000000000000000000]
sext_ln46_1       (sext             ) [ 000000000000000000]
add_ln46_4        (add              ) [ 000000000100000000]
c_load            (load             ) [ 000000000110000000]
zext_ln46_7       (zext             ) [ 000000000000000000]
add_ln46_6        (add              ) [ 000000000100000000]
shl_ln46_2        (bitconcatenate   ) [ 000000000000000000]
zext_ln46_8       (zext             ) [ 000000000000000000]
add_ln46_7        (add              ) [ 000000000000000000]
zext_ln46_9       (zext             ) [ 000000000000000000]
sub_ln46          (sub              ) [ 000000000100000000]
add_ln46_1        (add              ) [ 000000000000000000]
mul_ln46_1        (mul              ) [ 000000000010000000]
zext_ln46_4       (zext             ) [ 000000000011100000]
add_ln46_3        (add              ) [ 000000000000000000]
mul_ln46_3        (mul              ) [ 000000000010000000]
mul_ln46_4        (mul              ) [ 000000000010000000]
sext_ln46_2       (sext             ) [ 000000000000000000]
mul_ln46_6        (mul              ) [ 000000000000000000]
sext_ln46_3       (sext             ) [ 000000000000000000]
mul_ln46_7        (mul              ) [ 000000000000000000]
add_ln46_9        (add              ) [ 000000000000000000]
sub_ln46_1        (sub              ) [ 000000000010000000]
add_ln46_2        (add              ) [ 000000000000000000]
add_ln46_5        (add              ) [ 000000000000000000]
mul_ln46_5        (mul              ) [ 000000000001000000]
zext_ln46_6       (zext             ) [ 000000000001000000]
mul_ln46_8        (mul              ) [ 000000000001000000]
tmp               (add              ) [ 000000000000000000]
mul_ln46_9        (mul              ) [ 000000000000100000]
mul_ln46_10       (mul              ) [ 000000000000011000]
out_addr_2        (getelementptr    ) [ 000000000000001000]
store_ln46        (store            ) [ 000000000000000000]
br_ln45           (br               ) [ 000011111111111000]
v                 (load             ) [ 000000000000000000]
ret_ln63          (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly5_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i25.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i25.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="a_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="c_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="out_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="idx_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="a_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="25" slack="0"/>
<pin id="90" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="0" index="1" bw="25" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="156" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="25" slack="0"/>
<pin id="158" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln34/2 a_load/5 a_load_1/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="25" slack="0"/>
<pin id="102" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="25" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln35/2 b_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="25" slack="0"/>
<pin id="114" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="25" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/2 c_load/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="25" slack="0"/>
<pin id="126" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln37/2 v/4 store_ln46/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="out_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="a_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="25" slack="0"/>
<pin id="146" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="a_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="25" slack="0"/>
<pin id="153" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="b_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="25" slack="0"/>
<pin id="164" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="c_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="25" slack="0"/>
<pin id="171" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_addr_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="25" slack="8"/>
<pin id="178" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/13 "/>
</bind>
</comp>

<comp id="181" class="1005" name="k_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="25" slack="1"/>
<pin id="183" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="k_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="25" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="k1_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="25" slack="1"/>
<pin id="212" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="k1_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="25" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln33_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="25" slack="0"/>
<pin id="223" dir="0" index="1" bw="25" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="k_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="25" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln34_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="25" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln43_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln56_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln45_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="25" slack="0"/>
<pin id="259" dir="0" index="1" bw="25" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="25" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln46_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="25" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln46_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="25" slack="0"/>
<pin id="279" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln46_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="25" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln46_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="25" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln46_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="0"/>
<pin id="293" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln46_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="25" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mul_ln46_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="25" slack="0"/>
<pin id="301" dir="0" index="1" bw="25" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln46_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="25" slack="0"/>
<pin id="307" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="shl_ln_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="24" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln46_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="30" slack="0"/>
<pin id="319" dir="0" index="1" bw="25" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_1/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln46_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="30" slack="0"/>
<pin id="327" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln46_8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="0"/>
<pin id="331" dir="0" index="1" bw="30" slack="0"/>
<pin id="332" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_8/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln46_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln46_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln46_7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="25" slack="0"/>
<pin id="347" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln46_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="25" slack="0"/>
<pin id="352" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_6/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln46_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="26" slack="0"/>
<pin id="357" dir="0" index="1" bw="25" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_2/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln46_8_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="26" slack="0"/>
<pin id="365" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_8/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln46_7_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="0" index="1" bw="26" slack="0"/>
<pin id="370" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_7/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln46_9_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="27" slack="0"/>
<pin id="375" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_9/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln46_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="27" slack="0"/>
<pin id="379" dir="0" index="1" bw="25" slack="0"/>
<pin id="380" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln46_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/9 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln46_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="25" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_1/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln46_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="25" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln46_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mul_ln46_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="25" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_3/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul_ln46_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="25" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_4/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln46_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="26" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_2/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mul_ln46_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="25" slack="1"/>
<pin id="416" dir="0" index="1" bw="26" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_6/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln46_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="28" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_3/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mul_ln46_7_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="25" slack="0"/>
<pin id="424" dir="0" index="1" bw="28" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_7/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln46_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_9/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sub_ln46_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln46_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="23" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln46_5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_5/10 "/>
</bind>
</comp>

<comp id="449" class="1004" name="mul_ln46_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_5/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln46_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="25" slack="2"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mul_ln46_8_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="25" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_8/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="0" index="1" bw="32" slack="1"/>
<pin id="466" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="467" class="1004" name="mul_ln46_9_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="25" slack="1"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_9/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mul_ln46_10_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="25" slack="3"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_10/12 "/>
</bind>
</comp>

<comp id="476" class="1007" name="mul_ln46_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="25" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_2/8 "/>
</bind>
</comp>

<comp id="482" class="1005" name="idx_read_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="k_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="25" slack="0"/>
<pin id="492" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="495" class="1005" name="a_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="24" slack="1"/>
<pin id="497" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="b_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="24" slack="1"/>
<pin id="502" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="c_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="24" slack="1"/>
<pin id="507" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="out_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="1"/>
<pin id="512" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="523" class="1005" name="out_addr_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="24" slack="1"/>
<pin id="525" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="k_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="25" slack="0"/>
<pin id="533" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="zext_ln46_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="8"/>
<pin id="538" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="541" class="1005" name="a_addr_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="24" slack="1"/>
<pin id="543" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="a_addr_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="24" slack="1"/>
<pin id="548" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="b_addr_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="1"/>
<pin id="553" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="c_addr_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="24" slack="1"/>
<pin id="558" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln46_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="mul_ln46_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46 "/>
</bind>
</comp>

<comp id="573" class="1005" name="b_load_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="25" slack="1"/>
<pin id="575" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="578" class="1005" name="mul_ln46_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="add_ln46_4_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_4 "/>
</bind>
</comp>

<comp id="588" class="1005" name="c_load_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="25" slack="2"/>
<pin id="590" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="593" class="1005" name="add_ln46_6_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="26" slack="1"/>
<pin id="595" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_6 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sub_ln46_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="28" slack="1"/>
<pin id="600" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46 "/>
</bind>
</comp>

<comp id="603" class="1005" name="mul_ln46_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="zext_ln46_4_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="3"/>
<pin id="610" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln46_4 "/>
</bind>
</comp>

<comp id="613" class="1005" name="mul_ln46_3_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_3 "/>
</bind>
</comp>

<comp id="618" class="1005" name="mul_ln46_4_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_4 "/>
</bind>
</comp>

<comp id="623" class="1005" name="sub_ln46_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="mul_ln46_5_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_5 "/>
</bind>
</comp>

<comp id="633" class="1005" name="zext_ln46_6_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_6 "/>
</bind>
</comp>

<comp id="638" class="1005" name="mul_ln46_8_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_8 "/>
</bind>
</comp>

<comp id="643" class="1005" name="mul_ln46_9_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_9 "/>
</bind>
</comp>

<comp id="648" class="1005" name="mul_ln46_10_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_10 "/>
</bind>
</comp>

<comp id="653" class="1005" name="out_addr_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="24" slack="1"/>
<pin id="655" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="196"><net_src comp="188" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="197"><net_src comp="188" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="198"><net_src comp="188" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="188" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="188" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="188" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="245"><net_src comp="203" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="203" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="261"><net_src comp="214" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="214" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="214" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="214" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="290"><net_src comp="92" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="92" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="92" pin="7"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="287" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="92" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="92" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="309" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="116" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="291" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="92" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="345" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="393" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="418"><net_src comp="411" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="393" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="414" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="453"><net_src comp="440" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="471"><net_src comp="463" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="480"><net_src comp="36" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="287" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="80" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="493"><net_src comp="227" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="498"><net_src comp="86" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="503"><net_src comp="98" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="508"><net_src comp="110" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="513"><net_src comp="122" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="521"><net_src comp="247" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="526"><net_src comp="135" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="534"><net_src comp="263" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="539"><net_src comp="269" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="544"><net_src comp="142" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="549"><net_src comp="149" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="554"><net_src comp="160" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="559"><net_src comp="167" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="564"><net_src comp="287" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="571"><net_src comp="299" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="576"><net_src comp="104" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="581"><net_src comp="476" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="586"><net_src comp="339" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="591"><net_src comp="116" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="596"><net_src comp="349" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="601"><net_src comp="377" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="606"><net_src comp="388" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="611"><net_src comp="393" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="616"><net_src comp="401" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="621"><net_src comp="406" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="626"><net_src comp="434" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="631"><net_src comp="449" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="636"><net_src comp="455" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="641"><net_src comp="458" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="646"><net_src comp="467" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="651"><net_src comp="472" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="656"><net_src comp="174" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: poly5 : idx | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln33 : 1
		k : 1
		br_ln33 : 2
		zext_ln34 : 1
		a_addr : 2
		store_ln34 : 3
		b_addr : 2
		store_ln35 : 3
		c_addr : 2
		store_ln36 : 3
		out_addr : 2
		store_ln37 : 3
	State 3
	State 4
		icmp_ln43 : 1
		i : 1
		br_ln43 : 2
		out_addr_1 : 1
		v : 2
	State 5
		icmp_ln45 : 1
		k_1 : 1
		br_ln45 : 2
		zext_ln46 : 1
		a_addr_1 : 2
		a_load : 3
		add_ln46 : 1
		sext_ln46 : 2
		a_addr_2 : 3
		a_load_1 : 4
		b_addr_1 : 2
		b_load : 3
		c_addr_1 : 2
		c_load : 3
	State 6
	State 7
	State 8
		zext_ln46_1 : 1
		zext_ln46_2 : 1
		zext_ln46_3 : 1
		mul_ln46 : 2
		mul_ln46_2 : 2
		trunc_ln46 : 1
		shl_ln : 2
		shl_ln46_1 : 1
		zext_ln46_5 : 2
		add_ln46_8 : 3
		sext_ln46_1 : 4
		add_ln46_4 : 5
		zext_ln46_7 : 1
		add_ln46_6 : 2
		shl_ln46_2 : 1
		zext_ln46_8 : 2
		add_ln46_7 : 3
		zext_ln46_9 : 4
		sub_ln46 : 5
	State 9
		mul_ln46_1 : 1
		mul_ln46_3 : 1
		mul_ln46_4 : 1
		mul_ln46_6 : 1
		mul_ln46_7 : 1
		add_ln46_9 : 2
		sub_ln46_1 : 3
	State 10
		mul_ln46_5 : 1
		mul_ln46_8 : 1
	State 11
		mul_ln46_9 : 1
	State 12
	State 13
		store_ln46 : 1
	State 14
	State 15
	State 16
	State 17
		ret_ln63 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       k_fu_227      |    0    |    0    |    32   |
|          |       i_fu_247      |    0    |    0    |    15   |
|          |      k_1_fu_263     |    0    |    0    |    32   |
|          |   add_ln46_fu_276   |    0    |    0    |    32   |
|          |  add_ln46_8_fu_329  |    0    |    0    |    37   |
|          |  add_ln46_4_fu_339  |    0    |    0    |    39   |
|    add   |  add_ln46_6_fu_349  |    0    |    0    |    32   |
|          |  add_ln46_7_fu_367  |    0    |    0    |    33   |
|          |  add_ln46_1_fu_383  |    0    |    0    |    39   |
|          |  add_ln46_3_fu_396  |    0    |    0    |    39   |
|          |  add_ln46_9_fu_428  |    0    |    0    |    32   |
|          |  add_ln46_2_fu_440  |    0    |    0    |    39   |
|          |  add_ln46_5_fu_445  |    0    |    0    |    39   |
|          |      tmp_fu_463     |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   mul_ln46_fu_299   |    2    |    0    |    47   |
|          |  mul_ln46_1_fu_388  |    2    |    0    |    21   |
|          |  mul_ln46_3_fu_401  |    2    |    0    |    21   |
|          |  mul_ln46_4_fu_406  |    2    |    0    |    21   |
|          |  mul_ln46_6_fu_414  |    2    |    0    |    45   |
|    mul   |  mul_ln46_7_fu_422  |    2    |    0    |    37   |
|          |  mul_ln46_5_fu_449  |    3    |    0    |    21   |
|          |  mul_ln46_8_fu_458  |    2    |    0    |    21   |
|          |  mul_ln46_9_fu_467  |    2    |    0    |    21   |
|          |  mul_ln46_10_fu_472 |    2    |    0    |    21   |
|          |  mul_ln46_2_fu_476  |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln46_fu_377   |    0    |    0    |    34   |
|          |  sub_ln46_1_fu_434  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln33_fu_221  |    0    |    0    |    18   |
|   icmp   |   icmp_ln43_fu_241  |    0    |    0    |    11   |
|          |   icmp_ln45_fu_257  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   read   | idx_read_read_fu_80 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln34_fu_233  |    0    |    0    |    0    |
|          |   zext_ln46_fu_269  |    0    |    0    |    0    |
|          |  zext_ln46_1_fu_287 |    0    |    0    |    0    |
|          |  zext_ln46_2_fu_291 |    0    |    0    |    0    |
|          |  zext_ln46_3_fu_295 |    0    |    0    |    0    |
|   zext   |  zext_ln46_5_fu_325 |    0    |    0    |    0    |
|          |  zext_ln46_7_fu_345 |    0    |    0    |    0    |
|          |  zext_ln46_8_fu_363 |    0    |    0    |    0    |
|          |  zext_ln46_9_fu_373 |    0    |    0    |    0    |
|          |  zext_ln46_4_fu_393 |    0    |    0    |    0    |
|          |  zext_ln46_6_fu_455 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln56_fu_253  |    0    |    0    |    0    |
|          |   sext_ln46_fu_282  |    0    |    0    |    0    |
|   sext   |  sext_ln46_1_fu_335 |    0    |    0    |    0    |
|          |  sext_ln46_2_fu_411 |    0    |    0    |    0    |
|          |  sext_ln46_3_fu_419 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln46_fu_305  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_309    |    0    |    0    |    0    |
|bitconcatenate|  shl_ln46_1_fu_317  |    0    |    0    |    0    |
|          |  shl_ln46_2_fu_355  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    22   |    0    |   868   |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  a |  25600 |   50   |    0   |    0   |
|  b |  25600 |   50   |    0   |    0   |
|  c |  25600 |   50   |    0   |    0   |
| out|  32768 |   64   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total| 109568 |   214  |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr_1_reg_541 |   24   |
|  a_addr_2_reg_546 |   24   |
|   a_addr_reg_495  |   24   |
| add_ln46_4_reg_583|   32   |
| add_ln46_6_reg_593|   26   |
|  b_addr_1_reg_551 |   24   |
|   b_addr_reg_500  |   24   |
|   b_load_reg_573  |   25   |
|  c_addr_1_reg_556 |   24   |
|   c_addr_reg_505  |   24   |
|   c_load_reg_588  |   25   |
|    i_0_reg_199    |    7   |
|     i_reg_518     |    7   |
|  idx_read_reg_482 |   32   |
|    k1_0_reg_210   |   25   |
|    k_0_reg_181    |   25   |
|    k_1_reg_531    |   25   |
|     k_reg_490     |   25   |
|mul_ln46_10_reg_648|   32   |
| mul_ln46_1_reg_603|   32   |
| mul_ln46_2_reg_578|   32   |
| mul_ln46_3_reg_613|   32   |
| mul_ln46_4_reg_618|   32   |
| mul_ln46_5_reg_628|   32   |
| mul_ln46_8_reg_638|   32   |
| mul_ln46_9_reg_643|   32   |
|  mul_ln46_reg_568 |   32   |
| out_addr_1_reg_523|   24   |
| out_addr_2_reg_653|   24   |
|  out_addr_reg_510 |   24   |
| sub_ln46_1_reg_623|   32   |
|  sub_ln46_reg_598 |   28   |
|zext_ln46_1_reg_561|   32   |
|zext_ln46_4_reg_608|   32   |
|zext_ln46_6_reg_633|   32   |
| zext_ln46_reg_536 |   64   |
+-------------------+--------+
|       Total       |  1002  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   4  |  24  |   96   ||    21   |
|  grp_access_fu_92 |  p1  |   2  |  25  |   50   ||    9    |
|  grp_access_fu_92 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p0  |   4  |  24  |   96   ||    21   |
| grp_access_fu_104 |  p1  |   2  |  25  |   50   ||    9    |
| grp_access_fu_116 |  p0  |   4  |  24  |   96   ||    21   |
| grp_access_fu_116 |  p1  |   2  |  25  |   50   ||    9    |
| grp_access_fu_128 |  p0  |   6  |  24  |   144  ||    33   |
| grp_access_fu_128 |  p1  |   2  |  32  |   64   ||    9    |
|    k_0_reg_181    |  p0  |   2  |  25  |   50   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   696  ||  11.295 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |    -   |    0   |   868  |    -   |
|   Memory  | 109568 |    -   |    -   |   214  |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   150  |    -   |
|  Register |    -   |    -   |    -   |  1002  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   | 109568 |   22   |   11   |  1216  |  1018  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
