<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p153" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_153{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_153{left:812px;bottom:48px;letter-spacing:-0.65px;}
#t3_153{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_153{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_153{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.41px;}
#t6_153{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-1px;}
#t7_153{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.27px;}
#t8_153{left:96px;bottom:959px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t9_153{left:410px;bottom:958px;letter-spacing:0.12px;word-spacing:-1.08px;}
#ta_153{left:96px;bottom:937px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tb_153{left:96px;bottom:906px;}
#tc_153{left:124px;bottom:906px;letter-spacing:0.13px;word-spacing:-0.48px;}
#td_153{left:96px;bottom:879px;}
#te_153{left:124px;bottom:879px;letter-spacing:0.19px;word-spacing:-0.58px;}
#tf_153{left:96px;bottom:851px;}
#tg_153{left:124px;bottom:851px;letter-spacing:0.19px;word-spacing:-0.6px;}
#th_153{left:96px;bottom:824px;}
#ti_153{left:124px;bottom:824px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tj_153{left:96px;bottom:789px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tk_153{left:96px;bottom:752px;letter-spacing:-0.1px;word-spacing:0.11px;}
#tl_153{left:255px;bottom:752px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tm_153{left:96px;bottom:730px;letter-spacing:0.13px;word-spacing:-0.78px;}
#tn_153{left:96px;bottom:709px;letter-spacing:0.11px;word-spacing:-0.63px;}
#to_153{left:96px;bottom:687px;letter-spacing:0.14px;word-spacing:-0.56px;}
#tp_153{left:96px;bottom:652px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tq_153{left:96px;bottom:631px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tr_153{left:96px;bottom:609px;letter-spacing:0.1px;word-spacing:-0.42px;}
#ts_153{left:764px;bottom:609px;}
#tt_153{left:770px;bottom:609px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tu_153{left:96px;bottom:588px;letter-spacing:0.13px;word-spacing:0.09px;}
#tv_153{left:96px;bottom:552px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tw_153{left:372px;bottom:551px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tx_153{left:96px;bottom:530px;letter-spacing:0.12px;word-spacing:-0.33px;}
#ty_153{left:96px;bottom:508px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tz_153{left:96px;bottom:487px;letter-spacing:0.12px;word-spacing:-0.87px;}
#t10_153{left:96px;bottom:465px;letter-spacing:0.14px;word-spacing:-0.5px;}
#t11_153{left:96px;bottom:444px;letter-spacing:0.14px;word-spacing:-1.03px;}
#t12_153{left:96px;bottom:423px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t13_153{left:96px;bottom:387px;letter-spacing:0.14px;word-spacing:-0.82px;}
#t14_153{left:96px;bottom:366px;letter-spacing:0.14px;word-spacing:-0.6px;}
#t15_153{left:96px;bottom:331px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t16_153{left:96px;bottom:309px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t17_153{left:96px;bottom:288px;letter-spacing:0.14px;}
#t18_153{left:96px;bottom:248px;letter-spacing:0.18px;}
#t19_153{left:147px;bottom:248px;letter-spacing:0.17px;word-spacing:0.03px;}
#t1a_153{left:96px;bottom:213px;letter-spacing:0.11px;word-spacing:-1.07px;}
#t1b_153{left:96px;bottom:192px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t1c_153{left:96px;bottom:170px;letter-spacing:0.13px;word-spacing:-0.94px;}
#t1d_153{left:96px;bottom:149px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t1e_153{left:96px;bottom:128px;letter-spacing:0.13px;word-spacing:-0.33px;}
#t1f_153{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_153{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_153{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_153{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_153{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_153{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_153{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_153{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts153" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg153Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg153" style="-webkit-user-select: none;"><object width="935" height="1210" data="153/153.svg" type="image/svg+xml" id="pdf153" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_153" class="t s1_153">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_153" class="t s1_153">117 </span>
<span id="t3_153" class="t s1_153">24592—Rev. 3.23—October 2020 </span><span id="t4_153" class="t s1_153">AMD64 Technology </span>
<span id="t5_153" class="t s2_153">type causes the processor to branch to the SIMD floating-point exception service routine when an </span>
<span id="t6_153" class="t s2_153">exception occurs. For details about the processor’s responses to masked and unmasked exceptions, see </span>
<span id="t7_153" class="t s2_153">“SIMD Floating-Point Exception Masking” on page 226. </span>
<span id="t8_153" class="t s3_153">Floating-Point Rounding Control (RC). </span><span id="t9_153" class="t s2_153">Bits 14:13. Software uses these bits to specify the rounding </span>
<span id="ta_153" class="t s2_153">method for SSE floating-point operations. The choices are: </span>
<span id="tb_153" class="t s4_153">• </span><span id="tc_153" class="t s2_153">00 = round to nearest (default) </span>
<span id="td_153" class="t s4_153">• </span><span id="te_153" class="t s2_153">01 = round down </span>
<span id="tf_153" class="t s4_153">• </span><span id="tg_153" class="t s2_153">10 = round up </span>
<span id="th_153" class="t s4_153">• </span><span id="ti_153" class="t s2_153">11 = round toward zero </span>
<span id="tj_153" class="t s2_153">For details, see “Floating-Point Rounding” on page 129. </span>
<span id="tk_153" class="t s3_153">Flush-to-Zero (FZ). </span><span id="tl_153" class="t s2_153">Bit 15. If the rounded result is tiny and the underflow mask is set, the FTZ bit </span>
<span id="tm_153" class="t s2_153">causes the result to be flushed to zero. This naturally causes the result to be inexact, which causes both </span>
<span id="tn_153" class="t s2_153">PE and UE to be set. The sign returned with the zero is the sign of the true result. The FTZ bit does not </span>
<span id="to_153" class="t s2_153">have any effect if the underflow mask is 0. </span>
<span id="tp_153" class="t s2_153">This response does not comply with the IEEE 754 standard, but it may offer higher performance than </span>
<span id="tq_153" class="t s2_153">can be achieved by responding to an underflow in this circumstance. The FZ bit is only effective if the </span>
<span id="tr_153" class="t s2_153">UM bit is set to 1. If the UM bit is cleared to 0, the FZ bit is ignored. For details, see Table 4</span><span id="ts_153" class="t s5_153">-</span><span id="tt_153" class="t s2_153">16 on </span>
<span id="tu_153" class="t s2_153">page 227. </span>
<span id="tv_153" class="t s3_153">Misaligned Exception Mask (MM). </span><span id="tw_153" class="t s2_153">Bit 17. This bit is applicable to processors that support </span>
<span id="tx_153" class="t s2_153">Misaligned SSE Mode. For these processors, MM controls the exception behavior triggered by an </span>
<span id="ty_153" class="t s2_153">attempt to access a misaligned vector memory operand. If the misaligned exception mask (MM) is set </span>
<span id="tz_153" class="t s2_153">to 1, an attempt to access a non-aligned vector memory operand does not cause a #GP exception, but is </span>
<span id="t10_153" class="t s2_153">instead subject to alignment checking. When MM is set and alignment checking is enabled, a #AC </span>
<span id="t11_153" class="t s2_153">exception is generated, if the memory operand is not aligned. When MM is set and alignment checking </span>
<span id="t12_153" class="t s2_153">is not enabled, no exception is triggered by accessing a non-aligned vector operand. </span>
<span id="t13_153" class="t s2_153">Support for Misaligned SSE Mode is indicated by CPUID Fn8000_0001_ECX[MisAlignSse] = 1. For </span>
<span id="t14_153" class="t s2_153">details on alignment requirements, see “Data Alignment” on page 120. </span>
<span id="t15_153" class="t s2_153">The corresponding MXCSR_MASK bit (17) is 1, regardless of whether MM is set or not. For details </span>
<span id="t16_153" class="t s2_153">on MXCSR and MXCSR_MASK, see “SSE, MMX, and x87 Programming” in Volume 2 of this </span>
<span id="t17_153" class="t s2_153">manual. </span>
<span id="t18_153" class="t s6_153">4.2.3 </span><span id="t19_153" class="t s6_153">Other Data Registers </span>
<span id="t1a_153" class="t s2_153">Some SSE instructions that perform data transfer, data conversion or data reordering operations (“Data </span>
<span id="t1b_153" class="t s2_153">Transfer” on page 150, “Data Conversion” on page 155, and “Data Reordering” on page 157) can </span>
<span id="t1c_153" class="t s2_153">access operands in the MMX or general-purpose registers (GPRs). When addressing GPRs registers in </span>
<span id="t1d_153" class="t s2_153">64-bit mode, the REX instruction prefix can be used to access the extended GPRs, as described in </span>
<span id="t1e_153" class="t s2_153">“REX Prefixes” on page 79. </span>
<span id="t1f_153" class="t s7_153">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
