#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_DEC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 4
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_theACLK */
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* BUZ */
BUZ__0__MASK EQU 0x10
BUZ__0__PC EQU CYREG_PRT2_PC4
BUZ__0__PORT EQU 2
BUZ__0__SHIFT EQU 4
BUZ__AG EQU CYREG_PRT2_AG
BUZ__AMUX EQU CYREG_PRT2_AMUX
BUZ__BIE EQU CYREG_PRT2_BIE
BUZ__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BUZ__BYP EQU CYREG_PRT2_BYP
BUZ__CTL EQU CYREG_PRT2_CTL
BUZ__DM0 EQU CYREG_PRT2_DM0
BUZ__DM1 EQU CYREG_PRT2_DM1
BUZ__DM2 EQU CYREG_PRT2_DM2
BUZ__DR EQU CYREG_PRT2_DR
BUZ__INP_DIS EQU CYREG_PRT2_INP_DIS
BUZ__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BUZ__LCD_EN EQU CYREG_PRT2_LCD_EN
BUZ__MASK EQU 0x10
BUZ__PORT EQU 2
BUZ__PRT EQU CYREG_PRT2_PRT
BUZ__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BUZ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BUZ__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BUZ__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BUZ__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BUZ__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BUZ__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BUZ__PS EQU CYREG_PRT2_PS
BUZ__SHIFT EQU 4
BUZ__SLW EQU CYREG_PRT2_SLW

/* VREF */
VREF__0__MASK EQU 0x02
VREF__0__PC EQU CYREG_PRT6_PC1
VREF__0__PORT EQU 6
VREF__0__SHIFT EQU 1
VREF__AG EQU CYREG_PRT6_AG
VREF__AMUX EQU CYREG_PRT6_AMUX
VREF__BIE EQU CYREG_PRT6_BIE
VREF__BIT_MASK EQU CYREG_PRT6_BIT_MASK
VREF__BYP EQU CYREG_PRT6_BYP
VREF__CTL EQU CYREG_PRT6_CTL
VREF__DM0 EQU CYREG_PRT6_DM0
VREF__DM1 EQU CYREG_PRT6_DM1
VREF__DM2 EQU CYREG_PRT6_DM2
VREF__DR EQU CYREG_PRT6_DR
VREF__INP_DIS EQU CYREG_PRT6_INP_DIS
VREF__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
VREF__LCD_EN EQU CYREG_PRT6_LCD_EN
VREF__MASK EQU 0x02
VREF__PORT EQU 6
VREF__PRT EQU CYREG_PRT6_PRT
VREF__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
VREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
VREF__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
VREF__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
VREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
VREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
VREF__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
VREF__PS EQU CYREG_PRT6_PS
VREF__SHIFT EQU 1
VREF__SLW EQU CYREG_PRT6_SLW

/* ADXL_X */
ADXL_X__0__MASK EQU 0x10
ADXL_X__0__PC EQU CYREG_PRT0_PC4
ADXL_X__0__PORT EQU 0
ADXL_X__0__SHIFT EQU 4
ADXL_X__AG EQU CYREG_PRT0_AG
ADXL_X__AMUX EQU CYREG_PRT0_AMUX
ADXL_X__BIE EQU CYREG_PRT0_BIE
ADXL_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADXL_X__BYP EQU CYREG_PRT0_BYP
ADXL_X__CTL EQU CYREG_PRT0_CTL
ADXL_X__DM0 EQU CYREG_PRT0_DM0
ADXL_X__DM1 EQU CYREG_PRT0_DM1
ADXL_X__DM2 EQU CYREG_PRT0_DM2
ADXL_X__DR EQU CYREG_PRT0_DR
ADXL_X__INP_DIS EQU CYREG_PRT0_INP_DIS
ADXL_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADXL_X__LCD_EN EQU CYREG_PRT0_LCD_EN
ADXL_X__MASK EQU 0x10
ADXL_X__PORT EQU 0
ADXL_X__PRT EQU CYREG_PRT0_PRT
ADXL_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADXL_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADXL_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADXL_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADXL_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADXL_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADXL_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADXL_X__PS EQU CYREG_PRT0_PS
ADXL_X__SHIFT EQU 4
ADXL_X__SLW EQU CYREG_PRT0_SLW

/* ADXL_Y */
ADXL_Y__0__MASK EQU 0x40
ADXL_Y__0__PC EQU CYREG_PRT0_PC6
ADXL_Y__0__PORT EQU 0
ADXL_Y__0__SHIFT EQU 6
ADXL_Y__AG EQU CYREG_PRT0_AG
ADXL_Y__AMUX EQU CYREG_PRT0_AMUX
ADXL_Y__BIE EQU CYREG_PRT0_BIE
ADXL_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADXL_Y__BYP EQU CYREG_PRT0_BYP
ADXL_Y__CTL EQU CYREG_PRT0_CTL
ADXL_Y__DM0 EQU CYREG_PRT0_DM0
ADXL_Y__DM1 EQU CYREG_PRT0_DM1
ADXL_Y__DM2 EQU CYREG_PRT0_DM2
ADXL_Y__DR EQU CYREG_PRT0_DR
ADXL_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
ADXL_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADXL_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
ADXL_Y__MASK EQU 0x40
ADXL_Y__PORT EQU 0
ADXL_Y__PRT EQU CYREG_PRT0_PRT
ADXL_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADXL_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADXL_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADXL_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADXL_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADXL_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADXL_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADXL_Y__PS EQU CYREG_PRT0_PS
ADXL_Y__SHIFT EQU 6
ADXL_Y__SLW EQU CYREG_PRT0_SLW

/* ADXL_Z */
ADXL_Z__0__MASK EQU 0x20
ADXL_Z__0__PC EQU CYREG_PRT0_PC5
ADXL_Z__0__PORT EQU 0
ADXL_Z__0__SHIFT EQU 5
ADXL_Z__AG EQU CYREG_PRT0_AG
ADXL_Z__AMUX EQU CYREG_PRT0_AMUX
ADXL_Z__BIE EQU CYREG_PRT0_BIE
ADXL_Z__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADXL_Z__BYP EQU CYREG_PRT0_BYP
ADXL_Z__CTL EQU CYREG_PRT0_CTL
ADXL_Z__DM0 EQU CYREG_PRT0_DM0
ADXL_Z__DM1 EQU CYREG_PRT0_DM1
ADXL_Z__DM2 EQU CYREG_PRT0_DM2
ADXL_Z__DR EQU CYREG_PRT0_DR
ADXL_Z__INP_DIS EQU CYREG_PRT0_INP_DIS
ADXL_Z__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADXL_Z__LCD_EN EQU CYREG_PRT0_LCD_EN
ADXL_Z__MASK EQU 0x20
ADXL_Z__PORT EQU 0
ADXL_Z__PRT EQU CYREG_PRT0_PRT
ADXL_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADXL_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADXL_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADXL_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADXL_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADXL_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADXL_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADXL_Z__PS EQU CYREG_PRT0_PS
ADXL_Z__SHIFT EQU 5
ADXL_Z__SLW EQU CYREG_PRT0_SLW

/* CC_SCL */
CC_SCL__0__MASK EQU 0x10
CC_SCL__0__PC EQU CYREG_PRT12_PC4
CC_SCL__0__PORT EQU 12
CC_SCL__0__SHIFT EQU 4
CC_SCL__AG EQU CYREG_PRT12_AG
CC_SCL__BIE EQU CYREG_PRT12_BIE
CC_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CC_SCL__BYP EQU CYREG_PRT12_BYP
CC_SCL__DM0 EQU CYREG_PRT12_DM0
CC_SCL__DM1 EQU CYREG_PRT12_DM1
CC_SCL__DM2 EQU CYREG_PRT12_DM2
CC_SCL__DR EQU CYREG_PRT12_DR
CC_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
CC_SCL__MASK EQU 0x10
CC_SCL__PORT EQU 12
CC_SCL__PRT EQU CYREG_PRT12_PRT
CC_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CC_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CC_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CC_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CC_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CC_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CC_SCL__PS EQU CYREG_PRT12_PS
CC_SCL__SHIFT EQU 4
CC_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CC_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CC_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CC_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CC_SCL__SLW EQU CYREG_PRT12_SLW

/* CC_SDA */
CC_SDA__0__MASK EQU 0x20
CC_SDA__0__PC EQU CYREG_PRT12_PC5
CC_SDA__0__PORT EQU 12
CC_SDA__0__SHIFT EQU 5
CC_SDA__AG EQU CYREG_PRT12_AG
CC_SDA__BIE EQU CYREG_PRT12_BIE
CC_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CC_SDA__BYP EQU CYREG_PRT12_BYP
CC_SDA__DM0 EQU CYREG_PRT12_DM0
CC_SDA__DM1 EQU CYREG_PRT12_DM1
CC_SDA__DM2 EQU CYREG_PRT12_DM2
CC_SDA__DR EQU CYREG_PRT12_DR
CC_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
CC_SDA__MASK EQU 0x20
CC_SDA__PORT EQU 12
CC_SDA__PRT EQU CYREG_PRT12_PRT
CC_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CC_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CC_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CC_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CC_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CC_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CC_SDA__PS EQU CYREG_PRT12_PS
CC_SDA__SHIFT EQU 5
CC_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CC_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CC_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CC_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CC_SDA__SLW EQU CYREG_PRT12_SLW

/* LED_OK */
LED_OK__0__MASK EQU 0x08
LED_OK__0__PC EQU CYREG_PRT2_PC3
LED_OK__0__PORT EQU 2
LED_OK__0__SHIFT EQU 3
LED_OK__AG EQU CYREG_PRT2_AG
LED_OK__AMUX EQU CYREG_PRT2_AMUX
LED_OK__BIE EQU CYREG_PRT2_BIE
LED_OK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_OK__BYP EQU CYREG_PRT2_BYP
LED_OK__CTL EQU CYREG_PRT2_CTL
LED_OK__DM0 EQU CYREG_PRT2_DM0
LED_OK__DM1 EQU CYREG_PRT2_DM1
LED_OK__DM2 EQU CYREG_PRT2_DM2
LED_OK__DR EQU CYREG_PRT2_DR
LED_OK__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_OK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_OK__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_OK__MASK EQU 0x08
LED_OK__PORT EQU 2
LED_OK__PRT EQU CYREG_PRT2_PRT
LED_OK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_OK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_OK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_OK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_OK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_OK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_OK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_OK__PS EQU CYREG_PRT2_PS
LED_OK__SHIFT EQU 3
LED_OK__SLW EQU CYREG_PRT2_SLW

/* ADXL_ST */
ADXL_ST__0__MASK EQU 0x04
ADXL_ST__0__PC EQU CYREG_IO_PC_PRT15_PC2
ADXL_ST__0__PORT EQU 15
ADXL_ST__0__SHIFT EQU 2
ADXL_ST__AG EQU CYREG_PRT15_AG
ADXL_ST__AMUX EQU CYREG_PRT15_AMUX
ADXL_ST__BIE EQU CYREG_PRT15_BIE
ADXL_ST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ADXL_ST__BYP EQU CYREG_PRT15_BYP
ADXL_ST__CTL EQU CYREG_PRT15_CTL
ADXL_ST__DM0 EQU CYREG_PRT15_DM0
ADXL_ST__DM1 EQU CYREG_PRT15_DM1
ADXL_ST__DM2 EQU CYREG_PRT15_DM2
ADXL_ST__DR EQU CYREG_PRT15_DR
ADXL_ST__INP_DIS EQU CYREG_PRT15_INP_DIS
ADXL_ST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ADXL_ST__LCD_EN EQU CYREG_PRT15_LCD_EN
ADXL_ST__MASK EQU 0x04
ADXL_ST__PORT EQU 15
ADXL_ST__PRT EQU CYREG_PRT15_PRT
ADXL_ST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ADXL_ST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ADXL_ST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ADXL_ST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ADXL_ST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ADXL_ST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ADXL_ST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ADXL_ST__PS EQU CYREG_PRT15_PS
ADXL_ST__SHIFT EQU 2
ADXL_ST__SLW EQU CYREG_PRT15_SLW

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* ITG_INT */
ITG_INT__0__MASK EQU 0x10
ITG_INT__0__PC EQU CYREG_PRT3_PC4
ITG_INT__0__PORT EQU 3
ITG_INT__0__SHIFT EQU 4
ITG_INT__AG EQU CYREG_PRT3_AG
ITG_INT__AMUX EQU CYREG_PRT3_AMUX
ITG_INT__BIE EQU CYREG_PRT3_BIE
ITG_INT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ITG_INT__BYP EQU CYREG_PRT3_BYP
ITG_INT__CTL EQU CYREG_PRT3_CTL
ITG_INT__DM0 EQU CYREG_PRT3_DM0
ITG_INT__DM1 EQU CYREG_PRT3_DM1
ITG_INT__DM2 EQU CYREG_PRT3_DM2
ITG_INT__DR EQU CYREG_PRT3_DR
ITG_INT__INP_DIS EQU CYREG_PRT3_INP_DIS
ITG_INT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ITG_INT__LCD_EN EQU CYREG_PRT3_LCD_EN
ITG_INT__MASK EQU 0x10
ITG_INT__PORT EQU 3
ITG_INT__PRT EQU CYREG_PRT3_PRT
ITG_INT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ITG_INT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ITG_INT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ITG_INT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ITG_INT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ITG_INT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ITG_INT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ITG_INT__PS EQU CYREG_PRT3_PS
ITG_INT__SHIFT EQU 4
ITG_INT__SLW EQU CYREG_PRT3_SLW

/* LORA_RX */
LORA_RX__0__MASK EQU 0x01
LORA_RX__0__PC EQU CYREG_PRT12_PC0
LORA_RX__0__PORT EQU 12
LORA_RX__0__SHIFT EQU 0
LORA_RX__AG EQU CYREG_PRT12_AG
LORA_RX__BIE EQU CYREG_PRT12_BIE
LORA_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LORA_RX__BYP EQU CYREG_PRT12_BYP
LORA_RX__DM0 EQU CYREG_PRT12_DM0
LORA_RX__DM1 EQU CYREG_PRT12_DM1
LORA_RX__DM2 EQU CYREG_PRT12_DM2
LORA_RX__DR EQU CYREG_PRT12_DR
LORA_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
LORA_RX__MASK EQU 0x01
LORA_RX__PORT EQU 12
LORA_RX__PRT EQU CYREG_PRT12_PRT
LORA_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LORA_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LORA_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LORA_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LORA_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LORA_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LORA_RX__PS EQU CYREG_PRT12_PS
LORA_RX__SHIFT EQU 0
LORA_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LORA_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LORA_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LORA_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LORA_RX__SLW EQU CYREG_PRT12_SLW

/* LORA_TX */
LORA_TX__0__MASK EQU 0x02
LORA_TX__0__PC EQU CYREG_PRT12_PC1
LORA_TX__0__PORT EQU 12
LORA_TX__0__SHIFT EQU 1
LORA_TX__AG EQU CYREG_PRT12_AG
LORA_TX__BIE EQU CYREG_PRT12_BIE
LORA_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LORA_TX__BYP EQU CYREG_PRT12_BYP
LORA_TX__DM0 EQU CYREG_PRT12_DM0
LORA_TX__DM1 EQU CYREG_PRT12_DM1
LORA_TX__DM2 EQU CYREG_PRT12_DM2
LORA_TX__DR EQU CYREG_PRT12_DR
LORA_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
LORA_TX__MASK EQU 0x02
LORA_TX__PORT EQU 12
LORA_TX__PRT EQU CYREG_PRT12_PRT
LORA_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LORA_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LORA_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LORA_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LORA_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LORA_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LORA_TX__PS EQU CYREG_PRT12_PS
LORA_TX__SHIFT EQU 1
LORA_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LORA_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LORA_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LORA_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LORA_TX__SLW EQU CYREG_PRT12_SLW

/* PSOC_RX */
PSOC_RX__0__MASK EQU 0x20
PSOC_RX__0__PC EQU CYREG_PRT6_PC5
PSOC_RX__0__PORT EQU 6
PSOC_RX__0__SHIFT EQU 5
PSOC_RX__AG EQU CYREG_PRT6_AG
PSOC_RX__AMUX EQU CYREG_PRT6_AMUX
PSOC_RX__BIE EQU CYREG_PRT6_BIE
PSOC_RX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PSOC_RX__BYP EQU CYREG_PRT6_BYP
PSOC_RX__CTL EQU CYREG_PRT6_CTL
PSOC_RX__DM0 EQU CYREG_PRT6_DM0
PSOC_RX__DM1 EQU CYREG_PRT6_DM1
PSOC_RX__DM2 EQU CYREG_PRT6_DM2
PSOC_RX__DR EQU CYREG_PRT6_DR
PSOC_RX__INP_DIS EQU CYREG_PRT6_INP_DIS
PSOC_RX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PSOC_RX__LCD_EN EQU CYREG_PRT6_LCD_EN
PSOC_RX__MASK EQU 0x20
PSOC_RX__PORT EQU 6
PSOC_RX__PRT EQU CYREG_PRT6_PRT
PSOC_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PSOC_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PSOC_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PSOC_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PSOC_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PSOC_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PSOC_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PSOC_RX__PS EQU CYREG_PRT6_PS
PSOC_RX__SHIFT EQU 5
PSOC_RX__SLW EQU CYREG_PRT6_SLW

/* PSOC_TX */
PSOC_TX__0__MASK EQU 0x08
PSOC_TX__0__PC EQU CYREG_PRT6_PC3
PSOC_TX__0__PORT EQU 6
PSOC_TX__0__SHIFT EQU 3
PSOC_TX__AG EQU CYREG_PRT6_AG
PSOC_TX__AMUX EQU CYREG_PRT6_AMUX
PSOC_TX__BIE EQU CYREG_PRT6_BIE
PSOC_TX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PSOC_TX__BYP EQU CYREG_PRT6_BYP
PSOC_TX__CTL EQU CYREG_PRT6_CTL
PSOC_TX__DM0 EQU CYREG_PRT6_DM0
PSOC_TX__DM1 EQU CYREG_PRT6_DM1
PSOC_TX__DM2 EQU CYREG_PRT6_DM2
PSOC_TX__DR EQU CYREG_PRT6_DR
PSOC_TX__INP_DIS EQU CYREG_PRT6_INP_DIS
PSOC_TX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PSOC_TX__LCD_EN EQU CYREG_PRT6_LCD_EN
PSOC_TX__MASK EQU 0x08
PSOC_TX__PORT EQU 6
PSOC_TX__PRT EQU CYREG_PRT6_PRT
PSOC_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PSOC_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PSOC_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PSOC_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PSOC_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PSOC_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PSOC_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PSOC_TX__PS EQU CYREG_PRT6_PS
PSOC_TX__SHIFT EQU 3
PSOC_TX__SLW EQU CYREG_PRT6_SLW

/* CC_nALCC */
CC_nALCC__0__MASK EQU 0x80
CC_nALCC__0__PC EQU CYREG_PRT6_PC7
CC_nALCC__0__PORT EQU 6
CC_nALCC__0__SHIFT EQU 7
CC_nALCC__AG EQU CYREG_PRT6_AG
CC_nALCC__AMUX EQU CYREG_PRT6_AMUX
CC_nALCC__BIE EQU CYREG_PRT6_BIE
CC_nALCC__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CC_nALCC__BYP EQU CYREG_PRT6_BYP
CC_nALCC__CTL EQU CYREG_PRT6_CTL
CC_nALCC__DM0 EQU CYREG_PRT6_DM0
CC_nALCC__DM1 EQU CYREG_PRT6_DM1
CC_nALCC__DM2 EQU CYREG_PRT6_DM2
CC_nALCC__DR EQU CYREG_PRT6_DR
CC_nALCC__INP_DIS EQU CYREG_PRT6_INP_DIS
CC_nALCC__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CC_nALCC__LCD_EN EQU CYREG_PRT6_LCD_EN
CC_nALCC__MASK EQU 0x80
CC_nALCC__PORT EQU 6
CC_nALCC__PRT EQU CYREG_PRT6_PRT
CC_nALCC__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CC_nALCC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CC_nALCC__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CC_nALCC__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CC_nALCC__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CC_nALCC__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CC_nALCC__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CC_nALCC__PS EQU CYREG_PRT6_PS
CC_nALCC__SHIFT EQU 7
CC_nALCC__SLW EQU CYREG_PRT6_SLW

/* HOME_PAN */
HOME_PAN__0__MASK EQU 0x20
HOME_PAN__0__PC EQU CYREG_IO_PC_PRT15_PC5
HOME_PAN__0__PORT EQU 15
HOME_PAN__0__SHIFT EQU 5
HOME_PAN__AG EQU CYREG_PRT15_AG
HOME_PAN__AMUX EQU CYREG_PRT15_AMUX
HOME_PAN__BIE EQU CYREG_PRT15_BIE
HOME_PAN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
HOME_PAN__BYP EQU CYREG_PRT15_BYP
HOME_PAN__CTL EQU CYREG_PRT15_CTL
HOME_PAN__DM0 EQU CYREG_PRT15_DM0
HOME_PAN__DM1 EQU CYREG_PRT15_DM1
HOME_PAN__DM2 EQU CYREG_PRT15_DM2
HOME_PAN__DR EQU CYREG_PRT15_DR
HOME_PAN__INP_DIS EQU CYREG_PRT15_INP_DIS
HOME_PAN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
HOME_PAN__LCD_EN EQU CYREG_PRT15_LCD_EN
HOME_PAN__MASK EQU 0x20
HOME_PAN__PORT EQU 15
HOME_PAN__PRT EQU CYREG_PRT15_PRT
HOME_PAN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
HOME_PAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
HOME_PAN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
HOME_PAN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
HOME_PAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
HOME_PAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
HOME_PAN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
HOME_PAN__PS EQU CYREG_PRT15_PS
HOME_PAN__SHIFT EQU 5
HOME_PAN__SLW EQU CYREG_PRT15_SLW

/* PAN_ENCA */
PAN_ENCA__0__MASK EQU 0x20
PAN_ENCA__0__PC EQU CYREG_PRT2_PC5
PAN_ENCA__0__PORT EQU 2
PAN_ENCA__0__SHIFT EQU 5
PAN_ENCA__AG EQU CYREG_PRT2_AG
PAN_ENCA__AMUX EQU CYREG_PRT2_AMUX
PAN_ENCA__BIE EQU CYREG_PRT2_BIE
PAN_ENCA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PAN_ENCA__BYP EQU CYREG_PRT2_BYP
PAN_ENCA__CTL EQU CYREG_PRT2_CTL
PAN_ENCA__DM0 EQU CYREG_PRT2_DM0
PAN_ENCA__DM1 EQU CYREG_PRT2_DM1
PAN_ENCA__DM2 EQU CYREG_PRT2_DM2
PAN_ENCA__DR EQU CYREG_PRT2_DR
PAN_ENCA__INP_DIS EQU CYREG_PRT2_INP_DIS
PAN_ENCA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PAN_ENCA__LCD_EN EQU CYREG_PRT2_LCD_EN
PAN_ENCA__MASK EQU 0x20
PAN_ENCA__PORT EQU 2
PAN_ENCA__PRT EQU CYREG_PRT2_PRT
PAN_ENCA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PAN_ENCA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PAN_ENCA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PAN_ENCA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PAN_ENCA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PAN_ENCA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PAN_ENCA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PAN_ENCA__PS EQU CYREG_PRT2_PS
PAN_ENCA__SHIFT EQU 5
PAN_ENCA__SLW EQU CYREG_PRT2_SLW

/* PAN_ENCB */
PAN_ENCB__0__MASK EQU 0x40
PAN_ENCB__0__PC EQU CYREG_PRT2_PC6
PAN_ENCB__0__PORT EQU 2
PAN_ENCB__0__SHIFT EQU 6
PAN_ENCB__AG EQU CYREG_PRT2_AG
PAN_ENCB__AMUX EQU CYREG_PRT2_AMUX
PAN_ENCB__BIE EQU CYREG_PRT2_BIE
PAN_ENCB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PAN_ENCB__BYP EQU CYREG_PRT2_BYP
PAN_ENCB__CTL EQU CYREG_PRT2_CTL
PAN_ENCB__DM0 EQU CYREG_PRT2_DM0
PAN_ENCB__DM1 EQU CYREG_PRT2_DM1
PAN_ENCB__DM2 EQU CYREG_PRT2_DM2
PAN_ENCB__DR EQU CYREG_PRT2_DR
PAN_ENCB__INP_DIS EQU CYREG_PRT2_INP_DIS
PAN_ENCB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PAN_ENCB__LCD_EN EQU CYREG_PRT2_LCD_EN
PAN_ENCB__MASK EQU 0x40
PAN_ENCB__PORT EQU 2
PAN_ENCB__PRT EQU CYREG_PRT2_PRT
PAN_ENCB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PAN_ENCB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PAN_ENCB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PAN_ENCB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PAN_ENCB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PAN_ENCB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PAN_ENCB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PAN_ENCB__PS EQU CYREG_PRT2_PS
PAN_ENCB__SHIFT EQU 6
PAN_ENCB__SLW EQU CYREG_PRT2_SLW

/* UART_USB_BUART */
UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_USB_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_USB_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_USB_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_USB_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_USB_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_USB_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_USB_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_USB_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_USB_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_USB_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_USB_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_USB_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_USB_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_USB_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_USB_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_USB_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_USB_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_USB_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_USB_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_USB_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_USB_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_USB_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_USB_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_USB_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_USB_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_USB_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_USB_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_USB_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_USB_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_USB_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_USB_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_USB_BUART_sRX_RxSts__3__POS EQU 3
UART_USB_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_USB_BUART_sRX_RxSts__4__POS EQU 4
UART_USB_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_USB_BUART_sRX_RxSts__5__POS EQU 5
UART_USB_BUART_sRX_RxSts__MASK EQU 0x38
UART_USB_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_USB_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_USB_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_USB_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_USB_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_USB_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_USB_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_USB_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_USB_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_USB_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_USB_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_USB_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_USB_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_USB_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_USB_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_USB_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_USB_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_USB_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_USB_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_USB_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_USB_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_USB_BUART_sTX_TxSts__0__POS EQU 0
UART_USB_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_USB_BUART_sTX_TxSts__1__POS EQU 1
UART_USB_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_USB_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_USB_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_USB_BUART_sTX_TxSts__2__POS EQU 2
UART_USB_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_USB_BUART_sTX_TxSts__3__POS EQU 3
UART_USB_BUART_sTX_TxSts__MASK EQU 0x0F
UART_USB_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_USB_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_USB_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST

/* UART_USB_IntClock */
UART_USB_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_USB_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_USB_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_USB_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_USB_IntClock__INDEX EQU 0x02
UART_USB_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_USB_IntClock__PM_ACT_MSK EQU 0x04
UART_USB_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_USB_IntClock__PM_STBY_MSK EQU 0x04

/* V3_nSHDN */
V3_nSHDN__0__MASK EQU 0x20
V3_nSHDN__0__PC EQU CYREG_PRT5_PC5
V3_nSHDN__0__PORT EQU 5
V3_nSHDN__0__SHIFT EQU 5
V3_nSHDN__AG EQU CYREG_PRT5_AG
V3_nSHDN__AMUX EQU CYREG_PRT5_AMUX
V3_nSHDN__BIE EQU CYREG_PRT5_BIE
V3_nSHDN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
V3_nSHDN__BYP EQU CYREG_PRT5_BYP
V3_nSHDN__CTL EQU CYREG_PRT5_CTL
V3_nSHDN__DM0 EQU CYREG_PRT5_DM0
V3_nSHDN__DM1 EQU CYREG_PRT5_DM1
V3_nSHDN__DM2 EQU CYREG_PRT5_DM2
V3_nSHDN__DR EQU CYREG_PRT5_DR
V3_nSHDN__INP_DIS EQU CYREG_PRT5_INP_DIS
V3_nSHDN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
V3_nSHDN__LCD_EN EQU CYREG_PRT5_LCD_EN
V3_nSHDN__MASK EQU 0x20
V3_nSHDN__PORT EQU 5
V3_nSHDN__PRT EQU CYREG_PRT5_PRT
V3_nSHDN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
V3_nSHDN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
V3_nSHDN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
V3_nSHDN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
V3_nSHDN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
V3_nSHDN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
V3_nSHDN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
V3_nSHDN__PS EQU CYREG_PRT5_PS
V3_nSHDN__SHIFT EQU 5
V3_nSHDN__SLW EQU CYREG_PRT5_SLW

/* WaveDAC8_BuffAmp_ABuf */
WaveDAC8_BuffAmp_ABuf__CR EQU CYREG_OPAMP2_CR
WaveDAC8_BuffAmp_ABuf__MX EQU CYREG_OPAMP2_MX
WaveDAC8_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveDAC8_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveDAC8_BuffAmp_ABuf__PM_ACT_MSK EQU 0x04
WaveDAC8_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveDAC8_BuffAmp_ABuf__PM_STBY_MSK EQU 0x04
WaveDAC8_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
WaveDAC8_BuffAmp_ABuf__SW EQU CYREG_OPAMP2_SW
WaveDAC8_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
WaveDAC8_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* WaveDAC8_DacClk */
WaveDAC8_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
WaveDAC8_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
WaveDAC8_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
WaveDAC8_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_DacClk__INDEX EQU 0x03
WaveDAC8_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_DacClk__PM_ACT_MSK EQU 0x08
WaveDAC8_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_DacClk__PM_STBY_MSK EQU 0x08

/* WaveDAC8_VDAC8_viDAC8 */
WaveDAC8_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC8_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC8_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC8_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC8_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC8_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC8_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC8_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC8_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC8_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC8_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC8_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC8_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC8_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC8_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC8_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC8_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC8_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC8_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC8_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* WaveDAC8_Wave1_DMA */
WaveDAC8_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave1_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC8_Wave2_DMA */
WaveDAC8_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave2_DMA__TERMOUT1_SEL EQU 0

/* isr_CTRL */
isr_CTRL__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_CTRL__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_CTRL__INTC_MASK EQU 0x10
isr_CTRL__INTC_NUMBER EQU 4
isr_CTRL__INTC_PRIOR_NUM EQU 5
isr_CTRL__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_CTRL__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_CTRL__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BAT_CHRGn */
BAT_CHRGn__0__MASK EQU 0x80
BAT_CHRGn__0__PC EQU CYREG_PRT1_PC7
BAT_CHRGn__0__PORT EQU 1
BAT_CHRGn__0__SHIFT EQU 7
BAT_CHRGn__AG EQU CYREG_PRT1_AG
BAT_CHRGn__AMUX EQU CYREG_PRT1_AMUX
BAT_CHRGn__BIE EQU CYREG_PRT1_BIE
BAT_CHRGn__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BAT_CHRGn__BYP EQU CYREG_PRT1_BYP
BAT_CHRGn__CTL EQU CYREG_PRT1_CTL
BAT_CHRGn__DM0 EQU CYREG_PRT1_DM0
BAT_CHRGn__DM1 EQU CYREG_PRT1_DM1
BAT_CHRGn__DM2 EQU CYREG_PRT1_DM2
BAT_CHRGn__DR EQU CYREG_PRT1_DR
BAT_CHRGn__INP_DIS EQU CYREG_PRT1_INP_DIS
BAT_CHRGn__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BAT_CHRGn__LCD_EN EQU CYREG_PRT1_LCD_EN
BAT_CHRGn__MASK EQU 0x80
BAT_CHRGn__PORT EQU 1
BAT_CHRGn__PRT EQU CYREG_PRT1_PRT
BAT_CHRGn__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BAT_CHRGn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BAT_CHRGn__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BAT_CHRGn__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BAT_CHRGn__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BAT_CHRGn__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BAT_CHRGn__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BAT_CHRGn__PS EQU CYREG_PRT1_PS
BAT_CHRGn__SHIFT EQU 7
BAT_CHRGn__SLW EQU CYREG_PRT1_SLW

/* Clock_SYS */
Clock_SYS__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_SYS__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_SYS__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_SYS__CFG2_SRC_SEL_MASK EQU 0x07
Clock_SYS__INDEX EQU 0x04
Clock_SYS__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_SYS__PM_ACT_MSK EQU 0x10
Clock_SYS__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_SYS__PM_STBY_MSK EQU 0x10

/* DEBUG_LED */
DEBUG_LED__0__MASK EQU 0x80
DEBUG_LED__0__PC EQU CYREG_PRT5_PC7
DEBUG_LED__0__PORT EQU 5
DEBUG_LED__0__SHIFT EQU 7
DEBUG_LED__AG EQU CYREG_PRT5_AG
DEBUG_LED__AMUX EQU CYREG_PRT5_AMUX
DEBUG_LED__BIE EQU CYREG_PRT5_BIE
DEBUG_LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DEBUG_LED__BYP EQU CYREG_PRT5_BYP
DEBUG_LED__CTL EQU CYREG_PRT5_CTL
DEBUG_LED__DM0 EQU CYREG_PRT5_DM0
DEBUG_LED__DM1 EQU CYREG_PRT5_DM1
DEBUG_LED__DM2 EQU CYREG_PRT5_DM2
DEBUG_LED__DR EQU CYREG_PRT5_DR
DEBUG_LED__INP_DIS EQU CYREG_PRT5_INP_DIS
DEBUG_LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DEBUG_LED__LCD_EN EQU CYREG_PRT5_LCD_EN
DEBUG_LED__MASK EQU 0x80
DEBUG_LED__PORT EQU 5
DEBUG_LED__PRT EQU CYREG_PRT5_PRT
DEBUG_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DEBUG_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DEBUG_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DEBUG_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DEBUG_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DEBUG_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DEBUG_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DEBUG_LED__PS EQU CYREG_PRT5_PS
DEBUG_LED__SHIFT EQU 7
DEBUG_LED__SLW EQU CYREG_PRT5_SLW

/* HOME_TILT */
HOME_TILT__0__MASK EQU 0x10
HOME_TILT__0__PC EQU CYREG_IO_PC_PRT15_PC4
HOME_TILT__0__PORT EQU 15
HOME_TILT__0__SHIFT EQU 4
HOME_TILT__AG EQU CYREG_PRT15_AG
HOME_TILT__AMUX EQU CYREG_PRT15_AMUX
HOME_TILT__BIE EQU CYREG_PRT15_BIE
HOME_TILT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
HOME_TILT__BYP EQU CYREG_PRT15_BYP
HOME_TILT__CTL EQU CYREG_PRT15_CTL
HOME_TILT__DM0 EQU CYREG_PRT15_DM0
HOME_TILT__DM1 EQU CYREG_PRT15_DM1
HOME_TILT__DM2 EQU CYREG_PRT15_DM2
HOME_TILT__DR EQU CYREG_PRT15_DR
HOME_TILT__INP_DIS EQU CYREG_PRT15_INP_DIS
HOME_TILT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
HOME_TILT__LCD_EN EQU CYREG_PRT15_LCD_EN
HOME_TILT__MASK EQU 0x10
HOME_TILT__PORT EQU 15
HOME_TILT__PRT EQU CYREG_PRT15_PRT
HOME_TILT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
HOME_TILT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
HOME_TILT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
HOME_TILT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
HOME_TILT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
HOME_TILT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
HOME_TILT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
HOME_TILT__PS EQU CYREG_PRT15_PS
HOME_TILT__SHIFT EQU 4
HOME_TILT__SLW EQU CYREG_PRT15_SLW

/* LED_FAULT */
LED_FAULT__0__MASK EQU 0x04
LED_FAULT__0__PC EQU CYREG_PRT2_PC2
LED_FAULT__0__PORT EQU 2
LED_FAULT__0__SHIFT EQU 2
LED_FAULT__AG EQU CYREG_PRT2_AG
LED_FAULT__AMUX EQU CYREG_PRT2_AMUX
LED_FAULT__BIE EQU CYREG_PRT2_BIE
LED_FAULT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_FAULT__BYP EQU CYREG_PRT2_BYP
LED_FAULT__CTL EQU CYREG_PRT2_CTL
LED_FAULT__DM0 EQU CYREG_PRT2_DM0
LED_FAULT__DM1 EQU CYREG_PRT2_DM1
LED_FAULT__DM2 EQU CYREG_PRT2_DM2
LED_FAULT__DR EQU CYREG_PRT2_DR
LED_FAULT__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_FAULT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_FAULT__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_FAULT__MASK EQU 0x04
LED_FAULT__PORT EQU 2
LED_FAULT__PRT EQU CYREG_PRT2_PRT
LED_FAULT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_FAULT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_FAULT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_FAULT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_FAULT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_FAULT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_FAULT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_FAULT__PS EQU CYREG_PRT2_PS
LED_FAULT__SHIFT EQU 2
LED_FAULT__SLW EQU CYREG_PRT2_SLW

/* LORA_CTSn */
LORA_CTSn__0__MASK EQU 0x02
LORA_CTSn__0__PC EQU CYREG_PRT4_PC1
LORA_CTSn__0__PORT EQU 4
LORA_CTSn__0__SHIFT EQU 1
LORA_CTSn__AG EQU CYREG_PRT4_AG
LORA_CTSn__AMUX EQU CYREG_PRT4_AMUX
LORA_CTSn__BIE EQU CYREG_PRT4_BIE
LORA_CTSn__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LORA_CTSn__BYP EQU CYREG_PRT4_BYP
LORA_CTSn__CTL EQU CYREG_PRT4_CTL
LORA_CTSn__DM0 EQU CYREG_PRT4_DM0
LORA_CTSn__DM1 EQU CYREG_PRT4_DM1
LORA_CTSn__DM2 EQU CYREG_PRT4_DM2
LORA_CTSn__DR EQU CYREG_PRT4_DR
LORA_CTSn__INP_DIS EQU CYREG_PRT4_INP_DIS
LORA_CTSn__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LORA_CTSn__LCD_EN EQU CYREG_PRT4_LCD_EN
LORA_CTSn__MASK EQU 0x02
LORA_CTSn__PORT EQU 4
LORA_CTSn__PRT EQU CYREG_PRT4_PRT
LORA_CTSn__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LORA_CTSn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LORA_CTSn__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LORA_CTSn__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LORA_CTSn__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LORA_CTSn__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LORA_CTSn__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LORA_CTSn__PS EQU CYREG_PRT4_PS
LORA_CTSn__SHIFT EQU 1
LORA_CTSn__SLW EQU CYREG_PRT4_SLW

/* LORA_RTSn */
LORA_RTSn__0__MASK EQU 0x80
LORA_RTSn__0__PC EQU CYREG_PRT3_PC7
LORA_RTSn__0__PORT EQU 3
LORA_RTSn__0__SHIFT EQU 7
LORA_RTSn__AG EQU CYREG_PRT3_AG
LORA_RTSn__AMUX EQU CYREG_PRT3_AMUX
LORA_RTSn__BIE EQU CYREG_PRT3_BIE
LORA_RTSn__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LORA_RTSn__BYP EQU CYREG_PRT3_BYP
LORA_RTSn__CTL EQU CYREG_PRT3_CTL
LORA_RTSn__DM0 EQU CYREG_PRT3_DM0
LORA_RTSn__DM1 EQU CYREG_PRT3_DM1
LORA_RTSn__DM2 EQU CYREG_PRT3_DM2
LORA_RTSn__DR EQU CYREG_PRT3_DR
LORA_RTSn__INP_DIS EQU CYREG_PRT3_INP_DIS
LORA_RTSn__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LORA_RTSn__LCD_EN EQU CYREG_PRT3_LCD_EN
LORA_RTSn__MASK EQU 0x80
LORA_RTSn__PORT EQU 3
LORA_RTSn__PRT EQU CYREG_PRT3_PRT
LORA_RTSn__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LORA_RTSn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LORA_RTSn__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LORA_RTSn__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LORA_RTSn__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LORA_RTSn__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LORA_RTSn__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LORA_RTSn__PS EQU CYREG_PRT3_PS
LORA_RTSn__SHIFT EQU 7
LORA_RTSn__SLW EQU CYREG_PRT3_SLW

/* LORA_SETA */
LORA_SETA__0__MASK EQU 0x40
LORA_SETA__0__PC EQU CYREG_PRT3_PC6
LORA_SETA__0__PORT EQU 3
LORA_SETA__0__SHIFT EQU 6
LORA_SETA__AG EQU CYREG_PRT3_AG
LORA_SETA__AMUX EQU CYREG_PRT3_AMUX
LORA_SETA__BIE EQU CYREG_PRT3_BIE
LORA_SETA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LORA_SETA__BYP EQU CYREG_PRT3_BYP
LORA_SETA__CTL EQU CYREG_PRT3_CTL
LORA_SETA__DM0 EQU CYREG_PRT3_DM0
LORA_SETA__DM1 EQU CYREG_PRT3_DM1
LORA_SETA__DM2 EQU CYREG_PRT3_DM2
LORA_SETA__DR EQU CYREG_PRT3_DR
LORA_SETA__INP_DIS EQU CYREG_PRT3_INP_DIS
LORA_SETA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LORA_SETA__LCD_EN EQU CYREG_PRT3_LCD_EN
LORA_SETA__MASK EQU 0x40
LORA_SETA__PORT EQU 3
LORA_SETA__PRT EQU CYREG_PRT3_PRT
LORA_SETA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LORA_SETA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LORA_SETA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LORA_SETA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LORA_SETA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LORA_SETA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LORA_SETA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LORA_SETA__PS EQU CYREG_PRT3_PS
LORA_SETA__SHIFT EQU 6
LORA_SETA__SLW EQU CYREG_PRT3_SLW

/* PGA_ASTIM_SC */
PGA_ASTIM_SC__BST EQU CYREG_SC2_BST
PGA_ASTIM_SC__CLK EQU CYREG_SC2_CLK
PGA_ASTIM_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_ASTIM_SC__CMPINV_MASK EQU 0x04
PGA_ASTIM_SC__CPTR EQU CYREG_SC_CPTR
PGA_ASTIM_SC__CPTR_MASK EQU 0x04
PGA_ASTIM_SC__CR0 EQU CYREG_SC2_CR0
PGA_ASTIM_SC__CR1 EQU CYREG_SC2_CR1
PGA_ASTIM_SC__CR2 EQU CYREG_SC2_CR2
PGA_ASTIM_SC__MSK EQU CYREG_SC_MSK
PGA_ASTIM_SC__MSK_MASK EQU 0x04
PGA_ASTIM_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_ASTIM_SC__PM_ACT_MSK EQU 0x04
PGA_ASTIM_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_ASTIM_SC__PM_STBY_MSK EQU 0x04
PGA_ASTIM_SC__SR EQU CYREG_SC_SR
PGA_ASTIM_SC__SR_MASK EQU 0x04
PGA_ASTIM_SC__SW0 EQU CYREG_SC2_SW0
PGA_ASTIM_SC__SW10 EQU CYREG_SC2_SW10
PGA_ASTIM_SC__SW2 EQU CYREG_SC2_SW2
PGA_ASTIM_SC__SW3 EQU CYREG_SC2_SW3
PGA_ASTIM_SC__SW4 EQU CYREG_SC2_SW4
PGA_ASTIM_SC__SW6 EQU CYREG_SC2_SW6
PGA_ASTIM_SC__SW7 EQU CYREG_SC2_SW7
PGA_ASTIM_SC__SW8 EQU CYREG_SC2_SW8
PGA_ASTIM_SC__WRK1 EQU CYREG_SC_WRK1
PGA_ASTIM_SC__WRK1_MASK EQU 0x04

/* SENSE_VCC */
SENSE_VCC__0__MASK EQU 0x01
SENSE_VCC__0__PC EQU CYREG_PRT6_PC0
SENSE_VCC__0__PORT EQU 6
SENSE_VCC__0__SHIFT EQU 0
SENSE_VCC__AG EQU CYREG_PRT6_AG
SENSE_VCC__AMUX EQU CYREG_PRT6_AMUX
SENSE_VCC__BIE EQU CYREG_PRT6_BIE
SENSE_VCC__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SENSE_VCC__BYP EQU CYREG_PRT6_BYP
SENSE_VCC__CTL EQU CYREG_PRT6_CTL
SENSE_VCC__DM0 EQU CYREG_PRT6_DM0
SENSE_VCC__DM1 EQU CYREG_PRT6_DM1
SENSE_VCC__DM2 EQU CYREG_PRT6_DM2
SENSE_VCC__DR EQU CYREG_PRT6_DR
SENSE_VCC__INP_DIS EQU CYREG_PRT6_INP_DIS
SENSE_VCC__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SENSE_VCC__LCD_EN EQU CYREG_PRT6_LCD_EN
SENSE_VCC__MASK EQU 0x01
SENSE_VCC__PORT EQU 6
SENSE_VCC__PRT EQU CYREG_PRT6_PRT
SENSE_VCC__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SENSE_VCC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SENSE_VCC__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SENSE_VCC__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SENSE_VCC__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SENSE_VCC__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SENSE_VCC__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SENSE_VCC__PS EQU CYREG_PRT6_PS
SENSE_VCC__SHIFT EQU 0
SENSE_VCC__SLW EQU CYREG_PRT6_SLW

/* TILT_ENCA */
TILT_ENCA__0__MASK EQU 0x80
TILT_ENCA__0__PC EQU CYREG_PRT2_PC7
TILT_ENCA__0__PORT EQU 2
TILT_ENCA__0__SHIFT EQU 7
TILT_ENCA__AG EQU CYREG_PRT2_AG
TILT_ENCA__AMUX EQU CYREG_PRT2_AMUX
TILT_ENCA__BIE EQU CYREG_PRT2_BIE
TILT_ENCA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TILT_ENCA__BYP EQU CYREG_PRT2_BYP
TILT_ENCA__CTL EQU CYREG_PRT2_CTL
TILT_ENCA__DM0 EQU CYREG_PRT2_DM0
TILT_ENCA__DM1 EQU CYREG_PRT2_DM1
TILT_ENCA__DM2 EQU CYREG_PRT2_DM2
TILT_ENCA__DR EQU CYREG_PRT2_DR
TILT_ENCA__INP_DIS EQU CYREG_PRT2_INP_DIS
TILT_ENCA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TILT_ENCA__LCD_EN EQU CYREG_PRT2_LCD_EN
TILT_ENCA__MASK EQU 0x80
TILT_ENCA__PORT EQU 2
TILT_ENCA__PRT EQU CYREG_PRT2_PRT
TILT_ENCA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TILT_ENCA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TILT_ENCA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TILT_ENCA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TILT_ENCA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TILT_ENCA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TILT_ENCA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TILT_ENCA__PS EQU CYREG_PRT2_PS
TILT_ENCA__SHIFT EQU 7
TILT_ENCA__SLW EQU CYREG_PRT2_SLW

/* TILT_ENCB */
TILT_ENCB__0__MASK EQU 0x40
TILT_ENCB__0__PC EQU CYREG_PRT12_PC6
TILT_ENCB__0__PORT EQU 12
TILT_ENCB__0__SHIFT EQU 6
TILT_ENCB__AG EQU CYREG_PRT12_AG
TILT_ENCB__BIE EQU CYREG_PRT12_BIE
TILT_ENCB__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TILT_ENCB__BYP EQU CYREG_PRT12_BYP
TILT_ENCB__DM0 EQU CYREG_PRT12_DM0
TILT_ENCB__DM1 EQU CYREG_PRT12_DM1
TILT_ENCB__DM2 EQU CYREG_PRT12_DM2
TILT_ENCB__DR EQU CYREG_PRT12_DR
TILT_ENCB__INP_DIS EQU CYREG_PRT12_INP_DIS
TILT_ENCB__MASK EQU 0x40
TILT_ENCB__PORT EQU 12
TILT_ENCB__PRT EQU CYREG_PRT12_PRT
TILT_ENCB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TILT_ENCB__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TILT_ENCB__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TILT_ENCB__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TILT_ENCB__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TILT_ENCB__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TILT_ENCB__PS EQU CYREG_PRT12_PS
TILT_ENCB__SHIFT EQU 6
TILT_ENCB__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TILT_ENCB__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TILT_ENCB__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TILT_ENCB__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TILT_ENCB__SLW EQU CYREG_PRT12_SLW

/* isr_Ticks */
isr_Ticks__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Ticks__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Ticks__INTC_MASK EQU 0x200
isr_Ticks__INTC_NUMBER EQU 9
isr_Ticks__INTC_PRIOR_NUM EQU 7
isr_Ticks__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_Ticks__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Ticks__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BAT_FAULTn */
BAT_FAULTn__0__MASK EQU 0x40
BAT_FAULTn__0__PC EQU CYREG_PRT1_PC6
BAT_FAULTn__0__PORT EQU 1
BAT_FAULTn__0__SHIFT EQU 6
BAT_FAULTn__AG EQU CYREG_PRT1_AG
BAT_FAULTn__AMUX EQU CYREG_PRT1_AMUX
BAT_FAULTn__BIE EQU CYREG_PRT1_BIE
BAT_FAULTn__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BAT_FAULTn__BYP EQU CYREG_PRT1_BYP
BAT_FAULTn__CTL EQU CYREG_PRT1_CTL
BAT_FAULTn__DM0 EQU CYREG_PRT1_DM0
BAT_FAULTn__DM1 EQU CYREG_PRT1_DM1
BAT_FAULTn__DM2 EQU CYREG_PRT1_DM2
BAT_FAULTn__DR EQU CYREG_PRT1_DR
BAT_FAULTn__INP_DIS EQU CYREG_PRT1_INP_DIS
BAT_FAULTn__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BAT_FAULTn__LCD_EN EQU CYREG_PRT1_LCD_EN
BAT_FAULTn__MASK EQU 0x40
BAT_FAULTn__PORT EQU 1
BAT_FAULTn__PRT EQU CYREG_PRT1_PRT
BAT_FAULTn__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BAT_FAULTn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BAT_FAULTn__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BAT_FAULTn__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BAT_FAULTn__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BAT_FAULTn__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BAT_FAULTn__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BAT_FAULTn__PS EQU CYREG_PRT1_PS
BAT_FAULTn__SHIFT EQU 6
BAT_FAULTn__SLW EQU CYREG_PRT1_SLW

/* Clock_CTRL */
Clock_CTRL__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
Clock_CTRL__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
Clock_CTRL__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
Clock_CTRL__CFG2_SRC_SEL_MASK EQU 0x07
Clock_CTRL__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
Clock_CTRL__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_CTRL__INDEX EQU 0x01
Clock_CTRL__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_CTRL__PM_ACT_MSK EQU 0x02
Clock_CTRL__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_CTRL__PM_STBY_MSK EQU 0x02

/* IMU_UM7_RX */
IMU_UM7_RX__0__MASK EQU 0x40
IMU_UM7_RX__0__PC EQU CYREG_PRT5_PC6
IMU_UM7_RX__0__PORT EQU 5
IMU_UM7_RX__0__SHIFT EQU 6
IMU_UM7_RX__AG EQU CYREG_PRT5_AG
IMU_UM7_RX__AMUX EQU CYREG_PRT5_AMUX
IMU_UM7_RX__BIE EQU CYREG_PRT5_BIE
IMU_UM7_RX__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IMU_UM7_RX__BYP EQU CYREG_PRT5_BYP
IMU_UM7_RX__CTL EQU CYREG_PRT5_CTL
IMU_UM7_RX__DM0 EQU CYREG_PRT5_DM0
IMU_UM7_RX__DM1 EQU CYREG_PRT5_DM1
IMU_UM7_RX__DM2 EQU CYREG_PRT5_DM2
IMU_UM7_RX__DR EQU CYREG_PRT5_DR
IMU_UM7_RX__INP_DIS EQU CYREG_PRT5_INP_DIS
IMU_UM7_RX__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IMU_UM7_RX__LCD_EN EQU CYREG_PRT5_LCD_EN
IMU_UM7_RX__MASK EQU 0x40
IMU_UM7_RX__PORT EQU 5
IMU_UM7_RX__PRT EQU CYREG_PRT5_PRT
IMU_UM7_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IMU_UM7_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IMU_UM7_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IMU_UM7_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IMU_UM7_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IMU_UM7_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IMU_UM7_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IMU_UM7_RX__PS EQU CYREG_PRT5_PS
IMU_UM7_RX__SHIFT EQU 6
IMU_UM7_RX__SLW EQU CYREG_PRT5_SLW

/* IMU_UM7_TX */
IMU_UM7_TX__0__MASK EQU 0x80
IMU_UM7_TX__0__PC EQU CYREG_PRT0_PC7
IMU_UM7_TX__0__PORT EQU 0
IMU_UM7_TX__0__SHIFT EQU 7
IMU_UM7_TX__AG EQU CYREG_PRT0_AG
IMU_UM7_TX__AMUX EQU CYREG_PRT0_AMUX
IMU_UM7_TX__BIE EQU CYREG_PRT0_BIE
IMU_UM7_TX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IMU_UM7_TX__BYP EQU CYREG_PRT0_BYP
IMU_UM7_TX__CTL EQU CYREG_PRT0_CTL
IMU_UM7_TX__DM0 EQU CYREG_PRT0_DM0
IMU_UM7_TX__DM1 EQU CYREG_PRT0_DM1
IMU_UM7_TX__DM2 EQU CYREG_PRT0_DM2
IMU_UM7_TX__DR EQU CYREG_PRT0_DR
IMU_UM7_TX__INP_DIS EQU CYREG_PRT0_INP_DIS
IMU_UM7_TX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IMU_UM7_TX__LCD_EN EQU CYREG_PRT0_LCD_EN
IMU_UM7_TX__MASK EQU 0x80
IMU_UM7_TX__PORT EQU 0
IMU_UM7_TX__PRT EQU CYREG_PRT0_PRT
IMU_UM7_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IMU_UM7_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IMU_UM7_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IMU_UM7_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IMU_UM7_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IMU_UM7_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IMU_UM7_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IMU_UM7_TX__PS EQU CYREG_PRT0_PS
IMU_UM7_TX__SHIFT EQU 7
IMU_UM7_TX__SLW EQU CYREG_PRT0_SLW

/* ITG_CS_NEW */
ITG_CS_NEW__0__MASK EQU 0x04
ITG_CS_NEW__0__PC EQU CYREG_PRT3_PC2
ITG_CS_NEW__0__PORT EQU 3
ITG_CS_NEW__0__SHIFT EQU 2
ITG_CS_NEW__AG EQU CYREG_PRT3_AG
ITG_CS_NEW__AMUX EQU CYREG_PRT3_AMUX
ITG_CS_NEW__BIE EQU CYREG_PRT3_BIE
ITG_CS_NEW__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ITG_CS_NEW__BYP EQU CYREG_PRT3_BYP
ITG_CS_NEW__CTL EQU CYREG_PRT3_CTL
ITG_CS_NEW__DM0 EQU CYREG_PRT3_DM0
ITG_CS_NEW__DM1 EQU CYREG_PRT3_DM1
ITG_CS_NEW__DM2 EQU CYREG_PRT3_DM2
ITG_CS_NEW__DR EQU CYREG_PRT3_DR
ITG_CS_NEW__INP_DIS EQU CYREG_PRT3_INP_DIS
ITG_CS_NEW__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ITG_CS_NEW__LCD_EN EQU CYREG_PRT3_LCD_EN
ITG_CS_NEW__MASK EQU 0x04
ITG_CS_NEW__PORT EQU 3
ITG_CS_NEW__PRT EQU CYREG_PRT3_PRT
ITG_CS_NEW__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ITG_CS_NEW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ITG_CS_NEW__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ITG_CS_NEW__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ITG_CS_NEW__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ITG_CS_NEW__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ITG_CS_NEW__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ITG_CS_NEW__PS EQU CYREG_PRT3_PS
ITG_CS_NEW__SHIFT EQU 2
ITG_CS_NEW__SLW EQU CYREG_PRT3_SLW

/* MOT_SLEEPn */
MOT_SLEEPn__0__MASK EQU 0x02
MOT_SLEEPn__0__PC EQU CYREG_PRT5_PC1
MOT_SLEEPn__0__PORT EQU 5
MOT_SLEEPn__0__SHIFT EQU 1
MOT_SLEEPn__AG EQU CYREG_PRT5_AG
MOT_SLEEPn__AMUX EQU CYREG_PRT5_AMUX
MOT_SLEEPn__BIE EQU CYREG_PRT5_BIE
MOT_SLEEPn__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOT_SLEEPn__BYP EQU CYREG_PRT5_BYP
MOT_SLEEPn__CTL EQU CYREG_PRT5_CTL
MOT_SLEEPn__DM0 EQU CYREG_PRT5_DM0
MOT_SLEEPn__DM1 EQU CYREG_PRT5_DM1
MOT_SLEEPn__DM2 EQU CYREG_PRT5_DM2
MOT_SLEEPn__DR EQU CYREG_PRT5_DR
MOT_SLEEPn__INP_DIS EQU CYREG_PRT5_INP_DIS
MOT_SLEEPn__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOT_SLEEPn__LCD_EN EQU CYREG_PRT5_LCD_EN
MOT_SLEEPn__MASK EQU 0x02
MOT_SLEEPn__PORT EQU 5
MOT_SLEEPn__PRT EQU CYREG_PRT5_PRT
MOT_SLEEPn__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOT_SLEEPn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOT_SLEEPn__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOT_SLEEPn__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOT_SLEEPn__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOT_SLEEPn__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOT_SLEEPn__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOT_SLEEPn__PS EQU CYREG_PRT5_PS
MOT_SLEEPn__SHIFT EQU 1
MOT_SLEEPn__SLW EQU CYREG_PRT5_SLW

/* OLED_4D_RX */
OLED_4D_RX__0__MASK EQU 0x01
OLED_4D_RX__0__PC EQU CYREG_PRT4_PC0
OLED_4D_RX__0__PORT EQU 4
OLED_4D_RX__0__SHIFT EQU 0
OLED_4D_RX__AG EQU CYREG_PRT4_AG
OLED_4D_RX__AMUX EQU CYREG_PRT4_AMUX
OLED_4D_RX__BIE EQU CYREG_PRT4_BIE
OLED_4D_RX__BIT_MASK EQU CYREG_PRT4_BIT_MASK
OLED_4D_RX__BYP EQU CYREG_PRT4_BYP
OLED_4D_RX__CTL EQU CYREG_PRT4_CTL
OLED_4D_RX__DM0 EQU CYREG_PRT4_DM0
OLED_4D_RX__DM1 EQU CYREG_PRT4_DM1
OLED_4D_RX__DM2 EQU CYREG_PRT4_DM2
OLED_4D_RX__DR EQU CYREG_PRT4_DR
OLED_4D_RX__INP_DIS EQU CYREG_PRT4_INP_DIS
OLED_4D_RX__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
OLED_4D_RX__LCD_EN EQU CYREG_PRT4_LCD_EN
OLED_4D_RX__MASK EQU 0x01
OLED_4D_RX__PORT EQU 4
OLED_4D_RX__PRT EQU CYREG_PRT4_PRT
OLED_4D_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
OLED_4D_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
OLED_4D_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
OLED_4D_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
OLED_4D_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
OLED_4D_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
OLED_4D_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
OLED_4D_RX__PS EQU CYREG_PRT4_PS
OLED_4D_RX__SHIFT EQU 0
OLED_4D_RX__SLW EQU CYREG_PRT4_SLW

/* OLED_4D_TX */
OLED_4D_TX__0__MASK EQU 0x08
OLED_4D_TX__0__PC EQU CYREG_IO_PC_PRT15_PC3
OLED_4D_TX__0__PORT EQU 15
OLED_4D_TX__0__SHIFT EQU 3
OLED_4D_TX__AG EQU CYREG_PRT15_AG
OLED_4D_TX__AMUX EQU CYREG_PRT15_AMUX
OLED_4D_TX__BIE EQU CYREG_PRT15_BIE
OLED_4D_TX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OLED_4D_TX__BYP EQU CYREG_PRT15_BYP
OLED_4D_TX__CTL EQU CYREG_PRT15_CTL
OLED_4D_TX__DM0 EQU CYREG_PRT15_DM0
OLED_4D_TX__DM1 EQU CYREG_PRT15_DM1
OLED_4D_TX__DM2 EQU CYREG_PRT15_DM2
OLED_4D_TX__DR EQU CYREG_PRT15_DR
OLED_4D_TX__INP_DIS EQU CYREG_PRT15_INP_DIS
OLED_4D_TX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OLED_4D_TX__LCD_EN EQU CYREG_PRT15_LCD_EN
OLED_4D_TX__MASK EQU 0x08
OLED_4D_TX__PORT EQU 15
OLED_4D_TX__PRT EQU CYREG_PRT15_PRT
OLED_4D_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OLED_4D_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OLED_4D_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OLED_4D_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OLED_4D_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OLED_4D_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OLED_4D_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OLED_4D_TX__PS EQU CYREG_PRT15_PS
OLED_4D_TX__SHIFT EQU 3
OLED_4D_TX__SLW EQU CYREG_PRT15_SLW

/* PAN_MOT_FL */
PAN_MOT_FL__0__MASK EQU 0x01
PAN_MOT_FL__0__PC EQU CYREG_PRT5_PC0
PAN_MOT_FL__0__PORT EQU 5
PAN_MOT_FL__0__SHIFT EQU 0
PAN_MOT_FL__AG EQU CYREG_PRT5_AG
PAN_MOT_FL__AMUX EQU CYREG_PRT5_AMUX
PAN_MOT_FL__BIE EQU CYREG_PRT5_BIE
PAN_MOT_FL__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PAN_MOT_FL__BYP EQU CYREG_PRT5_BYP
PAN_MOT_FL__CTL EQU CYREG_PRT5_CTL
PAN_MOT_FL__DM0 EQU CYREG_PRT5_DM0
PAN_MOT_FL__DM1 EQU CYREG_PRT5_DM1
PAN_MOT_FL__DM2 EQU CYREG_PRT5_DM2
PAN_MOT_FL__DR EQU CYREG_PRT5_DR
PAN_MOT_FL__INP_DIS EQU CYREG_PRT5_INP_DIS
PAN_MOT_FL__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PAN_MOT_FL__LCD_EN EQU CYREG_PRT5_LCD_EN
PAN_MOT_FL__MASK EQU 0x01
PAN_MOT_FL__PORT EQU 5
PAN_MOT_FL__PRT EQU CYREG_PRT5_PRT
PAN_MOT_FL__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PAN_MOT_FL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PAN_MOT_FL__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PAN_MOT_FL__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PAN_MOT_FL__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PAN_MOT_FL__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PAN_MOT_FL__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PAN_MOT_FL__PS EQU CYREG_PRT5_PS
PAN_MOT_FL__SHIFT EQU 0
PAN_MOT_FL__SLW EQU CYREG_PRT5_SLW

/* SENSE_IPAN */
SENSE_IPAN__0__MASK EQU 0x08
SENSE_IPAN__0__PC EQU CYREG_PRT0_PC3
SENSE_IPAN__0__PORT EQU 0
SENSE_IPAN__0__SHIFT EQU 3
SENSE_IPAN__AG EQU CYREG_PRT0_AG
SENSE_IPAN__AMUX EQU CYREG_PRT0_AMUX
SENSE_IPAN__BIE EQU CYREG_PRT0_BIE
SENSE_IPAN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SENSE_IPAN__BYP EQU CYREG_PRT0_BYP
SENSE_IPAN__CTL EQU CYREG_PRT0_CTL
SENSE_IPAN__DM0 EQU CYREG_PRT0_DM0
SENSE_IPAN__DM1 EQU CYREG_PRT0_DM1
SENSE_IPAN__DM2 EQU CYREG_PRT0_DM2
SENSE_IPAN__DR EQU CYREG_PRT0_DR
SENSE_IPAN__INP_DIS EQU CYREG_PRT0_INP_DIS
SENSE_IPAN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SENSE_IPAN__LCD_EN EQU CYREG_PRT0_LCD_EN
SENSE_IPAN__MASK EQU 0x08
SENSE_IPAN__PORT EQU 0
SENSE_IPAN__PRT EQU CYREG_PRT0_PRT
SENSE_IPAN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SENSE_IPAN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SENSE_IPAN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SENSE_IPAN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SENSE_IPAN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SENSE_IPAN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SENSE_IPAN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SENSE_IPAN__PS EQU CYREG_PRT0_PS
SENSE_IPAN__SHIFT EQU 3
SENSE_IPAN__SLW EQU CYREG_PRT0_SLW

/* isr_BUTTON */
isr_BUTTON__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_BUTTON__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_BUTTON__INTC_MASK EQU 0x04
isr_BUTTON__INTC_NUMBER EQU 2
isr_BUTTON__INTC_PRIOR_NUM EQU 7
isr_BUTTON__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_BUTTON__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_BUTTON__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* nBUTTON_CW */
nBUTTON_CW__0__MASK EQU 0x20
nBUTTON_CW__0__PC EQU CYREG_PRT4_PC5
nBUTTON_CW__0__PORT EQU 4
nBUTTON_CW__0__SHIFT EQU 5
nBUTTON_CW__AG EQU CYREG_PRT4_AG
nBUTTON_CW__AMUX EQU CYREG_PRT4_AMUX
nBUTTON_CW__BIE EQU CYREG_PRT4_BIE
nBUTTON_CW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
nBUTTON_CW__BYP EQU CYREG_PRT4_BYP
nBUTTON_CW__CTL EQU CYREG_PRT4_CTL
nBUTTON_CW__DM0 EQU CYREG_PRT4_DM0
nBUTTON_CW__DM1 EQU CYREG_PRT4_DM1
nBUTTON_CW__DM2 EQU CYREG_PRT4_DM2
nBUTTON_CW__DR EQU CYREG_PRT4_DR
nBUTTON_CW__INP_DIS EQU CYREG_PRT4_INP_DIS
nBUTTON_CW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
nBUTTON_CW__LCD_EN EQU CYREG_PRT4_LCD_EN
nBUTTON_CW__MASK EQU 0x20
nBUTTON_CW__PORT EQU 4
nBUTTON_CW__PRT EQU CYREG_PRT4_PRT
nBUTTON_CW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
nBUTTON_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
nBUTTON_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
nBUTTON_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
nBUTTON_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
nBUTTON_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
nBUTTON_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
nBUTTON_CW__PS EQU CYREG_PRT4_PS
nBUTTON_CW__SHIFT EQU 5
nBUTTON_CW__SLW EQU CYREG_PRT4_SLW

/* Counter_LED_CounterHW */
Counter_LED_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_LED_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_LED_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_LED_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_LED_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_LED_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_LED_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_LED_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_LED_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_LED_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_LED_CounterHW__PM_ACT_MSK EQU 0x01
Counter_LED_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_LED_CounterHW__PM_STBY_MSK EQU 0x01
Counter_LED_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_LED_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_LED_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* I2C_COULOMB_I2C_FF */
I2C_COULOMB_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_COULOMB_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_COULOMB_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_COULOMB_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_COULOMB_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_COULOMB_I2C_FF__D EQU CYREG_I2C_D
I2C_COULOMB_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_COULOMB_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_COULOMB_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_COULOMB_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_COULOMB_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_COULOMB_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_COULOMB_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_COULOMB_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_COULOMB_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_COULOMB_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_COULOMB_I2C_IRQ */
I2C_COULOMB_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_COULOMB_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_COULOMB_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_COULOMB_I2C_IRQ__INTC_NUMBER EQU 15
I2C_COULOMB_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_COULOMB_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_COULOMB_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_COULOMB_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED_WIFI_OK */
LED_WIFI_OK__0__MASK EQU 0x02
LED_WIFI_OK__0__PC EQU CYREG_PRT2_PC1
LED_WIFI_OK__0__PORT EQU 2
LED_WIFI_OK__0__SHIFT EQU 1
LED_WIFI_OK__AG EQU CYREG_PRT2_AG
LED_WIFI_OK__AMUX EQU CYREG_PRT2_AMUX
LED_WIFI_OK__BIE EQU CYREG_PRT2_BIE
LED_WIFI_OK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_WIFI_OK__BYP EQU CYREG_PRT2_BYP
LED_WIFI_OK__CTL EQU CYREG_PRT2_CTL
LED_WIFI_OK__DM0 EQU CYREG_PRT2_DM0
LED_WIFI_OK__DM1 EQU CYREG_PRT2_DM1
LED_WIFI_OK__DM2 EQU CYREG_PRT2_DM2
LED_WIFI_OK__DR EQU CYREG_PRT2_DR
LED_WIFI_OK__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_WIFI_OK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_WIFI_OK__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_WIFI_OK__MASK EQU 0x02
LED_WIFI_OK__PORT EQU 2
LED_WIFI_OK__PRT EQU CYREG_PRT2_PRT
LED_WIFI_OK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_WIFI_OK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_WIFI_OK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_WIFI_OK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_WIFI_OK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_WIFI_OK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_WIFI_OK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_WIFI_OK__PS EQU CYREG_PRT2_PS
LED_WIFI_OK__SHIFT EQU 1
LED_WIFI_OK__SLW EQU CYREG_PRT2_SLW

/* PAN_MOT_IN1 */
PAN_MOT_IN1__0__MASK EQU 0x04
PAN_MOT_IN1__0__PC EQU CYREG_PRT5_PC2
PAN_MOT_IN1__0__PORT EQU 5
PAN_MOT_IN1__0__SHIFT EQU 2
PAN_MOT_IN1__AG EQU CYREG_PRT5_AG
PAN_MOT_IN1__AMUX EQU CYREG_PRT5_AMUX
PAN_MOT_IN1__BIE EQU CYREG_PRT5_BIE
PAN_MOT_IN1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PAN_MOT_IN1__BYP EQU CYREG_PRT5_BYP
PAN_MOT_IN1__CTL EQU CYREG_PRT5_CTL
PAN_MOT_IN1__DM0 EQU CYREG_PRT5_DM0
PAN_MOT_IN1__DM1 EQU CYREG_PRT5_DM1
PAN_MOT_IN1__DM2 EQU CYREG_PRT5_DM2
PAN_MOT_IN1__DR EQU CYREG_PRT5_DR
PAN_MOT_IN1__INP_DIS EQU CYREG_PRT5_INP_DIS
PAN_MOT_IN1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PAN_MOT_IN1__LCD_EN EQU CYREG_PRT5_LCD_EN
PAN_MOT_IN1__MASK EQU 0x04
PAN_MOT_IN1__PORT EQU 5
PAN_MOT_IN1__PRT EQU CYREG_PRT5_PRT
PAN_MOT_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PAN_MOT_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PAN_MOT_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PAN_MOT_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PAN_MOT_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PAN_MOT_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PAN_MOT_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PAN_MOT_IN1__PS EQU CYREG_PRT5_PS
PAN_MOT_IN1__SHIFT EQU 2
PAN_MOT_IN1__SLW EQU CYREG_PRT5_SLW

/* PAN_MOT_IN2 */
PAN_MOT_IN2__0__MASK EQU 0x08
PAN_MOT_IN2__0__PC EQU CYREG_PRT5_PC3
PAN_MOT_IN2__0__PORT EQU 5
PAN_MOT_IN2__0__SHIFT EQU 3
PAN_MOT_IN2__AG EQU CYREG_PRT5_AG
PAN_MOT_IN2__AMUX EQU CYREG_PRT5_AMUX
PAN_MOT_IN2__BIE EQU CYREG_PRT5_BIE
PAN_MOT_IN2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PAN_MOT_IN2__BYP EQU CYREG_PRT5_BYP
PAN_MOT_IN2__CTL EQU CYREG_PRT5_CTL
PAN_MOT_IN2__DM0 EQU CYREG_PRT5_DM0
PAN_MOT_IN2__DM1 EQU CYREG_PRT5_DM1
PAN_MOT_IN2__DM2 EQU CYREG_PRT5_DM2
PAN_MOT_IN2__DR EQU CYREG_PRT5_DR
PAN_MOT_IN2__INP_DIS EQU CYREG_PRT5_INP_DIS
PAN_MOT_IN2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PAN_MOT_IN2__LCD_EN EQU CYREG_PRT5_LCD_EN
PAN_MOT_IN2__MASK EQU 0x08
PAN_MOT_IN2__PORT EQU 5
PAN_MOT_IN2__PRT EQU CYREG_PRT5_PRT
PAN_MOT_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PAN_MOT_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PAN_MOT_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PAN_MOT_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PAN_MOT_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PAN_MOT_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PAN_MOT_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PAN_MOT_IN2__PS EQU CYREG_PRT5_PS
PAN_MOT_IN2__SHIFT EQU 3
PAN_MOT_IN2__SLW EQU CYREG_PRT5_SLW

/* QuadDec_PAN_bQuadDec */
QuadDec_PAN_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_PAN_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_PAN_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_PAN_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_PAN_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_PAN_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDec_PAN_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_PAN_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_PAN_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_PAN_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_PAN_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_PAN_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDec_PAN_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_PAN_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_PAN_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_PAN_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_PAN_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_PAN_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* QuadDec_PAN_Cnt16_CounterUDB */
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec_PAN_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* QuadDec_PAN_isr */
QuadDec_PAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_PAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_PAN_isr__INTC_MASK EQU 0x01
QuadDec_PAN_isr__INTC_NUMBER EQU 0
QuadDec_PAN_isr__INTC_PRIOR_NUM EQU 7
QuadDec_PAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec_PAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_PAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SENSE_ITILT */
SENSE_ITILT__0__MASK EQU 0x04
SENSE_ITILT__0__PC EQU CYREG_PRT0_PC2
SENSE_ITILT__0__PORT EQU 0
SENSE_ITILT__0__SHIFT EQU 2
SENSE_ITILT__AG EQU CYREG_PRT0_AG
SENSE_ITILT__AMUX EQU CYREG_PRT0_AMUX
SENSE_ITILT__BIE EQU CYREG_PRT0_BIE
SENSE_ITILT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SENSE_ITILT__BYP EQU CYREG_PRT0_BYP
SENSE_ITILT__CTL EQU CYREG_PRT0_CTL
SENSE_ITILT__DM0 EQU CYREG_PRT0_DM0
SENSE_ITILT__DM1 EQU CYREG_PRT0_DM1
SENSE_ITILT__DM2 EQU CYREG_PRT0_DM2
SENSE_ITILT__DR EQU CYREG_PRT0_DR
SENSE_ITILT__INP_DIS EQU CYREG_PRT0_INP_DIS
SENSE_ITILT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SENSE_ITILT__LCD_EN EQU CYREG_PRT0_LCD_EN
SENSE_ITILT__MASK EQU 0x04
SENSE_ITILT__PORT EQU 0
SENSE_ITILT__PRT EQU CYREG_PRT0_PRT
SENSE_ITILT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SENSE_ITILT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SENSE_ITILT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SENSE_ITILT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SENSE_ITILT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SENSE_ITILT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SENSE_ITILT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SENSE_ITILT__PS EQU CYREG_PRT0_PS
SENSE_ITILT__SHIFT EQU 2
SENSE_ITILT__SLW EQU CYREG_PRT0_SLW

/* TILT_MOT_FL */
TILT_MOT_FL__0__MASK EQU 0x80
TILT_MOT_FL__0__PC EQU CYREG_PRT12_PC7
TILT_MOT_FL__0__PORT EQU 12
TILT_MOT_FL__0__SHIFT EQU 7
TILT_MOT_FL__AG EQU CYREG_PRT12_AG
TILT_MOT_FL__BIE EQU CYREG_PRT12_BIE
TILT_MOT_FL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TILT_MOT_FL__BYP EQU CYREG_PRT12_BYP
TILT_MOT_FL__DM0 EQU CYREG_PRT12_DM0
TILT_MOT_FL__DM1 EQU CYREG_PRT12_DM1
TILT_MOT_FL__DM2 EQU CYREG_PRT12_DM2
TILT_MOT_FL__DR EQU CYREG_PRT12_DR
TILT_MOT_FL__INP_DIS EQU CYREG_PRT12_INP_DIS
TILT_MOT_FL__MASK EQU 0x80
TILT_MOT_FL__PORT EQU 12
TILT_MOT_FL__PRT EQU CYREG_PRT12_PRT
TILT_MOT_FL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TILT_MOT_FL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TILT_MOT_FL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TILT_MOT_FL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TILT_MOT_FL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TILT_MOT_FL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TILT_MOT_FL__PS EQU CYREG_PRT12_PS
TILT_MOT_FL__SHIFT EQU 7
TILT_MOT_FL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TILT_MOT_FL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TILT_MOT_FL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TILT_MOT_FL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TILT_MOT_FL__SLW EQU CYREG_PRT12_SLW

/* nBUTTON_CCW */
nBUTTON_CCW__0__MASK EQU 0x80
nBUTTON_CCW__0__PC EQU CYREG_PRT4_PC7
nBUTTON_CCW__0__PORT EQU 4
nBUTTON_CCW__0__SHIFT EQU 7
nBUTTON_CCW__AG EQU CYREG_PRT4_AG
nBUTTON_CCW__AMUX EQU CYREG_PRT4_AMUX
nBUTTON_CCW__BIE EQU CYREG_PRT4_BIE
nBUTTON_CCW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
nBUTTON_CCW__BYP EQU CYREG_PRT4_BYP
nBUTTON_CCW__CTL EQU CYREG_PRT4_CTL
nBUTTON_CCW__DM0 EQU CYREG_PRT4_DM0
nBUTTON_CCW__DM1 EQU CYREG_PRT4_DM1
nBUTTON_CCW__DM2 EQU CYREG_PRT4_DM2
nBUTTON_CCW__DR EQU CYREG_PRT4_DR
nBUTTON_CCW__INP_DIS EQU CYREG_PRT4_INP_DIS
nBUTTON_CCW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
nBUTTON_CCW__LCD_EN EQU CYREG_PRT4_LCD_EN
nBUTTON_CCW__MASK EQU 0x80
nBUTTON_CCW__PORT EQU 4
nBUTTON_CCW__PRT EQU CYREG_PRT4_PRT
nBUTTON_CCW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
nBUTTON_CCW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
nBUTTON_CCW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
nBUTTON_CCW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
nBUTTON_CCW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
nBUTTON_CCW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
nBUTTON_CCW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
nBUTTON_CCW__PS EQU CYREG_PRT4_PS
nBUTTON_CCW__SHIFT EQU 7
nBUTTON_CCW__SLW EQU CYREG_PRT4_SLW

/* ASTIM_OUTPUT */
ASTIM_OUTPUT__0__MASK EQU 0x04
ASTIM_OUTPUT__0__PC EQU CYREG_PRT6_PC2
ASTIM_OUTPUT__0__PORT EQU 6
ASTIM_OUTPUT__0__SHIFT EQU 2
ASTIM_OUTPUT__AG EQU CYREG_PRT6_AG
ASTIM_OUTPUT__AMUX EQU CYREG_PRT6_AMUX
ASTIM_OUTPUT__BIE EQU CYREG_PRT6_BIE
ASTIM_OUTPUT__BIT_MASK EQU CYREG_PRT6_BIT_MASK
ASTIM_OUTPUT__BYP EQU CYREG_PRT6_BYP
ASTIM_OUTPUT__CTL EQU CYREG_PRT6_CTL
ASTIM_OUTPUT__DM0 EQU CYREG_PRT6_DM0
ASTIM_OUTPUT__DM1 EQU CYREG_PRT6_DM1
ASTIM_OUTPUT__DM2 EQU CYREG_PRT6_DM2
ASTIM_OUTPUT__DR EQU CYREG_PRT6_DR
ASTIM_OUTPUT__INP_DIS EQU CYREG_PRT6_INP_DIS
ASTIM_OUTPUT__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
ASTIM_OUTPUT__LCD_EN EQU CYREG_PRT6_LCD_EN
ASTIM_OUTPUT__MASK EQU 0x04
ASTIM_OUTPUT__PORT EQU 6
ASTIM_OUTPUT__PRT EQU CYREG_PRT6_PRT
ASTIM_OUTPUT__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
ASTIM_OUTPUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
ASTIM_OUTPUT__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
ASTIM_OUTPUT__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
ASTIM_OUTPUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
ASTIM_OUTPUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
ASTIM_OUTPUT__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
ASTIM_OUTPUT__PS EQU CYREG_PRT6_PS
ASTIM_OUTPUT__SHIFT EQU 2
ASTIM_OUTPUT__SLW EQU CYREG_PRT6_SLW

/* QuadDec_TILT_bQuadDec */
QuadDec_TILT_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_TILT_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_TILT_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_TILT_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_TILT_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_TILT_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
QuadDec_TILT_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_TILT_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_TILT_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_TILT_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_TILT_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_TILT_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
QuadDec_TILT_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_TILT_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_TILT_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_TILT_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_TILT_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_TILT_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* QuadDec_TILT_Cnt16_CounterUDB */
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
QuadDec_TILT_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_TILT_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* QuadDec_TILT_isr */
QuadDec_TILT_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_TILT_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_TILT_isr__INTC_MASK EQU 0x02
QuadDec_TILT_isr__INTC_NUMBER EQU 1
QuadDec_TILT_isr__INTC_PRIOR_NUM EQU 7
QuadDec_TILT_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_TILT_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_TILT_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TILT_MOT_IN1 */
TILT_MOT_IN1__0__MASK EQU 0x10
TILT_MOT_IN1__0__PC EQU CYREG_PRT6_PC4
TILT_MOT_IN1__0__PORT EQU 6
TILT_MOT_IN1__0__SHIFT EQU 4
TILT_MOT_IN1__AG EQU CYREG_PRT6_AG
TILT_MOT_IN1__AMUX EQU CYREG_PRT6_AMUX
TILT_MOT_IN1__BIE EQU CYREG_PRT6_BIE
TILT_MOT_IN1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TILT_MOT_IN1__BYP EQU CYREG_PRT6_BYP
TILT_MOT_IN1__CTL EQU CYREG_PRT6_CTL
TILT_MOT_IN1__DM0 EQU CYREG_PRT6_DM0
TILT_MOT_IN1__DM1 EQU CYREG_PRT6_DM1
TILT_MOT_IN1__DM2 EQU CYREG_PRT6_DM2
TILT_MOT_IN1__DR EQU CYREG_PRT6_DR
TILT_MOT_IN1__INP_DIS EQU CYREG_PRT6_INP_DIS
TILT_MOT_IN1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TILT_MOT_IN1__LCD_EN EQU CYREG_PRT6_LCD_EN
TILT_MOT_IN1__MASK EQU 0x10
TILT_MOT_IN1__PORT EQU 6
TILT_MOT_IN1__PRT EQU CYREG_PRT6_PRT
TILT_MOT_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TILT_MOT_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TILT_MOT_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TILT_MOT_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TILT_MOT_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TILT_MOT_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TILT_MOT_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TILT_MOT_IN1__PS EQU CYREG_PRT6_PS
TILT_MOT_IN1__SHIFT EQU 4
TILT_MOT_IN1__SLW EQU CYREG_PRT6_SLW

/* TILT_MOT_IN2 */
TILT_MOT_IN2__0__MASK EQU 0x40
TILT_MOT_IN2__0__PC EQU CYREG_PRT6_PC6
TILT_MOT_IN2__0__PORT EQU 6
TILT_MOT_IN2__0__SHIFT EQU 6
TILT_MOT_IN2__AG EQU CYREG_PRT6_AG
TILT_MOT_IN2__AMUX EQU CYREG_PRT6_AMUX
TILT_MOT_IN2__BIE EQU CYREG_PRT6_BIE
TILT_MOT_IN2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TILT_MOT_IN2__BYP EQU CYREG_PRT6_BYP
TILT_MOT_IN2__CTL EQU CYREG_PRT6_CTL
TILT_MOT_IN2__DM0 EQU CYREG_PRT6_DM0
TILT_MOT_IN2__DM1 EQU CYREG_PRT6_DM1
TILT_MOT_IN2__DM2 EQU CYREG_PRT6_DM2
TILT_MOT_IN2__DR EQU CYREG_PRT6_DR
TILT_MOT_IN2__INP_DIS EQU CYREG_PRT6_INP_DIS
TILT_MOT_IN2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TILT_MOT_IN2__LCD_EN EQU CYREG_PRT6_LCD_EN
TILT_MOT_IN2__MASK EQU 0x40
TILT_MOT_IN2__PORT EQU 6
TILT_MOT_IN2__PRT EQU CYREG_PRT6_PRT
TILT_MOT_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TILT_MOT_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TILT_MOT_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TILT_MOT_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TILT_MOT_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TILT_MOT_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TILT_MOT_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TILT_MOT_IN2__PS EQU CYREG_PRT6_PS
TILT_MOT_IN2__SHIFT EQU 6
TILT_MOT_IN2__SLW EQU CYREG_PRT6_SLW

/* VDAC8_ANAPOS_viDAC8 */
VDAC8_ANAPOS_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_ANAPOS_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_ANAPOS_viDAC8__D EQU CYREG_DAC1_D
VDAC8_ANAPOS_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_ANAPOS_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_ANAPOS_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_ANAPOS_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_ANAPOS_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_ANAPOS_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_ANAPOS_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_ANAPOS_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_ANAPOS_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_ANAPOS_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_ANAPOS_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_ANAPOS_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_ANAPOS_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_ANAPOS_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_ANAPOS_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_ANAPOS_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_ANAPOS_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_ANAPOS_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_ANAPOS_viDAC8__TST EQU CYREG_DAC1_TST

/* isr_CLU_EXEC */
isr_CLU_EXEC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_CLU_EXEC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_CLU_EXEC__INTC_MASK EQU 0x08
isr_CLU_EXEC__INTC_NUMBER EQU 3
isr_CLU_EXEC__INTC_PRIOR_NUM EQU 7
isr_CLU_EXEC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_CLU_EXEC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_CLU_EXEC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* nBUTTON_PUSH */
nBUTTON_PUSH__0__MASK EQU 0x40
nBUTTON_PUSH__0__PC EQU CYREG_PRT4_PC6
nBUTTON_PUSH__0__PORT EQU 4
nBUTTON_PUSH__0__SHIFT EQU 6
nBUTTON_PUSH__AG EQU CYREG_PRT4_AG
nBUTTON_PUSH__AMUX EQU CYREG_PRT4_AMUX
nBUTTON_PUSH__BIE EQU CYREG_PRT4_BIE
nBUTTON_PUSH__BIT_MASK EQU CYREG_PRT4_BIT_MASK
nBUTTON_PUSH__BYP EQU CYREG_PRT4_BYP
nBUTTON_PUSH__CTL EQU CYREG_PRT4_CTL
nBUTTON_PUSH__DM0 EQU CYREG_PRT4_DM0
nBUTTON_PUSH__DM1 EQU CYREG_PRT4_DM1
nBUTTON_PUSH__DM2 EQU CYREG_PRT4_DM2
nBUTTON_PUSH__DR EQU CYREG_PRT4_DR
nBUTTON_PUSH__INP_DIS EQU CYREG_PRT4_INP_DIS
nBUTTON_PUSH__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
nBUTTON_PUSH__LCD_EN EQU CYREG_PRT4_LCD_EN
nBUTTON_PUSH__MASK EQU 0x40
nBUTTON_PUSH__PORT EQU 4
nBUTTON_PUSH__PRT EQU CYREG_PRT4_PRT
nBUTTON_PUSH__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
nBUTTON_PUSH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
nBUTTON_PUSH__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
nBUTTON_PUSH__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
nBUTTON_PUSH__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
nBUTTON_PUSH__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
nBUTTON_PUSH__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
nBUTTON_PUSH__PS EQU CYREG_PRT4_PS
nBUTTON_PUSH__SHIFT EQU 6
nBUTTON_PUSH__SLW EQU CYREG_PRT4_SLW

/* ANAPOS_OUTPUT */
ANAPOS_OUTPUT__0__MASK EQU 0x20
ANAPOS_OUTPUT__0__PC EQU CYREG_PRT1_PC5
ANAPOS_OUTPUT__0__PORT EQU 1
ANAPOS_OUTPUT__0__SHIFT EQU 5
ANAPOS_OUTPUT__AG EQU CYREG_PRT1_AG
ANAPOS_OUTPUT__AMUX EQU CYREG_PRT1_AMUX
ANAPOS_OUTPUT__BIE EQU CYREG_PRT1_BIE
ANAPOS_OUTPUT__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ANAPOS_OUTPUT__BYP EQU CYREG_PRT1_BYP
ANAPOS_OUTPUT__CTL EQU CYREG_PRT1_CTL
ANAPOS_OUTPUT__DM0 EQU CYREG_PRT1_DM0
ANAPOS_OUTPUT__DM1 EQU CYREG_PRT1_DM1
ANAPOS_OUTPUT__DM2 EQU CYREG_PRT1_DM2
ANAPOS_OUTPUT__DR EQU CYREG_PRT1_DR
ANAPOS_OUTPUT__INP_DIS EQU CYREG_PRT1_INP_DIS
ANAPOS_OUTPUT__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ANAPOS_OUTPUT__LCD_EN EQU CYREG_PRT1_LCD_EN
ANAPOS_OUTPUT__MASK EQU 0x20
ANAPOS_OUTPUT__PORT EQU 1
ANAPOS_OUTPUT__PRT EQU CYREG_PRT1_PRT
ANAPOS_OUTPUT__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ANAPOS_OUTPUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ANAPOS_OUTPUT__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ANAPOS_OUTPUT__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ANAPOS_OUTPUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ANAPOS_OUTPUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ANAPOS_OUTPUT__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ANAPOS_OUTPUT__PS EQU CYREG_PRT1_PS
ANAPOS_OUTPUT__SHIFT EQU 5
ANAPOS_OUTPUT__SLW EQU CYREG_PRT1_SLW

/* PWM_MOTOR_PAN_PWMHW */
PWM_MOTOR_PAN_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_MOTOR_PAN_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_MOTOR_PAN_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_MOTOR_PAN_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_MOTOR_PAN_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_MOTOR_PAN_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_MOTOR_PAN_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_MOTOR_PAN_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_MOTOR_PAN_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_MOTOR_PAN_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_MOTOR_PAN_PWMHW__PM_ACT_MSK EQU 0x02
PWM_MOTOR_PAN_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_MOTOR_PAN_PWMHW__PM_STBY_MSK EQU 0x02
PWM_MOTOR_PAN_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_MOTOR_PAN_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_MOTOR_PAN_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* V5_PHER_nSHDN */
V5_PHER_nSHDN__0__MASK EQU 0x10
V5_PHER_nSHDN__0__PC EQU CYREG_PRT5_PC4
V5_PHER_nSHDN__0__PORT EQU 5
V5_PHER_nSHDN__0__SHIFT EQU 4
V5_PHER_nSHDN__AG EQU CYREG_PRT5_AG
V5_PHER_nSHDN__AMUX EQU CYREG_PRT5_AMUX
V5_PHER_nSHDN__BIE EQU CYREG_PRT5_BIE
V5_PHER_nSHDN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
V5_PHER_nSHDN__BYP EQU CYREG_PRT5_BYP
V5_PHER_nSHDN__CTL EQU CYREG_PRT5_CTL
V5_PHER_nSHDN__DM0 EQU CYREG_PRT5_DM0
V5_PHER_nSHDN__DM1 EQU CYREG_PRT5_DM1
V5_PHER_nSHDN__DM2 EQU CYREG_PRT5_DM2
V5_PHER_nSHDN__DR EQU CYREG_PRT5_DR
V5_PHER_nSHDN__INP_DIS EQU CYREG_PRT5_INP_DIS
V5_PHER_nSHDN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
V5_PHER_nSHDN__LCD_EN EQU CYREG_PRT5_LCD_EN
V5_PHER_nSHDN__MASK EQU 0x10
V5_PHER_nSHDN__PORT EQU 5
V5_PHER_nSHDN__PRT EQU CYREG_PRT5_PRT
V5_PHER_nSHDN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
V5_PHER_nSHDN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
V5_PHER_nSHDN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
V5_PHER_nSHDN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
V5_PHER_nSHDN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
V5_PHER_nSHDN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
V5_PHER_nSHDN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
V5_PHER_nSHDN__PS EQU CYREG_PRT5_PS
V5_PHER_nSHDN__SHIFT EQU 4
V5_PHER_nSHDN__SLW EQU CYREG_PRT5_SLW

/* Control_Reg_WS */
Control_Reg_WS_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_WS_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_WS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_WS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_WS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_WS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_WS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_WS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_WS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_WS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_WS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_WS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_WS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_WS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_WS_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_WS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_WS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_WS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* LED_WIFI_FAULT */
LED_WIFI_FAULT__0__MASK EQU 0x01
LED_WIFI_FAULT__0__PC EQU CYREG_PRT2_PC0
LED_WIFI_FAULT__0__PORT EQU 2
LED_WIFI_FAULT__0__SHIFT EQU 0
LED_WIFI_FAULT__AG EQU CYREG_PRT2_AG
LED_WIFI_FAULT__AMUX EQU CYREG_PRT2_AMUX
LED_WIFI_FAULT__BIE EQU CYREG_PRT2_BIE
LED_WIFI_FAULT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_WIFI_FAULT__BYP EQU CYREG_PRT2_BYP
LED_WIFI_FAULT__CTL EQU CYREG_PRT2_CTL
LED_WIFI_FAULT__DM0 EQU CYREG_PRT2_DM0
LED_WIFI_FAULT__DM1 EQU CYREG_PRT2_DM1
LED_WIFI_FAULT__DM2 EQU CYREG_PRT2_DM2
LED_WIFI_FAULT__DR EQU CYREG_PRT2_DR
LED_WIFI_FAULT__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_WIFI_FAULT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_WIFI_FAULT__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_WIFI_FAULT__MASK EQU 0x01
LED_WIFI_FAULT__PORT EQU 2
LED_WIFI_FAULT__PRT EQU CYREG_PRT2_PRT
LED_WIFI_FAULT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_WIFI_FAULT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_WIFI_FAULT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_WIFI_FAULT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_WIFI_FAULT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_WIFI_FAULT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_WIFI_FAULT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_WIFI_FAULT__PS EQU CYREG_PRT2_PS
LED_WIFI_FAULT__SHIFT EQU 0
LED_WIFI_FAULT__SLW EQU CYREG_PRT2_SLW

/* PWM_MOTOR_TILT_PWMHW */
PWM_MOTOR_TILT_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWM_MOTOR_TILT_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWM_MOTOR_TILT_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWM_MOTOR_TILT_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWM_MOTOR_TILT_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWM_MOTOR_TILT_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWM_MOTOR_TILT_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWM_MOTOR_TILT_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWM_MOTOR_TILT_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWM_MOTOR_TILT_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_MOTOR_TILT_PWMHW__PM_ACT_MSK EQU 0x04
PWM_MOTOR_TILT_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_MOTOR_TILT_PWMHW__PM_STBY_MSK EQU 0x04
PWM_MOTOR_TILT_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWM_MOTOR_TILT_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWM_MOTOR_TILT_PWMHW__SR0 EQU CYREG_TMR2_SR0

/* Status_Reg_SYS */
Status_Reg_SYS_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_SYS_sts_sts_reg__0__POS EQU 0
Status_Reg_SYS_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_SYS_sts_sts_reg__1__POS EQU 1
Status_Reg_SYS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Status_Reg_SYS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Status_Reg_SYS_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_SYS_sts_sts_reg__2__POS EQU 2
Status_Reg_SYS_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_SYS_sts_sts_reg__3__POS EQU 3
Status_Reg_SYS_sts_sts_reg__MASK EQU 0x0F
Status_Reg_SYS_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
Status_Reg_SYS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Status_Reg_SYS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Status_Reg_SYS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Status_Reg_SYS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Status_Reg_SYS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Status_Reg_SYS_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* isr_FAULT_CTRL */
isr_FAULT_CTRL__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_FAULT_CTRL__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_FAULT_CTRL__INTC_MASK EQU 0x40
isr_FAULT_CTRL__INTC_NUMBER EQU 6
isr_FAULT_CTRL__INTC_PRIOR_NUM EQU 7
isr_FAULT_CTRL__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_FAULT_CTRL__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_FAULT_CTRL__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_LIMIT_CTRL */
isr_LIMIT_CTRL__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_LIMIT_CTRL__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_LIMIT_CTRL__INTC_MASK EQU 0x80
isr_LIMIT_CTRL__INTC_NUMBER EQU 7
isr_LIMIT_CTRL__INTC_PRIOR_NUM EQU 7
isr_LIMIT_CTRL__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_LIMIT_CTRL__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_LIMIT_CTRL__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_TORQUESTAT */
isr_TORQUESTAT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_TORQUESTAT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_TORQUESTAT__INTC_MASK EQU 0x100
isr_TORQUESTAT__INTC_NUMBER EQU 8
isr_TORQUESTAT__INTC_PRIOR_NUM EQU 7
isr_TORQUESTAT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_TORQUESTAT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_TORQUESTAT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Control_Reg_BUZ */
Control_Reg_BUZ_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_BUZ_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_BUZ_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_BUZ_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_BUZ_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_BUZ_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_BUZ_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_BUZ_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_BUZ_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_BUZ_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* Control_Reg_LED */
Control_Reg_LED_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_LED_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_LED_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_LED_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_LED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_LED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_LED_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_LED_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_LED_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_LED_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_LED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Control_Reg_LED_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Control_Reg_LED_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Reg_LED_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Control_Reg_LED_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Reg_LED_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_LED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Reg_LED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Reg_LED_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* Control_Reg_SYS */
Control_Reg_SYS_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_SYS_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_SYS_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_SYS_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_SYS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_SYS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_SYS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_SYS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_SYS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_SYS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_SYS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_SYS_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_SYS_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_SYS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Control_Reg_SYS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_SYS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_SYS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_SYS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_SYS_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_SYS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_SYS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_SYS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* LORA_RESET_SETB */
LORA_RESET_SETB__0__MASK EQU 0x04
LORA_RESET_SETB__0__PC EQU CYREG_PRT4_PC2
LORA_RESET_SETB__0__PORT EQU 4
LORA_RESET_SETB__0__SHIFT EQU 2
LORA_RESET_SETB__AG EQU CYREG_PRT4_AG
LORA_RESET_SETB__AMUX EQU CYREG_PRT4_AMUX
LORA_RESET_SETB__BIE EQU CYREG_PRT4_BIE
LORA_RESET_SETB__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LORA_RESET_SETB__BYP EQU CYREG_PRT4_BYP
LORA_RESET_SETB__CTL EQU CYREG_PRT4_CTL
LORA_RESET_SETB__DM0 EQU CYREG_PRT4_DM0
LORA_RESET_SETB__DM1 EQU CYREG_PRT4_DM1
LORA_RESET_SETB__DM2 EQU CYREG_PRT4_DM2
LORA_RESET_SETB__DR EQU CYREG_PRT4_DR
LORA_RESET_SETB__INP_DIS EQU CYREG_PRT4_INP_DIS
LORA_RESET_SETB__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LORA_RESET_SETB__LCD_EN EQU CYREG_PRT4_LCD_EN
LORA_RESET_SETB__MASK EQU 0x04
LORA_RESET_SETB__PORT EQU 4
LORA_RESET_SETB__PRT EQU CYREG_PRT4_PRT
LORA_RESET_SETB__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LORA_RESET_SETB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LORA_RESET_SETB__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LORA_RESET_SETB__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LORA_RESET_SETB__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LORA_RESET_SETB__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LORA_RESET_SETB__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LORA_RESET_SETB__PS EQU CYREG_PRT4_PS
LORA_RESET_SETB__SHIFT EQU 2
LORA_RESET_SETB__SLW EQU CYREG_PRT4_SLW

/* Control_Reg_LORA_RESET */
Control_Reg_LORA_RESET_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_LORA_RESET_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_LORA_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_LORA_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_LORA_RESET_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Control_Reg_LORA_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_LORA_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_LORA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_LORA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_LORA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_LORA_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_LORA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_LORA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_LORA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_LORA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_LORA_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_LORA_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_LORA_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_LORA_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_LORA_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_LORA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_LORA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_LORA_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Control_Reg_MOTOR */
Control_Reg_MOTOR_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_MOTOR_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_MOTOR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_MOTOR_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_MOTOR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_MOTOR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_MOTOR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* Status_Reg_BUTTON */
Status_Reg_BUTTON_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_BUTTON_sts_sts_reg__0__POS EQU 0
Status_Reg_BUTTON_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_BUTTON_sts_sts_reg__1__POS EQU 1
Status_Reg_BUTTON_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Status_Reg_BUTTON_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Status_Reg_BUTTON_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_BUTTON_sts_sts_reg__2__POS EQU 2
Status_Reg_BUTTON_sts_sts_reg__MASK EQU 0x07
Status_Reg_BUTTON_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
Status_Reg_BUTTON_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Status_Reg_BUTTON_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Status_Reg_BUTTON_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Status_Reg_BUTTON_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Status_Reg_BUTTON_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Status_Reg_BUTTON_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* Status_Reg_MOTORS */
Status_Reg_MOTORS_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_MOTORS_sts_sts_reg__0__POS EQU 0
Status_Reg_MOTORS_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_MOTORS_sts_sts_reg__1__POS EQU 1
Status_Reg_MOTORS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Status_Reg_MOTORS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Status_Reg_MOTORS_sts_sts_reg__MASK EQU 0x03
Status_Reg_MOTORS_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
Status_Reg_MOTORS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Status_Reg_MOTORS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Status_Reg_MOTORS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Status_Reg_MOTORS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Status_Reg_MOTORS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Status_Reg_MOTORS_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* isr_EVENTS_IDENTIF */
isr_EVENTS_IDENTIF__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_EVENTS_IDENTIF__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_EVENTS_IDENTIF__INTC_MASK EQU 0x20
isr_EVENTS_IDENTIF__INTC_NUMBER EQU 5
isr_EVENTS_IDENTIF__INTC_PRIOR_NUM EQU 6
isr_EVENTS_IDENTIF__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_EVENTS_IDENTIF__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_EVENTS_IDENTIF__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000083FF
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__MASK EQU 0x01
Dedicated_Output__PC EQU CYREG_PRT0_PC0
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
