m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2
Eadder_tb
Z1 w1586306316
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/adder_tb.vhd
Z7 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/adder_tb.vhd
l0
L66
V6=Zg@=;YfWUb=_AE1LRaX2
!s100 >@GFT^N>eo6SbVIWACobi1
Z8 OV;C;10.5b;63
32
Z9 !s110 1586306883
!i10b 1
Z10 !s108 1586306883.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/adder_tb.vhd|
Z12 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/adder_tb.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 8 adder_tb 0 22 6=Zg@=;YfWUb=_AE1LRaX2
l126
L80
VFEESe=Z0`i[ZaPXM0JWhL1
!s100 GQPT4HjaLPZKbVcAcG^e`0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Efulladd
Z15 w1586306870
R2
R4
R5
R0
Z16 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/src/adder.vhd
Z17 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/src/adder.vhd
l0
L67
V`gKjXZZXjhkMg1a062Z1M2
!s100 [BM4R@7bW_2@Rk71>kkm@2
R8
32
Z18 !s110 1586306875
!i10b 1
Z19 !s108 1586306875.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/src/adder.vhd|
Z21 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/src/adder.vhd|
!i113 1
R13
R14
Abehavioural
R2
R4
R5
DEx4 work 7 fulladd 0 22 `gKjXZZXjhkMg1a062Z1M2
l101
L99
Vnn<99@b3hh8KgghEjRc[J1
!s100 7RBe7To6W@9>R?DV37XjL1
R8
32
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Einput_rom
R1
Z22 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z23 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R4
R5
R0
Z24 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Input_ROM.vhd
Z25 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Input_ROM.vhd
l0
L71
VN_CVJjG=[eLKAUIo8DVd:0
!s100 HY;c:GeAUYTN_1b;6=0K50
R8
32
Z26 !s110 1586306877
!i10b 1
Z27 !s108 1586306877.000000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Input_ROM.vhd|
Z29 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Input_ROM.vhd|
!i113 1
R13
R14
Abehavioral
R22
R23
R4
R5
DEx4 work 9 input_rom 0 22 N_CVJjG=[eLKAUIo8DVd:0
l111
L101
V^KBFb0^e6VGgL>2EmTLKa3
!s100 f1CURNTX9khE@6M3Sf;Kl0
R8
32
R26
!i10b 1
R27
R28
R29
!i113 1
R13
R14
Eoutput_rom
R1
R22
R23
R4
R5
R0
Z30 8/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Output_ROM.vhd
Z31 F/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Output_ROM.vhd
l0
L66
VEaRD3E4eYCi2[l[F;`ai63
!s100 CJ4UY2KHRI;f0Bn78^KS@2
R8
32
Z32 !s110 1586306879
!i10b 1
Z33 !s108 1586306879.000000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Output_ROM.vhd|
Z35 !s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder2/sim/Output_ROM.vhd|
!i113 1
R13
R14
Abehavioral
R22
R23
R4
R5
DEx4 work 10 output_rom 0 22 EaRD3E4eYCi2[l[F;`ai63
l101
L91
V]ZANU5]cB_j;8SYc>gXfi1
!s100 SkDYOjJB6d6Tod@Jj^8>>2
R8
32
R32
!i10b 1
R33
R34
R35
!i113 1
R13
R14
