 
****************************************
Report : qor
Design : givens_rotation
Version: T-2022.03-SP3
Date   : Fri Dec  6 21:28:08 2024
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.29
  Critical Path Slack:          12.05
  Critical Path Clk Period:     14.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.10
  Total Hold Violation:         -4.98
  No. of Hold Violations:       64.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.12
  Critical Path Slack:          13.11
  Critical Path Clk Period:     14.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              55.00
  Critical Path Length:         24.50
  Critical Path Slack:         -10.86
  Critical Path Clk Period:     14.00
  Total Negative Slack:      -2379.71
  No. of Violating Paths:      414.00
  Worst Hold Violation:       -323.75
  Total Hold Violation:      -9267.29
  No. of Hold Violations:     2644.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              22457
  Buf/Inv Cell Count:            3866
  Buf Cell Count:                 406
  Inv Cell Count:                3460
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     19111
  Sequential Cell Count:         3346
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    49155.007706
  Noncombinational Area: 22990.883387
  Buf/Inv Area:           7287.579164
  Total Buffer Area:          1023.18
  Total Inverter Area:        6264.40
  Macro/Black Box Area:      0.000000
  Net Area:              30992.266335
  -----------------------------------
  Cell Area:             72145.891092
  Design Area:          103138.157427


  Design Rules
  -----------------------------------
  Total Number of Nets:         23506
  Nets With Violations:           771
  Max Trans Violations:           771
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vizhub16.dc.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               22.28
  Overall Compile Wall Clock Time:     7.52

  --------------------------------------------------------------------

  Design  WNS: 10.86  TNS: 2379.71  Number of Violating Paths: 414


  Design (Hold)  WNS: 323.75  TNS: 9272.27  Number of Violating Paths: 2708

  --------------------------------------------------------------------


1
