vendor_name = ModelSim
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/Register_File.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/simluation.vwf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_decode0.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_decode0.v
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/decoder32.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/ALU.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/adder_32_bit.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/half_adder.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/full_adder.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/adder_8_bit.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux0.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux0.v
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_and0.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_and0.v
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_inv0.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_inv0.v
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_xor0.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_xor0.v
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_or0.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/one_bit_left_shifter.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux1.qip
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux1.v
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/left_shifter.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/l_8_shifter.bdf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/reg_32.vwf
source_file = 1, Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/db/Register_File.cbx.xml
design_name = register_32_bit
instance = comp, \Out[31]~output , Out[31]~output, register_32_bit, 1
instance = comp, \Out[30]~output , Out[30]~output, register_32_bit, 1
instance = comp, \Out[29]~output , Out[29]~output, register_32_bit, 1
instance = comp, \Out[28]~output , Out[28]~output, register_32_bit, 1
instance = comp, \Out[27]~output , Out[27]~output, register_32_bit, 1
instance = comp, \Out[26]~output , Out[26]~output, register_32_bit, 1
instance = comp, \Out[25]~output , Out[25]~output, register_32_bit, 1
instance = comp, \Out[24]~output , Out[24]~output, register_32_bit, 1
instance = comp, \Out[23]~output , Out[23]~output, register_32_bit, 1
instance = comp, \Out[22]~output , Out[22]~output, register_32_bit, 1
instance = comp, \Out[21]~output , Out[21]~output, register_32_bit, 1
instance = comp, \Out[20]~output , Out[20]~output, register_32_bit, 1
instance = comp, \Out[19]~output , Out[19]~output, register_32_bit, 1
instance = comp, \Out[18]~output , Out[18]~output, register_32_bit, 1
instance = comp, \Out[17]~output , Out[17]~output, register_32_bit, 1
instance = comp, \Out[16]~output , Out[16]~output, register_32_bit, 1
instance = comp, \Out[15]~output , Out[15]~output, register_32_bit, 1
instance = comp, \Out[14]~output , Out[14]~output, register_32_bit, 1
instance = comp, \Out[13]~output , Out[13]~output, register_32_bit, 1
instance = comp, \Out[12]~output , Out[12]~output, register_32_bit, 1
instance = comp, \Out[11]~output , Out[11]~output, register_32_bit, 1
instance = comp, \Out[10]~output , Out[10]~output, register_32_bit, 1
instance = comp, \Out[9]~output , Out[9]~output, register_32_bit, 1
instance = comp, \Out[8]~output , Out[8]~output, register_32_bit, 1
instance = comp, \Out[7]~output , Out[7]~output, register_32_bit, 1
instance = comp, \Out[6]~output , Out[6]~output, register_32_bit, 1
instance = comp, \Out[5]~output , Out[5]~output, register_32_bit, 1
instance = comp, \Out[4]~output , Out[4]~output, register_32_bit, 1
instance = comp, \Out[3]~output , Out[3]~output, register_32_bit, 1
instance = comp, \Out[2]~output , Out[2]~output, register_32_bit, 1
instance = comp, \Out[1]~output , Out[1]~output, register_32_bit, 1
instance = comp, \Out[0]~output , Out[0]~output, register_32_bit, 1
instance = comp, \clk~input , clk~input, register_32_bit, 1
instance = comp, \write_enable~input , write_enable~input, register_32_bit, 1
instance = comp, \data[31]~input , data[31]~input, register_32_bit, 1
instance = comp, \data[30]~input , data[30]~input, register_32_bit, 1
instance = comp, \data[29]~input , data[29]~input, register_32_bit, 1
instance = comp, \data[28]~input , data[28]~input, register_32_bit, 1
instance = comp, \data[27]~input , data[27]~input, register_32_bit, 1
instance = comp, \data[26]~input , data[26]~input, register_32_bit, 1
instance = comp, \data[25]~input , data[25]~input, register_32_bit, 1
instance = comp, \data[24]~input , data[24]~input, register_32_bit, 1
instance = comp, \data[23]~input , data[23]~input, register_32_bit, 1
instance = comp, \data[22]~input , data[22]~input, register_32_bit, 1
instance = comp, \data[21]~input , data[21]~input, register_32_bit, 1
instance = comp, \data[20]~input , data[20]~input, register_32_bit, 1
instance = comp, \data[19]~input , data[19]~input, register_32_bit, 1
instance = comp, \data[18]~input , data[18]~input, register_32_bit, 1
instance = comp, \data[17]~input , data[17]~input, register_32_bit, 1
instance = comp, \data[16]~input , data[16]~input, register_32_bit, 1
instance = comp, \data[15]~input , data[15]~input, register_32_bit, 1
instance = comp, \data[14]~input , data[14]~input, register_32_bit, 1
instance = comp, \data[13]~input , data[13]~input, register_32_bit, 1
instance = comp, \data[12]~input , data[12]~input, register_32_bit, 1
instance = comp, \data[11]~input , data[11]~input, register_32_bit, 1
instance = comp, \data[10]~input , data[10]~input, register_32_bit, 1
instance = comp, \data[9]~input , data[9]~input, register_32_bit, 1
instance = comp, \data[8]~input , data[8]~input, register_32_bit, 1
instance = comp, \data[7]~input , data[7]~input, register_32_bit, 1
instance = comp, \data[6]~input , data[6]~input, register_32_bit, 1
instance = comp, \data[5]~input , data[5]~input, register_32_bit, 1
instance = comp, \data[4]~input , data[4]~input, register_32_bit, 1
instance = comp, \data[3]~input , data[3]~input, register_32_bit, 1
instance = comp, \data[2]~input , data[2]~input, register_32_bit, 1
instance = comp, \data[1]~input , data[1]~input, register_32_bit, 1
instance = comp, \data[0]~input , data[0]~input, register_32_bit, 1
instance = comp, \clear~input , clear~input, register_32_bit, 1
