
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18190 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1448.770 ; gain = 84.887 ; free physical = 16771 ; free virtual = 35397
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/main.v:1]
INFO: [Synth 8-6157] synthesizing module 'ip_clk_wiz' [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/ip_clk_wiz.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.runs/synth_1/.Xil/Vivado-18174-szn-thinkpad/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.runs/synth_1/.Xil/Vivado-18174-szn-thinkpad/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ip_clk_wiz' (2#1) [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/ip_clk_wiz.v:1]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/ad_wave_rec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/ad_wave_rec.v:1]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/da_wave_send.v:1]
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (4#1) [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/da_wave_send.v:1]
INFO: [Synth 8-6157] synthesizing module 'cop' [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/cop.v:2]
	Parameter POS_HIG_LEVEL bound to: 8'b00000000 
	Parameter POS_MED_LEVEL bound to: 8'b00101011 
	Parameter POS_LOW_LEVEL bound to: 8'b01010110 
	Parameter NEG_HIG_LEVEL bound to: 8'b11111111 
	Parameter NEG_MED_LEVEL bound to: 8'b11010100 
	Parameter NEG_LOW_LEVEL bound to: 8'b10101001 
	Parameter POS_DELAY bound to: 17'b11000011010001001 
	Parameter NEG_DELAY bound to: 17'b11000011010001001 
	Parameter POS_HIG_LEVEL_TIME bound to: 8'b00000010 
	Parameter POS_MED_LEVEL_TIME bound to: 8'b00000110 
	Parameter POS_LOW_LEVEL_TIME bound to: 8'b00000010 
	Parameter NEG_HIG_LEVEL_TIME bound to: 8'b00000010 
	Parameter NEG_MED_LEVEL_TIME bound to: 8'b00000110 
	Parameter NEG_LOW_LEVEL_TIME bound to: 8'b00000010 
	Parameter POS_FLAG_LEVEL bound to: 8'b11101011 
	Parameter NEG_FLAG_LEVEL bound to: 8'b00010100 
INFO: [Synth 8-6155] done synthesizing module 'cop' (5#1) [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/cop.v:2]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/new/main.v:1]
WARNING: [Synth 8-3331] design da_wave_send has unconnected port sys_rst_n
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port sys_rst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.520 ; gain = 129.637 ; free physical = 16781 ; free virtual = 35408
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.520 ; gain = 129.637 ; free physical = 16781 ; free virtual = 35408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.520 ; gain = 129.637 ; free physical = 16781 ; free virtual = 35408
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_ip_clk_wiz/u_clk_wiz_0'
Finished Parsing XDC File [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_ip_clk_wiz/u_clk_wiz_0'
Parsing XDC File [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.574 ; gain = 0.000 ; free physical = 16486 ; free virtual = 35113
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.574 ; gain = 0.000 ; free physical = 16486 ; free virtual = 35113
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.574 ; gain = 0.000 ; free physical = 16486 ; free virtual = 35113
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.574 ; gain = 0.000 ; free physical = 16486 ; free virtual = 35113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16565 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16565 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u_ip_clk_wiz/u_clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16566 ; free virtual = 35194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16557 ; free virtual = 35184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u_cop/da_data_reg[0]' (FDPE) to 'u_cop/da_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cop/da_data_reg[2]' (FDPE) to 'u_cop/da_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cop/da_data_reg[3]' (FDPE) to 'u_cop/da_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_cop/da_data_reg[4]' (FDPE) to 'u_cop/da_data_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16563 ; free virtual = 35192
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ip_clk_wiz/u_clk_wiz_0/clk_100m' to pin 'u_ip_clk_wiz/u_clk_wiz_0/bbstub_clk_100m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ip_clk_wiz/u_clk_wiz_0/clk_25m' to pin 'u_ip_clk_wiz/u_clk_wiz_0/bbstub_clk_25m/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16438 ; free virtual = 35067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16431 ; free virtual = 35060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16429 ; free virtual = 35058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16431 ; free virtual = 35060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16431 ; free virtual = 35060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16430 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16431 ; free virtual = 35060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16430 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16430 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    10|
|3     |LUT1      |     8|
|4     |LUT2      |    15|
|5     |LUT3      |    18|
|6     |LUT4      |    31|
|7     |LUT5      |    14|
|8     |LUT6      |    26|
|9     |FDCE      |    93|
|10    |FDPE      |     7|
|11    |IBUF      |     9|
|12    |OBUF      |    10|
+------+----------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   244|
|2     |  u_cop        |cop        |   221|
|3     |  u_ip_clk_wiz |ip_clk_wiz |     4|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16429 ; free virtual = 35058
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1877.574 ; gain = 129.637 ; free physical = 16487 ; free virtual = 35116
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.574 ; gain = 513.691 ; free physical = 16487 ; free virtual = 35116
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.574 ; gain = 0.000 ; free physical = 16426 ; free virtual = 35055
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1877.574 ; gain = 525.258 ; free physical = 16484 ; free virtual = 35113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.574 ; gain = 0.000 ; free physical = 16484 ; free virtual = 35113
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zenanshi/ZYNQStation/AC_SICMOS/AC_SICMOS.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 29 16:23:39 2021...
