# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:20:57 on Sep 12,2025
# vlog -reportprogress 300 dff.v "+acc" 
# -- Compiling module dff
# -- Compiling module dff_tb
# 
# Top level modules:
# 	dff_tb
# End time: 15:20:57 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim dff_tb 
# Start time: 15:20:57 on Sep 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dff_tb(fast)
# Loading work.dff(fast)
# rst=0 clk=0 din=x q=x qn=z Time=0
# rst=0 clk=1 din=x q=0 qn=z Time=5
# rst=1 clk=0 din=0 q=0 qn=z Time=10
# rst=1 clk=1 din=0 q=0 qn=z Time=15
# rst=1 clk=0 din=1 q=0 qn=z Time=20
# rst=1 clk=1 din=1 q=1 qn=z Time=25
# rst=1 clk=0 din=1 q=1 qn=z Time=30
# rst=1 clk=1 din=1 q=1 qn=z Time=35
# rst=1 clk=0 din=1 q=1 qn=z Time=40
# rst=1 clk=1 din=1 q=1 qn=z Time=45
# rst=1 clk=0 din=1 q=1 qn=z Time=50
# rst=1 clk=1 din=1 q=1 qn=z Time=55
# rst=1 clk=0 din=1 q=1 qn=z Time=60
# rst=1 clk=1 din=1 q=1 qn=z Time=65
# rst=1 clk=0 din=1 q=1 qn=z Time=70
# rst=1 clk=1 din=1 q=1 qn=z Time=75
# rst=1 clk=0 din=0 q=1 qn=z Time=80
# rst=1 clk=1 din=0 q=0 qn=z Time=85
# rst=1 clk=0 din=1 q=0 qn=z Time=90
# rst=1 clk=1 din=1 q=1 qn=z Time=95
# ** Note: $stop    : dff.v(50)
#    Time: 100 ns  Iteration: 0  Instance: /dff_tb
# Break in Module dff_tb at dff.v line 50
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:21:31 on Sep 12,2025
# vlog -reportprogress 300 dff.v "+acc" 
# -- Compiling module dff
# -- Compiling module dff_tb
# 
# Top level modules:
# 	dff_tb
# End time: 15:21:31 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:21:33 on Sep 12,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim dff_tb 
# Start time: 15:21:33 on Sep 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dff_tb(fast)
# Loading work.dff(fast)
# rst=0 clk=0 din=x q=x qn=x Time=0
# rst=0 clk=1 din=x q=0 qn=1 Time=5
# rst=1 clk=0 din=0 q=0 qn=1 Time=10
# rst=1 clk=1 din=0 q=0 qn=1 Time=15
# rst=1 clk=0 din=1 q=0 qn=1 Time=20
# rst=1 clk=1 din=1 q=1 qn=0 Time=25
# rst=1 clk=0 din=1 q=1 qn=0 Time=30
# rst=1 clk=1 din=1 q=1 qn=0 Time=35
# rst=1 clk=0 din=1 q=1 qn=0 Time=40
# rst=1 clk=1 din=1 q=1 qn=0 Time=45
# rst=1 clk=0 din=1 q=1 qn=0 Time=50
# rst=1 clk=1 din=1 q=1 qn=0 Time=55
# rst=1 clk=0 din=1 q=1 qn=0 Time=60
# rst=1 clk=1 din=1 q=1 qn=0 Time=65
# rst=1 clk=0 din=1 q=1 qn=0 Time=70
# rst=1 clk=1 din=1 q=1 qn=0 Time=75
# rst=1 clk=0 din=0 q=1 qn=0 Time=80
# rst=1 clk=1 din=0 q=0 qn=1 Time=85
# rst=1 clk=0 din=1 q=0 qn=1 Time=90
# rst=1 clk=1 din=1 q=1 qn=0 Time=95
# ** Note: $stop    : dff.v(50)
#    Time: 100 ns  Iteration: 0  Instance: /dff_tb
# Break in Module dff_tb at dff.v line 50
quit -sim
# End time: 15:22:26 on Sep 12,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
