TimeQuest Timing Analyzer report for SYSTEM
Tue May 26 02:37:00 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 13. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 14. Slow Model Setup: 'usonic[9]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 16. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 18. Slow Model Hold: 'usonic[9]'
 19. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 20. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 21. Slow Model Minimum Pulse Width: 'usonic[9]'
 22. Slow Model Minimum Pulse Width: 'iCLK_50'
 23. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 37. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 38. Fast Model Setup: 'usonic[9]'
 39. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 40. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 41. Fast Model Hold: 'usonic[9]'
 42. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 43. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 44. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 45. Fast Model Minimum Pulse Width: 'usonic[9]'
 46. Fast Model Minimum Pulse Width: 'iCLK_50'
 47. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Propagation Delay
 53. Minimum Propagation Delay
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Progagation Delay
 60. Minimum Progagation Delay
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SYSTEM                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] }  ;
; iCLK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                  ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|SPI_CLK }      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] } ;
; usonic[9]                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { usonic[9] }                                ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 129.9 MHz  ; 129.9 MHz       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;      ;
; 298.33 MHz ; 298.33 MHz      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;      ;
; 302.94 MHz ; 302.94 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;      ;
; 421.59 MHz ; 421.59 MHz      ; usonic[9]                                ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -3.448 ; -168.249      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -2.495 ; -41.267       ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -2.352 ; -76.050       ;
; usonic[9]                                ; -1.372 ; -13.720       ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -1.635 ; -3.483        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -0.060 ; -0.109        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -0.029 ; -0.029        ;
; usonic[9]                                ; 0.054  ; 0.000         ;
+------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.500 ; -25.000       ;
; usonic[9]                                ; -0.500 ; -10.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; 10.373 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                                                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.448 ; counter_burst[8]                                                                                                                 ; usonicpulse                                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.042     ; 1.442      ;
; -3.350 ; counter_burst[6]                                                                                                                 ; usonicpulse                                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.042     ; 1.344      ;
; -3.299 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.148     ; 2.116      ;
; -3.240 ; counter_burst[9]                                                                                                                 ; usonicpulse                                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.042     ; 1.234      ;
; -3.213 ; counter_burst[7]                                                                                                                 ; usonicpulse                                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.042     ; 1.207      ;
; -3.175 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.141     ; 1.999      ;
; -3.147 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.128     ; 1.984      ;
; -3.115 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.135     ; 1.945      ;
; -3.112 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.126     ; 1.951      ;
; -3.107 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.148     ; 1.924      ;
; -3.091 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.922      ;
; -3.073 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.130     ; 1.908      ;
; -3.040 ; counter_burst[5]                                                                                                                 ; usonicpulse                                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.042     ; 1.034      ;
; -3.023 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.143     ; 1.845      ;
; -2.732 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.155     ; 1.542      ;
; -2.722 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.132     ; 1.555      ;
; -2.719 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.171     ; 1.513      ;
; -2.704 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.153     ; 1.516      ;
; -2.701 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.144     ; 1.522      ;
; -2.701 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.166     ; 1.500      ;
; -2.700 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.146     ; 1.519      ;
; -2.699 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.166     ; 1.498      ;
; -2.696 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.153     ; 1.508      ;
; -2.693 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.150     ; 1.508      ;
; -2.689 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.156     ; 1.498      ;
; -2.686 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.159     ; 1.492      ;
; -2.684 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.141     ; 1.508      ;
; -2.666 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.497      ;
; -2.663 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.132     ; 1.496      ;
; -2.661 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.148     ; 1.478      ;
; -2.658 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.145     ; 1.478      ;
; -2.570 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.122     ; 1.413      ;
; -2.451 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.143     ; 1.273      ;
; -2.450 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.133     ; 1.282      ;
; -2.444 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.150     ; 1.259      ;
; -2.430 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.127     ; 1.268      ;
; -2.428 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.131     ; 1.262      ;
; -2.426 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.142     ; 1.249      ;
; -2.426 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.141     ; 1.250      ;
; -2.416 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.121     ; 1.260      ;
; -2.413 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.125     ; 1.253      ;
; -2.406 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.136     ; 1.235      ;
; -2.406 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.126     ; 1.245      ;
; -2.394 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.124     ; 1.235      ;
; -2.388 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.143     ; 1.210      ;
; -2.384 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.215      ;
; -2.377 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.140     ; 1.202      ;
; -2.377 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.148     ; 1.194      ;
; -2.377 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.208      ;
; -2.376 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.143     ; 1.198      ;
; -2.376 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.137     ; 1.204      ;
; -2.372 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.143     ; 1.194      ;
; -2.368 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.133     ; 1.200      ;
; -2.368 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.133     ; 1.200      ;
; -2.365 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.196      ;
; -2.362 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.136     ; 1.191      ;
; -2.362 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.133     ; 1.194      ;
; -2.360 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.191      ;
; -2.354 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.129     ; 1.190      ;
; -2.351 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.182      ;
; -2.214 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_ON                                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.436     ; 0.814      ;
; -2.214 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_FIN_PREV                                                                                                                                                                                            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.436     ; 0.814      ;
; -2.209 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_FIN_EDGE                                                                                                                                                                                            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.436     ; 0.809      ;
; -2.120 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.132     ; 0.953      ;
; -2.120 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.128     ; 0.957      ;
; -2.111 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.128     ; 0.948      ;
; -2.106 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.132     ; 0.939      ;
; -2.105 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.131     ; 0.939      ;
; -1.968 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                                  ; WR_PREV                                                                                                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.805      ;
; -1.968 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                                  ; WR_EDGE                                                                                                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.805      ;
; -0.177 ; usonic[9]                                                                                                                        ; usonicpulse                                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.150      ; 1.113      ;
; -0.173 ; usonic[9]                                                                                                                        ; usonic[9]                                                                                                                                                                                                ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.150      ; 1.109      ;
; 0.319  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                              ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.323  ; usonic[9]                                                                                                                        ; usonicpulse                                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.150      ; 1.113      ;
; 0.327  ; usonic[9]                                                                                                                        ; usonic[9]                                                                                                                                                                                                ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.150      ; 1.109      ;
; 0.330  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.201      ; 0.657      ;
; 0.819  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                              ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.830  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.201      ; 0.657      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.302 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.072      ; 7.735      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
; 17.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.075      ; 7.717      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.495 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.381      ; 5.912      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.433 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.371      ; 5.840      ;
; -2.301 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.013      ; 3.350      ;
; -2.276 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.016      ; 3.328      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.262 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.373      ; 5.671      ;
; -2.237 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.005      ; 3.278      ;
; -2.237 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.005      ; 3.278      ;
; -2.237 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.005      ; 3.278      ;
; -2.229 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.001      ; 3.266      ;
; -2.213 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.014     ; 3.235      ;
; -2.212 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.008      ; 3.256      ;
; -2.212 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.008      ; 3.256      ;
; -2.212 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.008      ; 3.256      ;
; -2.204 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.004      ; 3.244      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.199 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.380      ; 5.615      ;
; -2.190 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.013      ; 3.239      ;
; -2.188 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.011     ; 3.213      ;
; -2.126 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.005      ; 3.167      ;
; -2.126 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.005      ; 3.167      ;
; -2.126 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.005      ; 3.167      ;
; -2.118 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.001      ; 3.155      ;
; -2.102 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.014     ; 3.124      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -2.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.386      ; 5.451      ;
; -1.971 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.007      ; 3.014      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.965 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.385      ; 5.386      ;
; -1.946 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.010      ; 2.992      ;
; -1.891 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.010      ; 2.937      ;
; -1.882 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.395      ; 5.313      ;
; -1.882 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.395      ; 5.313      ;
; -1.882 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.395      ; 5.313      ;
; -1.882 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.395      ; 5.313      ;
; -1.882 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.395      ; 5.313      ;
; -1.882 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.395      ; 5.313      ;
; -1.882 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.395      ; 5.313      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.352 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 3.387      ;
; -2.343 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.389      ;
; -2.316 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 3.355      ;
; -2.199 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 3.234      ;
; -2.190 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.236      ;
; -2.187 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 3.228      ;
; -2.185 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 3.209      ;
; -2.170 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 3.209      ;
; -2.163 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 3.202      ;
; -2.135 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 3.172      ;
; -2.065 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 3.100      ;
; -2.056 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.102      ;
; -2.034 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 3.075      ;
; -2.032 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 3.056      ;
; -2.029 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 3.068      ;
; -2.017 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 3.056      ;
; -1.982 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 3.019      ;
; -1.900 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.941      ;
; -1.898 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 2.922      ;
; -1.883 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.922      ;
; -1.866 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.900      ;
; -1.848 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.885      ;
; -1.840 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.881      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.807 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.845      ;
; -1.731 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.039     ; 2.728      ;
; -1.713 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.747      ;
; -1.687 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.728      ;
; -1.686 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.713      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.692      ;
; -1.583 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.616      ;
; -1.579 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.613      ;
; -1.578 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.039     ; 2.575      ;
; -1.569 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.588      ;
; -1.569 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.588      ;
; -1.569 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.588      ;
; -1.569 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.588      ;
; -1.553 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.594      ;
; -1.533 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.560      ;
; -1.532 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.568      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.558      ;
; -1.513 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.546      ;
; -1.494 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.540      ;
; -1.444 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.039     ; 2.441      ;
; -1.442 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.475      ;
; -1.416 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.435      ;
; -1.416 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.435      ;
; -1.416 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.435      ;
; -1.416 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.435      ;
; -1.403 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.434      ;
; -1.399 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.426      ;
; -1.397 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.422      ;
; -1.389 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.422      ;
; -1.341 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.387      ;
; -1.285 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.324      ;
; -1.285 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.324      ;
; -1.285 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.324      ;
; -1.285 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.324      ;
; -1.282 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.301      ;
; -1.282 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.301      ;
; -1.282 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.301      ;
; -1.282 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.301      ;
; -1.250 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.281      ;
; -1.244 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.269      ;
; -1.222 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.255      ;
; -1.207 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.253      ;
; -1.201 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.237      ;
; -1.191 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.227      ;
; -1.159 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.195      ;
; -1.156 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.192      ;
; -1.152 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.185      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.372 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.372 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.408      ;
; -1.349 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.349 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.385      ;
; -1.274 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.216 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.216 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.252      ;
; -1.137 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.137 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.173      ;
; -1.135 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.135 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.171      ;
; -1.107 ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.143      ;
; -1.105 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.105 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.141      ;
; -1.036 ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.072      ;
; -1.004 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.040      ;
; -0.965 ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.001      ;
; -0.945 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.945 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.981      ;
; -0.894 ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.930      ;
; -0.823 ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.859      ;
; -0.752 ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.788      ;
; -0.707 ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.681 ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.717      ;
; -0.610 ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.646      ;
; -0.451 ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.487      ;
; -0.065 ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.101      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.635 ; MBED_ON                                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.436      ; 1.067      ;
; -1.480 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.436      ; 1.222      ;
; -0.440 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.426      ; 2.252      ;
; -0.424 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.411      ; 2.253      ;
; -0.401 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.430      ; 2.295      ;
; -0.367 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.430      ; 2.329      ;
; -0.189 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.430      ; 2.507      ;
; -0.063 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.426      ; 2.629      ;
; -0.027 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.439      ; 2.678      ;
; -0.009 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.430      ; 2.687      ;
; -0.008 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.430      ; 2.688      ;
; 0.016  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.441      ; 2.723      ;
; 0.026  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.430      ; 2.722      ;
; 0.087  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.425      ; 2.778      ;
; 0.234  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.425      ; 2.925      ;
; 0.264  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.435      ; 2.965      ;
; 0.264  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.413      ; 2.943      ;
; 0.319  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.411      ; 2.996      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.397  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.391      ; 3.054      ;
; 0.435  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.424      ; 3.125      ;
; 0.442  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.429      ; 3.137      ;
; 0.501  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.429      ; 3.196      ;
; 0.519  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.785      ;
; 0.575  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.424      ; 3.265      ;
; 0.604  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.439      ; 3.309      ;
; 0.605  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.425      ; 3.296      ;
; 0.625  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.425      ; 3.316      ;
; 0.702  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.441      ; 3.409      ;
; 0.709  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.435      ; 3.410      ;
; 0.734  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.003      ;
; 0.736  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.005      ;
; 0.773  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.413      ; 3.452      ;
; 0.778  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.438      ; 3.482      ;
; 0.825  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.825  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.826  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.092      ;
; 0.898  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.432      ; 3.596      ;
; 0.994  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.391      ; 3.651      ;
; 0.999  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.268      ;
; 0.999  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.268      ;
; 1.014  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.283      ;
; 1.014  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.283      ;
; 1.037  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.438      ; 3.741      ;
; 1.047  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.432      ; 3.745      ;
; 1.067  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.003     ; 1.330      ;
; 1.113  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 1.391      ;
; 1.208  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.474      ;
; 1.215  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.273  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.003     ; 1.536      ;
; 1.274  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.004      ; 1.544      ;
; 1.300  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.009     ; 1.557      ;
; 1.304  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.573      ;
; 1.304  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 1.573      ;
; 1.383  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.034      ; 1.683      ;
; 1.499  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.765      ;
; 1.499  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.765      ;
; 1.520  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 1.788      ;
; 1.550  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.006      ; 1.822      ;
; 1.563  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.010     ; 1.819      ;
; 1.591  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.857      ;
; 1.601  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.019     ; 1.848      ;
; 1.602  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.007      ; 1.875      ;
; 1.619  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.031     ; 1.854      ;
; 1.620  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.015      ; 1.901      ;
; 1.645  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.017      ; 1.928      ;
; 1.661  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.927      ;
; 1.680  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.946      ;
; 1.720  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.015      ; 2.001      ;
; 1.732  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.998      ;
; 1.732  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.998      ;
; 1.732  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.998      ;
; 1.732  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.998      ;
; 1.737  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.003      ;
; 1.739  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.019      ; 2.024      ;
; 1.743  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.017     ; 1.992      ;
; 1.744  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.010      ;
; 1.751  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.017      ;
; 1.754  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.020      ;
; 1.821  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.087      ;
; 1.825  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.091      ;
; 1.843  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.109      ;
; 1.843  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.109      ;
; 1.843  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.109      ;
; 1.843  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.109      ;
; 1.889  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.009      ; 2.164      ;
; 1.894  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.160      ;
; 1.895  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.161      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg0 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg1 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg2 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg3 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg4 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg6 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg7 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg8 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
; 1.905  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg9 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.386      ; 4.557      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.060 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.201      ; 0.657      ;
; -0.049 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; usonic[0]                                                                                                                                            ; usonic[0]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.440  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.201      ; 0.657      ;
; 0.443  ; usonic[9]                                                                                                                                            ; usonic[9]                                                                                                                                                                                ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.150      ; 1.109      ;
; 0.447  ; usonic[9]                                                                                                                                            ; usonicpulse                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.150      ; 1.113      ;
; 0.451  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK[13]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK_PREV                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.536  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.540  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.656  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.660  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.753  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.020      ;
; 0.754  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.020      ;
; 0.758  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.024      ;
; 0.787  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.794  ; usonic[8]                                                                                                                                            ; usonic[8]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; usonic[3]                                                                                                                                            ; usonic[3]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; usonic[6]                                                                                                                                            ; usonic[6]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[11]                                                                                                                                         ; MBED_CLK[11]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; usonic[0]                                                                                                                                            ; usonic[1]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.821  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.822  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.828  ; usonic[7]                                                                                                                                            ; usonic[7]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[10]                                                                                                                                         ; MBED_CLK[10]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[12]                                                                                                                                         ; MBED_CLK[12]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[2]                                                                                                                                            ; usonic[2]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; usonic[4]                                                                                                                                            ; usonic[4]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; usonic[5]                                                                                                                                            ; usonic[5]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; MBED_ON                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.106      ;
; 0.851  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.854  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.943  ; usonic[9]                                                                                                                                            ; usonic[9]                                                                                                                                                                                ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.150      ; 1.109      ;
; 0.947  ; usonic[9]                                                                                                                                            ; usonicpulse                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.150      ; 1.113      ;
; 0.971  ; RST                                                                                                                                                  ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.997  ; clk_sample[0]                                                                                                                                        ; MBED_CLK[1]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 1.003  ; usonic[1]                                                                                                                                            ; usonic[1]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.269      ;
; 1.039  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.305      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
; 1.125  ; RST                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 1.425      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.029 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.227      ; 2.464      ;
; 0.019  ; MBED_CLK[4]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.227      ; 2.512      ;
; 0.147  ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.227      ; 2.640      ;
; 0.158  ; MBED_CLK[5]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.227      ; 2.651      ;
; 0.390  ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.227      ; 2.883      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.520  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.786      ;
; 0.521  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.794      ;
; 0.529  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.796      ;
; 0.532  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.798      ;
; 0.655  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.921      ;
; 0.657  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.923      ;
; 0.662  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.928      ;
; 0.699  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.962      ;
; 0.751  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.017      ;
; 0.756  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.022      ;
; 0.784  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.053      ;
; 0.788  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.057      ;
; 0.793  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.059      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.063      ;
; 0.800  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.066      ;
; 0.802  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.071      ;
; 0.815  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.081      ;
; 0.828  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.094      ;
; 0.830  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.833  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.099      ;
; 0.967  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.236      ;
; 0.967  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.236      ;
; 0.967  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.236      ;
; 0.973  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.242      ;
; 0.974  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.243      ;
; 0.976  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.245      ;
; 0.977  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.246      ;
; 0.982  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.248      ;
; 1.010  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.279      ;
; 1.010  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.279      ;
; 1.011  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.280      ;
; 1.012  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.281      ;
; 1.053  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.322      ;
; 1.086  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.352      ;
; 1.089  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.355      ;
; 1.095  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.361      ;
; 1.097  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.363      ;
; 1.188  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.454      ;
; 1.190  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.456      ;
; 1.190  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.456      ;
; 1.191  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.457      ;
; 1.194  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.460      ;
; 1.201  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.470      ;
; 1.202  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.468      ;
; 1.220  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.486      ;
; 1.226  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.488      ;
; 1.232  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.013     ; 1.485      ;
; 1.235  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.002     ; 1.499      ;
; 1.242  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.008      ; 1.516      ;
; 1.267  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.017     ; 1.516      ;
; 1.272  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.017     ; 1.521      ;
; 1.310  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.576      ;
; 1.317  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.583      ;
; 1.319  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.585      ;
; 1.321  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.587      ;
; 1.321  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.587      ;
; 1.329  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.595      ;
; 1.329  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.595      ;
; 1.329  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.595      ;
; 1.330  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.597      ;
; 1.351  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.617      ;
; 1.351  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.617      ;
; 1.352  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.621      ;
; 1.352  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.621      ;
; 1.362  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.628      ;
; 1.362  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.628      ;
; 1.367  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.633      ;
; 1.368  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.634      ;
; 1.368  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.634      ;
; 1.457  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.725      ;
; 1.459  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.727      ;
; 1.460  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.728      ;
; 1.461  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.729      ;
; 1.463  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.731      ;
; 1.469  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.737      ;
; 1.470  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.738      ;
; 1.471  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.739      ;
+--------+------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usonic[9]'                                                                                                                 ;
+-------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.054 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.054 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.374      ;
; 0.297 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.297 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.054      ; 3.617      ;
; 0.542 ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.808      ;
; 0.802 ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.068      ;
; 0.809 ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.075      ;
; 0.812 ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.078      ;
; 0.835 ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.101      ;
; 0.840 ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.107      ;
; 1.000 ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.266      ;
; 1.032 ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.298      ;
; 1.192 ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.458      ;
; 1.192 ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.458      ;
; 1.195 ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.461      ;
; 1.221 ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.487      ;
; 1.226 ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.492      ;
; 1.227 ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.493      ;
; 1.263 ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.529      ;
; 1.263 ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.529      ;
; 1.266 ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.532      ;
; 1.277 ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.543      ;
; 1.297 ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.563      ;
; 1.298 ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.564      ;
; 1.334 ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.600      ;
; 1.337 ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.603      ;
; 1.348 ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.614      ;
; 1.368 ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.634      ;
; 1.369 ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.635      ;
; 1.380 ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.646      ;
; 1.383 ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.649      ;
; 1.405 ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.671      ;
; 1.408 ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.674      ;
; 1.418 ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.684      ;
; 1.419 ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.685      ;
; 1.439 ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.705      ;
; 1.440 ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.706      ;
; 1.451 ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.717      ;
; 1.454 ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.720      ;
; 1.476 ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.742      ;
; 1.477 ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477 ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.490 ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.756      ;
; 1.510 ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.776      ;
; 1.511 ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.777      ;
; 1.522 ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.788      ;
; 1.525 ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.791      ;
; 1.547 ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.813      ;
; 1.561 ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.827      ;
; 1.581 ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.847      ;
; 1.593 ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.859      ;
; 1.632 ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.898      ;
; 1.652 ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.918      ;
; 1.664 ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.930      ;
; 1.703 ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.969      ;
; 1.715 ; counter_burst[1] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.981      ;
; 1.715 ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.981      ;
; 1.735 ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.001      ;
; 1.806 ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.072      ;
; 1.875 ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.141      ;
; 1.875 ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.141      ;
; 1.875 ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.141      ;
; 1.875 ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.141      ;
; 1.875 ; counter_burst[5] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.141      ;
; 1.877 ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.143      ;
; 1.905 ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.171      ;
; 1.905 ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.171      ;
; 1.905 ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.171      ;
; 1.905 ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.171      ;
; 1.907 ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; counter_burst[7] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; counter_burst[7] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.173      ;
+-------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; 6.936 ; 6.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 6.936 ; 6.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.679 ; 7.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.679 ; 7.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.074 ; 5.074 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.074 ; 5.074 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.224 ; 5.224 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; -6.706 ; -6.706 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -6.706 ; -6.706 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -7.449 ; -7.449 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -7.449 ; -7.449 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.844 ; -4.844 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.844 ; -4.844 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.994 ; -4.994 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.994 ; -4.994 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -5.013 ; -5.013 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 9.051  ; 9.051  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[24] ; iCLK_50                                  ; 9.051  ; 9.051  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[25] ; iCLK_50                                  ; 8.086  ; 8.086  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; iCLK_50                                  ; 15.968 ; 15.968 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[0] ; iCLK_50                                  ; 15.968 ; 15.968 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[1] ; iCLK_50                                  ; 15.267 ; 15.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[2] ; iCLK_50                                  ; 14.576 ; 14.576 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[3] ; iCLK_50                                  ; 15.029 ; 15.029 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[4] ; iCLK_50                                  ; 14.790 ; 14.790 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[5] ; iCLK_50                                  ; 14.771 ; 14.771 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[6] ; iCLK_50                                  ; 14.557 ; 14.557 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX1_D[*]  ; iCLK_50                                  ; 13.311 ; 13.311 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[0] ; iCLK_50                                  ; 13.311 ; 13.311 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[1] ; iCLK_50                                  ; 12.586 ; 12.586 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[2] ; iCLK_50                                  ; 12.341 ; 12.341 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[3] ; iCLK_50                                  ; 12.593 ; 12.593 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[4] ; iCLK_50                                  ; 12.317 ; 12.317 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[5] ; iCLK_50                                  ; 12.787 ; 12.787 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[6] ; iCLK_50                                  ; 12.558 ; 12.558 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX2_D[*]  ; iCLK_50                                  ; 16.745 ; 16.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[0] ; iCLK_50                                  ; 16.745 ; 16.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[1] ; iCLK_50                                  ; 15.011 ; 15.011 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[2] ; iCLK_50                                  ; 16.577 ; 16.577 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[3] ; iCLK_50                                  ; 15.447 ; 15.447 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[4] ; iCLK_50                                  ; 14.264 ; 14.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[5] ; iCLK_50                                  ; 14.274 ; 14.274 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[6] ; iCLK_50                                  ; 14.304 ; 14.304 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX3_D[*]  ; iCLK_50                                  ; 13.404 ; 13.404 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[0] ; iCLK_50                                  ; 12.588 ; 12.588 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[1] ; iCLK_50                                  ; 12.895 ; 12.895 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[2] ; iCLK_50                                  ; 13.229 ; 13.229 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[3] ; iCLK_50                                  ; 12.922 ; 12.922 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[4] ; iCLK_50                                  ; 13.404 ; 13.404 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[5] ; iCLK_50                                  ; 13.175 ; 13.175 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[6] ; iCLK_50                                  ; 13.221 ; 13.221 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDG[*]    ; iCLK_50                                  ; 8.584  ; 8.584  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDG[7]   ; iCLK_50                                  ; 8.584  ; 8.584  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 8.144  ; 8.144  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 6.497  ; 6.497  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 8.144  ; 8.144  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.960  ; 8.960  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.920  ; 8.920  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.722  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.960  ; 8.960  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.764  ; 8.764  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.764  ; 8.764  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.370  ; 9.370  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.370  ; 9.370  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 6.128  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.065  ; 8.065  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.515  ; 9.515  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.515  ; 9.515  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 6.128  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 6.128  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 6.622  ; 6.622  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[24] ; iCLK_50                                  ; 7.340  ; 7.340  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[25] ; iCLK_50                                  ; 6.622  ; 6.622  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; iCLK_50                                  ; 8.995  ; 8.995  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[0] ; iCLK_50                                  ; 10.406 ; 10.406 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[1] ; iCLK_50                                  ; 9.705  ; 9.705  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[2] ; iCLK_50                                  ; 9.013  ; 9.013  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[3] ; iCLK_50                                  ; 9.468  ; 9.468  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[4] ; iCLK_50                                  ; 9.229  ; 9.229  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[5] ; iCLK_50                                  ; 9.209  ; 9.209  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[6] ; iCLK_50                                  ; 8.995  ; 8.995  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX1_D[*]  ; iCLK_50                                  ; 8.476  ; 8.476  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[0] ; iCLK_50                                  ; 9.470  ; 9.470  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[1] ; iCLK_50                                  ; 8.744  ; 8.744  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[2] ; iCLK_50                                  ; 8.500  ; 8.500  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[3] ; iCLK_50                                  ; 8.752  ; 8.752  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[4] ; iCLK_50                                  ; 8.476  ; 8.476  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[5] ; iCLK_50                                  ; 8.946  ; 8.946  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[6] ; iCLK_50                                  ; 8.712  ; 8.712  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX2_D[*]  ; iCLK_50                                  ; 9.728  ; 9.728  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[0] ; iCLK_50                                  ; 12.221 ; 12.221 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[1] ; iCLK_50                                  ; 10.492 ; 10.492 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[2] ; iCLK_50                                  ; 12.063 ; 12.063 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[3] ; iCLK_50                                  ; 10.923 ; 10.923 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[4] ; iCLK_50                                  ; 9.743  ; 9.743  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[5] ; iCLK_50                                  ; 9.728  ; 9.728  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[6] ; iCLK_50                                  ; 9.785  ; 9.785  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX3_D[*]  ; iCLK_50                                  ; 7.643  ; 7.643  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[0] ; iCLK_50                                  ; 7.643  ; 7.643  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[1] ; iCLK_50                                  ; 7.918  ; 7.918  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[2] ; iCLK_50                                  ; 8.240  ; 8.240  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[3] ; iCLK_50                                  ; 7.940  ; 7.940  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[4] ; iCLK_50                                  ; 8.457  ; 8.457  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[5] ; iCLK_50                                  ; 8.229  ; 8.229  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[6] ; iCLK_50                                  ; 8.228  ; 8.228  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDG[*]    ; iCLK_50                                  ; 8.165  ; 8.165  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDG[7]   ; iCLK_50                                  ; 8.165  ; 8.165  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 6.497  ; 6.497  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 6.497  ; 6.497  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 8.144  ; 8.144  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.722  ; 8.920  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.920  ; 8.920  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.722  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.960  ; 8.960  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.764  ; 8.764  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.764  ; 8.764  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 6.128  ; 8.065  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.370  ; 9.370  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 6.128  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.065  ; 8.065  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.515  ; 9.515  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.515  ; 9.515  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 6.128  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 6.128  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.237 ;        ;        ; 12.237 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.055 ; 12.055 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.352 ;        ;        ; 12.352 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.032 ;        ;        ; 11.032 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.345 ;        ;        ; 12.345 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.860 ; 11.860 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.975 ; 11.975 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.994 ;        ;        ; 11.994 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.044 ; 11.044 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.237 ;        ;        ; 12.237 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.055 ; 12.055 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.352 ;        ;        ; 12.352 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.032 ;        ;        ; 11.032 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.345 ;        ;        ; 12.345 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.860 ; 11.860 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.975 ; 11.975 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.994 ;        ;        ; 11.994 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.044 ; 11.044 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -1.466 ; -67.698       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.781 ; -8.530        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -0.649 ; -11.891       ;
; usonic[9]                                ; -0.141 ; -1.410        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -1.167 ; -6.574        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -0.406 ; -0.406        ;
; usonic[9]                                ; -0.335 ; -3.350        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -0.045 ; -0.075        ;
+------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.500 ; -25.000       ;
; usonic[9]                                ; -0.500 ; -10.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; 10.373 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.466 ; counter_burst[8]                                                                                                                 ; usonicpulse                                                                                                                                                                                               ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.804     ; 0.694      ;
; -1.396 ; counter_burst[6]                                                                                                                 ; usonicpulse                                                                                                                                                                                               ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.804     ; 0.624      ;
; -1.383 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.021      ;
; -1.383 ; counter_burst[9]                                                                                                                 ; usonicpulse                                                                                                                                                                                               ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.804     ; 0.611      ;
; -1.354 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.352     ; 1.001      ;
; -1.343 ; counter_burst[7]                                                                                                                 ; usonicpulse                                                                                                                                                                                               ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.804     ; 0.571      ;
; -1.336 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.346     ; 0.989      ;
; -1.319 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.350     ; 0.968      ;
; -1.305 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.344     ; 0.960      ;
; -1.304 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.364     ; 0.939      ;
; -1.303 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.350     ; 0.952      ;
; -1.294 ; counter_burst[5]                                                                                                                 ; usonicpulse                                                                                                                                                                                               ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.804     ; 0.522      ;
; -1.292 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.346     ; 0.945      ;
; -1.251 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.356     ; 0.894      ;
; -1.120 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.368     ; 0.751      ;
; -1.117 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.384     ; 0.732      ;
; -1.109 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.350     ; 0.758      ;
; -1.109 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 0.728      ;
; -1.108 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.379     ; 0.728      ;
; -1.103 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.367     ; 0.735      ;
; -1.098 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.358     ; 0.739      ;
; -1.097 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.372     ; 0.724      ;
; -1.097 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.364     ; 0.732      ;
; -1.096 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.372     ; 0.723      ;
; -1.094 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.368     ; 0.725      ;
; -1.094 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 0.732      ;
; -1.084 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.356     ; 0.727      ;
; -1.075 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.348     ; 0.726      ;
; -1.074 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.363     ; 0.710      ;
; -1.069 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 0.709      ;
; -1.069 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 0.719      ;
; -1.017 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.339     ; 0.677      ;
; -0.987 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.357     ; 0.629      ;
; -0.980 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.365     ; 0.614      ;
; -0.977 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 0.627      ;
; -0.963 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.357     ; 0.605      ;
; -0.962 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.354     ; 0.607      ;
; -0.962 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.347     ; 0.614      ;
; -0.961 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.343     ; 0.617      ;
; -0.952 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.339     ; 0.612      ;
; -0.949 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.336     ; 0.612      ;
; -0.944 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 0.594      ;
; -0.943 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.356     ; 0.586      ;
; -0.943 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.341     ; 0.601      ;
; -0.941 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 0.581      ;
; -0.940 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.350     ; 0.589      ;
; -0.939 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 0.577      ;
; -0.939 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.350     ; 0.588      ;
; -0.938 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.354     ; 0.583      ;
; -0.937 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.352     ; 0.584      ;
; -0.935 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.357     ; 0.577      ;
; -0.934 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.339     ; 0.594      ;
; -0.933 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.348     ; 0.584      ;
; -0.932 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.347     ; 0.584      ;
; -0.931 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.351     ; 0.579      ;
; -0.931 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 0.581      ;
; -0.928 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 0.578      ;
; -0.926 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 0.576      ;
; -0.924 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.344     ; 0.579      ;
; -0.918 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]                                                                                    ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.348     ; 0.569      ;
; -0.904 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.527     ; 0.409      ;
; -0.903 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.527     ; 0.408      ;
; -0.898 ; SPI_MASTER_UC:mbed_instant|FIN                                                                                                   ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.527     ; 0.403      ;
; -0.813 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.345     ; 0.467      ;
; -0.813 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.342     ; 0.470      ;
; -0.808 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.346     ; 0.461      ;
; -0.808 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.346     ; 0.461      ;
; -0.808 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]                                                                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.342     ; 0.465      ;
; -0.776 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                                  ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.402      ;
; -0.775 ; SPI_MASTER_ADC:ADC0_instant|FIN                                                                                                  ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.401      ;
; 0.190  ; usonic[9]                                                                                                                        ; usonicpulse                                                                                                                                                                                               ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.069      ; 0.552      ;
; 0.218  ; usonic[9]                                                                                                                        ; usonic[9]                                                                                                                                                                                                 ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.069      ; 0.524      ;
; 0.410  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                              ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.425  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.119      ; 0.367      ;
; 0.690  ; usonic[9]                                                                                                                        ; usonicpulse                                                                                                                                                                                               ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.069      ; 0.552      ;
; 0.718  ; usonic[9]                                                                                                                        ; usonic[9]                                                                                                                                                                                                 ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.069      ; 0.524      ;
; 0.910  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                              ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.925  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.119      ; 0.367      ;
; 21.298 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.090      ; 3.791      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.398 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.078      ; 3.679      ;
; 21.411 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 3.677      ;
; 21.443 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.626      ;
; 21.445 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.062      ; 3.616      ;
; 21.447 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.096      ; 3.648      ;
; 21.449 ; RST                                                                                                                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.076      ; 3.626      ;
; 21.450 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg11  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.073      ; 3.622      ;
; 21.450 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg10  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.073      ; 3.622      ;
; 21.450 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg9   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.073      ; 3.622      ;
; 21.450 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~porta_address_reg8   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.073      ; 3.622      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.781 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.468      ; 3.281      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.712 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.461      ; 3.205      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.674 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.463      ; 3.169      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.647 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.467      ; 3.146      ;
; -0.618 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.013      ; 1.663      ;
; -0.609 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.014      ; 1.655      ;
; -0.604 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.004      ; 1.640      ;
; -0.602 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.009     ; 1.625      ;
; -0.600 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.007      ; 1.639      ;
; -0.600 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.007      ; 1.639      ;
; -0.600 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.007      ; 1.639      ;
; -0.595 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.005      ; 1.632      ;
; -0.593 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.008     ; 1.617      ;
; -0.591 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.008      ; 1.631      ;
; -0.591 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.008      ; 1.631      ;
; -0.591 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.008      ; 1.631      ;
; -0.568 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.013      ; 1.613      ;
; -0.554 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.004      ; 1.590      ;
; -0.552 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.009     ; 1.575      ;
; -0.550 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.007      ; 1.589      ;
; -0.550 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.007      ; 1.589      ;
; -0.550 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 0.007      ; 1.589      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.546 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.471      ; 3.049      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.472      ; 3.027      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
; -0.475 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.464      ; 2.971      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.649 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.679      ;
; -0.641 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.681      ;
; -0.633 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.669      ;
; -0.584 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.608      ;
; -0.576 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.606      ;
; -0.574 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.613      ;
; -0.568 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.608      ;
; -0.562 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.597      ;
; -0.560 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.596      ;
; -0.559 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.597      ;
; -0.523 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.553      ;
; -0.515 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.555      ;
; -0.511 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.535      ;
; -0.507 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.543      ;
; -0.501 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.540      ;
; -0.489 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.524      ;
; -0.486 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.524      ;
; -0.458 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.482      ;
; -0.448 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.487      ;
; -0.436 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.471      ;
; -0.433 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.471      ;
; -0.397 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.428      ;
; -0.379 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.414      ;
; -0.362 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.036     ; 1.358      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.387      ;
; -0.324 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.355      ;
; -0.322 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.344      ;
; -0.306 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.341      ;
; -0.289 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.036     ; 1.285      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.314      ;
; -0.271 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.302      ;
; -0.262 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.274      ;
; -0.262 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.274      ;
; -0.262 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.274      ;
; -0.262 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.274      ;
; -0.253 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.288      ;
; -0.249 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.271      ;
; -0.236 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.036     ; 1.232      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.227 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.261      ;
; -0.204 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.245      ;
; -0.196 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.218      ;
; -0.190 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.216      ;
; -0.189 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.210      ;
; -0.189 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.201      ;
; -0.189 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.201      ;
; -0.189 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.201      ;
; -0.189 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.201      ;
; -0.136 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.148      ;
; -0.136 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.148      ;
; -0.136 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.148      ;
; -0.136 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.020     ; 1.148      ;
; -0.131 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.162      ;
; -0.131 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.172      ;
; -0.117 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.143      ;
; -0.116 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.137      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.147      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.147      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.147      ;
; -0.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.147      ;
; -0.097 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.128      ;
; -0.092 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.124      ;
; -0.078 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.119      ;
; -0.064 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.090      ;
; -0.063 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.084      ;
; -0.063 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.094      ;
; -0.052 ; SPI_MASTER_ADC:ADC0_instant|data_in[12] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.096      ;
; -0.041 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.074      ;
; -0.041 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.074      ;
; -0.041 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.074      ;
; -0.041 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.074      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.141 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.100 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.132      ;
; -0.071 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.070 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.018 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.008 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; -0.008 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.040      ;
; 0.029  ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.003      ;
; 0.064  ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.968      ;
; 0.069  ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.963      ;
; 0.099  ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.933      ;
; 0.134  ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.898      ;
; 0.161  ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.169  ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.863      ;
; 0.204  ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.828      ;
; 0.239  ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.793      ;
; 0.274  ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.758      ;
; 0.368  ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.664      ;
; 0.508  ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.524      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.167 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.527      ; 0.512      ;
; -1.074 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.527      ; 0.605      ;
; -0.617 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.517      ; 1.052      ;
; -0.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.504      ; 1.044      ;
; -0.607 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.520      ; 1.065      ;
; -0.600 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.520      ; 1.072      ;
; -0.517 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.520      ; 1.155      ;
; -0.464 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.517      ; 1.205      ;
; -0.446 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.520      ; 1.226      ;
; -0.445 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.520      ; 1.227      ;
; -0.431 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.520      ; 1.241      ;
; -0.397 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.528      ; 1.283      ;
; -0.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.529      ; 1.306      ;
; -0.341 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.515      ; 1.326      ;
; -0.292 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.515      ; 1.375      ;
; -0.287 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.504      ; 1.369      ;
; -0.260 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.504      ; 1.396      ;
; -0.237 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.523      ; 1.438      ;
; -0.200 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.518      ; 1.470      ;
; -0.188 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.513      ; 1.477      ;
; -0.165 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.518      ; 1.505      ;
; -0.164 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.483      ; 1.471      ;
; -0.137 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.528      ; 1.543      ;
; -0.131 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.515      ; 1.536      ;
; -0.129 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.515      ; 1.538      ;
; -0.125 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.513      ; 1.540      ;
; -0.088 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.529      ; 1.593      ;
; -0.068 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.523      ; 1.607      ;
; -0.032 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.504      ; 1.624      ;
; 0.036  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.526      ; 1.714      ;
; 0.054  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.521      ; 1.727      ;
; 0.069  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.483      ; 1.704      ;
; 0.089  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.526      ; 1.767      ;
; 0.109  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.521      ; 1.782      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.350  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.503      ;
; 0.352  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.505      ;
; 0.366  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.371  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.478  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.631      ;
; 0.479  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.632      ;
; 0.486  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 0.637      ;
; 0.499  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.011      ; 0.662      ;
; 0.529  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.532  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.685      ;
; 0.532  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.685      ;
; 0.533  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.685      ;
; 0.573  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 0.724      ;
; 0.578  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 0.733      ;
; 0.601  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 0.756      ;
; 0.602  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.003      ; 0.757      ;
; 0.606  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.008     ; 0.750      ;
; 0.629  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.032      ; 0.813      ;
; 0.671  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.823      ;
; 0.675  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.827      ;
; 0.680  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.704  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.856      ;
; 0.709  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.861      ;
; 0.711  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.006      ; 0.869      ;
; 0.711  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.864      ;
; 0.716  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.010     ; 0.858      ;
; 0.737  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.889      ;
; 0.739  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.013      ; 0.904      ;
; 0.740  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.742  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.016     ; 0.878      ;
; 0.744  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.746  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.016      ; 0.914      ;
; 0.747  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.899      ;
; 0.749  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.006      ; 0.907      ;
; 0.769  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.029     ; 0.892      ;
; 0.771  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.015      ; 0.938      ;
; 0.775  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.777  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.796  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.016     ; 0.932      ;
; 0.808  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.960      ;
; 0.812  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.964      ;
; 0.814  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.017      ; 0.983      ;
; 0.847  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.999      ;
; 0.850  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.002      ;
; 0.852  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.004      ;
; 0.852  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.004      ;
; 0.852  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.004      ;
; 0.852  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.004      ;
; 0.880  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.032      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.903  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.011      ; 1.066      ;
; 0.907  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.008      ; 1.067      ;
; 0.992  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.008      ; 1.152      ;
; 0.995  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 1.149      ;
; 0.995  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 1.149      ;
; 0.995  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.008      ; 1.155      ;
; 0.995  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.008      ; 1.155      ;
; 0.996  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.008      ; 1.156      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.406 ; MBED_CLK[4]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.435      ; 1.181      ;
; -0.400 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.435      ; 1.187      ;
; -0.349 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.435      ; 1.238      ;
; -0.335 ; MBED_CLK[5]                              ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.435      ; 1.252      ;
; -0.232 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar            ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.435      ; 1.355      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.296  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.448      ;
; 0.318  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.469      ;
; 0.319  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.471      ;
; 0.345  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.497      ;
; 0.350  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.502      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.518      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.521      ;
; 0.369  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.379  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.443  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.596      ;
; 0.444  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.597      ;
; 0.445  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.598      ;
; 0.447  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.600      ;
; 0.458  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.611      ;
; 0.465  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.618      ;
; 0.466  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.619      ;
; 0.474  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.626      ;
; 0.477  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.630      ;
; 0.486  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.639      ;
; 0.486  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.639      ;
; 0.486  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.639      ;
; 0.491  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.644      ;
; 0.510  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.663      ;
; 0.514  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.667      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.682      ;
; 0.541  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.693      ;
; 0.544  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.700      ;
; 0.556  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.705      ;
; 0.563  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.002     ; 0.713      ;
; 0.563  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.716      ;
; 0.565  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.013     ; 0.704      ;
; 0.566  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.725      ;
; 0.597  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.020     ; 0.729      ;
; 0.602  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.020     ; 0.734      ;
; 0.604  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.756      ;
; 0.608  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.760      ;
; 0.622  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.774      ;
; 0.623  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.775      ;
; 0.625  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.777      ;
; 0.626  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.778      ;
; 0.627  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.779      ;
; 0.628  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.780      ;
; 0.629  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.781      ;
; 0.630  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.782      ;
; 0.630  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.782      ;
; 0.631  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.783      ;
; 0.631  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.783      ;
; 0.632  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.784      ;
; 0.635  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.787      ;
; 0.636  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.788      ;
; 0.662  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.815      ;
; 0.662  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.815      ;
; 0.667  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.819      ;
; 0.669  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.823      ;
; 0.669  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.823      ;
; 0.669  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.821      ;
; 0.673  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.827      ;
; 0.673  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.827      ;
; 0.675  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.829      ;
; 0.680  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.834      ;
; 0.682  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.836      ;
; 0.683  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.837      ;
+--------+------------------------------------------+----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.335 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.335 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.635      ;
; -0.218 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; -0.218 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.818      ; 1.752      ;
; 0.249  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.401      ;
; 0.361  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.518      ;
; 0.372  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.527      ;
; 0.449  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.601      ;
; 0.461  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.613      ;
; 0.502  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.656      ;
; 0.512  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.667      ;
; 0.537  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.691      ;
; 0.549  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.702      ;
; 0.554  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.706      ;
; 0.572  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.724      ;
; 0.574  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.726      ;
; 0.584  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.737      ;
; 0.587  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.739      ;
; 0.589  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.741      ;
; 0.601  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.753      ;
; 0.606  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.758      ;
; 0.607  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.759      ;
; 0.609  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.761      ;
; 0.619  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.771      ;
; 0.620  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.772      ;
; 0.622  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.774      ;
; 0.624  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.776      ;
; 0.641  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.793      ;
; 0.642  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.794      ;
; 0.654  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.806      ;
; 0.655  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.807      ;
; 0.657  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.809      ;
; 0.659  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.811      ;
; 0.676  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.828      ;
; 0.677  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.829      ;
; 0.689  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.841      ;
; 0.694  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.846      ;
; 0.711  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.863      ;
; 0.719  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.724  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.876      ;
; 0.729  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.881      ;
; 0.746  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.764  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.916      ;
; 0.781  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.933      ;
; 0.799  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.951      ;
; 0.811  ; counter_burst[1] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.963      ;
; 0.816  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.968      ;
; 0.851  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.003      ;
; 0.888  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.040      ;
; 0.888  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.040      ;
; 0.888  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.040      ;
; 0.888  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.040      ;
; 0.888  ; counter_burst[5] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.040      ;
; 0.898  ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[7] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[7] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[7] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.045 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.119      ; 0.367      ;
; -0.030 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.162  ; usonic[9]                                                                                                                                            ; usonic[9]                                                                                                                                                                                ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.524      ;
; 0.190  ; usonic[9]                                                                                                                                            ; usonicpulse                                                                                                                                                                              ; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.552      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usonic[0]                                                                                                                                            ; usonic[0]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK[13]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; MBED_CLK[13]                                                                                                                                         ; MBED_CLK_PREV                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.293  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.295  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.447      ;
; 0.351  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.503      ;
; 0.356  ; usonic[3]                                                                                                                                            ; usonic[3]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[6]                                                                                                                                            ; usonic[6]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[8]                                                                                                                                            ; usonic[8]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[11]                                                                                                                                         ; MBED_CLK[11]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; usonic[0]                                                                                                                                            ; usonic[1]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367  ; usonic[7]                                                                                                                                            ; usonic[7]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[10]                                                                                                                                         ; MBED_CLK[10]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[2]                                                                                                                                            ; usonic[2]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; MBED_CLK[12]                                                                                                                                         ; MBED_CLK[12]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; usonic[4]                                                                                                                                            ; usonic[4]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; usonic[5]                                                                                                                                            ; usonic[5]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.377  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; MBED_ON                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.416  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.431  ; RST                                                                                                                                                  ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.583      ;
; 0.446  ; usonic[1]                                                                                                                                            ; usonic[1]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.455  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.119      ; 0.367      ;
; 0.456  ; clk_sample[0]                                                                                                                                        ; MBED_CLK[1]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.608      ;
; 0.465  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.617      ;
; 0.470  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.494  ; usonic[8]                                                                                                                                            ; usonic[9]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[3]                                                                                                                                            ; usonic[4]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[10]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; usonic[0]                                                                                                                                            ; usonic[2]                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; MBED_CLK[11]                                                                                                                                         ; MBED_CLK[12]                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; 4.018 ; 4.018 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 4.018 ; 4.018 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 4.440 ; 4.440 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 4.440 ; 4.440 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.767 ; 2.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.767 ; 2.767 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.861 ; 2.861 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.842 ; 2.842 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.861 ; 2.861 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; -3.898 ; -3.898 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -3.898 ; -3.898 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -4.320 ; -4.320 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -4.320 ; -4.320 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.647 ; -2.647 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.647 ; -2.647 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.722 ; -2.722 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.722 ; -2.722 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.741 ; -2.741 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 4.505 ; 4.505 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[24] ; iCLK_50                                  ; 4.505 ; 4.505 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[25] ; iCLK_50                                  ; 4.034 ; 4.034 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; iCLK_50                                  ; 8.305 ; 8.305 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[0] ; iCLK_50                                  ; 8.305 ; 8.305 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[1] ; iCLK_50                                  ; 7.988 ; 7.988 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[2] ; iCLK_50                                  ; 7.679 ; 7.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[3] ; iCLK_50                                  ; 7.879 ; 7.879 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[4] ; iCLK_50                                  ; 7.775 ; 7.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[5] ; iCLK_50                                  ; 7.753 ; 7.753 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[6] ; iCLK_50                                  ; 7.665 ; 7.665 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX1_D[*]  ; iCLK_50                                  ; 6.975 ; 6.975 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[0] ; iCLK_50                                  ; 6.975 ; 6.975 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[1] ; iCLK_50                                  ; 6.636 ; 6.636 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[2] ; iCLK_50                                  ; 6.521 ; 6.521 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[3] ; iCLK_50                                  ; 6.642 ; 6.642 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[4] ; iCLK_50                                  ; 6.504 ; 6.504 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[5] ; iCLK_50                                  ; 6.722 ; 6.722 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[6] ; iCLK_50                                  ; 6.612 ; 6.612 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX2_D[*]  ; iCLK_50                                  ; 8.719 ; 8.719 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[0] ; iCLK_50                                  ; 8.719 ; 8.719 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[1] ; iCLK_50                                  ; 7.990 ; 7.990 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[2] ; iCLK_50                                  ; 8.693 ; 8.693 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[3] ; iCLK_50                                  ; 8.184 ; 8.184 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[4] ; iCLK_50                                  ; 7.560 ; 7.560 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[5] ; iCLK_50                                  ; 7.566 ; 7.566 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[6] ; iCLK_50                                  ; 7.633 ; 7.633 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX3_D[*]  ; iCLK_50                                  ; 7.048 ; 7.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[0] ; iCLK_50                                  ; 6.634 ; 6.634 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[1] ; iCLK_50                                  ; 6.770 ; 6.770 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[2] ; iCLK_50                                  ; 6.932 ; 6.932 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[3] ; iCLK_50                                  ; 6.779 ; 6.779 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[4] ; iCLK_50                                  ; 7.048 ; 7.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[5] ; iCLK_50                                  ; 6.905 ; 6.905 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[6] ; iCLK_50                                  ; 6.917 ; 6.917 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDG[*]    ; iCLK_50                                  ; 4.227 ; 4.227 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDG[7]   ; iCLK_50                                  ; 4.227 ; 4.227 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 4.127 ; 4.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 3.443 ; 3.443 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 4.127 ; 4.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.851 ; 4.851 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.833 ; 4.833 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 2.434 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.851 ; 4.851 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.714 ; 4.714 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.714 ; 4.714 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.088 ; 5.088 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.088 ; 5.088 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 3.164 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.451 ; 4.451 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.132 ; 5.132 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.132 ; 5.132 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 3.164 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 3.164 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 3.308 ; 3.308 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[24] ; iCLK_50                                  ; 3.650 ; 3.650 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[25] ; iCLK_50                                  ; 3.308 ; 3.308 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; iCLK_50                                  ; 4.580 ; 4.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[0] ; iCLK_50                                  ; 5.218 ; 5.218 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[1] ; iCLK_50                                  ; 4.903 ; 4.903 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[2] ; iCLK_50                                  ; 4.594 ; 4.594 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[3] ; iCLK_50                                  ; 4.794 ; 4.794 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[4] ; iCLK_50                                  ; 4.687 ; 4.687 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[5] ; iCLK_50                                  ; 4.667 ; 4.667 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[6] ; iCLK_50                                  ; 4.580 ; 4.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX1_D[*]  ; iCLK_50                                  ; 4.238 ; 4.238 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[0] ; iCLK_50                                  ; 4.713 ; 4.713 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[1] ; iCLK_50                                  ; 4.371 ; 4.371 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[2] ; iCLK_50                                  ; 4.256 ; 4.256 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[3] ; iCLK_50                                  ; 4.377 ; 4.377 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[4] ; iCLK_50                                  ; 4.238 ; 4.238 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[5] ; iCLK_50                                  ; 4.458 ; 4.458 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[6] ; iCLK_50                                  ; 4.348 ; 4.348 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX2_D[*]  ; iCLK_50                                  ; 4.796 ; 4.796 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[0] ; iCLK_50                                  ; 5.951 ; 5.951 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[1] ; iCLK_50                                  ; 5.228 ; 5.228 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[2] ; iCLK_50                                  ; 5.938 ; 5.938 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[3] ; iCLK_50                                  ; 5.417 ; 5.417 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[4] ; iCLK_50                                  ; 4.796 ; 4.796 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[5] ; iCLK_50                                  ; 4.801 ; 4.801 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[6] ; iCLK_50                                  ; 4.867 ; 4.867 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX3_D[*]  ; iCLK_50                                  ; 3.741 ; 3.741 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[0] ; iCLK_50                                  ; 3.741 ; 3.741 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[1] ; iCLK_50                                  ; 3.874 ; 3.874 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[2] ; iCLK_50                                  ; 4.022 ; 4.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[3] ; iCLK_50                                  ; 3.875 ; 3.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[4] ; iCLK_50                                  ; 4.150 ; 4.150 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[5] ; iCLK_50                                  ; 4.010 ; 4.010 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[6] ; iCLK_50                                  ; 4.006 ; 4.006 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDG[*]    ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDG[7]   ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 3.443 ; 3.443 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 3.443 ; 3.443 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 4.127 ; 4.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 2.434 ; 4.833 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.833 ; 4.833 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 2.434 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.851 ; 4.851 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.714 ; 4.714 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.714 ; 4.714 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 3.164 ; 4.451 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.088 ; 5.088 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 3.164 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.451 ; 4.451 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.132 ; 5.132 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.132 ; 5.132 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 3.164 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 3.164 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.795 ;       ;       ; 6.795 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.680 ; 6.680 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.616 ; 6.616 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.660 ; 6.660 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.684 ;       ;       ; 6.684 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.267 ; 6.267 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.795 ;       ;       ; 6.795 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.680 ; 6.680 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.616 ; 6.616 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.660 ; 6.660 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.684 ;       ;       ; 6.684 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.267 ; 6.267 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                          ; -3.448   ; -1.635  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0]  ; -3.448   ; -0.060  ; N/A      ; N/A     ; 10.373              ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -2.352   ; -0.406  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -2.495   ; -1.635  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  usonic[9]                                ; -1.372   ; -0.335  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                           ; -299.286 ; -10.405 ; 0.0      ; 0.0     ; -89.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0]  ; -168.249 ; -0.109  ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; -76.050  ; -0.406  ; N/A      ; N/A     ; -54.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -41.267  ; -6.574  ; N/A      ; N/A     ; -25.000             ;
;  iCLK_50                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  usonic[9]                                ; -13.720  ; -3.350  ; N/A      ; N/A     ; -10.000             ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; 6.936 ; 6.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 6.936 ; 6.936 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.679 ; 7.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.679 ; 7.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.074 ; 5.074 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.074 ; 5.074 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.224 ; 5.224 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; -3.898 ; -3.898 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -3.898 ; -3.898 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -4.320 ; -4.320 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -4.320 ; -4.320 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.647 ; -2.647 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.647 ; -2.647 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.722 ; -2.722 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.722 ; -2.722 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.741 ; -2.741 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 9.051  ; 9.051  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[24] ; iCLK_50                                  ; 9.051  ; 9.051  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[25] ; iCLK_50                                  ; 8.086  ; 8.086  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; iCLK_50                                  ; 15.968 ; 15.968 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[0] ; iCLK_50                                  ; 15.968 ; 15.968 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[1] ; iCLK_50                                  ; 15.267 ; 15.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[2] ; iCLK_50                                  ; 14.576 ; 14.576 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[3] ; iCLK_50                                  ; 15.029 ; 15.029 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[4] ; iCLK_50                                  ; 14.790 ; 14.790 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[5] ; iCLK_50                                  ; 14.771 ; 14.771 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[6] ; iCLK_50                                  ; 14.557 ; 14.557 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX1_D[*]  ; iCLK_50                                  ; 13.311 ; 13.311 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[0] ; iCLK_50                                  ; 13.311 ; 13.311 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[1] ; iCLK_50                                  ; 12.586 ; 12.586 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[2] ; iCLK_50                                  ; 12.341 ; 12.341 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[3] ; iCLK_50                                  ; 12.593 ; 12.593 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[4] ; iCLK_50                                  ; 12.317 ; 12.317 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[5] ; iCLK_50                                  ; 12.787 ; 12.787 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[6] ; iCLK_50                                  ; 12.558 ; 12.558 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX2_D[*]  ; iCLK_50                                  ; 16.745 ; 16.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[0] ; iCLK_50                                  ; 16.745 ; 16.745 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[1] ; iCLK_50                                  ; 15.011 ; 15.011 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[2] ; iCLK_50                                  ; 16.577 ; 16.577 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[3] ; iCLK_50                                  ; 15.447 ; 15.447 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[4] ; iCLK_50                                  ; 14.264 ; 14.264 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[5] ; iCLK_50                                  ; 14.274 ; 14.274 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[6] ; iCLK_50                                  ; 14.304 ; 14.304 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX3_D[*]  ; iCLK_50                                  ; 13.404 ; 13.404 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[0] ; iCLK_50                                  ; 12.588 ; 12.588 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[1] ; iCLK_50                                  ; 12.895 ; 12.895 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[2] ; iCLK_50                                  ; 13.229 ; 13.229 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[3] ; iCLK_50                                  ; 12.922 ; 12.922 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[4] ; iCLK_50                                  ; 13.404 ; 13.404 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[5] ; iCLK_50                                  ; 13.175 ; 13.175 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[6] ; iCLK_50                                  ; 13.221 ; 13.221 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDG[*]    ; iCLK_50                                  ; 8.584  ; 8.584  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDG[7]   ; iCLK_50                                  ; 8.584  ; 8.584  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 8.144  ; 8.144  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 6.497  ; 6.497  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 8.144  ; 8.144  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.960  ; 8.960  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.920  ; 8.920  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.722  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.960  ; 8.960  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.764  ; 8.764  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 8.764  ; 8.764  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;        ; 4.722  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.370  ; 9.370  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.370  ; 9.370  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 6.128  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.065  ; 8.065  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.515  ; 9.515  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 9.515  ; 9.515  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 6.128  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 6.128  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 3.308 ; 3.308 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[24] ; iCLK_50                                  ; 3.650 ; 3.650 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[25] ; iCLK_50                                  ; 3.308 ; 3.308 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; iCLK_50                                  ; 4.580 ; 4.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[0] ; iCLK_50                                  ; 5.218 ; 5.218 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[1] ; iCLK_50                                  ; 4.903 ; 4.903 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[2] ; iCLK_50                                  ; 4.594 ; 4.594 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[3] ; iCLK_50                                  ; 4.794 ; 4.794 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[4] ; iCLK_50                                  ; 4.687 ; 4.687 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[5] ; iCLK_50                                  ; 4.667 ; 4.667 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX0_D[6] ; iCLK_50                                  ; 4.580 ; 4.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX1_D[*]  ; iCLK_50                                  ; 4.238 ; 4.238 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[0] ; iCLK_50                                  ; 4.713 ; 4.713 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[1] ; iCLK_50                                  ; 4.371 ; 4.371 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[2] ; iCLK_50                                  ; 4.256 ; 4.256 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[3] ; iCLK_50                                  ; 4.377 ; 4.377 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[4] ; iCLK_50                                  ; 4.238 ; 4.238 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[5] ; iCLK_50                                  ; 4.458 ; 4.458 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX1_D[6] ; iCLK_50                                  ; 4.348 ; 4.348 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX2_D[*]  ; iCLK_50                                  ; 4.796 ; 4.796 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[0] ; iCLK_50                                  ; 5.951 ; 5.951 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[1] ; iCLK_50                                  ; 5.228 ; 5.228 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[2] ; iCLK_50                                  ; 5.938 ; 5.938 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[3] ; iCLK_50                                  ; 5.417 ; 5.417 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[4] ; iCLK_50                                  ; 4.796 ; 4.796 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[5] ; iCLK_50                                  ; 4.801 ; 4.801 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX2_D[6] ; iCLK_50                                  ; 4.867 ; 4.867 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX3_D[*]  ; iCLK_50                                  ; 3.741 ; 3.741 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[0] ; iCLK_50                                  ; 3.741 ; 3.741 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[1] ; iCLK_50                                  ; 3.874 ; 3.874 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[2] ; iCLK_50                                  ; 4.022 ; 4.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[3] ; iCLK_50                                  ; 3.875 ; 3.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[4] ; iCLK_50                                  ; 4.150 ; 4.150 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[5] ; iCLK_50                                  ; 4.010 ; 4.010 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX3_D[6] ; iCLK_50                                  ; 4.006 ; 4.006 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDG[*]    ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDG[7]   ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 3.443 ; 3.443 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 3.443 ; 3.443 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 4.127 ; 4.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 2.434 ; 4.833 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.833 ; 4.833 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 2.434 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.851 ; 4.851 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.714 ; 4.714 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 4.714 ; 4.714 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;       ; 2.434 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 3.164 ; 4.451 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.088 ; 5.088 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 3.164 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.451 ; 4.451 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.132 ; 5.132 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 5.132 ; 5.132 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 3.164 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 3.164 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.237 ;        ;        ; 12.237 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.055 ; 12.055 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.352 ;        ;        ; 12.352 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.032 ;        ;        ; 11.032 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.345 ;        ;        ; 12.345 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.860 ; 11.860 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.975 ; 11.975 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.994 ;        ;        ; 11.994 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.044 ; 11.044 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.795 ;       ;       ; 6.795 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.680 ; 6.680 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.616 ; 6.616 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.660 ; 6.660 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.684 ;       ;       ; 6.684 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.267 ; 6.267 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 11788    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 63       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 4        ; 1        ; 0        ; 0        ;
; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 5        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; usonic[9]                                ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                                ; usonic[9]                                ; 145      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 11788    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 63       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 4        ; 1        ; 0        ; 0        ;
; usonic[9]                                ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 5        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK      ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; usonic[9]                                ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                                ; usonic[9]                                ; 145      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 5484  ; 5484 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 26 02:36:57 2015
Info: Command: quartus_sta SYSTEM -c SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|SPI_CLK SPI_MASTER_ADC:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name usonic[9] usonic[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.448      -168.249 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.495       -41.267 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -2.352       -76.050 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -1.372       -13.720 usonic[9] 
Info (332146): Worst-case hold slack is -1.635
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.635        -3.483 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.060        -0.109 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.029        -0.029 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):     0.054         0.000 usonic[9] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.466
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.466       -67.698 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.781        -8.530 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.649       -11.891 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.141        -1.410 usonic[9] 
Info (332146): Worst-case hold slack is -1.167
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.167        -6.574 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.406        -0.406 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.335        -3.350 usonic[9] 
    Info (332119):    -0.045        -0.075 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Tue May 26 02:37:00 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


