

================================================================
== Vivado HLS Report for 'poly_Sq_tobytes'
================================================================
* Date:           Tue Aug 25 12:31:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.327|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2035|  2035|  2035|  2035|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2016|  2016|        24|          -|          -|    84|    no    |
        | + Loop 1.1  |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2     |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3     |     4|     4|         1|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     382|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     422|
|Register         |        -|      -|     127|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     127|     804|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |poly_Sq_tobytes_1_t  |        1|  0|   0|     8|   16|     1|          128|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                     |        1|  0|   0|     8|   16|     1|          128|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_556_p2        |     +    |      0|  0|  13|           4|           1|
    |j_4_fu_962_p2        |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_520_p2   |     +    |      0|  0|  17|          10|           4|
    |tmp_100_fu_666_p2    |     +    |      0|  0|  17|           2|          10|
    |tmp_106_fu_703_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_110_fu_733_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_114_fu_772_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_117_fu_794_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_125_fu_849_p2    |     +    |      0|  0|  17|           4|          10|
    |tmp_130_fu_889_p2    |     +    |      0|  0|  17|           4|          10|
    |tmp_133_fu_910_p2    |     +    |      0|  0|  17|           4|          10|
    |tmp_136_fu_562_p2    |     +    |      0|  0|  17|          10|          10|
    |tmp_89_fu_927_p2     |     +    |      0|  0|  12|           3|           1|
    |tmp_90_fu_532_p2     |     +    |      0|  0|  15|           7|           1|
    |tmp_94_fu_616_p2     |     +    |      0|  0|  17|           1|          10|
    |tmp_97_fu_655_p2     |     +    |      0|  0|  17|           2|          10|
    |exitcond1_fu_921_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_550_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_526_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_951_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_103_fu_689_p2    |    or    |      0|  0|   6|           6|           6|
    |tmp_109_fu_726_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_113_fu_766_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_122_fu_827_p2    |    or    |      0|  0|   7|           7|           7|
    |tmp_129_fu_882_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_141_fu_980_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_145_fu_998_p2    |    or    |      0|  0|   6|           6|           6|
    |tmp_151_fu_1033_p2   |    or    |      0|  0|   8|           8|           8|
    |tmp_154_fu_1061_p2   |    or    |      0|  0|   8|           8|           8|
    |tmp_93_fu_609_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_96_fu_649_p2     |    or    |      0|  0|   8|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 382|         168|         222|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  15|          3|   10|         30|
    |ap_NS_fsm          |  89|         18|    1|         18|
    |i_reg_421          |   9|          2|    7|         14|
    |j_1_reg_456        |   9|          2|    3|          6|
    |j_2_reg_468        |   9|          2|    4|          8|
    |j_reg_444          |   9|          2|    4|          8|
    |phi_mul_reg_432    |   9|          2|   10|         20|
    |r_address0         |  47|         10|   10|        100|
    |r_address1         |  44|          9|   10|         90|
    |r_d0               |  47|         10|    8|         80|
    |r_d1               |  41|          8|    8|         64|
    |t_address0         |  41|          8|    3|         24|
    |t_address1         |  38|          7|    3|         21|
    |t_d0               |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 422|         86|   97|        531|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  17|   0|   17|          0|
    |i_reg_421          |   7|   0|    7|          0|
    |j_1_reg_456        |   3|   0|    3|          0|
    |j_2_reg_468        |   4|   0|    4|          0|
    |j_3_reg_1136       |   4|   0|    4|          0|
    |j_reg_444          |   4|   0|    4|          0|
    |next_mul_reg_1115  |  10|   0|   10|          0|
    |phi_mul_reg_432    |  10|   0|   10|          0|
    |tmp_119_reg_1161   |   7|   0|    7|          0|
    |tmp_132_reg_1166   |   8|   0|    8|          0|
    |tmp_146_reg_1197   |   2|   0|    2|          0|
    |tmp_152_reg_1192   |   5|   0|    5|          0|
    |tmp_155_reg_1202   |   2|   0|    2|          0|
    |tmp_157_reg_1207   |   5|   0|    5|          0|
    |tmp_44_reg_1146    |   8|   0|    8|          0|
    |tmp_53_reg_1156    |   8|   0|    8|          0|
    |tmp_86_reg_1151    |   6|   0|    6|          0|
    |tmp_89_reg_1174    |   3|   0|    3|          0|
    |tmp_90_reg_1123    |   7|   0|    7|          0|
    |tmp_reg_1128       |   7|   0|   10|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 127|   0|  130|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|r_address0         | out |   10|  ap_memory |        r        |     array    |
|r_ce0              | out |    1|  ap_memory |        r        |     array    |
|r_we0              | out |    1|  ap_memory |        r        |     array    |
|r_d0               | out |    8|  ap_memory |        r        |     array    |
|r_address1         | out |   10|  ap_memory |        r        |     array    |
|r_ce1              | out |    1|  ap_memory |        r        |     array    |
|r_we1              | out |    1|  ap_memory |        r        |     array    |
|r_d1               | out |    8|  ap_memory |        r        |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |     a_coeffs    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	11  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / (!exitcond1)
	13  / (exitcond1)
12 --> 
	11  / true
13 --> 
	14  / (exitcond)
	13  / (!exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 18 [1/1] (1.75ns)   --->   "%t = alloca [8 x i16], align 16" [packq.c:6]   --->   Operation 18 'alloca' 't' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i16]* %t, i64 0, i64 0" [packq.c:13]   --->   Operation 19 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 1" [packq.c:14]   --->   Operation 20 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 2" [packq.c:15]   --->   Operation 21 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 3" [packq.c:17]   --->   Operation 22 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 4" [packq.c:18]   --->   Operation 23 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 5" [packq.c:19]   --->   Operation 24 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 6" [packq.c:21]   --->   Operation 25 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 7" [packq.c:22]   --->   Operation 26 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "br label %1" [packq.c:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_90, %3 ]" [packq.c:8]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %3 ]"   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.74ns)   --->   "%next_mul = add i10 %phi_mul, 11"   --->   Operation 30 'add' 'next_mul' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.23ns)   --->   "%exitcond3 = icmp eq i7 %i, -44" [packq.c:8]   --->   Operation 31 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "%tmp_90 = add i7 %i, 1" [packq.c:8]   --->   Operation 33 'add' 'tmp_90' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %.preheader5.preheader" [packq.c:8]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:11]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.35ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 36 'br' <Predicate = (!exitcond3)> <Delay = 1.35>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader4" [packq.c:26]   --->   Operation 37 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_3, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast6 = zext i4 %j to i10" [packq.c:10]   --->   Operation 39 'zext' 'j_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [packq.c:10]   --->   Operation 40 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 41 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.49ns)   --->   "%j_3 = add i4 %j, 1" [packq.c:10]   --->   Operation 42 'add' 'j_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [packq.c:10]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.74ns)   --->   "%tmp_136 = add i10 %tmp, %j_cast6" [packq.c:11]   --->   Operation 44 'add' 'tmp_136' <Predicate = (!exitcond2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_137 = zext i10 %tmp_136 to i64" [packq.c:11]   --->   Operation 45 'zext' 'tmp_137' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_137" [packq.c:11]   --->   Operation 46 'getelementptr' 'a_coeffs_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [packq.c:11]   --->   Operation 47 'load' 'a_coeffs_load_2' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 48 [2/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 48 'load' 't_load' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 49 [2/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 49 'load' 't_load_1' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 50 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [packq.c:11]   --->   Operation 50 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_138 = zext i4 %j to i64" [packq.c:11]   --->   Operation 51 'zext' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_138" [packq.c:11]   --->   Operation 52 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load_2, i16* %t_addr_9, align 2" [packq.c:11]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 55 [1/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 55 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i16 %t_load to i8" [packq.c:13]   --->   Operation 56 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_92 = zext i10 %phi_mul to i64" [packq.c:13]   --->   Operation 57 'zext' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%r_addr_23 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_92" [packq.c:13]   --->   Operation 58 'getelementptr' 'r_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.77ns)   --->   "store i8 %tmp_91, i8* %r_addr_23, align 1" [packq.c:13]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 60 [1/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 60 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load, i32 8, i32 15)" [packq.c:13]   --->   Operation 61 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i16 %t_load_1 to i5" [packq.c:14]   --->   Operation 62 'trunc' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_108, i3 0)" [packq.c:14]   --->   Operation 63 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.80ns)   --->   "%tmp_93 = or i8 %tmp_42, %tmp_41" [packq.c:14]   --->   Operation 64 'or' 'tmp_93' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.74ns)   --->   "%tmp_94 = add i10 1, %phi_mul" [packq.c:14]   --->   Operation 65 'add' 'tmp_94' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_95 = zext i10 %tmp_94 to i64" [packq.c:14]   --->   Operation 66 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%r_addr_17 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_95" [packq.c:14]   --->   Operation 67 'getelementptr' 'r_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.77ns)   --->   "store i8 %tmp_93, i8* %r_addr_17, align 1" [packq.c:14]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 69 [2/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:15]   --->   Operation 69 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_1, i32 5, i32 12)" [packq.c:14]   --->   Operation 70 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 71 [1/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:15]   --->   Operation 71 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i16 %t_load_2 to i2" [packq.c:15]   --->   Operation 72 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_112, i6 0)" [packq.c:15]   --->   Operation 73 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.80ns)   --->   "%tmp_96 = or i8 %tmp_45, %tmp_44" [packq.c:15]   --->   Operation 74 'or' 'tmp_96' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.74ns)   --->   "%tmp_97 = add i10 2, %phi_mul" [packq.c:15]   --->   Operation 75 'add' 'tmp_97' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_98 = zext i10 %tmp_97 to i64" [packq.c:15]   --->   Operation 76 'zext' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%r_addr_24 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_98" [packq.c:15]   --->   Operation 77 'getelementptr' 'r_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.77ns)   --->   "store i8 %tmp_96, i8* %r_addr_24, align 1" [packq.c:15]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_2, i32 2, i32 9)" [packq.c:16]   --->   Operation 79 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.74ns)   --->   "%tmp_100 = add i10 3, %phi_mul" [packq.c:16]   --->   Operation 80 'add' 'tmp_100' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_101 = zext i10 %tmp_100 to i64" [packq.c:16]   --->   Operation 81 'zext' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%r_addr_25 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_101" [packq.c:16]   --->   Operation 82 'getelementptr' 'r_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.77ns)   --->   "store i8 %tmp_99, i8* %r_addr_25, align 1" [packq.c:16]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 84 [2/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 84 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_86 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_2, i32 10, i32 15)" [packq.c:15]   --->   Operation 85 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:18]   --->   Operation 86 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 5.32>
ST_7 : Operation 87 [1/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 87 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_120 = trunc i16 %t_load_3 to i5" [packq.c:17]   --->   Operation 88 'trunc' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_102 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_120, i1 false)" [packq.c:17]   --->   Operation 89 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.78ns)   --->   "%tmp_103 = or i6 %tmp_102, %tmp_86" [packq.c:17]   --->   Operation 90 'or' 'tmp_103' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_104 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_3, i32 5, i32 6)" [packq.c:17]   --->   Operation 91 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_104, i6 %tmp_103)" [packq.c:17]   --->   Operation 92 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.74ns)   --->   "%tmp_106 = add i10 4, %phi_mul" [packq.c:17]   --->   Operation 93 'add' 'tmp_106' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_107 = zext i10 %tmp_106 to i64" [packq.c:17]   --->   Operation 94 'zext' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%r_addr_26 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_107" [packq.c:17]   --->   Operation 95 'getelementptr' 'r_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.77ns)   --->   "store i8 %tmp_105, i8* %r_addr_26, align 1" [packq.c:17]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 97 [1/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:18]   --->   Operation 97 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_3, i32 7, i32 14)" [packq.c:17]   --->   Operation 98 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i16 %t_load_4 to i4" [packq.c:18]   --->   Operation 99 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_123, i4 0)" [packq.c:18]   --->   Operation 100 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.80ns)   --->   "%tmp_109 = or i8 %tmp_51, %tmp_50" [packq.c:18]   --->   Operation 101 'or' 'tmp_109' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.74ns)   --->   "%tmp_110 = add i10 5, %phi_mul" [packq.c:18]   --->   Operation 102 'add' 'tmp_110' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_111 = zext i10 %tmp_110 to i64" [packq.c:18]   --->   Operation 103 'zext' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%r_addr_27 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_111" [packq.c:18]   --->   Operation 104 'getelementptr' 'r_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.77ns)   --->   "store i8 %tmp_109, i8* %r_addr_27, align 1" [packq.c:18]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 106 [2/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:19]   --->   Operation 106 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_4, i32 4, i32 11)" [packq.c:18]   --->   Operation 107 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.32>
ST_8 : Operation 108 [1/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:19]   --->   Operation 108 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i16 %t_load_5 to i1" [packq.c:19]   --->   Operation 109 'trunc' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_127, i7 0)" [packq.c:19]   --->   Operation 110 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.80ns)   --->   "%tmp_113 = or i8 %tmp_54, %tmp_53" [packq.c:19]   --->   Operation 111 'or' 'tmp_113' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.74ns)   --->   "%tmp_114 = add i10 6, %phi_mul" [packq.c:19]   --->   Operation 112 'add' 'tmp_114' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_115 = zext i10 %tmp_114 to i64" [packq.c:19]   --->   Operation 113 'zext' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%r_addr_28 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_115" [packq.c:19]   --->   Operation 114 'getelementptr' 'r_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.77ns)   --->   "store i8 %tmp_113, i8* %r_addr_28, align 1" [packq.c:19]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_5, i32 1, i32 8)" [packq.c:20]   --->   Operation 116 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.74ns)   --->   "%tmp_117 = add i10 7, %phi_mul" [packq.c:20]   --->   Operation 117 'add' 'tmp_117' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_118 = zext i10 %tmp_117 to i64" [packq.c:20]   --->   Operation 118 'zext' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%r_addr_29 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_118" [packq.c:20]   --->   Operation 119 'getelementptr' 'r_addr_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (2.77ns)   --->   "store i8 %tmp_116, i8* %r_addr_29, align 1" [packq.c:20]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 121 [2/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:21]   --->   Operation 121 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_119 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %t_load_5, i32 9, i32 15)" [packq.c:19]   --->   Operation 122 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:22]   --->   Operation 123 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 7> <Delay = 5.32>
ST_9 : Operation 124 [1/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:21]   --->   Operation 124 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i16 %t_load_6 to i5" [packq.c:21]   --->   Operation 125 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_121 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_135, i2 0)" [packq.c:21]   --->   Operation 126 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.80ns)   --->   "%tmp_122 = or i7 %tmp_121, %tmp_119" [packq.c:21]   --->   Operation 127 'or' 'tmp_122' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_load_6, i32 5)" [packq.c:21]   --->   Operation 128 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_139, i7 %tmp_122)" [packq.c:21]   --->   Operation 129 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.74ns)   --->   "%tmp_125 = add i10 8, %phi_mul" [packq.c:21]   --->   Operation 130 'add' 'tmp_125' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_126 = zext i10 %tmp_125 to i64" [packq.c:21]   --->   Operation 131 'zext' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%r_addr_30 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_126" [packq.c:21]   --->   Operation 132 'getelementptr' 'r_addr_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.77ns)   --->   "store i8 %tmp_124, i8* %r_addr_30, align 1" [packq.c:21]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 134 [1/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:22]   --->   Operation 134 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i16 %t_load_7 to i3" [packq.c:22]   --->   Operation 135 'trunc' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_142, i5 0)" [packq.c:22]   --->   Operation 136 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_6, i32 6, i32 13)" [packq.c:21]   --->   Operation 137 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.80ns)   --->   "%tmp_129 = or i8 %tmp_128, %tmp_58" [packq.c:22]   --->   Operation 138 'or' 'tmp_129' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.74ns)   --->   "%tmp_130 = add i10 9, %phi_mul" [packq.c:22]   --->   Operation 139 'add' 'tmp_130' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_131 = zext i10 %tmp_130 to i64" [packq.c:22]   --->   Operation 140 'zext' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%r_addr_31 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_131" [packq.c:22]   --->   Operation 141 'getelementptr' 'r_addr_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.77ns)   --->   "store i8 %tmp_129, i8* %r_addr_31, align 1" [packq.c:22]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_132 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_7, i32 3, i32 10)" [packq.c:23]   --->   Operation 143 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.52>
ST_10 : Operation 144 [1/1] (1.74ns)   --->   "%tmp_133 = add i10 10, %phi_mul" [packq.c:23]   --->   Operation 144 'add' 'tmp_133' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_134 = zext i10 %tmp_133 to i64" [packq.c:23]   --->   Operation 145 'zext' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%r_addr_32 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_134" [packq.c:23]   --->   Operation 146 'getelementptr' 'r_addr_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (2.77ns)   --->   "store i8 %tmp_132, i8* %r_addr_32, align 1" [packq.c:23]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [packq.c:8]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %tmp_89, %4 ], [ 0, %.preheader4.preheader ]" [packq.c:26]   --->   Operation 149 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.00ns)   --->   "%exitcond1 = icmp eq i3 %j_1, -4" [packq.c:26]   --->   Operation 150 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 151 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.34ns)   --->   "%tmp_89 = add i3 %j_1, 1" [packq.c:26]   --->   Operation 152 'add' 'tmp_89' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %4" [packq.c:26]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 -44, i3 %j_1)" [packq.c:27]   --->   Operation 154 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %tmp_10 to i64" [packq.c:27]   --->   Operation 155 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_s" [packq.c:27]   --->   Operation 156 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 157 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:27]   --->   Operation 157 'load' 'a_coeffs_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 158 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:28]   --->   Operation 158 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 4.52>
ST_12 : Operation 159 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:27]   --->   Operation 159 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_88 = zext i3 %j_1 to i64" [packq.c:27]   --->   Operation 160 'zext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_88" [packq.c:27]   --->   Operation 161 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load, i16* %t_addr_8, align 2" [packq.c:27]   --->   Operation 162 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader4" [packq.c:26]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.75>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%j_2 = phi i4 [ %j_4, %5 ], [ 4, %.preheader.preheader ]"   --->   Operation 164 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i4 %j_2, -8" [packq.c:28]   --->   Operation 165 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 166 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [packq.c:28]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_156 = zext i4 %j_2 to i64" [packq.c:29]   --->   Operation 168 'zext' 'tmp_156' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_156" [packq.c:29]   --->   Operation 169 'getelementptr' 't_addr_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.75ns)   --->   "store i16 0, i16* %t_addr_10, align 2" [packq.c:29]   --->   Operation 170 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 171 [1/1] (1.49ns)   --->   "%j_4 = add i4 %j_2, 1" [packq.c:28]   --->   Operation 171 'add' 'j_4' <Predicate = (!exitcond)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:28]   --->   Operation 172 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 173 [2/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:39]   --->   Operation 173 'load' 't_load_8' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 174 [2/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:39]   --->   Operation 174 'load' 't_load_9' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 14 <SV = 4> <Delay = 5.32>
ST_14 : Operation 175 [1/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:39]   --->   Operation 175 'load' 't_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 176 [1/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:39]   --->   Operation 176 'load' 't_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i16 %t_load_9 to i4" [packq.c:39]   --->   Operation 177 'trunc' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_149, i4 0)" [packq.c:39]   --->   Operation 178 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_8, i32 7, i32 14)" [packq.c:39]   --->   Operation 179 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.80ns)   --->   "%tmp_141 = or i8 %tmp_140, %tmp_36" [packq.c:39]   --->   Operation 180 'or' 'tmp_141' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [930 x i8]* %r, i64 0, i64 929" [packq.c:39]   --->   Operation 181 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (2.77ns)   --->   "store i8 %tmp_141, i8* %r_addr, align 1" [packq.c:39]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 183 [2/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:40]   --->   Operation 183 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i16 %t_load_8 to i5" [packq.c:39]   --->   Operation 184 'trunc' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_146 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_8, i32 5, i32 6)" [packq.c:39]   --->   Operation 185 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.31>
ST_15 : Operation 186 [1/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:40]   --->   Operation 186 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_143 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_10, i32 10, i32 15)" [packq.c:40]   --->   Operation 187 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_144 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_152, i1 false)" [packq.c:39]   --->   Operation 188 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.78ns)   --->   "%tmp_145 = or i6 %tmp_144, %tmp_143" [packq.c:39]   --->   Operation 189 'or' 'tmp_145' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_146, i6 %tmp_145)" [packq.c:40]   --->   Operation 190 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%r_addr_18 = getelementptr [930 x i8]* %r, i64 0, i64 928" [packq.c:40]   --->   Operation 191 'getelementptr' 'r_addr_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (2.77ns)   --->   "store i8 %tmp_147, i8* %r_addr_18, align 1" [packq.c:40]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_10, i32 2, i32 9)" [packq.c:41]   --->   Operation 193 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%r_addr_19 = getelementptr [930 x i8]* %r, i64 0, i64 927" [packq.c:41]   --->   Operation 194 'getelementptr' 'r_addr_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (2.77ns)   --->   "store i8 %tmp_148, i8* %r_addr_19, align 1" [packq.c:41]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 196 [2/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:44]   --->   Operation 196 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i16 %t_load_10 to i2" [packq.c:40]   --->   Operation 197 'trunc' 'tmp_155' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 5.32>
ST_16 : Operation 198 [1/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:44]   --->   Operation 198 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_155, i6 0)" [packq.c:40]   --->   Operation 199 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_11, i32 5, i32 12)" [packq.c:44]   --->   Operation 200 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.80ns)   --->   "%tmp_151 = or i8 %tmp_38, %tmp_150" [packq.c:44]   --->   Operation 201 'or' 'tmp_151' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%r_addr_20 = getelementptr [930 x i8]* %r, i64 0, i64 926" [packq.c:44]   --->   Operation 202 'getelementptr' 'r_addr_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (2.77ns)   --->   "store i8 %tmp_151, i8* %r_addr_20, align 1" [packq.c:44]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 204 [2/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:45]   --->   Operation 204 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_157 = trunc i16 %t_load_11 to i5" [packq.c:44]   --->   Operation 205 'trunc' 'tmp_157' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 5.32>
ST_17 : Operation 206 [1/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:45]   --->   Operation 206 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_153 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_157, i3 0)" [packq.c:44]   --->   Operation 207 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_12, i32 8, i32 15)" [packq.c:45]   --->   Operation 208 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.80ns)   --->   "%tmp_154 = or i8 %tmp_39, %tmp_153" [packq.c:45]   --->   Operation 209 'or' 'tmp_154' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%r_addr_21 = getelementptr [930 x i8]* %r, i64 0, i64 925" [packq.c:45]   --->   Operation 210 'getelementptr' 'r_addr_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (2.77ns)   --->   "store i8 %tmp_154, i8* %r_addr_21, align 1" [packq.c:45]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i16 %t_load_12 to i8" [packq.c:46]   --->   Operation 212 'trunc' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%r_addr_22 = getelementptr [930 x i8]* %r, i64 0, i64 924" [packq.c:46]   --->   Operation 213 'getelementptr' 'r_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (2.77ns)   --->   "store i8 %tmp_158, i8* %r_addr_22, align 1" [packq.c:46]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "ret void" [packq.c:48]   --->   Operation 215 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t               (alloca           ) [ 001111111111110000]
t_addr          (getelementptr    ) [ 001111111111111111]
t_addr_1        (getelementptr    ) [ 001111111111111110]
t_addr_2        (getelementptr    ) [ 001111111111111100]
t_addr_3        (getelementptr    ) [ 001111111111111000]
t_addr_4        (getelementptr    ) [ 001111111111111000]
t_addr_5        (getelementptr    ) [ 001111111110000000]
t_addr_6        (getelementptr    ) [ 001111111110000000]
t_addr_7        (getelementptr    ) [ 001111111110000000]
StgValue_27     (br               ) [ 011111111110000000]
i               (phi              ) [ 001000000000000000]
phi_mul         (phi              ) [ 001111111110000000]
next_mul        (add              ) [ 011111111110000000]
exitcond3       (icmp             ) [ 001111111110000000]
empty           (speclooptripcount) [ 000000000000000000]
tmp_90          (add              ) [ 011111111110000000]
StgValue_34     (br               ) [ 000000000000000000]
tmp             (bitconcatenate   ) [ 000110000000000000]
StgValue_36     (br               ) [ 001111111110000000]
StgValue_37     (br               ) [ 001111111111100000]
j               (phi              ) [ 000110000000000000]
j_cast6         (zext             ) [ 000000000000000000]
exitcond2       (icmp             ) [ 001111111110000000]
empty_38        (speclooptripcount) [ 000000000000000000]
j_3             (add              ) [ 001111111110000000]
StgValue_43     (br               ) [ 000000000000000000]
tmp_136         (add              ) [ 000000000000000000]
tmp_137         (zext             ) [ 000000000000000000]
a_coeffs_addr_2 (getelementptr    ) [ 000010000000000000]
a_coeffs_load_2 (load             ) [ 000000000000000000]
tmp_138         (zext             ) [ 000000000000000000]
t_addr_9        (getelementptr    ) [ 000000000000000000]
StgValue_53     (store            ) [ 000000000000000000]
StgValue_54     (br               ) [ 001111111110000000]
t_load          (load             ) [ 000000000000000000]
tmp_91          (trunc            ) [ 000000000000000000]
tmp_92          (zext             ) [ 000000000000000000]
r_addr_23       (getelementptr    ) [ 000000000000000000]
StgValue_59     (store            ) [ 000000000000000000]
t_load_1        (load             ) [ 000000000000000000]
tmp_41          (partselect       ) [ 000000000000000000]
tmp_108         (trunc            ) [ 000000000000000000]
tmp_42          (bitconcatenate   ) [ 000000000000000000]
tmp_93          (or               ) [ 000000000000000000]
tmp_94          (add              ) [ 000000000000000000]
tmp_95          (zext             ) [ 000000000000000000]
r_addr_17       (getelementptr    ) [ 000000000000000000]
StgValue_68     (store            ) [ 000000000000000000]
tmp_44          (partselect       ) [ 000000100000000000]
t_load_2        (load             ) [ 000000000000000000]
tmp_112         (trunc            ) [ 000000000000000000]
tmp_45          (bitconcatenate   ) [ 000000000000000000]
tmp_96          (or               ) [ 000000000000000000]
tmp_97          (add              ) [ 000000000000000000]
tmp_98          (zext             ) [ 000000000000000000]
r_addr_24       (getelementptr    ) [ 000000000000000000]
StgValue_78     (store            ) [ 000000000000000000]
tmp_99          (partselect       ) [ 000000000000000000]
tmp_100         (add              ) [ 000000000000000000]
tmp_101         (zext             ) [ 000000000000000000]
r_addr_25       (getelementptr    ) [ 000000000000000000]
StgValue_83     (store            ) [ 000000000000000000]
tmp_86          (partselect       ) [ 000000010000000000]
t_load_3        (load             ) [ 000000000000000000]
tmp_120         (trunc            ) [ 000000000000000000]
tmp_102         (bitconcatenate   ) [ 000000000000000000]
tmp_103         (or               ) [ 000000000000000000]
tmp_104         (partselect       ) [ 000000000000000000]
tmp_105         (bitconcatenate   ) [ 000000000000000000]
tmp_106         (add              ) [ 000000000000000000]
tmp_107         (zext             ) [ 000000000000000000]
r_addr_26       (getelementptr    ) [ 000000000000000000]
StgValue_96     (store            ) [ 000000000000000000]
t_load_4        (load             ) [ 000000000000000000]
tmp_50          (partselect       ) [ 000000000000000000]
tmp_123         (trunc            ) [ 000000000000000000]
tmp_51          (bitconcatenate   ) [ 000000000000000000]
tmp_109         (or               ) [ 000000000000000000]
tmp_110         (add              ) [ 000000000000000000]
tmp_111         (zext             ) [ 000000000000000000]
r_addr_27       (getelementptr    ) [ 000000000000000000]
StgValue_105    (store            ) [ 000000000000000000]
tmp_53          (partselect       ) [ 000000001000000000]
t_load_5        (load             ) [ 000000000000000000]
tmp_127         (trunc            ) [ 000000000000000000]
tmp_54          (bitconcatenate   ) [ 000000000000000000]
tmp_113         (or               ) [ 000000000000000000]
tmp_114         (add              ) [ 000000000000000000]
tmp_115         (zext             ) [ 000000000000000000]
r_addr_28       (getelementptr    ) [ 000000000000000000]
StgValue_115    (store            ) [ 000000000000000000]
tmp_116         (partselect       ) [ 000000000000000000]
tmp_117         (add              ) [ 000000000000000000]
tmp_118         (zext             ) [ 000000000000000000]
r_addr_29       (getelementptr    ) [ 000000000000000000]
StgValue_120    (store            ) [ 000000000000000000]
tmp_119         (partselect       ) [ 000000000100000000]
t_load_6        (load             ) [ 000000000000000000]
tmp_135         (trunc            ) [ 000000000000000000]
tmp_121         (bitconcatenate   ) [ 000000000000000000]
tmp_122         (or               ) [ 000000000000000000]
tmp_139         (bitselect        ) [ 000000000000000000]
tmp_124         (bitconcatenate   ) [ 000000000000000000]
tmp_125         (add              ) [ 000000000000000000]
tmp_126         (zext             ) [ 000000000000000000]
r_addr_30       (getelementptr    ) [ 000000000000000000]
StgValue_133    (store            ) [ 000000000000000000]
t_load_7        (load             ) [ 000000000000000000]
tmp_142         (trunc            ) [ 000000000000000000]
tmp_128         (bitconcatenate   ) [ 000000000000000000]
tmp_58          (partselect       ) [ 000000000000000000]
tmp_129         (or               ) [ 000000000000000000]
tmp_130         (add              ) [ 000000000000000000]
tmp_131         (zext             ) [ 000000000000000000]
r_addr_31       (getelementptr    ) [ 000000000000000000]
StgValue_142    (store            ) [ 000000000000000000]
tmp_132         (partselect       ) [ 000000000010000000]
tmp_133         (add              ) [ 000000000000000000]
tmp_134         (zext             ) [ 000000000000000000]
r_addr_32       (getelementptr    ) [ 000000000000000000]
StgValue_147    (store            ) [ 000000000000000000]
StgValue_148    (br               ) [ 011111111110000000]
j_1             (phi              ) [ 000000000001100000]
exitcond1       (icmp             ) [ 000000000001100000]
empty_39        (speclooptripcount) [ 000000000000000000]
tmp_89          (add              ) [ 001000000001100000]
StgValue_153    (br               ) [ 000000000000000000]
tmp_10          (bitconcatenate   ) [ 000000000000000000]
tmp_s           (zext             ) [ 000000000000000000]
a_coeffs_addr   (getelementptr    ) [ 000000000000100000]
StgValue_158    (br               ) [ 000000000001110000]
a_coeffs_load   (load             ) [ 000000000000000000]
tmp_88          (zext             ) [ 000000000000000000]
t_addr_8        (getelementptr    ) [ 000000000000000000]
StgValue_162    (store            ) [ 000000000000000000]
StgValue_163    (br               ) [ 001000000001100000]
j_2             (phi              ) [ 000000000000010000]
exitcond        (icmp             ) [ 000000000000010000]
empty_40        (speclooptripcount) [ 000000000000000000]
StgValue_167    (br               ) [ 000000000000000000]
tmp_156         (zext             ) [ 000000000000000000]
t_addr_10       (getelementptr    ) [ 000000000000000000]
StgValue_170    (store            ) [ 000000000000000000]
j_4             (add              ) [ 000000000001010000]
StgValue_172    (br               ) [ 000000000001010000]
t_load_8        (load             ) [ 000000000000000000]
t_load_9        (load             ) [ 000000000000000000]
tmp_149         (trunc            ) [ 000000000000000000]
tmp_140         (bitconcatenate   ) [ 000000000000000000]
tmp_36          (partselect       ) [ 000000000000000000]
tmp_141         (or               ) [ 000000000000000000]
r_addr          (getelementptr    ) [ 000000000000000000]
StgValue_182    (store            ) [ 000000000000000000]
tmp_152         (trunc            ) [ 000000000000000100]
tmp_146         (partselect       ) [ 000000000000000100]
t_load_10       (load             ) [ 000000000000000000]
tmp_143         (partselect       ) [ 000000000000000000]
tmp_144         (bitconcatenate   ) [ 000000000000000000]
tmp_145         (or               ) [ 000000000000000000]
tmp_147         (bitconcatenate   ) [ 000000000000000000]
r_addr_18       (getelementptr    ) [ 000000000000000000]
StgValue_192    (store            ) [ 000000000000000000]
tmp_148         (partselect       ) [ 000000000000000000]
r_addr_19       (getelementptr    ) [ 000000000000000000]
StgValue_195    (store            ) [ 000000000000000000]
tmp_155         (trunc            ) [ 000000000000000010]
t_load_11       (load             ) [ 000000000000000000]
tmp_150         (bitconcatenate   ) [ 000000000000000000]
tmp_38          (partselect       ) [ 000000000000000000]
tmp_151         (or               ) [ 000000000000000000]
r_addr_20       (getelementptr    ) [ 000000000000000000]
StgValue_203    (store            ) [ 000000000000000000]
tmp_157         (trunc            ) [ 000000000000000001]
t_load_12       (load             ) [ 000000000000000000]
tmp_153         (bitconcatenate   ) [ 000000000000000000]
tmp_39          (partselect       ) [ 000000000000000000]
tmp_154         (or               ) [ 000000000000000000]
r_addr_21       (getelementptr    ) [ 000000000000000000]
StgValue_211    (store            ) [ 000000000000000000]
tmp_158         (trunc            ) [ 000000000000000000]
r_addr_22       (getelementptr    ) [ 000000000000000000]
StgValue_214    (store            ) [ 000000000000000000]
StgValue_215    (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="t_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="t_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="t_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="t_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="t_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="t_addr_4_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="t_addr_5_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="t_addr_6_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="t_addr_7_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="a_coeffs_addr_2_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_2/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load_2/3 a_coeffs_load/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="0"/>
<pin id="234" dir="0" index="4" bw="3" slack="0"/>
<pin id="235" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="16" slack="0"/>
<pin id="237" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="t_load/3 t_load_1/3 StgValue_53/4 t_load_2/5 t_load_3/6 t_load_4/6 t_load_5/7 t_load_6/8 t_load_7/8 StgValue_162/12 StgValue_170/13 t_load_8/13 t_load_9/13 t_load_10/14 t_load_11/15 t_load_12/16 "/>
</bind>
</comp>

<comp id="238" class="1004" name="t_addr_9_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_9/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_addr_23_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_23/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="0"/>
<pin id="266" dir="0" index="4" bw="10" slack="0"/>
<pin id="267" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="269" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/5 StgValue_68/5 StgValue_78/6 StgValue_83/6 StgValue_96/7 StgValue_105/7 StgValue_115/8 StgValue_120/8 StgValue_133/9 StgValue_142/9 StgValue_147/10 StgValue_182/14 StgValue_192/15 StgValue_195/15 StgValue_203/16 StgValue_211/17 StgValue_214/17 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_addr_17_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_17/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="r_addr_24_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_24/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="r_addr_25_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_25/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_addr_26_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="10" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_26/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="r_addr_27_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_27/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="r_addr_28_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_28/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="r_addr_29_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_29/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="r_addr_30_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_30/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="r_addr_31_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_31/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="r_addr_32_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="10" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_32/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="a_coeffs_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/11 "/>
</bind>
</comp>

<comp id="351" class="1004" name="t_addr_8_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="0"/>
<pin id="355" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="t_addr_10_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="4" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_10/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="11" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/14 "/>
</bind>
</comp>

<comp id="376" class="1004" name="r_addr_18_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="11" slack="0"/>
<pin id="380" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_18/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_addr_19_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="11" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_19/15 "/>
</bind>
</comp>

<comp id="394" class="1004" name="r_addr_20_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="11" slack="0"/>
<pin id="398" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_20/16 "/>
</bind>
</comp>

<comp id="403" class="1004" name="r_addr_21_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="11" slack="0"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_21/17 "/>
</bind>
</comp>

<comp id="412" class="1004" name="r_addr_22_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="11" slack="0"/>
<pin id="416" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_22/17 "/>
</bind>
</comp>

<comp id="421" class="1005" name="i_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="1"/>
<pin id="423" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="i_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="phi_mul_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="1"/>
<pin id="434" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="phi_mul_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="10" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="j_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="1"/>
<pin id="446" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="j_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="j_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="1"/>
<pin id="458" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="j_1_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="1" slack="1"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="468" class="1005" name="j_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="j_2_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="4" slack="1"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="0"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="0" index="3" bw="5" slack="0"/>
<pin id="484" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/6 tmp_148/15 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="5" slack="0"/>
<pin id="495" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_86/6 tmp_143/15 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="0" index="3" bw="4" slack="0"/>
<pin id="505" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_104/7 tmp_146/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="0" index="3" bw="5" slack="0"/>
<pin id="515" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/7 tmp_36/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="next_mul_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="exitcond3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="7" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_90_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="0" index="1" bw="7" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="j_cast6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast6/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="exitcond2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="j_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_136_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="1"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_136/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_137_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_138_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_91_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_92_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="2"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_41_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="5" slack="0"/>
<pin id="592" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_108_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_42_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_93_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_94_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="10" slack="2"/>
<pin id="619" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_95_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_44_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="0" index="3" bw="5" slack="0"/>
<pin id="632" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_112_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_112/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_45_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_96_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="1"/>
<pin id="652" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_97_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="10" slack="3"/>
<pin id="658" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_98_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_100_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="10" slack="3"/>
<pin id="669" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_101_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_120_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_120/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_102_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="5" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_103_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="0" index="1" bw="6" slack="1"/>
<pin id="692" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_103/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_105_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="0"/>
<pin id="697" dir="0" index="2" bw="6" slack="0"/>
<pin id="698" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_106_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="10" slack="4"/>
<pin id="706" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_107_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_123_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_123/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_51_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_109_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_109/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_110_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="4"/>
<pin id="736" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_111_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_53_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="16" slack="0"/>
<pin id="747" dir="0" index="2" bw="4" slack="0"/>
<pin id="748" dir="0" index="3" bw="5" slack="0"/>
<pin id="749" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_127_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="0"/>
<pin id="756" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_127/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_54_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_113_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="8" slack="1"/>
<pin id="769" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_113/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_114_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="0" index="1" bw="10" slack="5"/>
<pin id="775" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_114/8 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_115_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="10" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_116_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="0" index="3" bw="5" slack="0"/>
<pin id="788" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_116/8 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_117_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="0"/>
<pin id="796" dir="0" index="1" bw="10" slack="5"/>
<pin id="797" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_118_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_119_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="7" slack="0"/>
<pin id="807" dir="0" index="1" bw="16" slack="0"/>
<pin id="808" dir="0" index="2" bw="5" slack="0"/>
<pin id="809" dir="0" index="3" bw="5" slack="0"/>
<pin id="810" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_119/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_135_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_135/9 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_121_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="0"/>
<pin id="821" dir="0" index="1" bw="5" slack="0"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_122_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="0" index="1" bw="7" slack="1"/>
<pin id="830" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_122/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_139_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="0" index="2" bw="4" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_139/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_124_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="0" index="2" bw="7" slack="0"/>
<pin id="844" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_124/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_125_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="5" slack="0"/>
<pin id="851" dir="0" index="1" bw="10" slack="6"/>
<pin id="852" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_125/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_126_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="0"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126/9 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_142_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_142/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_128_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="3" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_128/9 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_58_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="16" slack="0"/>
<pin id="875" dir="0" index="2" bw="4" slack="0"/>
<pin id="876" dir="0" index="3" bw="5" slack="0"/>
<pin id="877" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_129_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_129/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_130_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="0"/>
<pin id="891" dir="0" index="1" bw="10" slack="6"/>
<pin id="892" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_130/9 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_131_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="0"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_132_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="16" slack="0"/>
<pin id="903" dir="0" index="2" bw="3" slack="0"/>
<pin id="904" dir="0" index="3" bw="5" slack="0"/>
<pin id="905" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_132/9 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_133_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="0"/>
<pin id="912" dir="0" index="1" bw="10" slack="7"/>
<pin id="913" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_133/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_134_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_134/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="exitcond1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="3" slack="0"/>
<pin id="923" dir="0" index="1" bw="3" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_89_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_89/11 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_10_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="10" slack="0"/>
<pin id="935" dir="0" index="1" bw="7" slack="0"/>
<pin id="936" dir="0" index="2" bw="3" slack="0"/>
<pin id="937" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_s_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_88_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="1"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88/12 "/>
</bind>
</comp>

<comp id="951" class="1004" name="exitcond_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="4" slack="0"/>
<pin id="953" dir="0" index="1" bw="4" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_156_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="4" slack="0"/>
<pin id="959" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_156/13 "/>
</bind>
</comp>

<comp id="962" class="1004" name="j_4_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="4" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_149_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_149/14 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_140_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="0" index="1" bw="4" slack="0"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_140/14 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_141_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_141/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_152_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="0"/>
<pin id="989" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_152/14 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_144_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="6" slack="0"/>
<pin id="993" dir="0" index="1" bw="5" slack="1"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_144/15 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_145_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="6" slack="0"/>
<pin id="1000" dir="0" index="1" bw="6" slack="0"/>
<pin id="1001" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_145/15 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_147_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="2" slack="1"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_147/15 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_155_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="0"/>
<pin id="1014" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_155/15 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_150_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="2" slack="1"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_150/16 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_38_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="16" slack="0"/>
<pin id="1026" dir="0" index="2" bw="4" slack="0"/>
<pin id="1027" dir="0" index="3" bw="5" slack="0"/>
<pin id="1028" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_151_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="0"/>
<pin id="1036" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_151/16 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_157_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="0"/>
<pin id="1042" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_157/16 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_153_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="0" index="1" bw="5" slack="1"/>
<pin id="1047" dir="0" index="2" bw="1" slack="0"/>
<pin id="1048" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_153/17 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_39_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="16" slack="0"/>
<pin id="1054" dir="0" index="2" bw="5" slack="0"/>
<pin id="1055" dir="0" index="3" bw="5" slack="0"/>
<pin id="1056" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/17 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_154_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="0"/>
<pin id="1063" dir="0" index="1" bw="8" slack="0"/>
<pin id="1064" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_154/17 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_158_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="0"/>
<pin id="1070" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_158/17 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="t_addr_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="3" slack="2"/>
<pin id="1075" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="t_addr_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="2"/>
<pin id="1081" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t_addr_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="t_addr_2_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="3" slack="3"/>
<pin id="1087" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="t_addr_3_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="3"/>
<pin id="1092" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_3 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="t_addr_4_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="3"/>
<pin id="1097" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="t_addr_5_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="3" slack="5"/>
<pin id="1102" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="t_addr_6_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="3" slack="6"/>
<pin id="1107" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="t_addr_6 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="t_addr_7_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="3" slack="6"/>
<pin id="1112" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="t_addr_7 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="next_mul_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="0"/>
<pin id="1117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_90_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="7" slack="0"/>
<pin id="1125" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="1"/>
<pin id="1130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1136" class="1005" name="j_3_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="4" slack="0"/>
<pin id="1138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="a_coeffs_addr_2_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="10" slack="1"/>
<pin id="1143" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_44_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="1"/>
<pin id="1148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp_86_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="1"/>
<pin id="1153" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="tmp_53_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_119_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="7" slack="1"/>
<pin id="1163" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_132_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_89_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="3" slack="0"/>
<pin id="1176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="a_coeffs_addr_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="10" slack="1"/>
<pin id="1181" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="1187" class="1005" name="j_4_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="4" slack="0"/>
<pin id="1189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp_152_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="5" slack="1"/>
<pin id="1194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_152 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_146_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="2" slack="1"/>
<pin id="1199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_155_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="2" slack="1"/>
<pin id="1204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="tmp_157_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="5" slack="1"/>
<pin id="1209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="148" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="148" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="148" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="148" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="148" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="148" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="223" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="6" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="324"><net_src comp="0" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="327" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="6" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="348"><net_src comp="2" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="6" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="223" pin="3"/><net_sink comp="229" pin=4"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="364"><net_src comp="6" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="134" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="372"><net_src comp="0" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="6" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="136" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="367" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="6" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="138" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="6" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="140" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="385" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="399"><net_src comp="0" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="142" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="408"><net_src comp="0" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="6" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="144" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="403" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="417"><net_src comp="0" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="146" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="424"><net_src comp="20" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="459"><net_src comp="36" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="467"><net_src comp="460" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="471"><net_src comp="132" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="229" pin="7"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="489"><net_src comp="479" pin="4"/><net_sink comp="253" pin=4"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="229" pin="7"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="74" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="229" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="82" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="229" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="86" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="88" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="436" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="24" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="425" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="26" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="425" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="32" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="34" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="425" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="36" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="448" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="448" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="40" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="448" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="44" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="546" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="562" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="575"><net_src comp="444" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="580"><net_src comp="229" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="585"><net_src comp="432" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="593"><net_src comp="46" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="229" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="48" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="50" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="600"><net_src comp="229" pin="7"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="587" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="615"><net_src comp="609" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="432" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="633"><net_src comp="46" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="229" pin="7"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="56" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="58" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="229" pin="7"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="60" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="62" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="649" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="659"><net_src comp="64" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="432" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="670"><net_src comp="70" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="432" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="680"><net_src comp="229" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="76" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="78" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="60" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="500" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="689" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="702"><net_src comp="694" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="707"><net_src comp="84" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="432" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="717"><net_src comp="229" pin="7"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="90" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="38" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="510" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="732"><net_src comp="726" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="737"><net_src comp="92" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="432" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="750"><net_src comp="46" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="229" pin="7"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="94" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="96" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="757"><net_src comp="229" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="98" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="20" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="766" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="776"><net_src comp="100" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="432" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="789"><net_src comp="46" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="229" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="102" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="48" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="793"><net_src comp="783" pin="4"/><net_sink comp="253" pin=4"/></net>

<net id="798"><net_src comp="104" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="432" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="811"><net_src comp="106" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="229" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="68" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="50" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="818"><net_src comp="229" pin="7"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="108" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="815" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="110" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="819" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="837"><net_src comp="112" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="229" pin="7"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="56" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="98" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="832" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="827" pin="2"/><net_sink comp="840" pin=2"/></net>

<net id="848"><net_src comp="840" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="853"><net_src comp="114" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="432" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="863"><net_src comp="229" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="116" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="118" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="878"><net_src comp="46" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="229" pin="7"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="82" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="881"><net_src comp="120" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="886"><net_src comp="864" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="872" pin="4"/><net_sink comp="882" pin=1"/></net>

<net id="888"><net_src comp="882" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="893"><net_src comp="122" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="432" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="906"><net_src comp="46" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="229" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="124" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="74" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="914"><net_src comp="126" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="432" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="925"><net_src comp="460" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="128" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="460" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="130" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="938"><net_src comp="34" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="26" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="460" pin="4"/><net_sink comp="933" pin=2"/></net>

<net id="944"><net_src comp="933" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="949"><net_src comp="456" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="955"><net_src comp="472" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="40" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="472" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="966"><net_src comp="472" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="44" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="229" pin="7"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="90" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="968" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="38" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="984"><net_src comp="972" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="510" pin="4"/><net_sink comp="980" pin=1"/></net>

<net id="986"><net_src comp="980" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="990"><net_src comp="229" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="76" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="78" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1002"><net_src comp="991" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="490" pin="4"/><net_sink comp="998" pin=1"/></net>

<net id="1009"><net_src comp="60" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=2"/></net>

<net id="1011"><net_src comp="1004" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="1015"><net_src comp="229" pin="7"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="60" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="62" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1029"><net_src comp="46" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1030"><net_src comp="229" pin="3"/><net_sink comp="1023" pin=1"/></net>

<net id="1031"><net_src comp="56" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1032"><net_src comp="58" pin="0"/><net_sink comp="1023" pin=3"/></net>

<net id="1037"><net_src comp="1023" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1016" pin="3"/><net_sink comp="1033" pin=1"/></net>

<net id="1039"><net_src comp="1033" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="1043"><net_src comp="229" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="52" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="36" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1057"><net_src comp="46" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="229" pin="7"/><net_sink comp="1051" pin=1"/></net>

<net id="1059"><net_src comp="48" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1060"><net_src comp="50" pin="0"/><net_sink comp="1051" pin=3"/></net>

<net id="1065"><net_src comp="1051" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1044" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1067"><net_src comp="1061" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="1071"><net_src comp="229" pin="7"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1076"><net_src comp="152" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1082"><net_src comp="160" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1088"><net_src comp="168" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1093"><net_src comp="176" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1098"><net_src comp="184" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1103"><net_src comp="192" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1108"><net_src comp="200" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1113"><net_src comp="208" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1118"><net_src comp="520" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1126"><net_src comp="532" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1131"><net_src comp="538" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1139"><net_src comp="556" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1144"><net_src comp="216" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1149"><net_src comp="627" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1154"><net_src comp="490" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1159"><net_src comp="744" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1164"><net_src comp="805" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1169"><net_src comp="900" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1177"><net_src comp="927" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1182"><net_src comp="343" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1190"><net_src comp="962" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1195"><net_src comp="987" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1200"><net_src comp="500" pin="4"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1205"><net_src comp="1012" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1210"><net_src comp="1040" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="1044" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {5 6 7 8 9 10 14 15 16 17 }
 - Input state : 
	Port: poly_Sq_tobytes : r | {}
	Port: poly_Sq_tobytes : a_coeffs | {3 4 11 12 }
  - Chain level:
	State 1
		t_addr : 1
		t_addr_1 : 1
		t_addr_2 : 1
		t_addr_3 : 1
		t_addr_4 : 1
		t_addr_5 : 1
		t_addr_6 : 1
		t_addr_7 : 1
	State 2
		next_mul : 1
		exitcond3 : 1
		tmp_90 : 1
		StgValue_34 : 2
		tmp : 1
	State 3
		j_cast6 : 1
		exitcond2 : 1
		j_3 : 1
		StgValue_43 : 2
		tmp_136 : 2
		tmp_137 : 3
		a_coeffs_addr_2 : 4
		a_coeffs_load_2 : 5
	State 4
		t_addr_9 : 1
		StgValue_53 : 2
	State 5
		tmp_91 : 1
		r_addr_23 : 1
		StgValue_59 : 2
		tmp_41 : 1
		tmp_108 : 1
		tmp_42 : 2
		tmp_93 : 3
		tmp_95 : 1
		r_addr_17 : 2
		StgValue_68 : 3
		tmp_44 : 1
	State 6
		tmp_112 : 1
		tmp_45 : 2
		tmp_96 : 3
		tmp_98 : 1
		r_addr_24 : 2
		StgValue_78 : 3
		tmp_99 : 1
		tmp_101 : 1
		r_addr_25 : 2
		StgValue_83 : 3
		tmp_86 : 1
	State 7
		tmp_120 : 1
		tmp_102 : 2
		tmp_103 : 3
		tmp_104 : 1
		tmp_105 : 3
		tmp_107 : 1
		r_addr_26 : 2
		StgValue_96 : 4
		tmp_50 : 1
		tmp_123 : 1
		tmp_51 : 2
		tmp_109 : 3
		tmp_111 : 1
		r_addr_27 : 2
		StgValue_105 : 3
		tmp_53 : 1
	State 8
		tmp_127 : 1
		tmp_54 : 2
		tmp_113 : 3
		tmp_115 : 1
		r_addr_28 : 2
		StgValue_115 : 3
		tmp_116 : 1
		tmp_118 : 1
		r_addr_29 : 2
		StgValue_120 : 3
		tmp_119 : 1
	State 9
		tmp_135 : 1
		tmp_121 : 2
		tmp_122 : 3
		tmp_139 : 1
		tmp_124 : 3
		tmp_126 : 1
		r_addr_30 : 2
		StgValue_133 : 4
		tmp_142 : 1
		tmp_128 : 2
		tmp_58 : 1
		tmp_129 : 3
		tmp_131 : 1
		r_addr_31 : 2
		StgValue_142 : 3
		tmp_132 : 1
	State 10
		tmp_134 : 1
		r_addr_32 : 2
		StgValue_147 : 3
	State 11
		exitcond1 : 1
		tmp_89 : 1
		StgValue_153 : 2
		tmp_10 : 1
		tmp_s : 2
		a_coeffs_addr : 3
		a_coeffs_load : 4
	State 12
		t_addr_8 : 1
		StgValue_162 : 2
	State 13
		exitcond : 1
		StgValue_167 : 2
		tmp_156 : 1
		t_addr_10 : 2
		StgValue_170 : 3
		j_4 : 1
	State 14
		tmp_149 : 1
		tmp_140 : 2
		tmp_36 : 1
		tmp_141 : 3
		StgValue_182 : 3
		tmp_152 : 1
		tmp_146 : 1
	State 15
		tmp_143 : 1
		tmp_145 : 2
		tmp_147 : 2
		StgValue_192 : 3
		tmp_148 : 1
		StgValue_195 : 2
		tmp_155 : 1
	State 16
		tmp_38 : 1
		tmp_151 : 2
		StgValue_203 : 2
		tmp_157 : 1
	State 17
		tmp_39 : 1
		tmp_154 : 2
		StgValue_211 : 2
		tmp_158 : 1
		StgValue_214 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |  next_mul_fu_520 |    0    |    17   |
|          |   tmp_90_fu_532  |    0    |    15   |
|          |    j_3_fu_556    |    0    |    13   |
|          |  tmp_136_fu_562  |    0    |    17   |
|          |   tmp_94_fu_616  |    0    |    17   |
|          |   tmp_97_fu_655  |    0    |    17   |
|          |  tmp_100_fu_666  |    0    |    17   |
|    add   |  tmp_106_fu_703  |    0    |    17   |
|          |  tmp_110_fu_733  |    0    |    17   |
|          |  tmp_114_fu_772  |    0    |    17   |
|          |  tmp_117_fu_794  |    0    |    17   |
|          |  tmp_125_fu_849  |    0    |    17   |
|          |  tmp_130_fu_889  |    0    |    17   |
|          |  tmp_133_fu_910  |    0    |    17   |
|          |   tmp_89_fu_927  |    0    |    12   |
|          |    j_4_fu_962    |    0    |    13   |
|----------|------------------|---------|---------|
|          |   tmp_93_fu_609  |    0    |    8    |
|          |   tmp_96_fu_649  |    0    |    8    |
|          |  tmp_103_fu_689  |    0    |    6    |
|          |  tmp_109_fu_726  |    0    |    8    |
|          |  tmp_113_fu_766  |    0    |    8    |
|    or    |  tmp_122_fu_827  |    0    |    7    |
|          |  tmp_129_fu_882  |    0    |    8    |
|          |  tmp_141_fu_980  |    0    |    8    |
|          |  tmp_145_fu_998  |    0    |    6    |
|          |  tmp_151_fu_1033 |    0    |    8    |
|          |  tmp_154_fu_1061 |    0    |    8    |
|----------|------------------|---------|---------|
|          | exitcond3_fu_526 |    0    |    11   |
|   icmp   | exitcond2_fu_550 |    0    |    9    |
|          | exitcond1_fu_921 |    0    |    9    |
|          |  exitcond_fu_951 |    0    |    9    |
|----------|------------------|---------|---------|
|          |    grp_fu_479    |    0    |    0    |
|          |    grp_fu_490    |    0    |    0    |
|          |    grp_fu_500    |    0    |    0    |
|          |    grp_fu_510    |    0    |    0    |
|          |   tmp_41_fu_587  |    0    |    0    |
|          |   tmp_44_fu_627  |    0    |    0    |
|partselect|   tmp_53_fu_744  |    0    |    0    |
|          |  tmp_116_fu_783  |    0    |    0    |
|          |  tmp_119_fu_805  |    0    |    0    |
|          |   tmp_58_fu_872  |    0    |    0    |
|          |  tmp_132_fu_900  |    0    |    0    |
|          |  tmp_38_fu_1023  |    0    |    0    |
|          |  tmp_39_fu_1051  |    0    |    0    |
|----------|------------------|---------|---------|
|          |    tmp_fu_538    |    0    |    0    |
|          |   tmp_42_fu_601  |    0    |    0    |
|          |   tmp_45_fu_641  |    0    |    0    |
|          |  tmp_102_fu_681  |    0    |    0    |
|          |  tmp_105_fu_694  |    0    |    0    |
|          |   tmp_51_fu_718  |    0    |    0    |
|          |   tmp_54_fu_758  |    0    |    0    |
|bitconcatenate|  tmp_121_fu_819  |    0    |    0    |
|          |  tmp_124_fu_840  |    0    |    0    |
|          |  tmp_128_fu_864  |    0    |    0    |
|          |   tmp_10_fu_933  |    0    |    0    |
|          |  tmp_140_fu_972  |    0    |    0    |
|          |  tmp_144_fu_991  |    0    |    0    |
|          |  tmp_147_fu_1004 |    0    |    0    |
|          |  tmp_150_fu_1016 |    0    |    0    |
|          |  tmp_153_fu_1044 |    0    |    0    |
|----------|------------------|---------|---------|
|          |  j_cast6_fu_546  |    0    |    0    |
|          |  tmp_137_fu_567  |    0    |    0    |
|          |  tmp_138_fu_572  |    0    |    0    |
|          |   tmp_92_fu_582  |    0    |    0    |
|          |   tmp_95_fu_622  |    0    |    0    |
|          |   tmp_98_fu_661  |    0    |    0    |
|          |  tmp_101_fu_672  |    0    |    0    |
|          |  tmp_107_fu_709  |    0    |    0    |
|   zext   |  tmp_111_fu_739  |    0    |    0    |
|          |  tmp_115_fu_778  |    0    |    0    |
|          |  tmp_118_fu_800  |    0    |    0    |
|          |  tmp_126_fu_855  |    0    |    0    |
|          |  tmp_131_fu_895  |    0    |    0    |
|          |  tmp_134_fu_916  |    0    |    0    |
|          |   tmp_s_fu_941   |    0    |    0    |
|          |   tmp_88_fu_946  |    0    |    0    |
|          |  tmp_156_fu_957  |    0    |    0    |
|----------|------------------|---------|---------|
|          |   tmp_91_fu_577  |    0    |    0    |
|          |  tmp_108_fu_597  |    0    |    0    |
|          |  tmp_112_fu_637  |    0    |    0    |
|          |  tmp_120_fu_677  |    0    |    0    |
|          |  tmp_123_fu_714  |    0    |    0    |
|          |  tmp_127_fu_754  |    0    |    0    |
|   trunc  |  tmp_135_fu_815  |    0    |    0    |
|          |  tmp_142_fu_860  |    0    |    0    |
|          |  tmp_149_fu_968  |    0    |    0    |
|          |  tmp_152_fu_987  |    0    |    0    |
|          |  tmp_155_fu_1012 |    0    |    0    |
|          |  tmp_157_fu_1040 |    0    |    0    |
|          |  tmp_158_fu_1068 |    0    |    0    |
|----------|------------------|---------|---------|
| bitselect|  tmp_139_fu_832  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   378   |
|----------|------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|a_coeffs_addr_2_reg_1141|   10   |
| a_coeffs_addr_reg_1179 |   10   |
|        i_reg_421       |    7   |
|       j_1_reg_456      |    3   |
|       j_2_reg_468      |    4   |
|      j_3_reg_1136      |    4   |
|      j_4_reg_1187      |    4   |
|        j_reg_444       |    4   |
|    next_mul_reg_1115   |   10   |
|     phi_mul_reg_432    |   10   |
|    t_addr_1_reg_1079   |    3   |
|    t_addr_2_reg_1085   |    3   |
|    t_addr_3_reg_1090   |    3   |
|    t_addr_4_reg_1095   |    3   |
|    t_addr_5_reg_1100   |    3   |
|    t_addr_6_reg_1105   |    3   |
|    t_addr_7_reg_1110   |    3   |
|     t_addr_reg_1073    |    3   |
|    tmp_119_reg_1161    |    7   |
|    tmp_132_reg_1166    |    8   |
|    tmp_146_reg_1197    |    2   |
|    tmp_152_reg_1192    |    5   |
|    tmp_155_reg_1202    |    2   |
|    tmp_157_reg_1207    |    5   |
|     tmp_44_reg_1146    |    8   |
|     tmp_53_reg_1156    |    8   |
|     tmp_86_reg_1151    |    6   |
|     tmp_89_reg_1174    |    3   |
|     tmp_90_reg_1123    |    7   |
|      tmp_reg_1128      |   10   |
+------------------------+--------+
|          Total         |   161  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_229 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_229 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_229 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_253 |  p0  |   9  |  10  |   90   ||    44   |
| grp_access_fu_253 |  p1  |   9  |   8  |   72   ||    44   |
| grp_access_fu_253 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_253 |  p4  |   7  |  10  |   70   ||    38   |
|  phi_mul_reg_432  |  p0  |   2  |  10  |   20   ||    9    |
|     j_reg_444     |  p0  |   2  |   4  |    8   ||    9    |
|    j_1_reg_456    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   359  || 17.7125 ||   295   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   378  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   17   |    -   |   295  |
|  Register |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   161  |   673  |
+-----------+--------+--------+--------+--------+
