-- Quartus II VHDL Template

library ieee;
use ieee.std_logic_1164.all;

entity sumadores_x_bits_tb is
	-- port ();
end sumadores_x_bits_tb;

architecture Behavioral of sumadores_x_bits_tb is
	
	signal A_i_v_tb	: std_logic_vector(7 downto 0); 
	signal B_i_v_tb 	: std_logic_vector(7 downto 0);
	signal Carry_i_tb : std_logic := '0';
	signal Carry_o_tb : std_logic;
	signal S_o_v_tb	: std_logic_vector(7 downto 0);

begin


	xxx: entity work.xxxxx port map
	(
	);

end Behavioral;
