{"vcs1":{"timestamp_begin":1769428875.436674028, "rt":6.81, "ut":6.48, "st":0.18}}
{"vcselab":{"timestamp_begin":1769428882.300007966, "rt":0.30, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769428882.639241937, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769428875.179098156}
{"VCS_COMP_START_TIME": 1769428875.179098156}
{"VCS_COMP_END_TIME": 1769428882.914886944}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351064}}
{"vcselab": {"peak_mem": 173712}}
