/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE0_TPC1_QM_REGS_H_
#define ASIC_REG_DCORE0_TPC1_QM_REGS_H_

/*
 *****************************************
 *   DCORE0_TPC1_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE0_TPC1_QM_GLBL_CFG0 0x401A000

#define mmDCORE0_TPC1_QM_GLBL_CFG1 0x401A004

#define mmDCORE0_TPC1_QM_GLBL_CFG2 0x401A008

#define mmDCORE0_TPC1_QM_GLBL_ERR_CFG 0x401A00C

#define mmDCORE0_TPC1_QM_GLBL_ERR_CFG1 0x401A010

#define mmDCORE0_TPC1_QM_GLBL_ERR_ARC_HALT_EN 0x401A014

#define mmDCORE0_TPC1_QM_GLBL_AXCACHE 0x401A018

#define mmDCORE0_TPC1_QM_GLBL_STS0 0x401A01C

#define mmDCORE0_TPC1_QM_GLBL_STS1 0x401A020

#define mmDCORE0_TPC1_QM_GLBL_ERR_STS_0 0x401A024

#define mmDCORE0_TPC1_QM_GLBL_ERR_STS_1 0x401A028

#define mmDCORE0_TPC1_QM_GLBL_ERR_STS_2 0x401A02C

#define mmDCORE0_TPC1_QM_GLBL_ERR_STS_3 0x401A030

#define mmDCORE0_TPC1_QM_GLBL_ERR_STS_4 0x401A034

#define mmDCORE0_TPC1_QM_GLBL_ERR_MSG_EN_0 0x401A038

#define mmDCORE0_TPC1_QM_GLBL_ERR_MSG_EN_1 0x401A03C

#define mmDCORE0_TPC1_QM_GLBL_ERR_MSG_EN_2 0x401A040

#define mmDCORE0_TPC1_QM_GLBL_ERR_MSG_EN_3 0x401A044

#define mmDCORE0_TPC1_QM_GLBL_ERR_MSG_EN_4 0x401A048

#define mmDCORE0_TPC1_QM_GLBL_PROT 0x401A04C

#define mmDCORE0_TPC1_QM_PQ_BASE_LO_0 0x401A050

#define mmDCORE0_TPC1_QM_PQ_BASE_LO_1 0x401A054

#define mmDCORE0_TPC1_QM_PQ_BASE_LO_2 0x401A058

#define mmDCORE0_TPC1_QM_PQ_BASE_LO_3 0x401A05C

#define mmDCORE0_TPC1_QM_PQ_BASE_HI_0 0x401A060

#define mmDCORE0_TPC1_QM_PQ_BASE_HI_1 0x401A064

#define mmDCORE0_TPC1_QM_PQ_BASE_HI_2 0x401A068

#define mmDCORE0_TPC1_QM_PQ_BASE_HI_3 0x401A06C

#define mmDCORE0_TPC1_QM_PQ_SIZE_0 0x401A070

#define mmDCORE0_TPC1_QM_PQ_SIZE_1 0x401A074

#define mmDCORE0_TPC1_QM_PQ_SIZE_2 0x401A078

#define mmDCORE0_TPC1_QM_PQ_SIZE_3 0x401A07C

#define mmDCORE0_TPC1_QM_PQ_PI_0 0x401A080

#define mmDCORE0_TPC1_QM_PQ_PI_1 0x401A084

#define mmDCORE0_TPC1_QM_PQ_PI_2 0x401A088

#define mmDCORE0_TPC1_QM_PQ_PI_3 0x401A08C

#define mmDCORE0_TPC1_QM_PQ_CI_0 0x401A090

#define mmDCORE0_TPC1_QM_PQ_CI_1 0x401A094

#define mmDCORE0_TPC1_QM_PQ_CI_2 0x401A098

#define mmDCORE0_TPC1_QM_PQ_CI_3 0x401A09C

#define mmDCORE0_TPC1_QM_PQ_CFG0_0 0x401A0A0

#define mmDCORE0_TPC1_QM_PQ_CFG0_1 0x401A0A4

#define mmDCORE0_TPC1_QM_PQ_CFG0_2 0x401A0A8

#define mmDCORE0_TPC1_QM_PQ_CFG0_3 0x401A0AC

#define mmDCORE0_TPC1_QM_PQ_CFG1_0 0x401A0B0

#define mmDCORE0_TPC1_QM_PQ_CFG1_1 0x401A0B4

#define mmDCORE0_TPC1_QM_PQ_CFG1_2 0x401A0B8

#define mmDCORE0_TPC1_QM_PQ_CFG1_3 0x401A0BC

#define mmDCORE0_TPC1_QM_PQ_STS0_0 0x401A0C0

#define mmDCORE0_TPC1_QM_PQ_STS0_1 0x401A0C4

#define mmDCORE0_TPC1_QM_PQ_STS0_2 0x401A0C8

#define mmDCORE0_TPC1_QM_PQ_STS0_3 0x401A0CC

#define mmDCORE0_TPC1_QM_PQ_STS1_0 0x401A0D0

#define mmDCORE0_TPC1_QM_PQ_STS1_1 0x401A0D4

#define mmDCORE0_TPC1_QM_PQ_STS1_2 0x401A0D8

#define mmDCORE0_TPC1_QM_PQ_STS1_3 0x401A0DC

#define mmDCORE0_TPC1_QM_CQ_CFG0_0 0x401A0E0

#define mmDCORE0_TPC1_QM_CQ_CFG0_1 0x401A0E4

#define mmDCORE0_TPC1_QM_CQ_CFG0_2 0x401A0E8

#define mmDCORE0_TPC1_QM_CQ_CFG0_3 0x401A0EC

#define mmDCORE0_TPC1_QM_CQ_CFG0_4 0x401A0F0

#define mmDCORE0_TPC1_QM_CQ_STS0_0 0x401A0F4

#define mmDCORE0_TPC1_QM_CQ_STS0_1 0x401A0F8

#define mmDCORE0_TPC1_QM_CQ_STS0_2 0x401A0FC

#define mmDCORE0_TPC1_QM_CQ_STS0_3 0x401A100

#define mmDCORE0_TPC1_QM_CQ_STS0_4 0x401A104

#define mmDCORE0_TPC1_QM_CQ_CFG1_0 0x401A108

#define mmDCORE0_TPC1_QM_CQ_CFG1_1 0x401A10C

#define mmDCORE0_TPC1_QM_CQ_CFG1_2 0x401A110

#define mmDCORE0_TPC1_QM_CQ_CFG1_3 0x401A114

#define mmDCORE0_TPC1_QM_CQ_CFG1_4 0x401A118

#define mmDCORE0_TPC1_QM_CQ_STS1_0 0x401A11C

#define mmDCORE0_TPC1_QM_CQ_STS1_1 0x401A120

#define mmDCORE0_TPC1_QM_CQ_STS1_2 0x401A124

#define mmDCORE0_TPC1_QM_CQ_STS1_3 0x401A128

#define mmDCORE0_TPC1_QM_CQ_STS1_4 0x401A12C

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_0 0x401A150

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_0 0x401A154

#define mmDCORE0_TPC1_QM_CQ_TSIZE_0 0x401A158

#define mmDCORE0_TPC1_QM_CQ_CTL_0 0x401A15C

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_1 0x401A160

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_1 0x401A164

#define mmDCORE0_TPC1_QM_CQ_TSIZE_1 0x401A168

#define mmDCORE0_TPC1_QM_CQ_CTL_1 0x401A16C

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_2 0x401A170

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_2 0x401A174

#define mmDCORE0_TPC1_QM_CQ_TSIZE_2 0x401A178

#define mmDCORE0_TPC1_QM_CQ_CTL_2 0x401A17C

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_3 0x401A180

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_3 0x401A184

#define mmDCORE0_TPC1_QM_CQ_TSIZE_3 0x401A188

#define mmDCORE0_TPC1_QM_CQ_CTL_3 0x401A18C

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_4 0x401A190

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_4 0x401A194

#define mmDCORE0_TPC1_QM_CQ_TSIZE_4 0x401A198

#define mmDCORE0_TPC1_QM_CQ_CTL_4 0x401A19C

#define mmDCORE0_TPC1_QM_CQ_TSIZE_STS_0 0x401A1A0

#define mmDCORE0_TPC1_QM_CQ_TSIZE_STS_1 0x401A1A4

#define mmDCORE0_TPC1_QM_CQ_TSIZE_STS_2 0x401A1A8

#define mmDCORE0_TPC1_QM_CQ_TSIZE_STS_3 0x401A1AC

#define mmDCORE0_TPC1_QM_CQ_TSIZE_STS_4 0x401A1B0

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_STS_0 0x401A1B4

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_STS_1 0x401A1B8

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_STS_2 0x401A1BC

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_STS_3 0x401A1C0

#define mmDCORE0_TPC1_QM_CQ_PTR_LO_STS_4 0x401A1C4

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_STS_0 0x401A1C8

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_STS_1 0x401A1CC

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_STS_2 0x401A1D0

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_STS_3 0x401A1D4

#define mmDCORE0_TPC1_QM_CQ_PTR_HI_STS_4 0x401A1D8

#define mmDCORE0_TPC1_QM_CQ_IFIFO_STS_0 0x401A1DC

#define mmDCORE0_TPC1_QM_CQ_IFIFO_STS_1 0x401A1E0

#define mmDCORE0_TPC1_QM_CQ_IFIFO_STS_2 0x401A1E4

#define mmDCORE0_TPC1_QM_CQ_IFIFO_STS_3 0x401A1E8

#define mmDCORE0_TPC1_QM_CQ_IFIFO_STS_4 0x401A1EC

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_LO_0 0x401A1F0

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_LO_1 0x401A1F4

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_LO_2 0x401A1F8

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_LO_3 0x401A1FC

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_LO_4 0x401A200

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_HI_0 0x401A204

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_HI_1 0x401A208

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_HI_2 0x401A20C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_HI_3 0x401A210

#define mmDCORE0_TPC1_QM_CP_MSG_BASE0_ADDR_HI_4 0x401A214

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_LO_0 0x401A218

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_LO_1 0x401A21C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_LO_2 0x401A220

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_LO_3 0x401A224

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_LO_4 0x401A228

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_HI_0 0x401A22C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_HI_1 0x401A230

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_HI_2 0x401A234

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_HI_3 0x401A238

#define mmDCORE0_TPC1_QM_CP_MSG_BASE1_ADDR_HI_4 0x401A23C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_LO_0 0x401A240

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_LO_1 0x401A244

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_LO_2 0x401A248

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_LO_3 0x401A24C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_LO_4 0x401A250

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_HI_0 0x401A254

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_HI_1 0x401A258

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_HI_2 0x401A25C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_HI_3 0x401A260

#define mmDCORE0_TPC1_QM_CP_MSG_BASE2_ADDR_HI_4 0x401A264

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_LO_0 0x401A268

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_LO_1 0x401A26C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_LO_2 0x401A270

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_LO_3 0x401A274

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_LO_4 0x401A278

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_HI_0 0x401A27C

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_HI_1 0x401A280

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_HI_2 0x401A284

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_HI_3 0x401A288

#define mmDCORE0_TPC1_QM_CP_MSG_BASE3_ADDR_HI_4 0x401A28C

#define mmDCORE0_TPC1_QM_CP_FENCE0_RDATA_0 0x401A290

#define mmDCORE0_TPC1_QM_CP_FENCE0_RDATA_1 0x401A294

#define mmDCORE0_TPC1_QM_CP_FENCE0_RDATA_2 0x401A298

#define mmDCORE0_TPC1_QM_CP_FENCE0_RDATA_3 0x401A29C

#define mmDCORE0_TPC1_QM_CP_FENCE0_RDATA_4 0x401A2A0

#define mmDCORE0_TPC1_QM_CP_FENCE1_RDATA_0 0x401A2A4

#define mmDCORE0_TPC1_QM_CP_FENCE1_RDATA_1 0x401A2A8

#define mmDCORE0_TPC1_QM_CP_FENCE1_RDATA_2 0x401A2AC

#define mmDCORE0_TPC1_QM_CP_FENCE1_RDATA_3 0x401A2B0

#define mmDCORE0_TPC1_QM_CP_FENCE1_RDATA_4 0x401A2B4

#define mmDCORE0_TPC1_QM_CP_FENCE2_RDATA_0 0x401A2B8

#define mmDCORE0_TPC1_QM_CP_FENCE2_RDATA_1 0x401A2BC

#define mmDCORE0_TPC1_QM_CP_FENCE2_RDATA_2 0x401A2C0

#define mmDCORE0_TPC1_QM_CP_FENCE2_RDATA_3 0x401A2C4

#define mmDCORE0_TPC1_QM_CP_FENCE2_RDATA_4 0x401A2C8

#define mmDCORE0_TPC1_QM_CP_FENCE3_RDATA_0 0x401A2CC

#define mmDCORE0_TPC1_QM_CP_FENCE3_RDATA_1 0x401A2D0

#define mmDCORE0_TPC1_QM_CP_FENCE3_RDATA_2 0x401A2D4

#define mmDCORE0_TPC1_QM_CP_FENCE3_RDATA_3 0x401A2D8

#define mmDCORE0_TPC1_QM_CP_FENCE3_RDATA_4 0x401A2DC

#define mmDCORE0_TPC1_QM_CP_FENCE0_CNT_0 0x401A2E0

#define mmDCORE0_TPC1_QM_CP_FENCE0_CNT_1 0x401A2E4

#define mmDCORE0_TPC1_QM_CP_FENCE0_CNT_2 0x401A2E8

#define mmDCORE0_TPC1_QM_CP_FENCE0_CNT_3 0x401A2EC

#define mmDCORE0_TPC1_QM_CP_FENCE0_CNT_4 0x401A2F0

#define mmDCORE0_TPC1_QM_CP_FENCE1_CNT_0 0x401A2F4

#define mmDCORE0_TPC1_QM_CP_FENCE1_CNT_1 0x401A2F8

#define mmDCORE0_TPC1_QM_CP_FENCE1_CNT_2 0x401A2FC

#define mmDCORE0_TPC1_QM_CP_FENCE1_CNT_3 0x401A300

#define mmDCORE0_TPC1_QM_CP_FENCE1_CNT_4 0x401A304

#define mmDCORE0_TPC1_QM_CP_FENCE2_CNT_0 0x401A308

#define mmDCORE0_TPC1_QM_CP_FENCE2_CNT_1 0x401A30C

#define mmDCORE0_TPC1_QM_CP_FENCE2_CNT_2 0x401A310

#define mmDCORE0_TPC1_QM_CP_FENCE2_CNT_3 0x401A314

#define mmDCORE0_TPC1_QM_CP_FENCE2_CNT_4 0x401A318

#define mmDCORE0_TPC1_QM_CP_FENCE3_CNT_0 0x401A31C

#define mmDCORE0_TPC1_QM_CP_FENCE3_CNT_1 0x401A320

#define mmDCORE0_TPC1_QM_CP_FENCE3_CNT_2 0x401A324

#define mmDCORE0_TPC1_QM_CP_FENCE3_CNT_3 0x401A328

#define mmDCORE0_TPC1_QM_CP_FENCE3_CNT_4 0x401A32C

#define mmDCORE0_TPC1_QM_CP_BARRIER_CFG 0x401A330

#define mmDCORE0_TPC1_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x401A334

#define mmDCORE0_TPC1_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x401A338

#define mmDCORE0_TPC1_QM_CP_LDMA_TSIZE_OFFSET 0x401A33C

#define mmDCORE0_TPC1_QM_CP_CQ_PTR_LO_OFFSET_0 0x401A340

#define mmDCORE0_TPC1_QM_CP_CQ_PTR_LO_OFFSET_1 0x401A344

#define mmDCORE0_TPC1_QM_CP_CQ_PTR_LO_OFFSET_2 0x401A348

#define mmDCORE0_TPC1_QM_CP_CQ_PTR_LO_OFFSET_3 0x401A34C

#define mmDCORE0_TPC1_QM_CP_CQ_PTR_LO_OFFSET_4 0x401A350

#define mmDCORE0_TPC1_QM_CP_STS_0 0x401A368

#define mmDCORE0_TPC1_QM_CP_STS_1 0x401A36C

#define mmDCORE0_TPC1_QM_CP_STS_2 0x401A370

#define mmDCORE0_TPC1_QM_CP_STS_3 0x401A374

#define mmDCORE0_TPC1_QM_CP_STS_4 0x401A378

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_LO_0 0x401A37C

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_LO_1 0x401A380

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_LO_2 0x401A384

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_LO_3 0x401A388

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_LO_4 0x401A38C

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_HI_0 0x401A390

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_HI_1 0x401A394

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_HI_2 0x401A398

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_HI_3 0x401A39C

#define mmDCORE0_TPC1_QM_CP_CURRENT_INST_HI_4 0x401A3A0

#define mmDCORE0_TPC1_QM_CP_PRED_0 0x401A3A4

#define mmDCORE0_TPC1_QM_CP_PRED_1 0x401A3A8

#define mmDCORE0_TPC1_QM_CP_PRED_2 0x401A3AC

#define mmDCORE0_TPC1_QM_CP_PRED_3 0x401A3B0

#define mmDCORE0_TPC1_QM_CP_PRED_4 0x401A3B4

#define mmDCORE0_TPC1_QM_CP_PRED_UPEN_0 0x401A3B8

#define mmDCORE0_TPC1_QM_CP_PRED_UPEN_1 0x401A3BC

#define mmDCORE0_TPC1_QM_CP_PRED_UPEN_2 0x401A3C0

#define mmDCORE0_TPC1_QM_CP_PRED_UPEN_3 0x401A3C4

#define mmDCORE0_TPC1_QM_CP_PRED_UPEN_4 0x401A3C8

#define mmDCORE0_TPC1_QM_CP_DBG_0_0 0x401A3CC

#define mmDCORE0_TPC1_QM_CP_DBG_0_1 0x401A3D0

#define mmDCORE0_TPC1_QM_CP_DBG_0_2 0x401A3D4

#define mmDCORE0_TPC1_QM_CP_DBG_0_3 0x401A3D8

#define mmDCORE0_TPC1_QM_CP_DBG_0_4 0x401A3DC

#define mmDCORE0_TPC1_QM_CP_CPDMA_UP_CRED_0 0x401A3E0

#define mmDCORE0_TPC1_QM_CP_CPDMA_UP_CRED_1 0x401A3E4

#define mmDCORE0_TPC1_QM_CP_CPDMA_UP_CRED_2 0x401A3E8

#define mmDCORE0_TPC1_QM_CP_CPDMA_UP_CRED_3 0x401A3EC

#define mmDCORE0_TPC1_QM_CP_CPDMA_UP_CRED_4 0x401A3F0

#define mmDCORE0_TPC1_QM_CP_IN_DATA_LO_0 0x401A3F4

#define mmDCORE0_TPC1_QM_CP_IN_DATA_LO_1 0x401A3F8

#define mmDCORE0_TPC1_QM_CP_IN_DATA_LO_2 0x401A3FC

#define mmDCORE0_TPC1_QM_CP_IN_DATA_LO_3 0x401A400

#define mmDCORE0_TPC1_QM_CP_IN_DATA_LO_4 0x401A404

#define mmDCORE0_TPC1_QM_CP_IN_DATA_HI_0 0x401A408

#define mmDCORE0_TPC1_QM_CP_IN_DATA_HI_1 0x401A40C

#define mmDCORE0_TPC1_QM_CP_IN_DATA_HI_2 0x401A410

#define mmDCORE0_TPC1_QM_CP_IN_DATA_HI_3 0x401A414

#define mmDCORE0_TPC1_QM_CP_IN_DATA_HI_4 0x401A418

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_LO_0 0x401A41C

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_LO_1 0x401A420

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_LO_2 0x401A424

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_LO_3 0x401A428

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_HI_0 0x401A42C

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_HI_1 0x401A430

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_HI_2 0x401A434

#define mmDCORE0_TPC1_QM_PQC_HBW_BASE_HI_3 0x401A438

#define mmDCORE0_TPC1_QM_PQC_SIZE_0 0x401A43C

#define mmDCORE0_TPC1_QM_PQC_SIZE_1 0x401A440

#define mmDCORE0_TPC1_QM_PQC_SIZE_2 0x401A444

#define mmDCORE0_TPC1_QM_PQC_SIZE_3 0x401A448

#define mmDCORE0_TPC1_QM_PQC_PI_0 0x401A44C

#define mmDCORE0_TPC1_QM_PQC_PI_1 0x401A450

#define mmDCORE0_TPC1_QM_PQC_PI_2 0x401A454

#define mmDCORE0_TPC1_QM_PQC_PI_3 0x401A458

#define mmDCORE0_TPC1_QM_PQC_LBW_WDATA_0 0x401A45C

#define mmDCORE0_TPC1_QM_PQC_LBW_WDATA_1 0x401A460

#define mmDCORE0_TPC1_QM_PQC_LBW_WDATA_2 0x401A464

#define mmDCORE0_TPC1_QM_PQC_LBW_WDATA_3 0x401A468

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_LO_0 0x401A46C

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_LO_1 0x401A470

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_LO_2 0x401A474

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_LO_3 0x401A478

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_HI_0 0x401A47C

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_HI_1 0x401A480

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_HI_2 0x401A484

#define mmDCORE0_TPC1_QM_PQC_LBW_BASE_HI_3 0x401A488

#define mmDCORE0_TPC1_QM_PQC_CFG 0x401A48C

#define mmDCORE0_TPC1_QM_PQC_SECURE_PUSH_IND 0x401A490

#define mmDCORE0_TPC1_QM_ARB_MASK 0x401A4A0

#define mmDCORE0_TPC1_QM_ARB_CFG_0 0x401A4A4

#define mmDCORE0_TPC1_QM_ARB_CHOICE_Q_PUSH 0x401A4A8

#define mmDCORE0_TPC1_QM_ARB_WRR_WEIGHT_0 0x401A4AC

#define mmDCORE0_TPC1_QM_ARB_WRR_WEIGHT_1 0x401A4B0

#define mmDCORE0_TPC1_QM_ARB_WRR_WEIGHT_2 0x401A4B4

#define mmDCORE0_TPC1_QM_ARB_WRR_WEIGHT_3 0x401A4B8

#define mmDCORE0_TPC1_QM_ARB_CFG_1 0x401A4BC

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_0 0x401A4C0

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_1 0x401A4C4

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_2 0x401A4C8

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_3 0x401A4CC

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_4 0x401A4D0

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_5 0x401A4D4

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_6 0x401A4D8

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_7 0x401A4DC

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_8 0x401A4E0

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_9 0x401A4E4

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_10 0x401A4E8

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_11 0x401A4EC

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_12 0x401A4F0

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_13 0x401A4F4

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_14 0x401A4F8

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_15 0x401A4FC

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_16 0x401A500

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_17 0x401A504

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_18 0x401A508

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_19 0x401A50C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_20 0x401A510

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_21 0x401A514

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_22 0x401A518

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_23 0x401A51C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_24 0x401A520

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_25 0x401A524

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_26 0x401A528

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_27 0x401A52C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_28 0x401A530

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_29 0x401A534

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_30 0x401A538

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_31 0x401A53C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_32 0x401A540

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_33 0x401A544

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_34 0x401A548

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_35 0x401A54C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_36 0x401A550

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_37 0x401A554

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_38 0x401A558

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_39 0x401A55C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_40 0x401A560

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_41 0x401A564

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_42 0x401A568

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_43 0x401A56C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_44 0x401A570

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_45 0x401A574

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_46 0x401A578

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_47 0x401A57C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_48 0x401A580

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_49 0x401A584

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_50 0x401A588

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_51 0x401A58C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_52 0x401A590

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_53 0x401A594

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_54 0x401A598

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_55 0x401A59C

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_56 0x401A5A0

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_57 0x401A5A4

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_58 0x401A5A8

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_59 0x401A5AC

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_60 0x401A5B0

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_61 0x401A5B4

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_62 0x401A5B8

#define mmDCORE0_TPC1_QM_ARB_MST_AVAIL_CRED_63 0x401A5BC

#define mmDCORE0_TPC1_QM_ARB_MST_CRED_INC 0x401A5E0

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x401A5E4

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x401A5E8

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x401A5EC

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x401A5F0

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x401A5F4

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x401A5F8

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x401A5FC

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x401A600

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x401A604

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x401A608

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x401A60C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x401A610

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x401A614

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x401A618

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x401A61C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x401A620

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x401A624

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x401A628

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x401A62C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x401A630

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x401A634

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x401A638

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x401A63C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x401A640

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x401A644

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x401A648

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x401A64C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x401A650

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x401A654

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x401A658

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x401A65C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x401A660

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x401A664

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x401A668

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x401A66C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x401A670

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x401A674

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x401A678

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x401A67C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x401A680

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x401A684

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x401A688

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x401A68C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x401A690

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x401A694

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x401A698

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x401A69C

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x401A6A0

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x401A6A4

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x401A6A8

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x401A6AC

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x401A6B0

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x401A6B4

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x401A6B8

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x401A6BC

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x401A6C0

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x401A6C4

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x401A6C8

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x401A6CC

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x401A6D0

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x401A6D4

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x401A6D8

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x401A6DC

#define mmDCORE0_TPC1_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x401A6E0

#define mmDCORE0_TPC1_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x401A704

#define mmDCORE0_TPC1_QM_ARB_MST_SLAVE_EN 0x401A708

#define mmDCORE0_TPC1_QM_ARB_MST_SLAVE_EN_1 0x401A70C

#define mmDCORE0_TPC1_QM_ARB_SLV_CHOICE_WDT 0x401A710

#define mmDCORE0_TPC1_QM_ARB_SLV_ID 0x401A714

#define mmDCORE0_TPC1_QM_ARB_MST_QUIET_PER 0x401A718

#define mmDCORE0_TPC1_QM_ARB_MSG_MAX_INFLIGHT 0x401A744

#define mmDCORE0_TPC1_QM_ARB_BASE_LO 0x401A754

#define mmDCORE0_TPC1_QM_ARB_BASE_HI 0x401A758

#define mmDCORE0_TPC1_QM_ARB_STATE_STS 0x401A780

#define mmDCORE0_TPC1_QM_ARB_CHOICE_FULLNESS_STS 0x401A784

#define mmDCORE0_TPC1_QM_ARB_MSG_STS 0x401A788

#define mmDCORE0_TPC1_QM_ARB_SLV_CHOICE_Q_HEAD 0x401A78C

#define mmDCORE0_TPC1_QM_ARB_ERR_CAUSE 0x401A79C

#define mmDCORE0_TPC1_QM_ARB_ERR_MSG_EN 0x401A7A0

#define mmDCORE0_TPC1_QM_ARB_ERR_STS_DRP 0x401A7A8

#define mmDCORE0_TPC1_QM_ARB_MST_CRED_STS 0x401A7B0

#define mmDCORE0_TPC1_QM_ARB_MST_CRED_STS_1 0x401A7B4

#define mmDCORE0_TPC1_QM_CSMR_STRICT_PRIO_CFG 0x401A7FC

#define mmDCORE0_TPC1_QM_ARC_CQ_CFG0 0x401A800

#define mmDCORE0_TPC1_QM_ARC_CQ_CFG1 0x401A804

#define mmDCORE0_TPC1_QM_ARC_CQ_PTR_LO 0x401A808

#define mmDCORE0_TPC1_QM_ARC_CQ_PTR_HI 0x401A80C

#define mmDCORE0_TPC1_QM_ARC_CQ_TSIZE 0x401A810

#define mmDCORE0_TPC1_QM_ARC_CQ_CTL 0x401A814

#define mmDCORE0_TPC1_QM_ARC_CQ_IFIFO_STS 0x401A81C

#define mmDCORE0_TPC1_QM_ARC_CQ_STS0 0x401A820

#define mmDCORE0_TPC1_QM_ARC_CQ_STS1 0x401A824

#define mmDCORE0_TPC1_QM_ARC_CQ_TSIZE_STS 0x401A828

#define mmDCORE0_TPC1_QM_ARC_CQ_PTR_LO_STS 0x401A82C

#define mmDCORE0_TPC1_QM_ARC_CQ_PTR_HI_STS 0x401A830

#define mmDCORE0_TPC1_QM_CP_WR_ARC_ADDR_HI 0x401A834

#define mmDCORE0_TPC1_QM_CP_WR_ARC_ADDR_LO 0x401A838

#define mmDCORE0_TPC1_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x401A83C

#define mmDCORE0_TPC1_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x401A840

#define mmDCORE0_TPC1_QM_ARC_CQ_CTL_MSG_BASE_HI 0x401A844

#define mmDCORE0_TPC1_QM_ARC_CQ_CTL_MSG_BASE_LO 0x401A848

#define mmDCORE0_TPC1_QM_CQ_IFIFO_MSG_BASE_HI 0x401A84C

#define mmDCORE0_TPC1_QM_CQ_IFIFO_MSG_BASE_LO 0x401A850

#define mmDCORE0_TPC1_QM_CQ_CTL_MSG_BASE_HI 0x401A854

#define mmDCORE0_TPC1_QM_CQ_CTL_MSG_BASE_LO 0x401A858

#define mmDCORE0_TPC1_QM_ADDR_OVRD 0x401A85C

#define mmDCORE0_TPC1_QM_CQ_IFIFO_CI_0 0x401A860

#define mmDCORE0_TPC1_QM_CQ_IFIFO_CI_1 0x401A864

#define mmDCORE0_TPC1_QM_CQ_IFIFO_CI_2 0x401A868

#define mmDCORE0_TPC1_QM_CQ_IFIFO_CI_3 0x401A86C

#define mmDCORE0_TPC1_QM_CQ_IFIFO_CI_4 0x401A870

#define mmDCORE0_TPC1_QM_ARC_CQ_IFIFO_CI 0x401A874

#define mmDCORE0_TPC1_QM_CQ_CTL_CI_0 0x401A878

#define mmDCORE0_TPC1_QM_CQ_CTL_CI_1 0x401A87C

#define mmDCORE0_TPC1_QM_CQ_CTL_CI_2 0x401A880

#define mmDCORE0_TPC1_QM_CQ_CTL_CI_3 0x401A884

#define mmDCORE0_TPC1_QM_CQ_CTL_CI_4 0x401A888

#define mmDCORE0_TPC1_QM_ARC_CQ_CTL_CI 0x401A88C

#define mmDCORE0_TPC1_QM_CP_CFG 0x401A890

#define mmDCORE0_TPC1_QM_CP_EXT_SWITCH 0x401A894

#define mmDCORE0_TPC1_QM_CP_SWITCH_WD_SET 0x401A898

#define mmDCORE0_TPC1_QM_CP_SWITCH_WD 0x401A89C

#define mmDCORE0_TPC1_QM_ARC_LB_ADDR_BASE_LO 0x401A8A4

#define mmDCORE0_TPC1_QM_ARC_LB_ADDR_BASE_HI 0x401A8A8

#define mmDCORE0_TPC1_QM_ENGINE_BASE_ADDR_HI 0x401A8AC

#define mmDCORE0_TPC1_QM_ENGINE_BASE_ADDR_LO 0x401A8B0

#define mmDCORE0_TPC1_QM_ENGINE_ADDR_RANGE_SIZE 0x401A8B4

#define mmDCORE0_TPC1_QM_QM_ARC_AUX_BASE_ADDR_HI 0x401A8B8

#define mmDCORE0_TPC1_QM_QM_ARC_AUX_BASE_ADDR_LO 0x401A8BC

#define mmDCORE0_TPC1_QM_QM_BASE_ADDR_HI 0x401A8C0

#define mmDCORE0_TPC1_QM_QM_BASE_ADDR_LO 0x401A8C4

#define mmDCORE0_TPC1_QM_ARC_PQC_SECURE_PUSH_IND 0x401A8C8

#define mmDCORE0_TPC1_QM_PQC_STS_0_0 0x401A8D0

#define mmDCORE0_TPC1_QM_PQC_STS_0_1 0x401A8D4

#define mmDCORE0_TPC1_QM_PQC_STS_0_2 0x401A8D8

#define mmDCORE0_TPC1_QM_PQC_STS_0_3 0x401A8DC

#define mmDCORE0_TPC1_QM_PQC_STS_1_0 0x401A8E0

#define mmDCORE0_TPC1_QM_PQC_STS_1_1 0x401A8E4

#define mmDCORE0_TPC1_QM_PQC_STS_1_2 0x401A8E8

#define mmDCORE0_TPC1_QM_PQC_STS_1_3 0x401A8EC

#define mmDCORE0_TPC1_QM_SEI_STATUS 0x401A8F0

#define mmDCORE0_TPC1_QM_SEI_MASK 0x401A8F4

#define mmDCORE0_TPC1_QM_GLBL_ERR_ADDR_LO 0x401AD00

#define mmDCORE0_TPC1_QM_GLBL_ERR_ADDR_HI 0x401AD04

#define mmDCORE0_TPC1_QM_GLBL_ERR_WDATA 0x401AD08

#define mmDCORE0_TPC1_QM_L2H_MASK_LO 0x401AD14

#define mmDCORE0_TPC1_QM_L2H_MASK_HI 0x401AD18

#define mmDCORE0_TPC1_QM_L2H_CMPR_LO 0x401AD1C

#define mmDCORE0_TPC1_QM_L2H_CMPR_HI 0x401AD20

#define mmDCORE0_TPC1_QM_LOCAL_RANGE_BASE 0x401AD24

#define mmDCORE0_TPC1_QM_LOCAL_RANGE_SIZE 0x401AD28

#define mmDCORE0_TPC1_QM_HBW_RD_RATE_LIM_CFG_1 0x401AD30

#define mmDCORE0_TPC1_QM_LBW_WR_RATE_LIM_CFG_0 0x401AD34

#define mmDCORE0_TPC1_QM_LBW_WR_RATE_LIM_CFG_1 0x401AD38

#define mmDCORE0_TPC1_QM_HBW_RD_RATE_LIM_CFG_0 0x401AD3C

#define mmDCORE0_TPC1_QM_IND_GW_APB_CFG 0x401AD40

#define mmDCORE0_TPC1_QM_IND_GW_APB_WDATA 0x401AD44

#define mmDCORE0_TPC1_QM_IND_GW_APB_RDATA 0x401AD48

#define mmDCORE0_TPC1_QM_IND_GW_APB_STATUS 0x401AD4C

#define mmDCORE0_TPC1_QM_PERF_CNT_FREE_LO 0x401AD60

#define mmDCORE0_TPC1_QM_PERF_CNT_FREE_HI 0x401AD64

#define mmDCORE0_TPC1_QM_PERF_CNT_IDLE_LO 0x401AD68

#define mmDCORE0_TPC1_QM_PERF_CNT_IDLE_HI 0x401AD6C

#define mmDCORE0_TPC1_QM_PERF_CNT_CFG 0x401AD70

#endif /* ASIC_REG_DCORE0_TPC1_QM_REGS_H_ */
