<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head> <span style="font-family: courier, monospace; font-weight: bold; font-size:24px">
<a name="TOP">Constraint check report</a></span></head><body style="font-family: courier,monospace; line-height: 1.0; margin-top: 0em; margin-bottom: 0em; font-size:14px; white-space:pre;">
<table></table><span>Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_srs/|pm0

# Written on Sun Apr  9 22:42:34 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/srs_cons_var.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/tdm_cons_var.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_pinloc.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_iostd.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_attr.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_timing.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/clockgen_cons.fdc"
                         "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_haps_timing.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested      Requested     Clock                               Clock                   Clock
Level     Clock                                   Frequency      Period        Type                                Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       hstdm_refclk_100                        100.0 MHz      10.000        declared                            default_clkgroup        710  
1 .         hstdm_txclk_1200_bank60_div2          300.0 MHz      3.333         derived (from hstdm_refclk_100)     default_clkgroup        272  
1 .         hstdm_txclk_1200_bank61_div2          300.0 MHz      3.333         derived (from hstdm_refclk_100)     default_clkgroup        272  
1 .         hstdm_txclk_1200_bank62_div2          300.0 MHz      3.333         derived (from hstdm_refclk_100)     default_clkgroup        272  
1 .         hstdm_txclk_1200_bank71_div2          300.0 MHz      3.333         derived (from hstdm_refclk_100)     default_clkgroup        272  
1 .         hstdm_txclk_1200_bank69_div2          300.0 MHz      3.333         derived (from hstdm_refclk_100)     default_clkgroup        136  
1 .         hstdm_txclk_1200_bank60_clkoutphy     1200.0 MHz     0.833         derived (from hstdm_refclk_100)     default_clkgroup        0    
1 .         hstdm_txclk_1200_bank61_clkoutphy     1200.0 MHz     0.833         derived (from hstdm_refclk_100)     default_clkgroup        0    
1 .         hstdm_txclk_1200_bank62_clkoutphy     1200.0 MHz     0.833         derived (from hstdm_refclk_100)     default_clkgroup        0    
1 .         hstdm_txclk_1200_bank69_clkoutphy     1200.0 MHz     0.833         derived (from hstdm_refclk_100)     default_clkgroup        0    
1 .         hstdm_txclk_1200_bank71_clkoutphy     1200.0 MHz     0.833         derived (from hstdm_refclk_100)     default_clkgroup        0    

0 -       umr3_clk                                125.0 MHz      8.000         declared                            default_clkgroup        793  

0 -       umr2_clk                                100.0 MHz      10.000        declared                            default_clkgroup        243  

0 -       clk                                     2.0 MHz        500.000       declared                            default_clkgroup        204  

0 -       System_FB1_uA                           1.0 MHz        1000.000      virtual                             default_clkgroup        0    

0 -       dbg_capiclk                             40.0 MHz       25.000        declared                            default_clkgroup        0    

0 -       dbg_xcvr_user_clk_0                     140.6 MHz      7.111         declared                            default_clkgroup        0    

0 -       dbg_xcvr_user_clk_1                     140.6 MHz      7.111         declared                            default_clkgroup        0    

0 -       dbg_xcvr_user_clk_2                     140.6 MHz      7.111         declared                            default_clkgroup        0    

0 -       dbg_xcvr_user_clk_3                     140.6 MHz      7.111         declared                            default_clkgroup        0    

0 -       gclk0                                   100.0 MHz      10.000        declared                            default_clkgroup        0    

0 -       haps_clk_10                             10.0 MHz       100.000       declared                            group_219_18            0    

0 -       haps_clk_10_2_sync                      10.0 MHz       100.000       declared                            default_clkgroup        0    

0 -       haps_clk_50_2_sync                      50.0 MHz       20.000        declared                            default_clkgroup        0    

0 -       haps_clk_200                            200.0 MHz      5.000         declared                            default_clkgroup        0    

0 -       sys_clk                                 100.0 MHz      10.000        declared                            default_clkgroup        0    

0 -       ufpga_lock_clk_o                        1.0 MHz        1000.000      declared                            ufpga_lock_clkgroup     0    
================================================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                                                                 Clock Pin                                                                           Non-clock Pin                                                                       Non-clock Pin                                                 
Clock                                 Load      Pin                                                                    Seq Example                                                                         Seq Example                                                                         Comb Example                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_refclk_100                      710       hstdm_clkgen_1200_bank71.hstdm_plle3.CLKOUT1B(PLLE3_ADV)               hstdm_bitslice_ctrl_bank71.NIBBLE\[5\]\.BITSLICE_CTRL\.bitslice_control.RIU_CLK     -                                                                                   -                                                             
hstdm_txclk_1200_bank60_div2          272       hstdm_clkgen_1200_bank60.hstdm_plle3.CLKOUT1(PLLE3_ADV)                cpm_snd_HSTDM_4_FB1_A2_D_2.ar_tx_ctrl0.R0.C                                         -                                                                                   hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg.I(BUFGCE)  
hstdm_txclk_1200_bank61_div2          272       hstdm_clkgen_1200_bank61.hstdm_plle3.CLKOUT1(PLLE3_ADV)                cpm_snd_HSTDM_4_FB1_A3_D_2.ar_tx_ctrl0.R0.C                                         -                                                                                   hstdm_clkgen_1200_bank61.TXCLKDIV2\.txclkdiv2_bufg.I(BUFGCE)  
hstdm_txclk_1200_bank62_div2          272       hstdm_clkgen_1200_bank62.hstdm_plle3.CLKOUT1(PLLE3_ADV)                cpm_snd_HSTDM_4_FB1_A4_D_2.ar_tx_ctrl0.R0.C                                         -                                                                                   hstdm_clkgen_1200_bank62.TXCLKDIV2\.txclkdiv2_bufg.I(BUFGCE)  
hstdm_txclk_1200_bank71_div2          272       hstdm_clkgen_1200_bank71.hstdm_plle3.CLKOUT1(PLLE3_ADV)                cpm_snd_HSTDM_4_FB1_BI3_P_8.ar_tx_ctrl0.R0.C                                        -                                                                                   hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg.I(BUFGCE)  
hstdm_txclk_1200_bank69_div2          136       hstdm_clkgen_1200_bank69.hstdm_plle3.CLKOUT1(PLLE3_ADV)                cpm_snd_HSTDM_4_FB1_AI1_P_18.ar_tx_ctrl0.R0.C                                       -                                                                                   hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg.I(BUFGCE)  
hstdm_txclk_1200_bank60_clkoutphy     0         hstdm_clkgen_1200_bank60.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)              -                                                                                   hstdm_bitslice_ctrl_bank60.NIBBLE\[3\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank60.clkoutphy_derived_clock.I[0](keepbuf)
hstdm_txclk_1200_bank61_clkoutphy     0         hstdm_clkgen_1200_bank61.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)              -                                                                                   hstdm_bitslice_ctrl_bank61.NIBBLE\[3\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank61.clkoutphy_derived_clock.I[0](keepbuf)
hstdm_txclk_1200_bank62_clkoutphy     0         hstdm_clkgen_1200_bank62.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)              -                                                                                   hstdm_bitslice_ctrl_bank62.NIBBLE\[3\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank62.clkoutphy_derived_clock.I[0](keepbuf)
hstdm_txclk_1200_bank69_clkoutphy     0         hstdm_clkgen_1200_bank69.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)              -                                                                                   hstdm_bitslice_ctrl_bank69.NIBBLE\[6\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank69.clkoutphy_derived_clock.I[0](keepbuf)
hstdm_txclk_1200_bank71_clkoutphy     0         hstdm_clkgen_1200_bank71.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)              -                                                                                   hstdm_bitslice_ctrl_bank71.NIBBLE\[5\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank71.clkoutphy_derived_clock.I[0](keepbuf)

umr3_clk                              793       sysip_inst.bsa19_system_ip_u.umr3_clk(bsa19_system_ip)                 hstdm_memory.memory_core.memory_out[31:0].C                                         -                                                                                   -                                                             

umr2_clk                              243       sysip_inst.bsa19_system_ip_u.umr2_clk(bsa19_system_ip)                 hstdm_memory.memory_core.memory_inst[31:0].CLK                                      -                                                                                   -                                                             

clk                                   204       clk(port)                                                              dut_inst.aptn_reset_sync_rst_n.C                                                    -                                                                                   -                                                             

System_FB1_uA                         0         -                                                                      -                                                                                   -                                                                                   -                                                             

dbg_capiclk                           0         sysip_inst.bsa19_system_ip_u.dbg_capiclk(bsa19_system_ip)              -                                                                                   -                                                                                   -                                                             

dbg_xcvr_user_clk_0                   0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[0](bsa19_system_ip)     -                                                                                   -                                                                                   -                                                             

dbg_xcvr_user_clk_1                   0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[1](bsa19_system_ip)     -                                                                                   -                                                                                   -                                                             

dbg_xcvr_user_clk_2                   0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[2](bsa19_system_ip)     -                                                                                   -                                                                                   -                                                             

dbg_xcvr_user_clk_3                   0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[3](bsa19_system_ip)     -                                                                                   -                                                                                   -                                                             

gclk0                                 0         sysip_inst.bsa19_system_ip_u.gclk0(bsa19_system_ip)                    -                                                                                   -                                                                                   -                                                             

haps_clk_10                           0         sysip_inst.bsa19_system_ip_u.haps_clk_10(bsa19_system_ip)              -                                                                                   -                                                                                   -                                                             

haps_clk_10_2_sync                    0         sysip_inst.bsa19_system_ip_u.haps_clk_10_2_sync(bsa19_system_ip)       -                                                                                   -                                                                                   -                                                             

haps_clk_50_2_sync                    0         sysip_inst.bsa19_system_ip_u.haps_clk_50_2_sync(bsa19_system_ip)       -                                                                                   -                                                                                   -                                                             

haps_clk_200                          0         sysip_inst.bsa19_system_ip_u.haps_clk_200(bsa19_system_ip)             -                                                                                   -                                                                                   -                                                             

sys_clk                               0         sysip_inst.bsa19_system_ip_u.sys_clk(bsa19_system_ip)                  -                                                                                   -                                                                                   -                                                             

ufpga_lock_clk_o                      0         sysip_inst.bsa19_system_ip_u.ufpga_lock_clk_o(bsa19_system_ip)         -                                                                                   -                                                                                   ufpga_lock_clk_o_keep.I[0](keepbuf)                           
=============================================================================================================================================================================================================================================================================================================================================================
</body>
</html>
