[08/07 16:12:33      0s] 
[08/07 16:12:33      0s] Cadence Innovus(TM) Implementation System.
[08/07 16:12:33      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/07 16:12:33      0s] 
[08/07 16:12:33      0s] Version:	v19.15-s075_1, built Thu Jul 2 18:24:05 PDT 2020
[08/07 16:12:33      0s] Options:	-init FF/INNOVUS/run_cts.tcl -log LOG/cts.log -overwrite -nowin 
[08/07 16:12:33      0s] Date:		Fri Aug  7 16:12:33 2020
[08/07 16:12:33      0s] Host:		rivendell.ecen.okstate.edu (x86_64 w/Linux 2.6.32-754.25.1.el6.x86_64) (6cores*12cpus*Intel(R) Xeon(R) CPU E5-4617 0 @ 2.90GHz 15360KB)
[08/07 16:12:33      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[08/07 16:12:33      0s] 
[08/07 16:12:33      0s] License:
[08/07 16:12:33      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[08/07 16:12:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/07 16:12:45     12s] @(#)CDS: Innovus v19.15-s075_1 (64bit) 07/02/2020 18:24 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 16:12:45     12s] @(#)CDS: NanoRoute 19.15-s075_1 NR200630-1046/19_15-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[08/07 16:12:45     12s] @(#)CDS: AAE 19.15-s016 (64bit) 07/02/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 16:12:45     12s] @(#)CDS: CTE 19.15-s034_1 () Jul  2 2020 10:12:29 ( )
[08/07 16:12:45     12s] @(#)CDS: SYNTECH 19.15-s013_1 () Jul  1 2020 08:44:53 ( )
[08/07 16:12:45     12s] @(#)CDS: CPE v19.15-s065
[08/07 16:12:45     12s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 16:12:45     12s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[08/07 16:12:45     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/07 16:12:45     12s] @(#)CDS: RCDB 11.14.18
[08/07 16:12:45     12s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[08/07 16:12:45     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_54183_rivendell.ecen.okstate.edu_rjridle_fQOekI.

[08/07 16:12:45     12s] Change the soft stacksize limit to 0.2%RAM (258 mbytes). Set global soft_stack_size_limit to change the value.
[08/07 16:12:45     12s] 
[08/07 16:12:45     12s] **INFO:  MMMC transition support version v31-84 
[08/07 16:12:45     12s] 
[08/07 16:12:45     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/07 16:12:45     12s] <CMD> suppressMessage ENCEXT-2799
[08/07 16:12:45     12s] <CMD> getVersion
[08/07 16:12:46     12s] Sourcing file "FF/INNOVUS/run_cts.tcl" ...
[08/07 16:12:46     12s] <CMD> set init_io_file encounter.io
[08/07 16:12:46     12s] <FF> Finished loading setup.tcl
[08/07 16:12:46     12s] <CMD> setDistributeHost -local
[08/07 16:12:46     12s] The timeout for a remote job to respond is 3600 seconds.
[08/07 16:12:46     12s] Submit command for task runs will be: local
[08/07 16:12:46     12s] <CMD> setMultiCpuUsage -localCpu 1
[08/07 16:12:46     12s] <CMD> restoreDesign DBS/place.enc.dat riscv
[08/07 16:12:46     12s] #% Begin load design ... (date=08/07 16:12:46, mem=469.8M)
[08/07 16:12:46     12s] Set Default Input Pin Transition as 0.1 ps.
[08/07 16:12:46     12s] Loading design 'riscv' saved by 'Innovus' '19.15-s075_1' on 'Fri Aug 7 16:12:32 2020'.
[08/07 16:12:46     12s] % Begin Load MMMC data ... (date=08/07 16:12:46, mem=471.7M)
[08/07 16:12:46     12s] % End Load MMMC data ... (date=08/07 16:12:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=471.9M, current mem=471.9M)
[08/07 16:12:46     12s] 
[08/07 16:12:46     12s] Loading LEF file /home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/lef/osu05_stdcells.lef ...
[08/07 16:12:46     12s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[08/07 16:12:46     12s] so you are unable to create rectilinear partition in a hierarchical flow.
[08/07 16:12:46     12s] Set DBUPerIGU to M2 pitch 2400.
[08/07 16:12:46     12s] 
[08/07 16:12:46     12s] viaInitial starts at Fri Aug  7 16:12:46 2020
**WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET cc via 0.150000 ;
[08/07 16:12:46     12s] **WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET via via2 0.150000 ;
[08/07 16:12:46     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[08/07 16:12:46     12s] Type 'man IMPPP-557' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[08/07 16:12:46     12s] Type 'man IMPPP-557' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[08/07 16:12:46     12s] Type 'man IMPPP-557' for more detail.
[08/07 16:12:46     12s] viaInitial ends at Fri Aug  7 16:12:46 2020

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/07 16:12:46     12s] Loading view definition file from DBS/place.enc.dat/viewDefinition.tcl
[08/07 16:12:46     12s] Reading libs_tt timing library '/classes/ecen4303F19/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib' ...
[08/07 16:12:46     12s] Read 39 cells in library 'osu05_stdcells' 
[08/07 16:12:46     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=513.9M, current mem=483.5M)
[08/07 16:12:46     12s] *** End library_loading (cpu=0.00min, real=0.00min, mem=20.0M, fe_cpu=0.21min, fe_real=0.22min, fe_mem=621.6M) ***
[08/07 16:12:46     12s] % Begin Load netlist data ... (date=08/07 16:12:46, mem=483.6M)
[08/07 16:12:46     12s] *** Begin netlist parsing (mem=621.6M) ***
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[08/07 16:12:46     12s] Type 'man IMPVL-159' for more detail.
[08/07 16:12:46     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/07 16:12:46     12s] To increase the message display limit, refer to the product command reference manual.
[08/07 16:12:46     12s] Created 39 new cells from 1 timing libraries.
[08/07 16:12:46     12s] Reading netlist ...
[08/07 16:12:46     12s] Backslashed names will retain backslash and a trailing blank character.
[08/07 16:12:46     12s] Reading verilogBinary netlist '/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/riscv.v.bin'
[08/07 16:12:46     12s] Reading binary database version 2 in 1-threaded mode
[08/07 16:12:46     12s] 
[08/07 16:12:46     12s] *** Memory Usage v#1 (Current mem = 634.613M, initial mem = 287.395M) ***
[08/07 16:12:46     12s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=634.6M) ***
[08/07 16:12:46     12s] % End Load netlist data ... (date=08/07 16:12:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=492.6M, current mem=492.6M)
[08/07 16:12:46     12s] Set top cell to riscv.
[08/07 16:12:46     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[08/07 16:12:46     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[08/07 16:12:46     12s] Hooked 39 DB cells to tlib cells.
[08/07 16:12:46     12s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=493.2M, current mem=493.2M)
[08/07 16:12:46     12s] Starting recursive module instantiation check.
[08/07 16:12:46     12s] No recursion found.
[08/07 16:12:46     12s] Building hierarchical netlist for Cell riscv ...
[08/07 16:12:46     12s] *** Netlist is unique.
[08/07 16:12:46     12s] Setting Std. cell height to 30000 DBU (smallest netlist inst).
[08/07 16:12:46     12s] ** info: there are 41 modules.
[08/07 16:12:46     12s] ** info: there are 27820 stdCell insts.
[08/07 16:12:46     12s] 
[08/07 16:12:46     12s] *** Memory Usage v#1 (Current mem = 673.035M, initial mem = 287.395M) ***
[08/07 16:12:46     13s] *info: set bottom ioPad orient R0
[08/07 16:12:46     13s] Reading IO assignment file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" ...
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 9: Pad: c01 NW
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 11: Pad: c02 NE
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 13: Pad: c03 SE
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 15: Pad: c04 SW
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 20: Pad: p39 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 22: Pad: p38 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 24: Pad: p37 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 26: Pad: p36 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 28: Pad: p35 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 30: Pad: p34 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 32: Pad: p33 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 34: Pad: p32 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 36: Pad: p31 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 38: Pad: p30 N
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 43: Pad: p29 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 45: Pad: p28 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 47: Pad: p27 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 49: Pad: p26 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 51: Pad: p25 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 53: Pad: p24 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 55: Pad: p23 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 57: Pad: p22 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 59: Pad: p21 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 61: Pad: p20 W
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 66: Pad: p19 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 68: Pad: p18 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 70: Pad: p17 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 72: Pad: p16 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 74: Pad: p15 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 76: Pad: p14 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 78: Pad: p13 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 80: Pad: p12 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 82: Pad: p11 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 84: Pad: p10 S
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 89: Pad: p09 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 91: Pad: p08 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 93: Pad: p07 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 95: Pad: p06 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 97: Pad: p05 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 99: Pad: p04 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 101: Pad: p03 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 103: Pad: p02 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 105: Pad: p01 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/libs/iofile/encounter.io" line 107: Pad: p00 E
  Reason: unable to determine object from name.
[08/07 16:12:46     13s] **WARN: (IMPFP-710):	File version 0 is too old.
[08/07 16:12:46     13s] IO file version '0' is too old, will try to place io cell any way.
[08/07 16:12:46     13s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 16:12:46     13s] Type 'man IMPFP-3961' for more detail.
[08/07 16:12:46     13s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 16:12:46     13s] Type 'man IMPFP-3961' for more detail.
[08/07 16:12:46     13s] Horizontal Layer M1 offset = 1500 (derived)
[08/07 16:12:46     13s] Vertical Layer M2 offset = 1200 (derived)
[08/07 16:12:46     13s] Set Default Net Delay as 1000 ps.
[08/07 16:12:46     13s] Set Default Net Load as 0.5 pF. 
[08/07 16:12:46     13s] Set Default Input Pin Transition as 0.1 ps.
[08/07 16:12:47     13s] Loading preference file DBS/place.enc.dat/gui.pref.tcl ...
[08/07 16:12:47     13s] ##  Process: 250           (User Set)               
[08/07 16:12:47     13s] ##     Node: (not set)                           
[08/07 16:12:47     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/07 16:12:47     13s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/07 16:12:47     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/07 16:12:47     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/07 16:12:47     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/07 16:12:47     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/07 16:12:47     13s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/07 16:12:47     13s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/07 16:12:47     13s] addRing command will ignore shorts while creating rings.
[08/07 16:12:47     13s] addRing command will disallow rings to go over rows.
[08/07 16:12:47     13s] addRing command will consider rows while creating rings.
[08/07 16:12:47     13s] The ring targets are set to core/block ring wires.
[08/07 16:12:47     13s] Extraction setup Delayed 
[08/07 16:12:47     13s] *Info: initialize multi-corner CTS.
[08/07 16:12:47     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=689.5M, current mem=529.0M)
[08/07 16:12:47     13s] Reading timing constraints file '/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/mmmc/modes/setup_func_mode/setup_func_mode.sdc' ...
[08/07 16:12:47     13s] Current (total cpu=0:00:13.8, real=0:00:14.0, peak res=701.2M, current mem=701.2M)
[08/07 16:12:47     13s] INFO (CTE): Constraints read successfully.
[08/07 16:12:47     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=720.5M, current mem=720.5M)
[08/07 16:12:47     13s] Current (total cpu=0:00:13.9, real=0:00:14.0, peak res=720.5M, current mem=720.5M)
[08/07 16:12:47     13s] Reading latency file '/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/mmmc/views/setup_func/latency.sdc' ...
[08/07 16:12:47     13s] Reading latency file '/home/rjridle/fabs/fabcds20/par/DBS/place.enc.dat/mmmc/views/hold_func/latency.sdc' ...
[08/07 16:12:47     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/07 16:12:47     13s] Creating Cell Server ...(0, 1, 1, 1)
[08/07 16:12:47     13s] Summary for sequential cells identification: 
[08/07 16:12:47     13s]   Identified SBFF number: 3
[08/07 16:12:47     13s]   Identified MBFF number: 0
[08/07 16:12:47     13s]   Identified SB Latch number: 0
[08/07 16:12:47     13s]   Identified MB Latch number: 0
[08/07 16:12:47     13s]   Not identified SBFF number: 0
[08/07 16:12:47     13s]   Not identified MBFF number: 0
[08/07 16:12:47     13s]   Not identified SB Latch number: 0
[08/07 16:12:47     13s]   Not identified MB Latch number: 0
[08/07 16:12:47     13s]   Number of sequential cells which are not FFs: 1
[08/07 16:12:47     13s] Total number of combinational cells: 26
[08/07 16:12:47     13s] Total number of sequential cells: 4
[08/07 16:12:47     13s] Total number of tristate cells: 2
[08/07 16:12:47     13s] Total number of level shifter cells: 0
[08/07 16:12:47     13s] Total number of power gating cells: 0
[08/07 16:12:47     13s] Total number of isolation cells: 0
[08/07 16:12:47     13s] Total number of power switch cells: 0
[08/07 16:12:47     13s] Total number of pulse generator cells: 0
[08/07 16:12:47     13s] Total number of always on buffers: 0
[08/07 16:12:47     13s] Total number of retention cells: 0
[08/07 16:12:47     13s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[08/07 16:12:47     13s] Total number of usable buffers: 3
[08/07 16:12:47     13s] List of unusable buffers:
[08/07 16:12:47     13s] Total number of unusable buffers: 0
[08/07 16:12:47     13s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[08/07 16:12:47     13s] Total number of usable inverters: 4
[08/07 16:12:47     13s] List of unusable inverters:
[08/07 16:12:47     13s] Total number of unusable inverters: 0
[08/07 16:12:47     13s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[08/07 16:12:47     13s] Total number of identified usable delay cells: 2
[08/07 16:12:47     13s] List of identified unusable delay cells:
[08/07 16:12:47     13s] Total number of identified unusable delay cells: 0
[08/07 16:12:47     13s] Creating Cell Server, finished. 
[08/07 16:12:47     13s] 
[08/07 16:12:47     13s] Deleting Cell Server ...
[08/07 16:12:47     13s] Reading floorplan file - DBS/place.enc.dat/riscv.fp.gz (mem = 920.0M).
[08/07 16:12:47     13s] % Begin Load floorplan data ... (date=08/07 16:12:47, mem=741.7M)
[08/07 16:12:47     13s] *info: reset 28336 existing net BottomPreferredLayer and AvoidDetour
[08/07 16:12:47     13s] net ignore based on current view = 0
[08/07 16:12:47     13s] Deleting old partition specification.
[08/07 16:12:47     13s] Set FPlanBox to (0 0 6000000 6000000)
[08/07 16:12:47     13s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 16:12:47     13s] Type 'man IMPFP-3961' for more detail.
[08/07 16:12:47     13s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 16:12:47     13s] Type 'man IMPFP-3961' for more detail.
[08/07 16:12:47     13s] Horizontal Layer M1 offset = 1500 (derived)
[08/07 16:12:47     13s] Vertical Layer M2 offset = 1200 (derived)
[08/07 16:12:47     13s]  ... processed partition successfully.
[08/07 16:12:47     13s] Reading binary special route file DBS/place.enc.dat/riscv.fp.spr.gz (Created by Innovus v19.15-s075_1 on Fri Aug  7 16:12:30 2020, version: 1)
[08/07 16:12:47     13s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=743.5M, current mem=743.5M)
[08/07 16:12:47     13s] Extracting standard cell pins and blockage ...... 
[08/07 16:12:47     13s] Pin and blockage extraction finished
[08/07 16:12:47     13s] % End Load floorplan data ... (date=08/07 16:12:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.1M, current mem=744.1M)
[08/07 16:12:47     13s] Reading congestion map file DBS/place.enc.dat/riscv.route.congmap.gz ...
[08/07 16:12:47     13s] % Begin Load SymbolTable ... (date=08/07 16:12:47, mem=744.3M)
[08/07 16:12:47     13s] Suppress "**WARN ..." messages.
[08/07 16:12:47     13s] routingBox: (0 0) (6000000 6000000)
[08/07 16:12:47     13s] coreBox:    (40800 42000) (5959200 5958000)
[08/07 16:12:47     13s] Un-suppress "**WARN ..." messages.
[08/07 16:12:47     14s] % End Load SymbolTable ... (date=08/07 16:12:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=748.0M, current mem=748.0M)
[08/07 16:12:47     14s] Loading place ...
[08/07 16:12:47     14s] % Begin Load placement data ... (date=08/07 16:12:47, mem=748.0M)
[08/07 16:12:47     14s] Reading placement file - DBS/place.enc.dat/riscv.place.gz.
[08/07 16:12:47     14s] ** Reading stdCellPlacement_binary (Created by Innovus v19.15-s075_1 on Fri Aug  7 16:12:30 2020, version# 2) ...
[08/07 16:12:48     14s] Read Views for adaptive view pruning ...
[08/07 16:12:48     14s] Read 0 views from Binary DB for adaptive view pruning
[08/07 16:12:48     14s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=919.0M) ***
[08/07 16:12:48     14s] Total net length = 4.589e+06 (2.222e+06 2.367e+06) (ext = 4.942e+04)
[08/07 16:12:48     14s] % End Load placement data ... (date=08/07 16:12:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=752.2M, current mem=751.5M)
[08/07 16:12:48     14s] Reading PG file DBS/place.enc.dat/riscv.pg.gz
[08/07 16:12:48     14s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=915.0M) ***
[08/07 16:12:48     14s] % Begin Load routing data ... (date=08/07 16:12:48, mem=752.0M)
[08/07 16:12:48     14s] Reading routing file - DBS/place.enc.dat/riscv.route.gz.
[08/07 16:12:48     14s] Reading Innovus routing data (Created by Innovus v19.15-s075_1 on Fri Aug  7 16:12:30 2020 Format: 19.1) ...
[08/07 16:12:48     14s] *** Total 28304 nets are successfully restored.
[08/07 16:12:48     14s] *** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=935.0M) ***
[08/07 16:12:48     14s] % End Load routing data ... (date=08/07 16:12:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=775.2M, current mem=774.4M)
[08/07 16:12:48     14s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/07 16:12:48     14s] Reading property file DBS/place.enc.dat/riscv.prop
[08/07 16:12:48     14s] Extracting macro/IO cell pins and blockage ...... 
[08/07 16:12:48     14s] Pin and blockage extraction finished
[08/07 16:12:48     14s] *** Completed restoreProperty (cpu=0:00:00.2 real=0:00:00.0 mem=941.0M) ***
[08/07 16:12:48     14s] Set Default Input Pin Transition as 0.1 ps.
[08/07 16:12:49     14s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: øMÿ¡
[08/07 16:12:49     14s] Extraction setup Started 
[08/07 16:12:49     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/07 16:12:49     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 16:12:49     14s] Type 'man IMPEXT-2773' for more detail.
[08/07 16:12:49     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 16:12:49     14s] Type 'man IMPEXT-2773' for more detail.
[08/07 16:12:49     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 16:12:49     14s] Type 'man IMPEXT-2773' for more detail.
[08/07 16:12:49     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 16:12:49     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 16:12:49     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.05 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 16:12:49     14s] Summary of Active RC-Corners : 
[08/07 16:12:49     14s]  
[08/07 16:12:49     14s]  Analysis View: setup_func
[08/07 16:12:49     14s]     RC-Corner Name        : rc_typ
[08/07 16:12:49     14s]     RC-Corner Index       : 0
[08/07 16:12:49     14s]     RC-Corner Temperature : 25 Celsius
[08/07 16:12:49     14s]     RC-Corner Cap Table   : ''
[08/07 16:12:49     14s]     RC-Corner PreRoute Res Factor         : 1
[08/07 16:12:49     14s]     RC-Corner PreRoute Cap Factor         : 1
[08/07 16:12:49     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/07 16:12:49     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/07 16:12:49     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/07 16:12:49     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[08/07 16:12:49     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/07 16:12:49     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/07 16:12:49     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/07 16:12:49     14s]  
[08/07 16:12:49     14s]  Analysis View: hold_func
[08/07 16:12:49     14s]     RC-Corner Name        : rc_typ
[08/07 16:12:49     14s]     RC-Corner Index       : 0
[08/07 16:12:49     14s]     RC-Corner Temperature : 25 Celsius
[08/07 16:12:49     14s]     RC-Corner Cap Table   : ''
[08/07 16:12:49     14s]     RC-Corner PreRoute Res Factor         : 1
[08/07 16:12:49     14s]     RC-Corner PreRoute Cap Factor         : 1
[08/07 16:12:49     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/07 16:12:49     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/07 16:12:49     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/07 16:12:49     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[08/07 16:12:49     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/07 16:12:49     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/07 16:12:49     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/07 16:12:49     14s] LayerId::1 widthSet size::1
[08/07 16:12:49     14s] LayerId::2 widthSet size::1
[08/07 16:12:49     14s] LayerId::3 widthSet size::1
[08/07 16:12:49     14s] Updating RC grid for preRoute extraction ...
[08/07 16:12:49     14s] Initializing multi-corner resistance tables ...
[08/07 16:12:49     14s] Loading rc congestion map DBS/place.enc.dat/riscv.congmap.gz ...
[08/07 16:12:49     14s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.419664 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:12:49     14s] Start generating vias ...
[08/07 16:12:49     14s] #Skip building auto via since it is not turned on.
[08/07 16:12:49     14s] Via generation completed.
[08/07 16:12:49     15s] % Begin Load power constraints ... (date=08/07 16:12:49, mem=779.2M)
[08/07 16:12:49     15s] % End Load power constraints ... (date=08/07 16:12:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.4M, current mem=779.4M)
[08/07 16:12:49     15s] % Begin load AAE data ... (date=08/07 16:12:49, mem=779.4M)
[08/07 16:12:49     15s] AAE DB initialization (MEM=961.91 CPU=0:00:00.2 REAL=0:00:00.0) 
[08/07 16:12:49     15s] % End load AAE data ... (date=08/07 16:12:49, total cpu=0:00:00.6, real=0:00:00.0, peak res=787.1M, current mem=787.1M)
[08/07 16:12:49     15s] Creating Cell Server ...(0, 1, 1, 1)
[08/07 16:12:49     15s] Summary for sequential cells identification: 
[08/07 16:12:49     15s]   Identified SBFF number: 3
[08/07 16:12:49     15s]   Identified MBFF number: 0
[08/07 16:12:49     15s]   Identified SB Latch number: 0
[08/07 16:12:49     15s]   Identified MB Latch number: 0
[08/07 16:12:49     15s]   Not identified SBFF number: 0
[08/07 16:12:49     15s]   Not identified MBFF number: 0
[08/07 16:12:49     15s]   Not identified SB Latch number: 0
[08/07 16:12:49     15s]   Not identified MB Latch number: 0
[08/07 16:12:49     15s]   Number of sequential cells which are not FFs: 1
[08/07 16:12:49     15s] Total number of combinational cells: 26
[08/07 16:12:49     15s] Total number of sequential cells: 4
[08/07 16:12:49     15s] Total number of tristate cells: 2
[08/07 16:12:49     15s] Total number of level shifter cells: 0
[08/07 16:12:49     15s] Total number of power gating cells: 0
[08/07 16:12:49     15s] Total number of isolation cells: 0
[08/07 16:12:49     15s] Total number of power switch cells: 0
[08/07 16:12:49     15s] Total number of pulse generator cells: 0
[08/07 16:12:49     15s] Total number of always on buffers: 0
[08/07 16:12:49     15s] Total number of retention cells: 0
[08/07 16:12:49     15s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[08/07 16:12:49     15s] Total number of usable buffers: 3
[08/07 16:12:49     15s] List of unusable buffers:
[08/07 16:12:49     15s] Total number of unusable buffers: 0
[08/07 16:12:49     15s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[08/07 16:12:49     15s] Total number of usable inverters: 4
[08/07 16:12:49     15s] List of unusable inverters:
[08/07 16:12:49     15s] Total number of unusable inverters: 0
[08/07 16:12:49     15s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[08/07 16:12:49     15s] Total number of identified usable delay cells: 2
[08/07 16:12:49     15s] List of identified unusable delay cells:
[08/07 16:12:49     15s] Total number of identified unusable delay cells: 0
[08/07 16:12:49     15s] Creating Cell Server, finished. 
[08/07 16:12:49     15s] 
[08/07 16:12:49     15s] Deleting Cell Server ...
[08/07 16:12:49     15s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.15-s075_1. They will be removed in the next release. 
[08/07 16:12:49     15s] timing_enable_default_delay_arc
[08/07 16:12:49     15s] #% End load design ... (date=08/07 16:12:49, total cpu=0:00:03.3, real=0:00:03.0, peak res=787.1M, current mem=785.6M)
[08/07 16:12:49     15s] 
[08/07 16:12:49     15s] *** Summary of all messages that are not suppressed in this session:
[08/07 16:12:49     15s] Severity  ID               Count  Summary                                  
[08/07 16:12:49     15s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[08/07 16:12:49     15s] WARNING   IMPFP-710            1  File version %s is too old.              
[08/07 16:12:49     15s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[08/07 16:12:49     15s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[08/07 16:12:49     15s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[08/07 16:12:49     15s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[08/07 16:12:49     15s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[08/07 16:12:49     15s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[08/07 16:12:49     15s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[08/07 16:12:49     15s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[08/07 16:12:49     15s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[08/07 16:12:49     15s] *** Message Summary: 90 warning(s), 0 error(s)
[08/07 16:12:49     15s] 
[08/07 16:12:49     15s] <CMD> um::push_snapshot_stack
[08/07 16:12:49     15s] <CMD> setDesignMode -process 250
[08/07 16:12:49     15s] ##  Process: 250           (User Set)               
[08/07 16:12:49     15s] ##     Node: (not set)                           
[08/07 16:12:49     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/07 16:12:49     15s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/07 16:12:49     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/07 16:12:49     15s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/07 16:12:49     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/07 16:12:49     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/07 16:12:49     15s] <CMD> setAnalysisMode -cppr none
[08/07 16:12:49     15s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[08/07 16:12:49     15s] <CMD> setNanoRouteMode -routeWithLithoDriven false
[08/07 16:12:49     15s] <FF> RUNNING CLOCK TREE SYNTHESIS ...
[08/07 16:12:49     15s] <FF> DERATING DELAY CORNERS ...
[08/07 16:12:49     15s] <FF> LOADING 'pre_cts_tcl' PLUG-IN FILE(s) 
[08/07 16:12:49     15s] <FF> -> PLUG/INNOVUS/pre_cts.tcl
[08/07 16:12:49     15s] <CMD> create_route_type -bottom_preferred_layer 1 -name METAL1
[08/07 16:12:49     15s] <CMD> create_route_type -top_preferred_layer 3 -name METAL3
[08/07 16:12:49     15s] <CMD> set_ccopt_property route_type METAL1
[08/07 16:12:49     15s] <CMD> set_ccopt_property route_type METAL3
[08/07 16:12:49     15s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/07 16:12:49     15s] <CMD> create_ccopt_clock_tree_spec
[08/07 16:12:49     15s] Creating clock tree spec for modes (timing configs): setup_func_mode
[08/07 16:12:49     15s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/07 16:12:49     15s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 16:12:49     15s] Summary for sequential cells identification: 
[08/07 16:12:49     15s]   Identified SBFF number: 3
[08/07 16:12:49     15s]   Identified MBFF number: 0
[08/07 16:12:49     15s]   Identified SB Latch number: 0
[08/07 16:12:49     15s]   Identified MB Latch number: 0
[08/07 16:12:49     15s]   Not identified SBFF number: 0
[08/07 16:12:49     15s]   Not identified MBFF number: 0
[08/07 16:12:49     15s]   Not identified SB Latch number: 0
[08/07 16:12:49     15s]   Not identified MB Latch number: 0
[08/07 16:12:49     15s]   Number of sequential cells which are not FFs: 1
[08/07 16:12:49     15s]  Visiting view : setup_func
[08/07 16:12:49     15s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 16:12:49     15s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 16:12:49     15s]  Visiting view : hold_func
[08/07 16:12:49     15s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 16:12:49     15s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 16:12:49     15s]  Setting StdDelay to 92.80
[08/07 16:12:49     15s] Creating Cell Server, finished. 
[08/07 16:12:49     15s] 
[08/07 16:12:49     15s] Reset timing graph...
[08/07 16:12:49     15s] Ignoring AAE DB Resetting ...
[08/07 16:12:49     15s] Reset timing graph done.
[08/07 16:12:49     15s] Ignoring AAE DB Resetting ...
[08/07 16:12:50     16s] Analyzing clock structure...
[08/07 16:12:50     16s] Analyzing clock structure done.
[08/07 16:12:50     16s] Reset timing graph...
[08/07 16:12:50     16s] Ignoring AAE DB Resetting ...
[08/07 16:12:50     16s] Reset timing graph done.
[08/07 16:12:50     16s] Extracting original clock gating for clk...
[08/07 16:12:50     16s]   clock_tree clk contains 1024 sinks and 0 clock gates.
[08/07 16:12:50     16s]   Extraction for clk complete.
[08/07 16:12:50     16s] Extracting original clock gating for clk done.
[08/07 16:12:50     16s] The skew group clk/setup_func_mode was created. It contains 1024 sinks and 1 sources.
[08/07 16:12:50     16s] Checking clock tree convergence...
[08/07 16:12:50     16s] Checking clock tree convergence done.
[08/07 16:12:50     16s] <CMD> ccopt_design -outDir RPT -prefix cts
[08/07 16:12:50     16s] #% Begin ccopt_design (date=08/07 16:12:50, mem=803.3M)
[08/07 16:12:50     16s] Setting ::DelayCal::PrerouteDcFastMode 0
[08/07 16:12:50     16s] Runtime...
[08/07 16:12:50     16s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[08/07 16:12:50     16s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[08/07 16:12:50     16s] Set place::cacheFPlanSiteMark to 1
[08/07 16:12:50     16s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/07 16:12:50     16s] Using CCOpt effort standard.
[08/07 16:12:50     16s] CCOpt::Phase::Initialization...
[08/07 16:12:50     16s] Check Prerequisites...
[08/07 16:12:50     16s] Leaving CCOpt scope - CheckPlace...
[08/07 16:12:50     16s] OPERPROF: Starting checkPlace at level 1, MEM:976.3M
[08/07 16:12:50     16s] z: 2, totalTracks: 1
[08/07 16:12:50     16s] #spOpts: N=250 
[08/07 16:12:50     16s] # Building riscv llgBox search-tree.
[08/07 16:12:50     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:981.3M
[08/07 16:12:50     16s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:981.3M
[08/07 16:12:50     16s] Core basic site is core
[08/07 16:12:50     16s] Use non-trimmed site array because memory saving is not enough.
[08/07 16:12:50     16s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:12:50     16s] SiteArray: use 2,019,328 bytes
[08/07 16:12:50     16s] SiteArray: current memory after site array memory allocation 983.2M
[08/07 16:12:50     16s] SiteArray: FP blocked sites are writable
[08/07 16:12:50     16s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:983.2M
[08/07 16:12:50     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:983.2M
[08/07 16:12:50     16s] Begin checking placement ... (start mem=976.3M, init mem=983.2M)
[08/07 16:12:50     16s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:983.2M
[08/07 16:12:50     16s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:983.2M
[08/07 16:12:50     16s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:983.2M
[08/07 16:12:50     16s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:983.2M
[08/07 16:12:50     16s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:983.2M
[08/07 16:12:51     16s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.100, REAL:0.103, MEM:989.2M
[08/07 16:12:51     16s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:989.2M
[08/07 16:12:51     16s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.016, MEM:989.2M
[08/07 16:12:51     16s] *info: Placed = 27820         
[08/07 16:12:51     16s] *info: Unplaced = 0           
[08/07 16:12:51     16s] Placement Density:23.12%(8088552/34977744)
[08/07 16:12:51     16s] Placement Density (including fixed std cells):23.12%(8088552/34977744)
[08/07 16:12:51     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:989.2M
[08/07 16:12:51     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:987.3M
[08/07 16:12:51     16s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=987.3M)
[08/07 16:12:51     16s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.198, MEM:987.3M
[08/07 16:12:51     16s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:12:51     16s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:51     16s] UM:*                                      Leaving CCOpt scope - CheckPlace
[08/07 16:12:51     16s] Validating CTS configuration...
[08/07 16:12:51     16s] Checking module port directions...
[08/07 16:12:51     16s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:12:51     16s] Non-default CCOpt properties:
[08/07 16:12:51     16s] route_type is set for at least one key
[08/07 16:12:51     17s] Using cell based legalization.
[08/07 16:12:51     17s] OPERPROF: Starting DPlace-Init at level 1, MEM:987.3M
[08/07 16:12:51     17s] z: 2, totalTracks: 1
[08/07 16:12:51     17s] #spOpts: N=250 
[08/07 16:12:51     17s] All LLGs are deleted
[08/07 16:12:51     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:987.3M
[08/07 16:12:51     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:987.3M
[08/07 16:12:51     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:987.3M
[08/07 16:12:51     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:987.3M
[08/07 16:12:51     17s] Core basic site is core
[08/07 16:12:51     17s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:12:51     17s] SiteArray: use 2,019,328 bytes
[08/07 16:12:51     17s] SiteArray: current memory after site array memory allocation 989.2M
[08/07 16:12:51     17s] SiteArray: FP blocked sites are writable
[08/07 16:12:51     17s] Estimated cell power/ground rail width = 2.343 um
[08/07 16:12:51     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 16:12:51     17s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:989.2M
[08/07 16:12:51     17s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 16:12:51     17s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:989.2M
[08/07 16:12:51     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:989.2M
[08/07 16:12:51     17s] OPERPROF:     Starting CMU at level 3, MEM:989.2M
[08/07 16:12:51     17s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:989.2M
[08/07 16:12:51     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:989.2M
[08/07 16:12:51     17s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=989.2MB).
[08/07 16:12:51     17s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:989.2M
[08/07 16:12:51     17s] (I)       Load db... (mem=989.2M)
[08/07 16:12:51     17s] (I)       Read data from FE... (mem=989.2M)
[08/07 16:12:51     17s] (I)       Read nodes and places... (mem=989.2M)
[08/07 16:12:51     17s] (I)       Number of ignored instance 0
[08/07 16:12:51     17s] (I)       Number of inbound cells 0
[08/07 16:12:51     17s] (I)       numMoveCells=27820, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/07 16:12:51     17s] (I)       cell height: 30000, count: 27820
[08/07 16:12:51     17s] (I)       Done Read nodes and places (cpu=0.030s, mem=995.6M)
[08/07 16:12:51     17s] (I)       Read rows... (mem=995.6M)
[08/07 16:12:51     17s] (I)       Done Read rows (cpu=0.000s, mem=995.6M)
[08/07 16:12:51     17s] (I)       Done Read data from FE (cpu=0.030s, mem=995.6M)
[08/07 16:12:51     17s] (I)       Done Load db (cpu=0.030s, mem=995.6M)
[08/07 16:12:51     17s] (I)       Constructing placeable region... (mem=995.6M)
[08/07 16:12:51     17s] (I)       Constructing bin map
[08/07 16:12:51     17s] (I)       Initialize bin information with width=300000 height=300000
[08/07 16:12:51     17s] (I)       Done constructing bin map
[08/07 16:12:51     17s] (I)       Removing 0 blocked bin with high fixed inst density
[08/07 16:12:51     17s] (I)       Compute region effective width... (mem=995.6M)
[08/07 16:12:51     17s] (I)       Done Compute region effective width (cpu=0.000s, mem=995.6M)
[08/07 16:12:51     17s] (I)       Done Constructing placeable region (cpu=0.010s, mem=995.6M)
[08/07 16:12:51     17s] Route type trimming info:
[08/07 16:12:51     17s]   No route type modifications were made.
[08/07 16:12:51     17s] Accumulated time to calculate placeable region: 0
[08/07 16:12:51     17s] (I)       Initializing Steiner engine. 
[08/07 16:12:51     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/07 16:12:51     17s] Start AAE Lib Loading. (MEM=1005.48)
[08/07 16:12:51     17s] End AAE Lib Loading. (MEM=1024.55 CPU=0:00:00.0 Real=0:00:00.0)
[08/07 16:12:51     17s] End AAE Lib Interpolated Model. (MEM=1024.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:12:51     17s] Library trimming buffers in power domain auto-default and half-corner corner_tt:setup.late removed 1 of 3 cells
[08/07 16:12:51     17s] Original list had 3 cells:
[08/07 16:12:51     17s] BUFX4 CLKBUF1 BUFX2 
[08/07 16:12:51     17s] New trimmed list has 2 cells:
[08/07 16:12:51     17s] BUFX4 BUFX2 
[08/07 16:12:51     17s] Accumulated time to calculate placeable region: 0
[08/07 16:12:51     17s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[08/07 16:12:51     17s] Library trimming inverters in power domain auto-default and half-corner corner_tt:setup.late removed 0 of 4 cells
[08/07 16:12:51     17s] Original list had 4 cells:
[08/07 16:12:51     17s] INVX8 INVX4 INVX2 INVX1 
[08/07 16:12:51     17s] Library trimming was not able to trim any cells:
[08/07 16:12:51     17s] INVX8 INVX4 INVX2 INVX1 
[08/07 16:12:51     17s] Accumulated time to calculate placeable region: 0
[08/07 16:12:52     18s] Clock tree balancer configuration for clock_tree clk:
[08/07 16:12:52     18s] Non-default CCOpt properties:
[08/07 16:12:52     18s]   route_type (leaf): METAL3 (default: default)
[08/07 16:12:52     18s]   route_type (trunk): METAL3 (default: default)
[08/07 16:12:52     18s]   route_type (top): METAL3 (default: default)
[08/07 16:12:52     18s] For power domain auto-default:
[08/07 16:12:52     18s]   Buffers:     {BUFX4 BUFX2}
[08/07 16:12:52     18s]   Inverters:   INVX8 INVX4 INVX2 INVX1 
[08/07 16:12:52     18s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 34977744.000um^2
[08/07 16:12:52     18s] Top/Trunk/Leaf Routing info:
[08/07 16:12:52     18s]   Route-type name: METAL3; Top/bottom preferred layer name: metal3/metal2; 
[08/07 16:12:52     18s]   Unshielded; Mask Constraint: 0; Source: route_type.
[08/07 16:12:52     18s] For timing_corner corner_tt:setup, late and power domain auto-default:
[08/07 16:12:52     18s]   Slew time target (leaf):    0.537ns
[08/07 16:12:52     18s]   Slew time target (trunk):   0.537ns
[08/07 16:12:52     18s]   Slew time target (top):     0.537ns (Note: no nets are considered top nets in this clock tree)
[08/07 16:12:52     18s]   Buffer unit delay: 0.278ns
[08/07 16:12:52     18s]   Buffer max distance: 3029.042um
[08/07 16:12:52     18s] Fastest wire driving cells and distances:
[08/07 16:12:52     18s]   Buffer    : {lib_cell:BUFX4, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3029.042um, saturatedSlew=0.457ns, speed=5109.720um per ns, cellArea=95.080um^2 per 1000um}
[08/07 16:12:52     18s]   Inverter  : {lib_cell:INVX8, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3885.384um, saturatedSlew=0.461ns, speed=9235.522um per ns, cellArea=92.655um^2 per 1000um}
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Logic Sizing Table:
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] ----------------------------------------------------------
[08/07 16:12:52     18s] Cell    Instance count    Source    Eligible library cells
[08/07 16:12:52     18s] ----------------------------------------------------------
[08/07 16:12:52     18s]   (empty table)
[08/07 16:12:52     18s] ----------------------------------------------------------
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Clock tree balancer configuration for skew_group clk/setup_func_mode:
[08/07 16:12:52     18s]   Sources:                     pin clk
[08/07 16:12:52     18s]   Total number of sinks:       1024
[08/07 16:12:52     18s]   Delay constrained sinks:     1024
[08/07 16:12:52     18s]   Non-leaf sinks:              0
[08/07 16:12:52     18s]   Ignore pins:                 0
[08/07 16:12:52     18s]  Timing corner corner_tt:setup.late:
[08/07 16:12:52     18s]   Skew target:                 0.278ns
[08/07 16:12:52     18s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/07 16:12:52     18s] Primary reporting skew groups are:
[08/07 16:12:52     18s] skew_group clk/setup_func_mode with 1024 clock sinks
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Via Selection for Estimated Routes (rule default):
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] --------------------------------------------------------------------
[08/07 16:12:52     18s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[08/07 16:12:52     18s] Range                        (Ohm)    (fF)     (fs)     Only
[08/07 16:12:52     18s] --------------------------------------------------------------------
[08/07 16:12:52     18s] metal1-metal2    M2_M1       4.000    0.000    0.000    false
[08/07 16:12:52     18s] metal2-metal3    M3_M2       4.000    0.000    0.000    false
[08/07 16:12:52     18s] --------------------------------------------------------------------
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] No ideal or dont_touch nets found in the clock tree
[08/07 16:12:52     18s] No dont_touch hnets found in the clock tree
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Filtering reasons for cell type: buffer
[08/07 16:12:52     18s] =======================================
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] ----------------------------------------------------------------
[08/07 16:12:52     18s] Clock trees    Power domain    Reason              Library cells
[08/07 16:12:52     18s] ----------------------------------------------------------------
[08/07 16:12:52     18s] all            auto-default    Library trimming    { CLKBUF1 }
[08/07 16:12:52     18s] ----------------------------------------------------------------
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[08/07 16:12:52     18s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:52     18s] UM:*                                      Validating CTS configuration
[08/07 16:12:52     18s] CCOpt configuration status: all checks passed.
[08/07 16:12:52     18s] External - Set all clocks to propagated mode...
[08/07 16:12:52     18s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[08/07 16:12:52     18s]  * The following are in propagated mode:
[08/07 16:12:52     18s]    - SDC clock clk in view setup_func
[08/07 16:12:52     18s]    - SDC clock clk in view hold_func
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:12:52     18s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Check Prerequisites done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/07 16:12:52     18s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:52     18s] UM:*                                      Check Prerequisites
[08/07 16:12:52     18s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/07 16:12:52     18s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:52     18s] UM:*                                      CCOpt::Phase::Initialization
[08/07 16:12:52     18s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1072.3M
[08/07 16:12:52     18s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.040, MEM:1072.3M
[08/07 16:12:52     18s] Executing ccopt post-processing.
[08/07 16:12:52     18s] Synthesizing clock trees with CCOpt...
[08/07 16:12:52     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/07 16:12:52     18s] CCOpt::Phase::PreparingToBalance...
[08/07 16:12:52     18s] Leaving CCOpt scope - Initializing power interface...
[08/07 16:12:52     18s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Positive (advancing) pin insertion delays
[08/07 16:12:52     18s] =========================================
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Found 0 advancing pin insertion delay (0.000% of 1024 clock tree sinks)
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Negative (delaying) pin insertion delays
[08/07 16:12:52     18s] ========================================
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] Found 0 delaying pin insertion delay (0.000% of 1024 clock tree sinks)
[08/07 16:12:52     18s] Notify start of optimization...
[08/07 16:12:52     18s] Notify start of optimization done.
[08/07 16:12:52     18s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/07 16:12:52     18s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1072.3M
[08/07 16:12:52     18s] All LLGs are deleted
[08/07 16:12:52     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1072.3M
[08/07 16:12:52     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1070.3M
[08/07 16:12:52     18s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1070.3M
[08/07 16:12:52     18s] ### Creating LA Mngr. totSessionCpu=0:00:18.3 mem=1070.3M
[08/07 16:12:52     18s] ### Creating LA Mngr, finished. totSessionCpu=0:00:18.3 mem=1070.3M
[08/07 16:12:52     18s] (I)       Started Loading and Dumping File ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Reading DB...
[08/07 16:12:52     18s] (I)       Read data from FE... (mem=1070.3M)
[08/07 16:12:52     18s] (I)       Read nodes and places... (mem=1070.3M)
[08/07 16:12:52     18s] (I)       Done Read nodes and places (cpu=0.020s, mem=1070.3M)
[08/07 16:12:52     18s] (I)       Read nets... (mem=1070.3M)
[08/07 16:12:52     18s] (I)       Done Read nets (cpu=0.070s, mem=1070.3M)
[08/07 16:12:52     18s] (I)       Done Read data from FE (cpu=0.090s, mem=1070.3M)
[08/07 16:12:52     18s] (I)       before initializing RouteDB syMemory usage = 1070.3 MB
[08/07 16:12:52     18s] (I)       Honor MSV route constraint: false
[08/07 16:12:52     18s] (I)       Maximum routing layer  : 3
[08/07 16:12:52     18s] (I)       Minimum routing layer  : 2
[08/07 16:12:52     18s] (I)       Supply scale factor H  : 1.00
[08/07 16:12:52     18s] (I)       Supply scale factor V  : 1.00
[08/07 16:12:52     18s] (I)       Tracks used by clock wire: 0
[08/07 16:12:52     18s] (I)       Reverse direction      : 
[08/07 16:12:52     18s] (I)       Honor partition pin guides: true
[08/07 16:12:52     18s] (I)       Route selected nets only: false
[08/07 16:12:52     18s] (I)       Route secondary PG pins: false
[08/07 16:12:52     18s] (I)       Second PG max fanout   : 2147483647
[08/07 16:12:52     18s] (I)       Apply function for special wires: true
[08/07 16:12:52     18s] (I)       Layer by layer blockage reading: true
[08/07 16:12:52     18s] (I)       Offset calculation fix : true
[08/07 16:12:52     18s] (I)       Route stripe layer range: 
[08/07 16:12:52     18s] (I)       Honor partition fences : 
[08/07 16:12:52     18s] (I)       Honor partition pin    : 
[08/07 16:12:52     18s] (I)       Honor partition fences with feedthrough: 
[08/07 16:12:52     18s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:12:52     18s] (I)       Use row-based GCell size
[08/07 16:12:52     18s] (I)       Use row-based GCell align
[08/07 16:12:52     18s] (I)       GCell unit size   : 30000
[08/07 16:12:52     18s] (I)       GCell multiplier  : 1
[08/07 16:12:52     18s] (I)       GCell row height  : 30000
[08/07 16:12:52     18s] (I)       Actual row height : 30000
[08/07 16:12:52     18s] (I)       GCell align ref   : 40800 42000
[08/07 16:12:52     18s] [NR-eGR] Track table information for default rule: 
[08/07 16:12:52     18s] [NR-eGR] metal1 has no routable track
[08/07 16:12:52     18s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:12:52     18s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:12:52     18s] (I)       ===========================================================================
[08/07 16:12:52     18s] (I)       == Report All Rule Vias ==
[08/07 16:12:52     18s] (I)       ===========================================================================
[08/07 16:12:52     18s] (I)        Via Rule : (Default)
[08/07 16:12:52     18s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:12:52     18s] (I)       ---------------------------------------------------------------------------
[08/07 16:12:52     18s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:12:52     18s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:12:52     18s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:12:52     18s] (I)       ===========================================================================
[08/07 16:12:52     18s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] [NR-eGR] Read 408 PG shapes
[08/07 16:12:52     18s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:12:52     18s] [NR-eGR] #Instance Blockages : 3148
[08/07 16:12:52     18s] [NR-eGR] #PG Blockages       : 408
[08/07 16:12:52     18s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:12:52     18s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:12:52     18s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:12:52     18s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:12:52     18s] (I)       readDataFromPlaceDB
[08/07 16:12:52     18s] (I)       Read net information..
[08/07 16:12:52     18s] [NR-eGR] Read numTotalNets=28235  numIgnoredNets=0
[08/07 16:12:52     18s] (I)       Read testcase time = 0.010 seconds
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] (I)       early_global_route_priority property id does not exist.
[08/07 16:12:52     18s] (I)       Start initializing grid graph
[08/07 16:12:52     18s] (I)       End initializing grid graph
[08/07 16:12:52     18s] (I)       Model blockages into capacity
[08/07 16:12:52     18s] (I)       Read Num Blocks=27267  Num Prerouted Wires=0  Num CS=0
[08/07 16:12:52     18s] (I)       Started Modeling ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Started Modeling Layer 1 ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Started Modeling Layer 2 ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Layer 1 (V) : #blockages 27267 : #preroutes 0
[08/07 16:12:52     18s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Started Modeling Layer 3 ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:12:52     18s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       -- layer congestion ratio --
[08/07 16:12:52     18s] (I)       Layer 1 : 0.100000
[08/07 16:12:52     18s] (I)       Layer 2 : 0.700000
[08/07 16:12:52     18s] (I)       Layer 3 : 0.700000
[08/07 16:12:52     18s] (I)       ----------------------------
[08/07 16:12:52     18s] (I)       Number of ignored nets = 0
[08/07 16:12:52     18s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:12:52     18s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 16:12:52     18s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:12:52     18s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:12:52     18s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:12:52     18s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:12:52     18s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:12:52     18s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:12:52     18s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:12:52     18s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 16:12:52     18s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1070.3 MB
[08/07 16:12:52     18s] (I)       Ndr track 0 does not exist
[08/07 16:12:52     18s] (I)       Layer1  viaCost=200.00
[08/07 16:12:52     18s] (I)       Layer2  viaCost=100.00
[08/07 16:12:52     18s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:12:52     18s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:12:52     18s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:12:52     18s] (I)       Site width          :  2400  (dbu)
[08/07 16:12:52     18s] (I)       Row height          : 30000  (dbu)
[08/07 16:12:52     18s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:12:52     18s] (I)       GCell width         : 30000  (dbu)
[08/07 16:12:52     18s] (I)       GCell height        : 30000  (dbu)
[08/07 16:12:52     18s] (I)       Grid                :   200   200     3
[08/07 16:12:52     18s] (I)       Layer numbers       :     1     2     3
[08/07 16:12:52     18s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:12:52     18s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:12:52     18s] (I)       Default wire width  :   900   900  1500
[08/07 16:12:52     18s] (I)       Default wire space  :   900   900   900
[08/07 16:12:52     18s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:12:52     18s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:12:52     18s] (I)       First track coord   :     0  1200  1500
[08/07 16:12:52     18s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:12:52     18s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:12:52     18s] (I)       Num of masks        :     1     1     1
[08/07 16:12:52     18s] (I)       Num of trim masks   :     0     0     0
[08/07 16:12:52     18s] (I)       --------------------------------------------------------
[08/07 16:12:52     18s] 
[08/07 16:12:52     18s] [NR-eGR] ============ Routing rule table ============
[08/07 16:12:52     18s] [NR-eGR] Rule id: 0  Nets: 28235 
[08/07 16:12:52     18s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:12:52     18s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:12:52     18s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:52     18s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:52     18s] [NR-eGR] ========================================
[08/07 16:12:52     18s] [NR-eGR] 
[08/07 16:12:52     18s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:12:52     18s] (I)       blocked tracks on layer2 : = 21789 / 500000 (4.36%)
[08/07 16:12:52     18s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:12:52     18s] (I)       After initializing earlyGlobalRoute syMemory usage = 1070.3 MB
[08/07 16:12:52     18s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Started Global Routing ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       ============= Initialization =============
[08/07 16:12:52     18s] (I)       totalPins=82791  totalGlobalPin=73274 (88.50%)
[08/07 16:12:52     18s] (I)       Started Build MST ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Generate topology with single threads
[08/07 16:12:52     18s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       total 2D Cap : 885416 = (400000 H, 485416 V)
[08/07 16:12:52     18s] [NR-eGR] Layer group 1: route 28235 net(s) in layer range [2, 3]
[08/07 16:12:52     18s] (I)       ============  Phase 1a Route ============
[08/07 16:12:52     18s] (I)       Started Phase 1a ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:12:52     18s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Usage: 168048 = (81767 H, 86281 V) = (20.44% H, 17.77% V) = (2.453e+06um H, 2.588e+06um V)
[08/07 16:12:52     18s] (I)       
[08/07 16:12:52     18s] (I)       ============  Phase 1b Route ============
[08/07 16:12:52     18s] (I)       Started Phase 1b ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Usage: 168080 = (81780 H, 86300 V) = (20.45% H, 17.78% V) = (2.453e+06um H, 2.589e+06um V)
[08/07 16:12:52     18s] (I)       
[08/07 16:12:52     18s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.13% V. EstWL: 5.042400e+06um
[08/07 16:12:52     18s] (I)       ============  Phase 1c Route ============
[08/07 16:12:52     18s] (I)       Started Phase 1c ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Level2 Grid: 40 x 40
[08/07 16:12:52     18s] (I)       Started Two Level Routing ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Usage: 168080 = (81780 H, 86300 V) = (20.45% H, 17.78% V) = (2.453e+06um H, 2.589e+06um V)
[08/07 16:12:52     18s] (I)       
[08/07 16:12:52     18s] (I)       ============  Phase 1d Route ============
[08/07 16:12:52     18s] (I)       Started Phase 1d ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Usage: 168110 = (81806 H, 86304 V) = (20.45% H, 17.78% V) = (2.454e+06um H, 2.589e+06um V)
[08/07 16:12:52     18s] (I)       
[08/07 16:12:52     18s] (I)       ============  Phase 1e Route ============
[08/07 16:12:52     18s] (I)       Started Phase 1e ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Usage: 168110 = (81806 H, 86304 V) = (20.45% H, 17.78% V) = (2.454e+06um H, 2.589e+06um V)
[08/07 16:12:52     18s] (I)       
[08/07 16:12:52     18s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 5.043300e+06um
[08/07 16:12:52     18s] [NR-eGR] 
[08/07 16:12:52     18s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Running layer assignment with 1 threads
[08/07 16:12:52     18s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       ============  Phase 1l Route ============
[08/07 16:12:52     18s] (I)       
[08/07 16:12:52     18s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:12:52     18s] [NR-eGR]                        OverCon           OverCon            
[08/07 16:12:52     18s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/07 16:12:52     18s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[08/07 16:12:52     18s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:12:52     18s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:12:52     18s] [NR-eGR]  metal2  (2)        29( 0.07%)         5( 0.01%)   ( 0.09%) 
[08/07 16:12:52     18s] [NR-eGR]  metal3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/07 16:12:52     18s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:12:52     18s] [NR-eGR] Total               31( 0.04%)         5( 0.01%)   ( 0.05%) 
[08/07 16:12:52     18s] [NR-eGR] 
[08/07 16:12:52     18s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       total 2D Cap : 887286 = (400000 H, 487286 V)
[08/07 16:12:52     18s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.08% V
[08/07 16:12:52     18s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[08/07 16:12:52     18s] (I)       ============= track Assignment ============
[08/07 16:12:52     18s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Started Greedy Track Assignment ( Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:12:52     18s] (I)       Running track assignment with 1 threads
[08/07 16:12:52     18s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:52     18s] (I)       Run Multi-thread track assignment
[08/07 16:12:52     18s] (I)       Finished Greedy Track Assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:53     18s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:53     18s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 82791
[08/07 16:12:53     18s] [NR-eGR] metal2  (2V) length: 2.823069e+06um, number of vias: 122258
[08/07 16:12:53     18s] [NR-eGR] metal3  (3H) length: 2.547506e+06um, number of vias: 0
[08/07 16:12:53     18s] [NR-eGR] Total length: 5.370575e+06um, number of vias: 205049
[08/07 16:12:53     18s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:53     18s] [NR-eGR] Total eGR-routed clock nets wire length: 5.597580e+04um 
[08/07 16:12:53     18s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:53     18s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 1070.33 MB )
[08/07 16:12:53     18s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/07 16:12:53     19s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:53     19s] UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
[08/07 16:12:53     19s] Rebuilding timing graph...
[08/07 16:12:53     19s] Rebuilding timing graph done.
[08/07 16:12:53     19s] Legalization setup...
[08/07 16:12:53     19s] Using cell based legalization.
[08/07 16:12:53     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1070.3M
[08/07 16:12:53     19s] z: 2, totalTracks: 1
[08/07 16:12:53     19s] #spOpts: N=250 mergeVia=F 
[08/07 16:12:53     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1070.3M
[08/07 16:12:53     19s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1070.3M
[08/07 16:12:53     19s] Core basic site is core
[08/07 16:12:53     19s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:12:53     19s] SiteArray: use 2,019,328 bytes
[08/07 16:12:53     19s] SiteArray: current memory after site array memory allocation 1072.3M
[08/07 16:12:53     19s] SiteArray: FP blocked sites are writable
[08/07 16:12:53     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 16:12:53     19s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1072.3M
[08/07 16:12:53     19s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 16:12:53     19s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1072.3M
[08/07 16:12:53     19s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1072.3M
[08/07 16:12:53     19s] OPERPROF:     Starting CMU at level 3, MEM:1072.3M
[08/07 16:12:53     19s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1072.3M
[08/07 16:12:53     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.020, MEM:1072.3M
[08/07 16:12:53     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1072.3MB).
[08/07 16:12:53     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1072.3M
[08/07 16:12:53     19s] (I)       Load db... (mem=1072.3M)
[08/07 16:12:53     19s] (I)       Read data from FE... (mem=1072.3M)
[08/07 16:12:53     19s] (I)       Read nodes and places... (mem=1072.3M)
[08/07 16:12:53     19s] (I)       Number of ignored instance 0
[08/07 16:12:53     19s] (I)       Number of inbound cells 0
[08/07 16:12:53     19s] (I)       numMoveCells=27820, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[08/07 16:12:53     19s] (I)       cell height: 30000, count: 27820
[08/07 16:12:53     19s] (I)       Done Read nodes and places (cpu=0.040s, mem=1072.3M)
[08/07 16:12:53     19s] (I)       Read rows... (mem=1072.3M)
[08/07 16:12:53     19s] (I)       Done Read rows (cpu=0.000s, mem=1072.3M)
[08/07 16:12:53     19s] (I)       Done Read data from FE (cpu=0.040s, mem=1072.3M)
[08/07 16:12:53     19s] (I)       Done Load db (cpu=0.040s, mem=1072.3M)
[08/07 16:12:53     19s] (I)       Constructing placeable region... (mem=1072.3M)
[08/07 16:12:53     19s] (I)       Constructing bin map
[08/07 16:12:53     19s] (I)       Initialize bin information with width=300000 height=300000
[08/07 16:12:53     19s] (I)       Done constructing bin map
[08/07 16:12:53     19s] (I)       Removing 0 blocked bin with high fixed inst density
[08/07 16:12:53     19s] (I)       Compute region effective width... (mem=1072.3M)
[08/07 16:12:53     19s] (I)       Done Compute region effective width (cpu=0.000s, mem=1072.3M)
[08/07 16:12:53     19s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1072.3M)
[08/07 16:12:53     19s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:12:53     19s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:53     19s] UM:*                                      Legalization setup
[08/07 16:12:53     19s] Validating CTS configuration...
[08/07 16:12:53     19s] Checking module port directions...
[08/07 16:12:53     19s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:12:53     19s] Non-default CCOpt properties:
[08/07 16:12:53     19s] cts_merge_clock_gates is set for at least one key
[08/07 16:12:53     19s] cts_merge_clock_logic is set for at least one key
[08/07 16:12:53     19s] route_type is set for at least one key
[08/07 16:12:53     19s] Route type trimming info:
[08/07 16:12:53     19s]   No route type modifications were made.
[08/07 16:12:53     19s] Accumulated time to calculate placeable region: 0
[08/07 16:12:53     19s] (I)       Initializing Steiner engine. 
[08/07 16:12:54     19s] LayerId::1 widthSet size::1
[08/07 16:12:54     19s] LayerId::2 widthSet size::1
[08/07 16:12:54     19s] LayerId::3 widthSet size::1
[08/07 16:12:54     19s] Updating RC grid for preRoute extraction ...
[08/07 16:12:54     19s] Initializing multi-corner resistance tables ...
[08/07 16:12:54     19s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.434587 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:12:54     20s] End AAE Lib Interpolated Model. (MEM=1072.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:12:54     20s] Library trimming buffers in power domain auto-default and half-corner corner_tt:setup.late removed 1 of 3 cells
[08/07 16:12:54     20s] Original list had 3 cells:
[08/07 16:12:54     20s] BUFX4 CLKBUF1 BUFX2 
[08/07 16:12:54     20s] New trimmed list has 2 cells:
[08/07 16:12:54     20s] BUFX4 BUFX2 
[08/07 16:12:54     20s] Accumulated time to calculate placeable region: 0
[08/07 16:12:54     20s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[08/07 16:12:54     20s] Library trimming inverters in power domain auto-default and half-corner corner_tt:setup.late removed 0 of 4 cells
[08/07 16:12:54     20s] Original list had 4 cells:
[08/07 16:12:54     20s] INVX8 INVX4 INVX2 INVX1 
[08/07 16:12:54     20s] Library trimming was not able to trim any cells:
[08/07 16:12:54     20s] INVX8 INVX4 INVX2 INVX1 
[08/07 16:12:54     20s] Accumulated time to calculate placeable region: 0
[08/07 16:12:54     20s] Clock tree balancer configuration for clock_tree clk:
[08/07 16:12:54     20s] Non-default CCOpt properties:
[08/07 16:12:54     20s]   cts_merge_clock_gates: true (default: false)
[08/07 16:12:54     20s]   cts_merge_clock_logic: true (default: false)
[08/07 16:12:54     20s]   route_type (leaf): METAL3 (default: default)
[08/07 16:12:54     20s]   route_type (trunk): METAL3 (default: default)
[08/07 16:12:54     20s]   route_type (top): METAL3 (default: default)
[08/07 16:12:54     20s] For power domain auto-default:
[08/07 16:12:54     20s]   Buffers:     {BUFX4 BUFX2}
[08/07 16:12:54     20s]   Inverters:   INVX8 INVX4 INVX2 INVX1 
[08/07 16:12:54     20s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 34977744.000um^2
[08/07 16:12:54     20s] Top/Trunk/Leaf Routing info:
[08/07 16:12:54     20s]   Route-type name: METAL3; Top/bottom preferred layer name: metal3/metal2; 
[08/07 16:12:54     20s]   Unshielded; Mask Constraint: 0; Source: route_type.
[08/07 16:12:54     20s] For timing_corner corner_tt:setup, late and power domain auto-default:
[08/07 16:12:54     20s]   Slew time target (leaf):    0.537ns
[08/07 16:12:54     20s]   Slew time target (trunk):   0.537ns
[08/07 16:12:54     20s]   Slew time target (top):     0.537ns (Note: no nets are considered top nets in this clock tree)
[08/07 16:12:54     20s]   Buffer unit delay: 0.278ns
[08/07 16:12:54     20s]   Buffer max distance: 3029.042um
[08/07 16:12:54     20s] Fastest wire driving cells and distances:
[08/07 16:12:54     20s]   Buffer    : {lib_cell:BUFX4, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3029.042um, saturatedSlew=0.457ns, speed=5109.720um per ns, cellArea=95.080um^2 per 1000um}
[08/07 16:12:54     20s]   Inverter  : {lib_cell:INVX8, fastest_considered_half_corner=corner_tt:setup.late, optimalDrivingDistance=3885.384um, saturatedSlew=0.461ns, speed=9235.522um per ns, cellArea=92.655um^2 per 1000um}
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] Logic Sizing Table:
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] ----------------------------------------------------------
[08/07 16:12:54     20s] Cell    Instance count    Source    Eligible library cells
[08/07 16:12:54     20s] ----------------------------------------------------------
[08/07 16:12:54     20s]   (empty table)
[08/07 16:12:54     20s] ----------------------------------------------------------
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] Clock tree balancer configuration for skew_group clk/setup_func_mode:
[08/07 16:12:54     20s]   Sources:                     pin clk
[08/07 16:12:54     20s]   Total number of sinks:       1024
[08/07 16:12:54     20s]   Delay constrained sinks:     1024
[08/07 16:12:54     20s]   Non-leaf sinks:              0
[08/07 16:12:54     20s]   Ignore pins:                 0
[08/07 16:12:54     20s]  Timing corner corner_tt:setup.late:
[08/07 16:12:54     20s]   Skew target:                 0.278ns
[08/07 16:12:54     20s] Primary reporting skew groups are:
[08/07 16:12:54     20s] skew_group clk/setup_func_mode with 1024 clock sinks
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] Via Selection for Estimated Routes (rule default):
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] --------------------------------------------------------------------
[08/07 16:12:54     20s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[08/07 16:12:54     20s] Range                        (Ohm)    (fF)     (fs)     Only
[08/07 16:12:54     20s] --------------------------------------------------------------------
[08/07 16:12:54     20s] metal1-metal2    M2_M1       4.000    0.000    0.000    false
[08/07 16:12:54     20s] metal2-metal3    M3_M2       4.000    0.000    0.000    false
[08/07 16:12:54     20s] --------------------------------------------------------------------
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] No ideal or dont_touch nets found in the clock tree
[08/07 16:12:54     20s] No dont_touch hnets found in the clock tree
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] Filtering reasons for cell type: buffer
[08/07 16:12:54     20s] =======================================
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] ----------------------------------------------------------------
[08/07 16:12:54     20s] Clock trees    Power domain    Reason              Library cells
[08/07 16:12:54     20s] ----------------------------------------------------------------
[08/07 16:12:54     20s] all            auto-default    Library trimming    { CLKBUF1 }
[08/07 16:12:54     20s] ----------------------------------------------------------------
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] 
[08/07 16:12:54     20s] Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/07 16:12:54     20s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:54     20s] UM:*                                      Validating CTS configuration
[08/07 16:12:54     20s] CCOpt configuration status: all checks passed.
[08/07 16:12:54     20s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[08/07 16:12:54     20s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/07 16:12:54     20s]   No exclusion drivers are needed.
[08/07 16:12:54     20s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[08/07 16:12:54     20s] Antenna diode management...
[08/07 16:12:54     20s]   Found 0 antenna diodes in the clock trees.
[08/07 16:12:54     20s]   
[08/07 16:12:54     20s] Antenna diode management done.
[08/07 16:12:54     20s] Adding driver cells for primary IOs...
[08/07 16:12:54     20s]   
[08/07 16:12:54     20s]   ----------------------------------------------------------------------------------------------
[08/07 16:12:54     20s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/07 16:12:54     20s]   ----------------------------------------------------------------------------------------------
[08/07 16:12:54     20s]     (empty table)
[08/07 16:12:54     20s]   ----------------------------------------------------------------------------------------------
[08/07 16:12:54     20s]   
[08/07 16:12:54     20s]   
[08/07 16:12:54     20s] Adding driver cells for primary IOs done.
[08/07 16:12:54     20s] Adding driver cell for primary IO roots...
[08/07 16:12:54     20s] Adding driver cell for primary IO roots done.
[08/07 16:12:54     20s] Maximizing clock DAG abstraction...
[08/07 16:12:54     20s] Maximizing clock DAG abstraction done.
[08/07 16:12:54     20s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.3 real=0:00:02.3)
[08/07 16:12:54     20s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:54     20s] UM:*                                      CCOpt::Phase::PreparingToBalance
[08/07 16:12:54     20s] Synthesizing clock trees...
[08/07 16:12:54     20s]   Preparing To Balance...
[08/07 16:12:54     20s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1119.9M
[08/07 16:12:54     20s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.045, MEM:1119.9M
[08/07 16:12:54     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1119.9M
[08/07 16:12:54     20s] z: 2, totalTracks: 1
[08/07 16:12:54     20s] #spOpts: N=250 mergeVia=F 
[08/07 16:12:54     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1119.9M
[08/07 16:12:54     20s] OPERPROF:     Starting CMU at level 3, MEM:1119.9M
[08/07 16:12:54     20s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1119.9M
[08/07 16:12:54     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1119.9M
[08/07 16:12:54     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1119.9MB).
[08/07 16:12:54     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1119.9M
[08/07 16:12:54     20s]   Checking for inverting clock gates...
[08/07 16:12:54     20s]   Checking for inverting clock gates done.
[08/07 16:12:54     20s]   Merging duplicate siblings in DAG...
[08/07 16:12:54     20s]     Clock DAG stats before merging:
[08/07 16:12:54     20s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/07 16:12:54     20s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/07 16:12:54     20s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/07 16:12:54     20s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:54     20s] UM:*                                      before merging
[08/07 16:12:54     20s]     Resynthesising clock tree into netlist...
[08/07 16:12:54     20s]       Reset timing graph...
[08/07 16:12:55     20s] Ignoring AAE DB Resetting ...
[08/07 16:12:55     20s]       Reset timing graph done.
[08/07 16:12:55     20s]     Resynthesising clock tree into netlist done.
[08/07 16:12:55     20s]     
[08/07 16:12:55     20s]     Disconnecting clock tree from netlist...
[08/07 16:12:55     20s]     Disconnecting clock tree from netlist done.
[08/07 16:12:55     20s]   Merging duplicate siblings in DAG done.
[08/07 16:12:55     20s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:12:55     20s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:55     20s] UM:*                                      Preparing To Balance
[08/07 16:12:55     20s]   CCOpt::Phase::Construction...
[08/07 16:12:55     20s]   Stage::Clustering...
[08/07 16:12:55     20s]   Clustering...
[08/07 16:12:55     20s]     Initialize for clustering...
[08/07 16:12:55     20s]     Clock DAG stats before clustering:
[08/07 16:12:55     20s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/07 16:12:55     20s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/07 16:12:55     20s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/07 16:12:55     20s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:55     20s] UM:*                                      before clustering
[08/07 16:12:55     20s]     Computing max distances from locked parents...
[08/07 16:12:55     20s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/07 16:12:55     20s]     Computing max distances from locked parents done.
[08/07 16:12:55     20s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:12:55     20s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:55     20s] UM:*                                      Initialize for clustering
[08/07 16:12:55     20s]     Bottom-up phase...
[08/07 16:12:55     20s]     Clustering clock_tree clk...
[08/07 16:12:55     21s] End AAE Lib Interpolated Model. (MEM=1110.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:12:56     21s]         Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:12:56     21s]         Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:12:56     22s]     Clustering clock_tree clk done.
[08/07 16:12:56     22s]     Clock DAG stats after bottom-up phase:
[08/07 16:12:56     22s]       cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:12:56     22s]       cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:12:56     22s]       hp wire lengths  : top=0.000um, trunk=12945.600um, leaf=37599.900um, total=50545.500um
[08/07 16:12:56     22s]     Clock DAG library cell distribution after bottom-up phase {count}:
[08/07 16:12:56     22s]        Bufs: BUFX4: 99 
[08/07 16:12:56     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:56     22s] UM:*                                      after bottom-up phase
[08/07 16:12:56     22s]     Bottom-up phase done. (took cpu=0:00:01.1 real=0:00:01.1)
[08/07 16:12:56     22s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:56     22s] UM:*                                      Bottom-up phase
[08/07 16:12:56     22s]     Legalizing clock trees...
[08/07 16:12:56     22s]     Resynthesising clock tree into netlist...
[08/07 16:12:56     22s]       Reset timing graph...
[08/07 16:12:56     22s] Ignoring AAE DB Resetting ...
[08/07 16:12:56     22s]       Reset timing graph done.
[08/07 16:12:56     22s]     Resynthesising clock tree into netlist done.
[08/07 16:12:56     22s]     Commiting net attributes....
[08/07 16:12:56     22s]     Commiting net attributes. done.
[08/07 16:12:56     22s]     Leaving CCOpt scope - ClockRefiner...
[08/07 16:12:56     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1110.4M
[08/07 16:12:56     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.044, MEM:1110.4M
[08/07 16:12:56     22s]     Assigned high priority to 1123 cells.
[08/07 16:12:56     22s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[08/07 16:12:56     22s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[08/07 16:12:56     22s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1110.4M
[08/07 16:12:56     22s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1110.4M
[08/07 16:12:56     22s] z: 2, totalTracks: 1
[08/07 16:12:56     22s] #spOpts: N=250 mergeVia=F 
[08/07 16:12:56     22s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1110.4M
[08/07 16:12:56     22s] OPERPROF:       Starting CMU at level 4, MEM:1110.4M
[08/07 16:12:56     22s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1110.4M
[08/07 16:12:56     22s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1110.4M
[08/07 16:12:56     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1110.4MB).
[08/07 16:12:56     22s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.037, MEM:1110.4M
[08/07 16:12:56     22s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.038, MEM:1110.4M
[08/07 16:12:56     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.1
[08/07 16:12:56     22s] OPERPROF: Starting RefinePlace at level 1, MEM:1110.4M
[08/07 16:12:56     22s] *** Starting refinePlace (0:00:22.2 mem=1110.4M) ***
[08/07 16:12:56     22s] Total net bbox length = 5.882e+06 (2.865e+06 3.017e+06) (ext = 1.246e+06)
[08/07 16:12:56     22s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:56     22s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1110.4M
[08/07 16:12:56     22s] Starting refinePlace ...
[08/07 16:12:56     22s] ** Cut row section cpu time 0:00:00.0.
[08/07 16:12:56     22s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 16:12:57     22s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1110.4MB) @(0:00:22.3 - 0:00:23.0).
[08/07 16:12:57     22s] Move report: preRPlace moves 176 insts, mean move: 8.18 um, max move: 46.80 um
[08/07 16:12:57     22s] 	Max move on inst (rf_reg[1][1]): (4924.80, 4752.00) --> (4908.00, 4782.00)
[08/07 16:12:57     22s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[08/07 16:12:57     22s] wireLenOptFixPriorityInst 1024 inst fixed
[08/07 16:12:57     23s] 
[08/07 16:12:57     23s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:12:57     23s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:57     23s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1110.4MB) @(0:00:23.0 - 0:00:23.5).
[08/07 16:12:57     23s] Move report: Detail placement moves 176 insts, mean move: 8.18 um, max move: 46.80 um
[08/07 16:12:57     23s] 	Max move on inst (rf_reg[1][1]): (4924.80, 4752.00) --> (4908.00, 4782.00)
[08/07 16:12:57     23s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1110.4MB
[08/07 16:12:57     23s] Statistics of distance of Instance movement in refine placement:
[08/07 16:12:57     23s]   maximum (X+Y) =        46.80 um
[08/07 16:12:57     23s]   inst (rf_reg[1][1]) with max move: (4924.8, 4752) -> (4908, 4782)
[08/07 16:12:57     23s]   mean    (X+Y) =         8.18 um
[08/07 16:12:57     23s] Summary Report:
[08/07 16:12:57     23s] Instances move: 176 (out of 27919 movable)
[08/07 16:12:57     23s] Instances flipped: 0
[08/07 16:12:57     23s] Mean displacement: 8.18 um
[08/07 16:12:57     23s] Max displacement: 46.80 um (Instance: rf_reg[1][1]) (4924.8, 4752) -> (4908, 4782)
[08/07 16:12:57     23s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[08/07 16:12:57     23s] Total instances moved : 176
[08/07 16:12:57     23s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.210, REAL:1.213, MEM:1110.4M
[08/07 16:12:57     23s] Total net bbox length = 5.883e+06 (2.866e+06 3.017e+06) (ext = 1.246e+06)
[08/07 16:12:57     23s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1110.4MB
[08/07 16:12:57     23s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1110.4MB) @(0:00:22.2 - 0:00:23.5).
[08/07 16:12:57     23s] *** Finished refinePlace (0:00:23.5 mem=1110.4M) ***
[08/07 16:12:57     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.1
[08/07 16:12:57     23s] OPERPROF: Finished RefinePlace at level 1, CPU:1.260, REAL:1.262, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.043, MEM:1110.4M
[08/07 16:12:57     23s]     Moved 74, flipped 1 and cell swapped 0 of 1123 clock instance(s) during refinement.
[08/07 16:12:57     23s]     The largest move was 46.8 microns for rf_reg[1][1].
[08/07 16:12:57     23s]     Moved 5 and flipped 0 of 99 clock instances (excluding sinks) during refinement
[08/07 16:12:57     23s]     The largest move for clock insts (excluding sinks) was 16.8 microns. The inst with this movement was CTS_ccl_a_buf_00526
[08/07 16:12:57     23s]     Moved 69 and flipped 1 of 1024 clock sinks during refinement.
[08/07 16:12:57     23s]     The largest move for clock sinks was 46.8 microns. The inst with this movement was rf_reg[1][1]
[08/07 16:12:57     23s]     Revert refine place priority changes on 0 cells.
[08/07 16:12:57     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1110.4M
[08/07 16:12:57     23s] z: 2, totalTracks: 1
[08/07 16:12:57     23s] #spOpts: N=250 mergeVia=F 
[08/07 16:12:57     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF:     Starting CMU at level 3, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1110.4M
[08/07 16:12:57     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1110.4MB).
[08/07 16:12:57     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1110.4M
[08/07 16:12:57     23s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/07 16:12:57     23s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:57     23s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 16:12:57     23s]     Disconnecting clock tree from netlist...
[08/07 16:12:57     23s]     Disconnecting clock tree from netlist done.
[08/07 16:12:57     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.049, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1110.4M
[08/07 16:12:57     23s] z: 2, totalTracks: 1
[08/07 16:12:57     23s] #spOpts: N=250 mergeVia=F 
[08/07 16:12:57     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF:     Starting CMU at level 3, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1110.4M
[08/07 16:12:57     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1110.4M
[08/07 16:12:57     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1110.4MB).
[08/07 16:12:57     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1110.4M
[08/07 16:12:57     23s]     Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:12:57     23s] End AAE Lib Interpolated Model. (MEM=1110.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:12:57     23s]     Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:12:57     23s]     
[08/07 16:12:57     23s]     Clock tree legalization - Histogram:
[08/07 16:12:57     23s]     ====================================
[08/07 16:12:57     23s]     
[08/07 16:12:57     23s]     --------------------------------
[08/07 16:12:57     23s]     Movement (um)    Number of cells
[08/07 16:12:57     23s]     --------------------------------
[08/07 16:12:57     23s]     [4.8,6)                 1
[08/07 16:12:57     23s]     [6,7.2)                 0
[08/07 16:12:57     23s]     [7.2,8.4)               0
[08/07 16:12:57     23s]     [8.4,9.6)               0
[08/07 16:12:57     23s]     [9.6,10.8)              0
[08/07 16:12:57     23s]     [10.8,12)               0
[08/07 16:12:57     23s]     [12,13.2)               1
[08/07 16:12:57     23s]     [13.2,14.4)             0
[08/07 16:12:57     23s]     [14.4,15.6)             2
[08/07 16:12:57     23s]     [15.6,16.8)             1
[08/07 16:12:57     23s]     --------------------------------
[08/07 16:12:57     23s]     
[08/07 16:12:57     23s]     
[08/07 16:12:57     23s]     Clock tree legalization - Top 10 Movements:
[08/07 16:12:57     23s]     ===========================================
[08/07 16:12:57     23s]     
[08/07 16:12:57     23s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:12:57     23s]     Movement (um)    Desired                Achieved               Node
[08/07 16:12:57     23s]                      location               location               
[08/07 16:12:57     23s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:12:57     23s]         16.8         (4300.800,4752.000)    (4284.000,4752.000)    CTS_ccl_a_buf_00526 (a lib_cell BUFX4) at (4284.000,4752.000), in power domain auto-default
[08/07 16:12:57     23s]         14.4         (4387.200,3372.000)    (4372.800,3372.000)    CTS_ccl_a_buf_00505 (a lib_cell BUFX4) at (4372.800,3372.000), in power domain auto-default
[08/07 16:12:57     23s]         14.4         (4387.200,3192.000)    (4372.800,3192.000)    CTS_ccl_a_buf_00524 (a lib_cell BUFX4) at (4372.800,3192.000), in power domain auto-default
[08/07 16:12:57     23s]         12           (4300.800,4752.000)    (4312.800,4752.000)    CTS_ccl_a_buf_00509 (a lib_cell BUFX4) at (4312.800,4752.000), in power domain auto-default
[08/07 16:12:57     23s]          4.8         (4903.200,4752.000)    (4908.000,4752.000)    CTS_ccl_a_buf_00519 (a lib_cell BUFX4) at (4908.000,4752.000), in power domain auto-default
[08/07 16:12:57     23s]          0           (5619.000,4521.900)    (5619.000,4521.900)    CTS_ccl_a_buf_00425 (a lib_cell BUFX4) at (5613.600,4512.000), in power domain auto-default
[08/07 16:12:57     23s]          0           (5287.800,3501.900)    (5287.800,3501.900)    CTS_ccl_a_buf_00515 (a lib_cell BUFX4) at (5282.400,3492.000), in power domain auto-default
[08/07 16:12:57     23s]          0           (5026.200,4341.900)    (5026.200,4341.900)    CTS_ccl_a_buf_00291 (a lib_cell BUFX4) at (5020.800,4332.000), in power domain auto-default
[08/07 16:12:57     23s]          0           (4531.800,3741.900)    (4531.800,3741.900)    CTS_ccl_a_buf_00511 (a lib_cell BUFX4) at (4526.400,3732.000), in power domain auto-default
[08/07 16:12:57     23s]          0           (4378.200,3201.900)    (4378.200,3201.900)    CTS_ccl_a_buf_00524 (a lib_cell BUFX4) at (4372.800,3192.000), in power domain auto-default
[08/07 16:12:57     23s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:12:57     23s]     
[08/07 16:12:57     23s]     Legalizing clock trees done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/07 16:12:58     23s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:58     23s] UM:*                                      Legalizing clock trees
[08/07 16:12:58     23s]     Clock DAG stats after 'Clustering':
[08/07 16:12:58     23s]       cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:12:58     23s]       cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:12:58     23s]       cell capacitance : b=2.446pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.446pF
[08/07 16:12:58     23s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:12:58     23s]       wire capacitance : top=0.000pF, trunk=3.937pF, leaf=9.879pF, total=13.816pF
[08/07 16:12:58     23s]       wire lengths     : top=0.000um, trunk=20144.401um, leaf=51069.600um, total=71214.001um
[08/07 16:12:58     23s]       hp wire lengths  : top=0.000um, trunk=13024.800um, leaf=37686.600um, total=50711.400um
[08/07 16:12:58     23s]     Clock DAG net violations after 'Clustering': none
[08/07 16:12:58     23s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/07 16:12:58     23s]       Trunk : target=0.537ns count=12 avg=0.349ns sd=0.153ns min=0.036ns max=0.505ns {5 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:12:58     23s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.528ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 25 <= 0.510ns, 8 <= 0.537ns}
[08/07 16:12:58     23s]     Clock DAG library cell distribution after 'Clustering' {count}:
[08/07 16:12:58     23s]        Bufs: BUFX4: 99 
[08/07 16:12:58     23s]     Primary reporting skew groups after 'Clustering':
[08/07 16:12:58     23s]       skew_group clk/setup_func_mode: insertion delay [min=1.015, max=1.492, avg=1.316, sd=0.146], skew [0.477 vs 0.278*], 72.3% {1.245, 1.492} (wid=0.095 ws=0.082) (gid=1.430 gs=0.443)
[08/07 16:12:58     23s]           min path sink: rf_reg[2][27]/CLK
[08/07 16:12:58     23s]           max path sink: rf_reg[11][9]/CLK
[08/07 16:12:58     23s]     Skew group summary after 'Clustering':
[08/07 16:12:58     23s]       skew_group clk/setup_func_mode: insertion delay [min=1.015, max=1.492, avg=1.316, sd=0.146], skew [0.477 vs 0.278*], 72.3% {1.245, 1.492} (wid=0.095 ws=0.082) (gid=1.430 gs=0.443)
[08/07 16:12:58     23s]     Legalizer API calls during this step: 2120 succeeded with high effort: 2120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:12:58     23s]   Clustering done. (took cpu=0:00:03.0 real=0:00:03.0)
[08/07 16:12:58     23s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:58     23s] UM:*                                      Clustering
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   Post-Clustering Statistics Report
[08/07 16:12:58     23s]   =================================
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   Fanout Statistics:
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   ----------------------------------------------------------------------------------------------------------
[08/07 16:12:58     23s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/07 16:12:58     23s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/07 16:12:58     23s]   ----------------------------------------------------------------------------------------------------------
[08/07 16:12:58     23s]   Trunk        13       7.692       1        13        3.772      {2 <= 3, 3 <= 6, 2 <= 9, 5 <= 12, 1 <= 15}
[08/07 16:12:58     23s]   Leaf         88      11.636      10        13        0.776      {6 <= 10, 30 <= 11, 42 <= 12, 10 <= 13}
[08/07 16:12:58     23s]   ----------------------------------------------------------------------------------------------------------
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   Clustering Failure Statistics:
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   -------------------------------------------------------------------------
[08/07 16:12:58     23s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[08/07 16:12:58     23s]               Tried       Failed      Failures       Failures    Failures
[08/07 16:12:58     23s]   -------------------------------------------------------------------------
[08/07 16:12:58     23s]   Trunk          48          29            6            1            29
[08/07 16:12:58     23s]   Leaf          366         186           51            1           186
[08/07 16:12:58     23s]   -------------------------------------------------------------------------
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   Clustering Partition Statistics:
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   --------------------------------------------------------------------------------------
[08/07 16:12:58     23s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[08/07 16:12:58     23s]               Fraction    Fraction    Count        Size        Size    Size    Size
[08/07 16:12:58     23s]   --------------------------------------------------------------------------------------
[08/07 16:12:58     23s]   Trunk        0.667       0.333          3          32.333       1      88     48.336
[08/07 16:12:58     23s]   Leaf         0.000       1.000          1        1024.000    1024    1024      0.000
[08/07 16:12:58     23s]   --------------------------------------------------------------------------------------
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   
[08/07 16:12:58     23s]   Looking for fanout violations...
[08/07 16:12:58     23s]   Looking for fanout violations done.
[08/07 16:12:58     23s]   CongRepair After Initial Clustering...
[08/07 16:12:58     23s]   Reset timing graph...
[08/07 16:12:58     23s] Ignoring AAE DB Resetting ...
[08/07 16:12:58     23s]   Reset timing graph done.
[08/07 16:12:58     23s]   Leaving CCOpt scope - Early Global Route...
[08/07 16:12:58     23s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1110.4M
[08/07 16:12:58     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1110.4M
[08/07 16:12:58     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1108.5M
[08/07 16:12:58     23s] All LLGs are deleted
[08/07 16:12:58     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1108.5M
[08/07 16:12:58     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1108.5M
[08/07 16:12:58     23s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.046, MEM:1108.5M
[08/07 16:12:58     23s]   Clock implementation routing...
[08/07 16:12:58     24s] Net route status summary:
[08/07 16:12:58     24s]   Clock:       100 (unrouted=100, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:12:58     24s]   Non-clock: 28335 (unrouted=101, trialRouted=28234, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=34, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:12:58     24s]     Routing using eGR only...
[08/07 16:12:58     24s]       Early Global Route - eGR->NR step...
[08/07 16:12:58     24s] (ccopt eGR): There are 100 nets for routing of which 100 have one or more fixed wires.
[08/07 16:12:58     24s] (ccopt eGR): Start to route 100 all nets
[08/07 16:12:58     24s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Loading and Dumping File ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Reading DB...
[08/07 16:12:58     24s] (I)       Read data from FE... (mem=1108.5M)
[08/07 16:12:58     24s] (I)       Read nodes and places... (mem=1108.5M)
[08/07 16:12:58     24s] (I)       Done Read nodes and places (cpu=0.020s, mem=1108.5M)
[08/07 16:12:58     24s] (I)       Read nets... (mem=1108.5M)
[08/07 16:12:58     24s] (I)       Done Read nets (cpu=0.060s, mem=1108.5M)
[08/07 16:12:58     24s] (I)       Done Read data from FE (cpu=0.080s, mem=1108.5M)
[08/07 16:12:58     24s] (I)       before initializing RouteDB syMemory usage = 1108.5 MB
[08/07 16:12:58     24s] (I)       Clean congestion better: true
[08/07 16:12:58     24s] (I)       Estimate vias on DPT layer: true
[08/07 16:12:58     24s] (I)       Clean congestion LA rounds: 5
[08/07 16:12:58     24s] (I)       Layer constraints as soft constraints: true
[08/07 16:12:58     24s] (I)       Soft top layer         : true
[08/07 16:12:58     24s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[08/07 16:12:58     24s] (I)       Better NDR handling    : true
[08/07 16:12:58     24s] (I)       Routing cost fix for NDR handling: true
[08/07 16:12:58     24s] (I)       Update initial WL after Phase 1a: true
[08/07 16:12:58     24s] (I)       Block tracks for preroutes: true
[08/07 16:12:58     24s] (I)       Assign IRoute by net group key: true
[08/07 16:12:58     24s] (I)       Block unroutable channels: true
[08/07 16:12:58     24s] (I)       Block unroutable channel fix: true
[08/07 16:12:58     24s] (I)       Block unroutable channels 3D: true
[08/07 16:12:58     24s] (I)       Check blockage within NDR space in TA: true
[08/07 16:12:58     24s] (I)       Handle EOL spacing     : true
[08/07 16:12:58     24s] (I)       Honor MSV route constraint: false
[08/07 16:12:58     24s] (I)       Maximum routing layer  : 3
[08/07 16:12:58     24s] (I)       Minimum routing layer  : 2
[08/07 16:12:58     24s] (I)       Supply scale factor H  : 1.00
[08/07 16:12:58     24s] (I)       Supply scale factor V  : 1.00
[08/07 16:12:58     24s] (I)       Tracks used by clock wire: 0
[08/07 16:12:58     24s] (I)       Reverse direction      : 
[08/07 16:12:58     24s] (I)       Honor partition pin guides: true
[08/07 16:12:58     24s] (I)       Route selected nets only: true
[08/07 16:12:58     24s] (I)       Route secondary PG pins: false
[08/07 16:12:58     24s] (I)       Second PG max fanout   : 2147483647
[08/07 16:12:58     24s] (I)       Refine MST             : true
[08/07 16:12:58     24s] (I)       Honor PRL              : true
[08/07 16:12:58     24s] (I)       Strong congestion aware: true
[08/07 16:12:58     24s] (I)       Improved initial location for IRoutes: true
[08/07 16:12:58     24s] (I)       Multi panel TA         : true
[08/07 16:12:58     24s] (I)       Penalize wire overlap  : true
[08/07 16:12:58     24s] (I)       Expand small instance blockage: true
[08/07 16:12:58     24s] (I)       Reduce via in TA       : true
[08/07 16:12:58     24s] (I)       SS-aware routing       : true
[08/07 16:12:58     24s] (I)       Improve tree edge sharing: true
[08/07 16:12:58     24s] (I)       Improve 2D via estimation: true
[08/07 16:12:58     24s] (I)       Refine Steiner tree    : true
[08/07 16:12:58     24s] (I)       Build spine tree       : true
[08/07 16:12:58     24s] (I)       Model pass through capacity: true
[08/07 16:12:58     24s] (I)       Extend blockages by a half GCell: true
[08/07 16:12:58     24s] (I)       Partial layer blockage modeling: true
[08/07 16:12:58     24s] (I)       Consider pin shapes    : true
[08/07 16:12:58     24s] (I)       Consider pin shapes for all nodes: true
[08/07 16:12:58     24s] (I)       Consider NR APA        : true
[08/07 16:12:58     24s] (I)       Consider IO pin shape  : true
[08/07 16:12:58     24s] (I)       Fix pin connection bug : true
[08/07 16:12:58     24s] (I)       Consider layer RC for local wires: true
[08/07 16:12:58     24s] (I)       LA-aware pin escape length: 2
[08/07 16:12:58     24s] (I)       Split for must join    : true
[08/07 16:12:58     24s] (I)       Route guide main branches file: /tmp/innovus_temp_54183_rivendell.ecen.okstate.edu_rjridle_fQOekI/.rgfsLKEgY.trunk.1
[08/07 16:12:58     24s] (I)       Route guide min downstream WL type: SUBTREE
[08/07 16:12:58     24s] (I)       Routing effort level   : 10000
[08/07 16:12:58     24s] (I)       Special modeling for N7: 0
[08/07 16:12:58     24s] (I)       Special modeling for N6: 0
[08/07 16:12:58     24s] (I)       N3 special modeling    : 0
[08/07 16:12:58     24s] (I)       Special modeling for N5 v6: 0
[08/07 16:12:58     24s] (I)       Special settings for S3: 0
[08/07 16:12:58     24s] (I)       Special settings for S4: 0
[08/07 16:12:58     24s] (I)       Special settings for S5 v2: 0
[08/07 16:12:58     24s] (I)       Special settings for S7: 0
[08/07 16:12:58     24s] (I)       Special settings for S8: 0
[08/07 16:12:58     24s] (I)       Prefer layer length threshold: 8
[08/07 16:12:58     24s] (I)       Overflow penalty cost  : 10
[08/07 16:12:58     24s] (I)       A-star cost            : 0.30
[08/07 16:12:58     24s] (I)       Misalignment cost      : 10.00
[08/07 16:12:58     24s] (I)       Threshold for short IRoute: 6
[08/07 16:12:58     24s] (I)       Via cost during post routing: 1.00
[08/07 16:12:58     24s] (I)       source-to-sink ratio   : 0.30
[08/07 16:12:58     24s] (I)       Scenic ratio bound     : 3.00
[08/07 16:12:58     24s] (I)       Segment layer relax scenic ratio: 1.25
[08/07 16:12:58     24s] (I)       Source-sink aware LA ratio: 0.50
[08/07 16:12:58     24s] (I)       PG-aware similar topology routing: true
[08/07 16:12:58     24s] (I)       Maze routing via cost fix: true
[08/07 16:12:58     24s] (I)       Apply PRL on PG terms  : true
[08/07 16:12:58     24s] (I)       Apply PRL on obs objects: true
[08/07 16:12:58     24s] (I)       Handle range-type spacing rules: true
[08/07 16:12:58     24s] (I)       Apply function for special wires: true
[08/07 16:12:58     24s] (I)       Layer by layer blockage reading: true
[08/07 16:12:58     24s] (I)       Offset calculation fix : true
[08/07 16:12:58     24s] (I)       Parallel spacing query fix: true
[08/07 16:12:58     24s] (I)       Force source to root IR: true
[08/07 16:12:58     24s] (I)       Layer Weights          : L2:4 L3:2.5
[08/07 16:12:58     24s] (I)       Route stripe layer range: 
[08/07 16:12:58     24s] (I)       Honor partition fences : 
[08/07 16:12:58     24s] (I)       Honor partition pin    : 
[08/07 16:12:58     24s] (I)       Honor partition fences with feedthrough: 
[08/07 16:12:58     24s] (I)       Do not relax to DPT layer: true
[08/07 16:12:58     24s] (I)       Pass through capacity modeling: true
[08/07 16:12:58     24s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:12:58     24s] (I)       Use row-based GCell size
[08/07 16:12:58     24s] (I)       Use row-based GCell align
[08/07 16:12:58     24s] (I)       GCell unit size   : 30000
[08/07 16:12:58     24s] (I)       GCell multiplier  : 1
[08/07 16:12:58     24s] (I)       GCell row height  : 30000
[08/07 16:12:58     24s] (I)       Actual row height : 30000
[08/07 16:12:58     24s] (I)       GCell align ref   : 40800 42000
[08/07 16:12:58     24s] [NR-eGR] Track table information for default rule: 
[08/07 16:12:58     24s] [NR-eGR] metal1 has no routable track
[08/07 16:12:58     24s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:12:58     24s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:12:58     24s] (I)       ===========================================================================
[08/07 16:12:58     24s] (I)       == Report All Rule Vias ==
[08/07 16:12:58     24s] (I)       ===========================================================================
[08/07 16:12:58     24s] (I)        Via Rule : (Default)
[08/07 16:12:58     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:12:58     24s] (I)       ---------------------------------------------------------------------------
[08/07 16:12:58     24s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:12:58     24s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:12:58     24s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:12:58     24s] (I)       ===========================================================================
[08/07 16:12:58     24s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] [NR-eGR] Read 408 PG shapes
[08/07 16:12:58     24s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:12:58     24s] [NR-eGR] #Instance Blockages : 3148
[08/07 16:12:58     24s] [NR-eGR] #PG Blockages       : 408
[08/07 16:12:58     24s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:12:58     24s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:12:58     24s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:12:58     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:12:58     24s] (I)       readDataFromPlaceDB
[08/07 16:12:58     24s] (I)       Read net information..
[08/07 16:12:58     24s] [NR-eGR] Read numTotalNets=28334  numIgnoredNets=28234
[08/07 16:12:58     24s] (I)       Read testcase time = 0.000 seconds
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s] [NR-eGR] Connected 0 must-join pins/ports
[08/07 16:12:58     24s] (I)       early_global_route_priority property id does not exist.
[08/07 16:12:58     24s] (I)       Start initializing grid graph
[08/07 16:12:58     24s] (I)       End initializing grid graph
[08/07 16:12:58     24s] (I)       Model blockages into capacity
[08/07 16:12:58     24s] (I)       Read Num Blocks=27267  Num Prerouted Wires=0  Num CS=0
[08/07 16:12:58     24s] (I)       Started Modeling ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Modeling Layer 1 ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Modeling Layer 2 ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Layer 1 (V) : #blockages 27267 : #preroutes 0
[08/07 16:12:58     24s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Modeling Layer 3 ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:12:58     24s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       -- layer congestion ratio --
[08/07 16:12:58     24s] (I)       Layer 1 : 0.100000
[08/07 16:12:58     24s] (I)       Layer 2 : 0.700000
[08/07 16:12:58     24s] (I)       Layer 3 : 0.700000
[08/07 16:12:58     24s] (I)       ----------------------------
[08/07 16:12:58     24s] (I)       Moved 0 terms for better access 
[08/07 16:12:58     24s] (I)       Number of ignored nets = 0
[08/07 16:12:58     24s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of clock nets = 100.  Ignored: No
[08/07 16:12:58     24s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:12:58     24s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:12:58     24s] [NR-eGR] There are 100 clock nets ( 0 with NDR ).
[08/07 16:12:58     24s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1108.5 MB
[08/07 16:12:58     24s] (I)       Ndr track 0 does not exist
[08/07 16:12:58     24s] (I)       Layer1  viaCost=200.00
[08/07 16:12:58     24s] (I)       Layer2  viaCost=100.00
[08/07 16:12:58     24s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:12:58     24s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:12:58     24s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:12:58     24s] (I)       Site width          :  2400  (dbu)
[08/07 16:12:58     24s] (I)       Row height          : 30000  (dbu)
[08/07 16:12:58     24s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:12:58     24s] (I)       GCell width         : 30000  (dbu)
[08/07 16:12:58     24s] (I)       GCell height        : 30000  (dbu)
[08/07 16:12:58     24s] (I)       Grid                :   200   200     3
[08/07 16:12:58     24s] (I)       Layer numbers       :     1     2     3
[08/07 16:12:58     24s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:12:58     24s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:12:58     24s] (I)       Default wire width  :   900   900  1500
[08/07 16:12:58     24s] (I)       Default wire space  :   900   900   900
[08/07 16:12:58     24s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:12:58     24s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:12:58     24s] (I)       First track coord   :     0  1200  1500
[08/07 16:12:58     24s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:12:58     24s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:12:58     24s] (I)       Num of masks        :     1     1     1
[08/07 16:12:58     24s] (I)       Num of trim masks   :     0     0     0
[08/07 16:12:58     24s] (I)       --------------------------------------------------------
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s] [NR-eGR] ============ Routing rule table ============
[08/07 16:12:58     24s] [NR-eGR] Rule id: 0  Nets: 100 
[08/07 16:12:58     24s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:12:58     24s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:12:58     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:58     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:58     24s] [NR-eGR] ========================================
[08/07 16:12:58     24s] [NR-eGR] 
[08/07 16:12:58     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:12:58     24s] (I)       blocked tracks on layer2 : = 21789 / 500000 (4.36%)
[08/07 16:12:58     24s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:12:58     24s] (I)       After initializing earlyGlobalRoute syMemory usage = 1108.5 MB
[08/07 16:12:58     24s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Global Routing ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       ============= Initialization =============
[08/07 16:12:58     24s] (I)       totalPins=1222  totalGlobalPin=1171 (95.83%)
[08/07 16:12:58     24s] (I)       Started Build MST ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Generate topology with single threads
[08/07 16:12:58     24s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       total 2D Cap : 885414 = (400000 H, 485414 V)
[08/07 16:12:58     24s] [NR-eGR] Layer group 1: route 100 net(s) in layer range [2, 3]
[08/07 16:12:58     24s] (I)       ============  Phase 1a Route ============
[08/07 16:12:58     24s] (I)       Started Phase 1a ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 2374 = (1173 H, 1201 V) = (0.29% H, 0.25% V) = (3.519e+04um H, 3.603e+04um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       ============  Phase 1b Route ============
[08/07 16:12:58     24s] (I)       Usage: 2374 = (1173 H, 1201 V) = (0.29% H, 0.25% V) = (3.519e+04um H, 3.603e+04um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.122000e+04um
[08/07 16:12:58     24s] (I)       ============  Phase 1c Route ============
[08/07 16:12:58     24s] (I)       Usage: 2374 = (1173 H, 1201 V) = (0.29% H, 0.25% V) = (3.519e+04um H, 3.603e+04um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       ============  Phase 1d Route ============
[08/07 16:12:58     24s] (I)       Usage: 2374 = (1173 H, 1201 V) = (0.29% H, 0.25% V) = (3.519e+04um H, 3.603e+04um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       ============  Phase 1e Route ============
[08/07 16:12:58     24s] (I)       Started Phase 1e ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 2374 = (1173 H, 1201 V) = (0.29% H, 0.25% V) = (3.519e+04um H, 3.603e+04um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.122000e+04um
[08/07 16:12:58     24s] [NR-eGR] 
[08/07 16:12:58     24s] (I)       ============  Phase 1f Route ============
[08/07 16:12:58     24s] (I)       Usage: 2374 = (1173 H, 1201 V) = (0.29% H, 0.25% V) = (3.519e+04um H, 3.603e+04um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       ============  Phase 1g Route ============
[08/07 16:12:58     24s] (I)       Started Post Routing ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 2365 = (1164 H, 1201 V) = (0.29% H, 0.25% V) = (3.492e+04um H, 3.603e+04um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Running layer assignment with 1 threads
[08/07 16:12:58     24s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:12:58     24s] [NR-eGR]                        OverCon            
[08/07 16:12:58     24s] [NR-eGR]                         #Gcell     %Gcell
[08/07 16:12:58     24s] [NR-eGR]       Layer                (0)    OverCon 
[08/07 16:12:58     24s] [NR-eGR] ----------------------------------------------
[08/07 16:12:58     24s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 16:12:58     24s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[08/07 16:12:58     24s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[08/07 16:12:58     24s] [NR-eGR] ----------------------------------------------
[08/07 16:12:58     24s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[08/07 16:12:58     24s] [NR-eGR] 
[08/07 16:12:58     24s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       total 2D Cap : 887291 = (400000 H, 487291 V)
[08/07 16:12:58     24s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 16:12:58     24s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 16:12:58     24s] (I)       ============= track Assignment ============
[08/07 16:12:58     24s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Greedy Track Assignment ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:12:58     24s] (I)       Running track assignment with 1 threads
[08/07 16:12:58     24s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Run Multi-thread track assignment
[08/07 16:12:58     24s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:58     24s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 82989
[08/07 16:12:58     24s] [NR-eGR] metal2  (2V) length: 2.831121e+06um, number of vias: 122057
[08/07 16:12:58     24s] [NR-eGR] metal3  (3H) length: 2.556470e+06um, number of vias: 0
[08/07 16:12:58     24s] [NR-eGR] Total length: 5.387591e+06um, number of vias: 205046
[08/07 16:12:58     24s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:58     24s] [NR-eGR] Total eGR-routed clock nets wire length: 7.299180e+04um 
[08/07 16:12:58     24s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:58     24s] [NR-eGR] Report for selected net(s) only.
[08/07 16:12:58     24s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1222
[08/07 16:12:58     24s] [NR-eGR] metal2  (2V) length: 3.631500e+04um, number of vias: 1777
[08/07 16:12:58     24s] [NR-eGR] metal3  (3H) length: 3.667680e+04um, number of vias: 0
[08/07 16:12:58     24s] [NR-eGR] Total length: 7.299180e+04um, number of vias: 2999
[08/07 16:12:58     24s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:58     24s] [NR-eGR] Total routed clock nets wire length: 7.299180e+04um, number of vias: 2999
[08/07 16:12:58     24s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:58     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_54183_rivendell.ecen.okstate.edu_rjridle_fQOekI/.rgfsLKEgY
[08/07 16:12:58     24s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 16:12:58     24s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:58     24s] UM:*                                      Early Global Route - eGR->NR step
[08/07 16:12:58     24s]     Routing using eGR only done.
[08/07 16:12:58     24s] Net route status summary:
[08/07 16:12:58     24s]   Clock:       100 (unrouted=0, trialRouted=0, noStatus=0, routed=100, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:12:58     24s]   Non-clock: 28335 (unrouted=101, trialRouted=28234, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=34, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s] CCOPT: Done with clock implementation routing.
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s]   Clock implementation routing done.
[08/07 16:12:58     24s]   Fixed 100 wires.
[08/07 16:12:58     24s]   CCOpt: Starting congestion repair using flow wrapper...
[08/07 16:12:58     24s]     Congestion Repair...
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s] Starting congRepair ...
[08/07 16:12:58     24s] User Input Parameters:
[08/07 16:12:58     24s] - Congestion Driven    : On
[08/07 16:12:58     24s] - Timing Driven        : Off
[08/07 16:12:58     24s] - Area-Violation Based : On
[08/07 16:12:58     24s] - Start Rollback Level : -5
[08/07 16:12:58     24s] - Legalized            : On
[08/07 16:12:58     24s] - Window Based         : Off
[08/07 16:12:58     24s] - eDen incr mode       : Off
[08/07 16:12:58     24s] - Small incr mode      : Off
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 16:12:58     24s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 16:12:58     24s] Collecting buffer chain nets ...
[08/07 16:12:58     24s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1108.5M
[08/07 16:12:58     24s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1108.5M
[08/07 16:12:58     24s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1108.5M
[08/07 16:12:58     24s] Starting Early Global Route congestion estimation: mem = 1108.5M
[08/07 16:12:58     24s] (I)       Started Loading and Dumping File ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Reading DB...
[08/07 16:12:58     24s] (I)       Read data from FE... (mem=1108.5M)
[08/07 16:12:58     24s] (I)       Read nodes and places... (mem=1108.5M)
[08/07 16:12:58     24s] (I)       Done Read nodes and places (cpu=0.030s, mem=1108.5M)
[08/07 16:12:58     24s] (I)       Read nets... (mem=1108.5M)
[08/07 16:12:58     24s] (I)       Done Read nets (cpu=0.070s, mem=1108.5M)
[08/07 16:12:58     24s] (I)       Done Read data from FE (cpu=0.100s, mem=1108.5M)
[08/07 16:12:58     24s] (I)       before initializing RouteDB syMemory usage = 1108.5 MB
[08/07 16:12:58     24s] (I)       Honor MSV route constraint: false
[08/07 16:12:58     24s] (I)       Maximum routing layer  : 3
[08/07 16:12:58     24s] (I)       Minimum routing layer  : 2
[08/07 16:12:58     24s] (I)       Supply scale factor H  : 1.00
[08/07 16:12:58     24s] (I)       Supply scale factor V  : 1.00
[08/07 16:12:58     24s] (I)       Tracks used by clock wire: 0
[08/07 16:12:58     24s] (I)       Reverse direction      : 
[08/07 16:12:58     24s] (I)       Honor partition pin guides: true
[08/07 16:12:58     24s] (I)       Route selected nets only: false
[08/07 16:12:58     24s] (I)       Route secondary PG pins: false
[08/07 16:12:58     24s] (I)       Second PG max fanout   : 2147483647
[08/07 16:12:58     24s] (I)       Apply function for special wires: true
[08/07 16:12:58     24s] (I)       Layer by layer blockage reading: true
[08/07 16:12:58     24s] (I)       Offset calculation fix : true
[08/07 16:12:58     24s] (I)       Route stripe layer range: 
[08/07 16:12:58     24s] (I)       Honor partition fences : 
[08/07 16:12:58     24s] (I)       Honor partition pin    : 
[08/07 16:12:58     24s] (I)       Honor partition fences with feedthrough: 
[08/07 16:12:58     24s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:12:58     24s] (I)       Use row-based GCell size
[08/07 16:12:58     24s] (I)       Use row-based GCell align
[08/07 16:12:58     24s] (I)       GCell unit size   : 30000
[08/07 16:12:58     24s] (I)       GCell multiplier  : 1
[08/07 16:12:58     24s] (I)       GCell row height  : 30000
[08/07 16:12:58     24s] (I)       Actual row height : 30000
[08/07 16:12:58     24s] (I)       GCell align ref   : 40800 42000
[08/07 16:12:58     24s] [NR-eGR] Track table information for default rule: 
[08/07 16:12:58     24s] [NR-eGR] metal1 has no routable track
[08/07 16:12:58     24s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:12:58     24s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:12:58     24s] (I)       ===========================================================================
[08/07 16:12:58     24s] (I)       == Report All Rule Vias ==
[08/07 16:12:58     24s] (I)       ===========================================================================
[08/07 16:12:58     24s] (I)        Via Rule : (Default)
[08/07 16:12:58     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:12:58     24s] (I)       ---------------------------------------------------------------------------
[08/07 16:12:58     24s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:12:58     24s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:12:58     24s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:12:58     24s] (I)       ===========================================================================
[08/07 16:12:58     24s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] [NR-eGR] Read 408 PG shapes
[08/07 16:12:58     24s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:12:58     24s] [NR-eGR] #Instance Blockages : 3148
[08/07 16:12:58     24s] [NR-eGR] #PG Blockages       : 408
[08/07 16:12:58     24s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:12:58     24s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:12:58     24s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:12:58     24s] [NR-eGR] Num Prerouted Nets = 100  Num Prerouted Wires = 2812
[08/07 16:12:58     24s] (I)       readDataFromPlaceDB
[08/07 16:12:58     24s] (I)       Read net information..
[08/07 16:12:58     24s] [NR-eGR] Read numTotalNets=28334  numIgnoredNets=100
[08/07 16:12:58     24s] (I)       Read testcase time = 0.010 seconds
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s] (I)       early_global_route_priority property id does not exist.
[08/07 16:12:58     24s] (I)       Start initializing grid graph
[08/07 16:12:58     24s] (I)       End initializing grid graph
[08/07 16:12:58     24s] (I)       Model blockages into capacity
[08/07 16:12:58     24s] (I)       Read Num Blocks=27267  Num Prerouted Wires=2812  Num CS=0
[08/07 16:12:58     24s] (I)       Started Modeling ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Modeling Layer 1 ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Modeling Layer 2 ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Layer 1 (V) : #blockages 27267 : #preroutes 2203
[08/07 16:12:58     24s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Modeling Layer 3 ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 609
[08/07 16:12:58     24s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       -- layer congestion ratio --
[08/07 16:12:58     24s] (I)       Layer 1 : 0.100000
[08/07 16:12:58     24s] (I)       Layer 2 : 0.700000
[08/07 16:12:58     24s] (I)       Layer 3 : 0.700000
[08/07 16:12:58     24s] (I)       ----------------------------
[08/07 16:12:58     24s] (I)       Number of ignored nets = 100
[08/07 16:12:58     24s] (I)       Number of fixed nets = 100.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of clock nets = 100.  Ignored: No
[08/07 16:12:58     24s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:12:58     24s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:12:58     24s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1108.5 MB
[08/07 16:12:58     24s] (I)       Ndr track 0 does not exist
[08/07 16:12:58     24s] (I)       Layer1  viaCost=200.00
[08/07 16:12:58     24s] (I)       Layer2  viaCost=100.00
[08/07 16:12:58     24s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:12:58     24s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:12:58     24s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:12:58     24s] (I)       Site width          :  2400  (dbu)
[08/07 16:12:58     24s] (I)       Row height          : 30000  (dbu)
[08/07 16:12:58     24s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:12:58     24s] (I)       GCell width         : 30000  (dbu)
[08/07 16:12:58     24s] (I)       GCell height        : 30000  (dbu)
[08/07 16:12:58     24s] (I)       Grid                :   200   200     3
[08/07 16:12:58     24s] (I)       Layer numbers       :     1     2     3
[08/07 16:12:58     24s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:12:58     24s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:12:58     24s] (I)       Default wire width  :   900   900  1500
[08/07 16:12:58     24s] (I)       Default wire space  :   900   900   900
[08/07 16:12:58     24s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:12:58     24s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:12:58     24s] (I)       First track coord   :     0  1200  1500
[08/07 16:12:58     24s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:12:58     24s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:12:58     24s] (I)       Num of masks        :     1     1     1
[08/07 16:12:58     24s] (I)       Num of trim masks   :     0     0     0
[08/07 16:12:58     24s] (I)       --------------------------------------------------------
[08/07 16:12:58     24s] 
[08/07 16:12:58     24s] [NR-eGR] ============ Routing rule table ============
[08/07 16:12:58     24s] [NR-eGR] Rule id: 0  Nets: 28234 
[08/07 16:12:58     24s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:12:58     24s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:12:58     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:58     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:58     24s] [NR-eGR] ========================================
[08/07 16:12:58     24s] [NR-eGR] 
[08/07 16:12:58     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:12:58     24s] (I)       blocked tracks on layer2 : = 21789 / 500000 (4.36%)
[08/07 16:12:58     24s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:12:58     24s] (I)       After initializing earlyGlobalRoute syMemory usage = 1108.5 MB
[08/07 16:12:58     24s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Global Routing ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       ============= Initialization =============
[08/07 16:12:58     24s] (I)       totalPins=81767  totalGlobalPin=72272 (88.39%)
[08/07 16:12:58     24s] (I)       Started Build MST ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Generate topology with single threads
[08/07 16:12:58     24s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       total 2D Cap : 885414 = (400000 H, 485414 V)
[08/07 16:12:58     24s] [NR-eGR] Layer group 1: route 28234 net(s) in layer range [2, 3]
[08/07 16:12:58     24s] (I)       ============  Phase 1a Route ============
[08/07 16:12:58     24s] (I)       Started Phase 1a ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:12:58     24s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 166425 = (80959 H, 85466 V) = (20.24% H, 17.61% V) = (2.429e+06um H, 2.564e+06um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       ============  Phase 1b Route ============
[08/07 16:12:58     24s] (I)       Started Phase 1b ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 166459 = (80977 H, 85482 V) = (20.24% H, 17.61% V) = (2.429e+06um H, 2.564e+06um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.13% V. EstWL: 4.993770e+06um
[08/07 16:12:58     24s] (I)       ============  Phase 1c Route ============
[08/07 16:12:58     24s] (I)       Started Phase 1c ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Level2 Grid: 40 x 40
[08/07 16:12:58     24s] (I)       Started Two Level Routing ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 166459 = (80977 H, 85482 V) = (20.24% H, 17.61% V) = (2.429e+06um H, 2.564e+06um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       ============  Phase 1d Route ============
[08/07 16:12:58     24s] (I)       Started Phase 1d ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 166498 = (81014 H, 85484 V) = (20.25% H, 17.61% V) = (2.430e+06um H, 2.565e+06um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] (I)       ============  Phase 1e Route ============
[08/07 16:12:58     24s] (I)       Started Phase 1e ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Usage: 166498 = (81014 H, 85484 V) = (20.25% H, 17.61% V) = (2.430e+06um H, 2.565e+06um V)
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.07% V. EstWL: 4.994940e+06um
[08/07 16:12:58     24s] [NR-eGR] 
[08/07 16:12:58     24s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Running layer assignment with 1 threads
[08/07 16:12:58     24s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       ============  Phase 1l Route ============
[08/07 16:12:58     24s] (I)       
[08/07 16:12:58     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:12:58     24s] [NR-eGR]                        OverCon           OverCon            
[08/07 16:12:58     24s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/07 16:12:58     24s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[08/07 16:12:58     24s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:12:58     24s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:12:58     24s] [NR-eGR]  metal2  (2)        27( 0.07%)         5( 0.01%)   ( 0.08%) 
[08/07 16:12:58     24s] [NR-eGR]  metal3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/07 16:12:58     24s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:12:58     24s] [NR-eGR] Total               29( 0.04%)         5( 0.01%)   ( 0.04%) 
[08/07 16:12:58     24s] [NR-eGR] 
[08/07 16:12:58     24s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       total 2D Cap : 887291 = (400000 H, 487291 V)
[08/07 16:12:58     24s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.08% V
[08/07 16:12:58     24s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.09% V
[08/07 16:12:58     24s] Early Global Route congestion estimation runtime: 0.29 seconds, mem = 1108.5M
[08/07 16:12:58     24s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.300, REAL:0.295, MEM:1108.5M
[08/07 16:12:58     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:1108.5M
[08/07 16:12:58     24s] [hotspot] +------------+---------------+---------------+
[08/07 16:12:58     24s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:12:58     24s] [hotspot] +------------+---------------+---------------+
[08/07 16:12:58     24s] [hotspot] | normalized |          0.44 |          0.44 |
[08/07 16:12:58     24s] [hotspot] +------------+---------------+---------------+
[08/07 16:12:58     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[08/07 16:12:58     24s] [hotspot] max/total 0.44/0.44, big hotspot (>10) total 0.00
[08/07 16:12:58     24s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 16:12:58     24s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:12:58     24s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 16:12:58     24s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:12:58     24s] [hotspot] |  1  |  3490.80  3372.00  3730.80  3612.00 |        0.44   |
[08/07 16:12:58     24s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:12:58     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1108.5M
[08/07 16:12:58     24s] Skipped repairing congestion.
[08/07 16:12:58     24s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1108.5M
[08/07 16:12:58     24s] Starting Early Global Route wiring: mem = 1108.5M
[08/07 16:12:58     24s] (I)       ============= track Assignment ============
[08/07 16:12:58     24s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Started Greedy Track Assignment ( Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:12:58     24s] (I)       Running track assignment with 1 threads
[08/07 16:12:58     24s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:58     24s] (I)       Run Multi-thread track assignment
[08/07 16:12:59     24s] (I)       Finished Greedy Track Assignment ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 1108.48 MB )
[08/07 16:12:59     25s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:59     25s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 82989
[08/07 16:12:59     25s] [NR-eGR] metal2  (2V) length: 2.830335e+06um, number of vias: 122073
[08/07 16:12:59     25s] [NR-eGR] metal3  (3H) length: 2.557402e+06um, number of vias: 0
[08/07 16:12:59     25s] [NR-eGR] Total length: 5.387737e+06um, number of vias: 205062
[08/07 16:12:59     25s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:59     25s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[08/07 16:12:59     25s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:12:59     25s] Early Global Route wiring runtime: 0.43 seconds, mem = 1108.5M
[08/07 16:12:59     25s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.430, REAL:0.427, MEM:1108.5M
[08/07 16:12:59     25s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[08/07 16:12:59     25s]     Congestion Repair done. (took cpu=0:00:00.8 real=0:00:00.8)
[08/07 16:12:59     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:59     25s] UM:*                                      Congestion Repair
[08/07 16:12:59     25s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/07 16:12:59     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1108.5M
[08/07 16:12:59     25s] z: 2, totalTracks: 1
[08/07 16:12:59     25s] #spOpts: N=250 
[08/07 16:12:59     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1108.5M
[08/07 16:12:59     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1108.5M
[08/07 16:12:59     25s] Core basic site is core
[08/07 16:12:59     25s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:12:59     25s] SiteArray: use 2,019,328 bytes
[08/07 16:12:59     25s] SiteArray: current memory after site array memory allocation 1110.4M
[08/07 16:12:59     25s] SiteArray: FP blocked sites are writable
[08/07 16:12:59     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 16:12:59     25s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1110.4M
[08/07 16:12:59     25s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 16:12:59     25s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1110.4M
[08/07 16:12:59     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1110.4M
[08/07 16:12:59     25s] OPERPROF:     Starting CMU at level 3, MEM:1110.4M
[08/07 16:12:59     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1110.4M
[08/07 16:12:59     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1110.4M
[08/07 16:12:59     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1110.4MB).
[08/07 16:12:59     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1110.4M
[08/07 16:12:59     25s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/07 16:12:59     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:59     25s] UM:*                                      Leaving CCOpt scope - Early Global Route
[08/07 16:12:59     25s]   Leaving CCOpt scope - extractRC...
[08/07 16:12:59     25s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/07 16:12:59     25s] Extraction called for design 'riscv' of instances=27919 and nets=28435 using extraction engine 'preRoute' .
[08/07 16:12:59     25s] PreRoute RC Extraction called for design riscv.
[08/07 16:12:59     25s] RC Extraction called in multi-corner(1) mode.
[08/07 16:12:59     25s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:12:59     25s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:12:59     25s] RCMode: PreRoute
[08/07 16:12:59     25s]       RC Corner Indexes            0   
[08/07 16:12:59     25s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:12:59     25s] Resistance Scaling Factor    : 1.00000 
[08/07 16:12:59     25s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:12:59     25s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:12:59     25s] Shrink Factor                : 1.00000
[08/07 16:12:59     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:12:59     25s] LayerId::1 widthSet size::1
[08/07 16:12:59     25s] LayerId::2 widthSet size::1
[08/07 16:12:59     25s] LayerId::3 widthSet size::1
[08/07 16:12:59     25s] Updating RC grid for preRoute extraction ...
[08/07 16:12:59     25s] Initializing multi-corner resistance tables ...
[08/07 16:12:59     25s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.435176 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:12:59     25s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1110.410M)
[08/07 16:12:59     25s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/07 16:12:59     25s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:12:59     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:59     25s] UM:*                                      Leaving CCOpt scope - extractRC
[08/07 16:12:59     25s]   Not writing Steiner routes to the DB after clustering cong repair call.
[08/07 16:12:59     25s]   Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:12:59     25s] End AAE Lib Interpolated Model. (MEM=1110.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:12:59     25s]   Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:12:59     25s]   Clock DAG stats after clustering cong repair call:
[08/07 16:12:59     25s]     cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:12:59     25s]     cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:12:59     25s]     cell capacitance : b=2.446pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.446pF
[08/07 16:12:59     25s]     sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:12:59     25s]     wire capacitance : top=0.000pF, trunk=3.943pF, leaf=9.888pF, total=13.832pF
[08/07 16:12:59     25s]     wire lengths     : top=0.000um, trunk=20144.401um, leaf=51069.600um, total=71214.001um
[08/07 16:12:59     25s]     hp wire lengths  : top=0.000um, trunk=13024.800um, leaf=37686.600um, total=50711.400um
[08/07 16:12:59     25s]   Clock DAG net violations after clustering cong repair call: none
[08/07 16:12:59     25s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/07 16:12:59     25s]     Trunk : target=0.537ns count=12 avg=0.349ns sd=0.154ns min=0.036ns max=0.505ns {5 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:12:59     25s]     Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:12:59     25s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[08/07 16:12:59     25s]      Bufs: BUFX4: 99 
[08/07 16:12:59     25s]   Primary reporting skew groups after clustering cong repair call:
[08/07 16:12:59     25s]     skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492, avg=1.317, sd=0.146], skew [0.477 vs 0.278*], 72.3% {1.245, 1.492} (wid=0.095 ws=0.082) (gid=1.431 gs=0.443)
[08/07 16:12:59     25s]         min path sink: rf_reg[2][27]/CLK
[08/07 16:12:59     25s]         max path sink: rf_reg[11][9]/CLK
[08/07 16:12:59     25s]   Skew group summary after clustering cong repair call:
[08/07 16:12:59     25s]     skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492, avg=1.317, sd=0.146], skew [0.477 vs 0.278*], 72.3% {1.245, 1.492} (wid=0.095 ws=0.082) (gid=1.431 gs=0.443)
[08/07 16:12:59     25s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.7 real=0:00:01.7)
[08/07 16:12:59     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:59     25s] UM:*                                      CongRepair After Initial Clustering
[08/07 16:12:59     25s]   Stage::Clustering done. (took cpu=0:00:04.7 real=0:00:04.7)
[08/07 16:12:59     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:59     25s] UM:*                                      Stage::Clustering
[08/07 16:12:59     25s]   Stage::DRV Fixing...
[08/07 16:12:59     25s]   Fixing clock tree slew time and max cap violations...
[08/07 16:12:59     25s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:12:59     25s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/07 16:12:59     25s]       cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:12:59     25s]       cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:12:59     25s]       cell capacitance : b=2.446pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.446pF
[08/07 16:12:59     25s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:12:59     25s]       wire capacitance : top=0.000pF, trunk=3.943pF, leaf=9.888pF, total=13.832pF
[08/07 16:12:59     25s]       wire lengths     : top=0.000um, trunk=20144.401um, leaf=51069.600um, total=71214.001um
[08/07 16:12:59     25s]       hp wire lengths  : top=0.000um, trunk=13024.800um, leaf=37686.600um, total=50711.400um
[08/07 16:12:59     25s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/07 16:12:59     25s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/07 16:12:59     25s]       Trunk : target=0.537ns count=12 avg=0.349ns sd=0.154ns min=0.036ns max=0.505ns {5 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:12:59     25s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:12:59     25s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[08/07 16:12:59     25s]        Bufs: BUFX4: 99 
[08/07 16:12:59     25s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/07 16:12:59     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:12:59     25s]           min path sink: rf_reg[2][27]/CLK
[08/07 16:12:59     25s]           max path sink: rf_reg[11][9]/CLK
[08/07 16:12:59     25s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/07 16:12:59     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:12:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:12:59     25s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:12:59     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:59     25s] UM:*                                      Fixing clock tree slew time and max cap violations
[08/07 16:12:59     25s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/07 16:12:59     25s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:12:59     25s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 16:12:59     25s]       cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:12:59     25s]       cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:12:59     25s]       cell capacitance : b=2.446pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.446pF
[08/07 16:12:59     25s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:12:59     25s]       wire capacitance : top=0.000pF, trunk=3.943pF, leaf=9.888pF, total=13.832pF
[08/07 16:12:59     25s]       wire lengths     : top=0.000um, trunk=20144.401um, leaf=51069.600um, total=71214.001um
[08/07 16:12:59     25s]       hp wire lengths  : top=0.000um, trunk=13024.800um, leaf=37686.600um, total=50711.400um
[08/07 16:12:59     25s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/07 16:12:59     25s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 16:12:59     25s]       Trunk : target=0.537ns count=12 avg=0.349ns sd=0.154ns min=0.036ns max=0.505ns {5 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:12:59     25s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:12:59     25s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[08/07 16:12:59     25s]        Bufs: BUFX4: 99 
[08/07 16:12:59     25s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 16:12:59     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492, avg=1.317, sd=0.146], skew [0.477 vs 0.278*], 72.3% {1.245, 1.492} (wid=0.095 ws=0.082) (gid=1.431 gs=0.443)
[08/07 16:12:59     25s]           min path sink: rf_reg[2][27]/CLK
[08/07 16:12:59     25s]           max path sink: rf_reg[11][9]/CLK
[08/07 16:12:59     25s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/07 16:12:59     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492, avg=1.317, sd=0.146], skew [0.477 vs 0.278*], 72.3% {1.245, 1.492} (wid=0.095 ws=0.082) (gid=1.431 gs=0.443)
[08/07 16:12:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:12:59     25s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:12:59     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:59     25s] UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
[08/07 16:12:59     25s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:00     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:00     25s] UM:*                                      Stage::DRV Fixing
[08/07 16:13:00     25s]   Stage::Insertion Delay Reduction...
[08/07 16:13:00     25s]   Removing unnecessary root buffering...
[08/07 16:13:00     25s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/07 16:13:00     25s]       cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:13:00     25s]       cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:13:00     25s]       cell capacitance : b=2.446pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.446pF
[08/07 16:13:00     25s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:00     25s]       wire capacitance : top=0.000pF, trunk=3.943pF, leaf=9.888pF, total=13.832pF
[08/07 16:13:00     25s]       wire lengths     : top=0.000um, trunk=20144.401um, leaf=51069.600um, total=71214.001um
[08/07 16:13:00     25s]       hp wire lengths  : top=0.000um, trunk=13024.800um, leaf=37686.600um, total=50711.400um
[08/07 16:13:00     25s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/07 16:13:00     25s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/07 16:13:00     25s]       Trunk : target=0.537ns count=12 avg=0.349ns sd=0.154ns min=0.036ns max=0.505ns {5 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:00     25s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:00     25s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[08/07 16:13:00     25s]        Bufs: BUFX4: 99 
[08/07 16:13:00     25s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/07 16:13:00     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:13:00     25s]           min path sink: rf_reg[2][27]/CLK
[08/07 16:13:00     25s]           max path sink: rf_reg[11][9]/CLK
[08/07 16:13:00     25s]     Skew group summary after 'Removing unnecessary root buffering':
[08/07 16:13:00     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:13:00     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:00     25s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:00     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:00     25s] UM:*                                      Removing unnecessary root buffering
[08/07 16:13:00     25s]   Removing unconstrained drivers...
[08/07 16:13:00     25s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/07 16:13:00     25s]       cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:13:00     25s]       cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:13:00     25s]       cell capacitance : b=2.446pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.446pF
[08/07 16:13:00     25s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:00     25s]       wire capacitance : top=0.000pF, trunk=3.943pF, leaf=9.888pF, total=13.832pF
[08/07 16:13:00     25s]       wire lengths     : top=0.000um, trunk=20144.401um, leaf=51069.600um, total=71214.001um
[08/07 16:13:00     25s]       hp wire lengths  : top=0.000um, trunk=13024.800um, leaf=37686.600um, total=50711.400um
[08/07 16:13:00     25s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/07 16:13:00     25s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/07 16:13:00     25s]       Trunk : target=0.537ns count=12 avg=0.349ns sd=0.154ns min=0.036ns max=0.505ns {5 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:00     25s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:00     25s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[08/07 16:13:00     25s]        Bufs: BUFX4: 99 
[08/07 16:13:00     25s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/07 16:13:00     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:13:00     25s]           min path sink: rf_reg[2][27]/CLK
[08/07 16:13:00     25s]           max path sink: rf_reg[11][9]/CLK
[08/07 16:13:00     25s]     Skew group summary after 'Removing unconstrained drivers':
[08/07 16:13:00     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:13:00     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:00     25s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:00     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:00     25s] UM:*                                      Removing unconstrained drivers
[08/07 16:13:00     25s]   Checking for inverting clock gates...
[08/07 16:13:00     25s]   Checking for inverting clock gates done.
[08/07 16:13:00     25s]   Reducing insertion delay 1...
[08/07 16:13:00     25s]     Accumulated time to calculate placeable region: 0
[08/07 16:13:00     25s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/07 16:13:00     25s]       cell counts      : b=99, i=0, icg=0, nicg=0, l=0, total=99
[08/07 16:13:00     25s]       cell areas       : b=28512.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28512.000um^2
[08/07 16:13:00     25s]       cell capacitance : b=2.446pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.446pF
[08/07 16:13:00     25s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:00     25s]       wire capacitance : top=0.000pF, trunk=3.943pF, leaf=9.888pF, total=13.832pF
[08/07 16:13:00     25s]       wire lengths     : top=0.000um, trunk=20144.401um, leaf=51069.600um, total=71214.001um
[08/07 16:13:00     25s]       hp wire lengths  : top=0.000um, trunk=13024.800um, leaf=37686.600um, total=50711.400um
[08/07 16:13:00     25s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/07 16:13:00     25s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/07 16:13:00     25s]       Trunk : target=0.537ns count=12 avg=0.349ns sd=0.154ns min=0.036ns max=0.505ns {5 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:00     25s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:00     25s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[08/07 16:13:00     25s]        Bufs: BUFX4: 99 
[08/07 16:13:00     25s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/07 16:13:00     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:13:00     25s]           min path sink: rf_reg[2][27]/CLK
[08/07 16:13:00     25s]           max path sink: rf_reg[11][9]/CLK
[08/07 16:13:00     25s]     Skew group summary after 'Reducing insertion delay 1':
[08/07 16:13:00     25s]       skew_group clk/setup_func_mode: insertion delay [min=1.016, max=1.492], skew [0.477 vs 0.278*]
[08/07 16:13:00     25s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:00     25s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:00     25s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:00     25s] UM:*                                      Reducing insertion delay 1
[08/07 16:13:00     25s]   Removing longest path buffering...
[08/07 16:13:01     26s]     Clock DAG stats after 'Removing longest path buffering':
[08/07 16:13:01     26s]       cell counts      : b=98, i=0, icg=0, nicg=0, l=0, total=98
[08/07 16:13:01     26s]       cell areas       : b=28224.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28224.000um^2
[08/07 16:13:01     26s]       cell capacitance : b=2.421pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.421pF
[08/07 16:13:01     26s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:01     26s]       wire capacitance : top=0.000pF, trunk=3.809pF, leaf=9.888pF, total=13.698pF
[08/07 16:13:01     26s]       wire lengths     : top=0.000um, trunk=19479.001um, leaf=51069.600um, total=70548.601um
[08/07 16:13:01     26s]       hp wire lengths  : top=0.000um, trunk=11584.800um, leaf=37686.600um, total=49271.400um
[08/07 16:13:01     26s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/07 16:13:01     26s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/07 16:13:01     26s]       Trunk : target=0.537ns count=11 avg=0.356ns sd=0.156ns min=0.056ns max=0.504ns {4 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:01     26s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:01     26s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[08/07 16:13:01     26s]        Bufs: BUFX4: 98 
[08/07 16:13:01     26s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/07 16:13:01     26s]       skew_group clk/setup_func_mode: insertion delay [min=0.981, max=1.434], skew [0.453 vs 0.278*]
[08/07 16:13:01     26s]           min path sink: rf_reg[9][28]/CLK
[08/07 16:13:01     26s]           max path sink: rf_reg[18][1]/CLK
[08/07 16:13:01     26s]     Skew group summary after 'Removing longest path buffering':
[08/07 16:13:01     26s]       skew_group clk/setup_func_mode: insertion delay [min=0.981, max=1.434], skew [0.453 vs 0.278*]
[08/07 16:13:01     26s]     Legalizer API calls during this step: 165 succeeded with high effort: 165 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:01     26s]   Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/07 16:13:01     26s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:01     26s] UM:*                                      Removing longest path buffering
[08/07 16:13:01     26s]   Reducing insertion delay 2...
[08/07 16:13:02     28s]     Path optimization required 466 stage delay updates 
[08/07 16:13:02     28s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/07 16:13:02     28s]       cell counts      : b=98, i=0, icg=0, nicg=0, l=0, total=98
[08/07 16:13:02     28s]       cell areas       : b=28224.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28224.000um^2
[08/07 16:13:02     28s]       cell capacitance : b=2.421pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.421pF
[08/07 16:13:02     28s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:02     28s]       wire capacitance : top=0.000pF, trunk=3.791pF, leaf=9.888pF, total=13.679pF
[08/07 16:13:02     28s]       wire lengths     : top=0.000um, trunk=19448.401um, leaf=51069.600um, total=70518.001um
[08/07 16:13:02     28s]       hp wire lengths  : top=0.000um, trunk=11606.400um, leaf=37686.600um, total=49293.000um
[08/07 16:13:02     28s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/07 16:13:02     28s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/07 16:13:02     28s]       Trunk : target=0.537ns count=11 avg=0.354ns sd=0.159ns min=0.039ns max=0.504ns {4 <= 0.322ns, 1 <= 0.430ns, 3 <= 0.483ns, 3 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:02     28s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:02     28s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[08/07 16:13:02     28s]        Bufs: BUFX4: 98 
[08/07 16:13:02     28s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/07 16:13:02     28s]       skew_group clk/setup_func_mode: insertion delay [min=0.981, max=1.409, avg=1.132, sd=0.124], skew [0.428 vs 0.278*], 81% {1.004, 1.282} (wid=0.088 ws=0.065) (gid=1.347 gs=0.403)
[08/07 16:13:02     28s]           min path sink: rf_reg[9][28]/CLK
[08/07 16:13:02     28s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:02     28s]     Skew group summary after 'Reducing insertion delay 2':
[08/07 16:13:02     28s]       skew_group clk/setup_func_mode: insertion delay [min=0.981, max=1.409, avg=1.132, sd=0.124], skew [0.428 vs 0.278*], 81% {1.004, 1.282} (wid=0.088 ws=0.065) (gid=1.347 gs=0.403)
[08/07 16:13:02     28s]     Legalizer API calls during this step: 204 succeeded with high effort: 204 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:02     28s]   Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/07 16:13:02     28s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:02     28s] UM:*                                      Reducing insertion delay 2
[08/07 16:13:02     28s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.3 real=0:00:02.3)
[08/07 16:13:02     28s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:02     28s] UM:*                                      Stage::Insertion Delay Reduction
[08/07 16:13:02     28s]   CCOpt::Phase::Construction done. (took cpu=0:00:07.3 real=0:00:07.3)
[08/07 16:13:02     28s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:02     28s] UM:*                                      CCOpt::Phase::Construction
[08/07 16:13:02     28s]   CCOpt::Phase::Implementation...
[08/07 16:13:02     28s]   Stage::Reducing Power...
[08/07 16:13:02     28s]   Improving clock tree routing...
[08/07 16:13:02     28s]     Iteration 1...
[08/07 16:13:02     28s]     Iteration 1 done.
[08/07 16:13:02     28s]     Clock DAG stats after 'Improving clock tree routing':
[08/07 16:13:02     28s]       cell counts      : b=98, i=0, icg=0, nicg=0, l=0, total=98
[08/07 16:13:02     28s]       cell areas       : b=28224.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28224.000um^2
[08/07 16:13:02     28s]       cell capacitance : b=2.421pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.421pF
[08/07 16:13:02     28s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:02     28s]       wire capacitance : top=0.000pF, trunk=3.755pF, leaf=9.888pF, total=13.643pF
[08/07 16:13:02     28s]       wire lengths     : top=0.000um, trunk=19258.201um, leaf=51069.600um, total=70327.801um
[08/07 16:13:02     28s]       hp wire lengths  : top=0.000um, trunk=11604.000um, leaf=37686.600um, total=49290.600um
[08/07 16:13:02     28s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/07 16:13:02     28s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/07 16:13:02     28s]       Trunk : target=0.537ns count=11 avg=0.351ns sd=0.157ns min=0.037ns max=0.492ns {4 <= 0.322ns, 1 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:02     28s]       Leaf  : target=0.537ns count=88 avg=0.472ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:02     28s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[08/07 16:13:02     28s]        Bufs: BUFX4: 98 
[08/07 16:13:02     28s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/07 16:13:02     28s]       skew_group clk/setup_func_mode: insertion delay [min=0.983, max=1.407], skew [0.423 vs 0.278*]
[08/07 16:13:02     28s]           min path sink: rf_reg[9][28]/CLK
[08/07 16:13:02     28s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:02     28s]     Skew group summary after 'Improving clock tree routing':
[08/07 16:13:02     28s]       skew_group clk/setup_func_mode: insertion delay [min=0.983, max=1.407], skew [0.423 vs 0.278*]
[08/07 16:13:02     28s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:02     28s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:02     28s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:02     28s] UM:*                                      Improving clock tree routing
[08/07 16:13:02     28s]   Reducing clock tree power 1...
[08/07 16:13:02     28s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/07 16:13:02     28s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:02     28s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:02     28s] UM:*                                      Legalizing clock trees
[08/07 16:13:02     28s]     100% 
[08/07 16:13:02     28s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/07 16:13:02     28s]       cell counts      : b=98, i=0, icg=0, nicg=0, l=0, total=98
[08/07 16:13:02     28s]       cell areas       : b=28080.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28080.000um^2
[08/07 16:13:02     28s]       cell capacitance : b=2.404pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.404pF
[08/07 16:13:02     28s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:02     28s]       wire capacitance : top=0.000pF, trunk=3.755pF, leaf=9.888pF, total=13.643pF
[08/07 16:13:02     28s]       wire lengths     : top=0.000um, trunk=19258.201um, leaf=51069.600um, total=70327.801um
[08/07 16:13:02     28s]       hp wire lengths  : top=0.000um, trunk=11604.000um, leaf=37686.600um, total=49290.600um
[08/07 16:13:02     28s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/07 16:13:02     28s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/07 16:13:02     28s]       Trunk : target=0.537ns count=11 avg=0.383ns sd=0.145ns min=0.037ns max=0.492ns {2 <= 0.322ns, 2 <= 0.430ns, 6 <= 0.483ns, 1 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:02     28s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 49 <= 0.483ns, 24 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:02     28s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[08/07 16:13:02     28s]        Bufs: BUFX4: 96 BUFX2: 2 
[08/07 16:13:02     28s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/07 16:13:02     28s]       skew_group clk/setup_func_mode: insertion delay [min=0.983, max=1.397], skew [0.414 vs 0.278*]
[08/07 16:13:02     28s]           min path sink: rf_reg[9][28]/CLK
[08/07 16:13:02     28s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:02     28s]     Skew group summary after 'Reducing clock tree power 1':
[08/07 16:13:02     28s]       skew_group clk/setup_func_mode: insertion delay [min=0.983, max=1.397], skew [0.414 vs 0.278*]
[08/07 16:13:02     28s]     Legalizer API calls during this step: 198 succeeded with high effort: 198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:02     28s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:13:02     28s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:02     28s] UM:*                                      Reducing clock tree power 1
[08/07 16:13:02     28s]   Reducing clock tree power 2...
[08/07 16:13:03     29s]     Path optimization required 346 stage delay updates 
[08/07 16:13:03     29s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/07 16:13:03     29s]       cell counts      : b=98, i=0, icg=0, nicg=0, l=0, total=98
[08/07 16:13:03     29s]       cell areas       : b=28080.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28080.000um^2
[08/07 16:13:03     29s]       cell capacitance : b=2.404pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.404pF
[08/07 16:13:03     29s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:03     29s]       wire capacitance : top=0.000pF, trunk=3.962pF, leaf=9.920pF, total=13.881pF
[08/07 16:13:03     29s]       wire lengths     : top=0.000um, trunk=20353.201um, leaf=51233.400um, total=71586.601um
[08/07 16:13:03     29s]       hp wire lengths  : top=0.000um, trunk=12110.400um, leaf=37856.100um, total=49966.500um
[08/07 16:13:03     29s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/07 16:13:03     29s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/07 16:13:03     29s]       Trunk : target=0.537ns count=11 avg=0.397ns sd=0.134ns min=0.109ns max=0.536ns {2 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:03     29s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:03     29s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[08/07 16:13:03     29s]        Bufs: BUFX4: 96 BUFX2: 2 
[08/07 16:13:03     29s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/07 16:13:03     29s]       skew_group clk/setup_func_mode: insertion delay [min=1.049, max=1.382, avg=1.179, sd=0.099], skew [0.333 vs 0.278*], 88.9% {1.076, 1.354} (wid=0.132 ws=0.117) (gid=1.337 gs=0.373)
[08/07 16:13:03     29s]           min path sink: rf_reg[7][19]/CLK
[08/07 16:13:03     29s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:03     29s]     Skew group summary after 'Reducing clock tree power 2':
[08/07 16:13:03     29s]       skew_group clk/setup_func_mode: insertion delay [min=1.049, max=1.382, avg=1.179, sd=0.099], skew [0.333 vs 0.278*], 88.9% {1.076, 1.354} (wid=0.132 ws=0.117) (gid=1.337 gs=0.373)
[08/07 16:13:03     29s]     Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:03     29s]   Reducing clock tree power 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
[08/07 16:13:03     29s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:03     29s] UM:*                                      Reducing clock tree power 2
[08/07 16:13:03     29s]   Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/07 16:13:03     29s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:03     29s] UM:*                                      Stage::Reducing Power
[08/07 16:13:03     29s]   Stage::Balancing...
[08/07 16:13:03     29s]   Approximately balancing fragments step...
[08/07 16:13:03     29s]     Resolve constraints - Approximately balancing fragments...
[08/07 16:13:03     29s]     Resolving skew group constraints...
[08/07 16:13:03     29s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/07 16:13:03     29s]     Resolving skew group constraints done.
[08/07 16:13:03     29s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:03     29s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:03     29s] UM:*                                      Resolve constraints - Approximately balancing fragments
[08/07 16:13:03     29s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/07 16:13:03     29s]     Trial balancer estimated the amount of delay to be added in balancing: 0.159ns
[08/07 16:13:03     29s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:03     29s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:03     29s] UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
[08/07 16:13:03     29s]     Approximately balancing fragments...
[08/07 16:13:03     29s]       Moving gates to improve sub-tree skew...
[08/07 16:13:03     29s]         Tried: 100 Succeeded: 0
[08/07 16:13:03     29s]         Topology Tried: 0 Succeeded: 0
[08/07 16:13:03     29s]         0 Succeeded with SS ratio
[08/07 16:13:03     29s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/07 16:13:03     29s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/07 16:13:03     29s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/07 16:13:03     29s]           cell counts      : b=98, i=0, icg=0, nicg=0, l=0, total=98
[08/07 16:13:03     29s]           cell areas       : b=28080.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28080.000um^2
[08/07 16:13:03     29s]           cell capacitance : b=2.404pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.404pF
[08/07 16:13:03     29s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:03     29s]           wire capacitance : top=0.000pF, trunk=3.962pF, leaf=9.920pF, total=13.881pF
[08/07 16:13:03     29s]           wire lengths     : top=0.000um, trunk=20353.201um, leaf=51233.400um, total=71586.601um
[08/07 16:13:03     29s]           hp wire lengths  : top=0.000um, trunk=12110.400um, leaf=37856.100um, total=49966.500um
[08/07 16:13:03     29s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/07 16:13:03     29s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/07 16:13:03     29s]           Trunk : target=0.537ns count=11 avg=0.397ns sd=0.134ns min=0.109ns max=0.536ns {2 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:03     29s]           Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:03     29s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[08/07 16:13:03     29s]            Bufs: BUFX4: 96 BUFX2: 2 
[08/07 16:13:03     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:03     29s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:03     29s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:03     29s] UM:*                                      Moving gates to improve sub-tree skew
[08/07 16:13:03     29s]       Approximately balancing fragments bottom up...
[08/07 16:13:03     29s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:13:04     29s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/07 16:13:04     29s]           cell counts      : b=98, i=0, icg=0, nicg=0, l=0, total=98
[08/07 16:13:04     29s]           cell areas       : b=28080.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=28080.000um^2
[08/07 16:13:04     29s]           cell capacitance : b=2.404pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.404pF
[08/07 16:13:04     29s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     29s]           wire capacitance : top=0.000pF, trunk=3.962pF, leaf=9.920pF, total=13.881pF
[08/07 16:13:04     29s]           wire lengths     : top=0.000um, trunk=20353.201um, leaf=51233.400um, total=71586.601um
[08/07 16:13:04     29s]           hp wire lengths  : top=0.000um, trunk=12110.400um, leaf=37856.100um, total=49966.500um
[08/07 16:13:04     29s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/07 16:13:04     29s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/07 16:13:04     29s]           Trunk : target=0.537ns count=11 avg=0.397ns sd=0.134ns min=0.109ns max=0.536ns {2 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     29s]           Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     29s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[08/07 16:13:04     29s]            Bufs: BUFX4: 96 BUFX2: 2 
[08/07 16:13:04     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:04     29s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:04     29s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     29s] UM:*                                      Approximately balancing fragments bottom up
[08/07 16:13:04     29s]       Approximately balancing fragments, wire and cell delays...
[08/07 16:13:04     29s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/07 16:13:04     30s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/07 16:13:04     30s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]           wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]           wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]           hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/07 16:13:04     30s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/07 16:13:04     30s]           Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]           Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[08/07 16:13:04     30s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/07 16:13:04     30s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[08/07 16:13:04     30s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[08/07 16:13:04     30s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]           wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]           wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]           hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[08/07 16:13:04     30s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[08/07 16:13:04     30s]           Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]           Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[08/07 16:13:04     30s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[08/07 16:13:04     30s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Approximately balancing fragments, wire and cell delays
[08/07 16:13:04     30s]     Approximately balancing fragments done.
[08/07 16:13:04     30s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/07 16:13:04     30s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/07 16:13:04     30s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/07 16:13:04     30s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[08/07 16:13:04     30s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]     Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:04     30s]   Approximately balancing fragments step done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Approximately balancing fragments step
[08/07 16:13:04     30s]   Clock DAG stats after Approximately balancing fragments:
[08/07 16:13:04     30s]     cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]     cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]     cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]     sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]     wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]     wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]     hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]   Clock DAG net violations after Approximately balancing fragments: none
[08/07 16:13:04     30s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/07 16:13:04     30s]     Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]     Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[08/07 16:13:04     30s]      Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]   Primary reporting skew groups after Approximately balancing fragments:
[08/07 16:13:04     30s]     skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]         min path sink: rf_reg[18][29]/CLK
[08/07 16:13:04     30s]         max path sink: rf_reg[4][2]/CLK
[08/07 16:13:04     30s]   Skew group summary after Approximately balancing fragments:
[08/07 16:13:04     30s]     skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]   Improving fragments clock skew...
[08/07 16:13:04     30s]     Clock DAG stats after 'Improving fragments clock skew':
[08/07 16:13:04     30s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/07 16:13:04     30s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/07 16:13:04     30s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[08/07 16:13:04     30s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:04     30s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:04     30s]     Skew group summary after 'Improving fragments clock skew':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:04     30s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Improving fragments clock skew
[08/07 16:13:04     30s]   Approximately balancing step...
[08/07 16:13:04     30s]     Resolve constraints - Approximately balancing...
[08/07 16:13:04     30s]     Resolving skew group constraints...
[08/07 16:13:04     30s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/07 16:13:04     30s]     Resolving skew group constraints done.
[08/07 16:13:04     30s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Resolve constraints - Approximately balancing
[08/07 16:13:04     30s]     Approximately balancing...
[08/07 16:13:04     30s]       Approximately balancing, wire and cell delays...
[08/07 16:13:04     30s]       Approximately balancing, wire and cell delays, iteration 1...
[08/07 16:13:04     30s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/07 16:13:04     30s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]           wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]           wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]           hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/07 16:13:04     30s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/07 16:13:04     30s]           Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]           Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[08/07 16:13:04     30s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/07 16:13:04     30s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Approximately balancing, wire and cell delays
[08/07 16:13:04     30s]     Approximately balancing done.
[08/07 16:13:04     30s]     Clock DAG stats after 'Approximately balancing step':
[08/07 16:13:04     30s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]     Clock DAG net violations after 'Approximately balancing step': none
[08/07 16:13:04     30s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/07 16:13:04     30s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[08/07 16:13:04     30s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]     Primary reporting skew groups after 'Approximately balancing step':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:04     30s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:04     30s]     Skew group summary after 'Approximately balancing step':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[08/07 16:13:04     30s]     {clk/setup_func_mode,WC: 1.383 -> 1.383}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:04     30s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Approximately balancing step
[08/07 16:13:04     30s]   Fixing clock tree overload...
[08/07 16:13:04     30s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:13:04     30s]     Clock DAG stats after 'Fixing clock tree overload':
[08/07 16:13:04     30s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/07 16:13:04     30s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/07 16:13:04     30s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[08/07 16:13:04     30s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:04     30s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:04     30s]     Skew group summary after 'Fixing clock tree overload':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382], skew [0.271 vs 0.278]
[08/07 16:13:04     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:04     30s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Fixing clock tree overload
[08/07 16:13:04     30s]   Approximately balancing paths...
[08/07 16:13:04     30s]     Added 0 buffers.
[08/07 16:13:04     30s]     Clock DAG stats after 'Approximately balancing paths':
[08/07 16:13:04     30s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:04     30s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:04     30s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:04     30s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:04     30s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:04     30s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:04     30s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:04     30s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/07 16:13:04     30s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/07 16:13:04     30s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:04     30s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:04     30s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[08/07 16:13:04     30s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:04     30s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.110, 1.382} (wid=0.128 ws=0.113) (gid=1.337 gs=0.322)
[08/07 16:13:04     30s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:04     30s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:04     30s]     Skew group summary after 'Approximately balancing paths':
[08/07 16:13:04     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.110, max=1.382, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.110, 1.382} (wid=0.128 ws=0.113) (gid=1.337 gs=0.322)
[08/07 16:13:04     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:04     30s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Approximately balancing paths
[08/07 16:13:04     30s]   Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
[08/07 16:13:04     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:04     30s] UM:*                                      Stage::Balancing
[08/07 16:13:04     30s]   Stage::Polishing...
[08/07 16:13:04     30s]   Merging balancing drivers for power...
[08/07 16:13:04     30s]     Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:13:04     30s]     Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:05     30s]     Tried: 105 Succeeded: 0
[08/07 16:13:05     30s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/07 16:13:05     30s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:05     30s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:05     30s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:05     30s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:05     30s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:05     30s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:05     30s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:05     30s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/07 16:13:05     30s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/07 16:13:05     30s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:05     30s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:05     30s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[08/07 16:13:05     30s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:05     30s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/07 16:13:05     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381], skew [0.271 vs 0.278]
[08/07 16:13:05     30s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:05     30s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:05     30s]     Skew group summary after 'Merging balancing drivers for power':
[08/07 16:13:05     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381], skew [0.271 vs 0.278]
[08/07 16:13:05     30s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:05     30s]   Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:13:05     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:05     30s] UM:*                                      Merging balancing drivers for power
[08/07 16:13:05     30s]   Checking for inverting clock gates...
[08/07 16:13:05     30s]   Checking for inverting clock gates done.
[08/07 16:13:05     30s]   Improving clock skew...
[08/07 16:13:05     30s]     Clock DAG stats after 'Improving clock skew':
[08/07 16:13:05     30s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:05     30s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:05     30s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:05     30s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:05     30s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:05     30s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:05     30s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:05     30s]     Clock DAG net violations after 'Improving clock skew': none
[08/07 16:13:05     30s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/07 16:13:05     30s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:05     30s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:05     30s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[08/07 16:13:05     30s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:05     30s]     Primary reporting skew groups after 'Improving clock skew':
[08/07 16:13:05     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.111, 1.381} (wid=0.128 ws=0.113) (gid=1.337 gs=0.321)
[08/07 16:13:05     30s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:05     30s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:05     30s]     Skew group summary after 'Improving clock skew':
[08/07 16:13:05     30s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.111, 1.381} (wid=0.128 ws=0.113) (gid=1.337 gs=0.321)
[08/07 16:13:05     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:05     30s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:05     30s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:05     30s] UM:*                                      Improving clock skew
[08/07 16:13:05     30s]   Reducing clock tree power 3...
[08/07 16:13:05     30s]     Initial gate capacitance is (rise=53.604pF fall=53.584pF).
[08/07 16:13:05     30s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/07 16:13:05     31s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:05     31s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:05     31s] UM:*                                      Legalizing clock trees
[08/07 16:13:05     31s]     100% 
[08/07 16:13:05     31s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/07 16:13:05     31s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:05     31s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:05     31s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:05     31s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:05     31s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:05     31s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:05     31s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:05     31s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/07 16:13:05     31s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/07 16:13:05     31s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:05     31s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:05     31s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[08/07 16:13:05     31s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:05     31s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/07 16:13:05     31s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.111, 1.381} (wid=0.128 ws=0.113) (gid=1.337 gs=0.321)
[08/07 16:13:05     31s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:05     31s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:05     31s]     Skew group summary after 'Reducing clock tree power 3':
[08/07 16:13:05     31s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.111, 1.381} (wid=0.128 ws=0.113) (gid=1.337 gs=0.321)
[08/07 16:13:05     31s]     Legalizer API calls during this step: 207 succeeded with high effort: 207 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:05     31s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:13:05     31s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:05     31s] UM:*                                      Reducing clock tree power 3
[08/07 16:13:05     31s]   Improving insertion delay...
[08/07 16:13:05     31s]     Clock DAG stats after 'Improving insertion delay':
[08/07 16:13:05     31s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:05     31s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:05     31s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:05     31s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:05     31s]       wire capacitance : top=0.000pF, trunk=4.060pF, leaf=9.920pF, total=13.980pF
[08/07 16:13:05     31s]       wire lengths     : top=0.000um, trunk=20856.601um, leaf=51233.400um, total=72090.001um
[08/07 16:13:05     31s]       hp wire lengths  : top=0.000um, trunk=12648.000um, leaf=37856.100um, total=50504.100um
[08/07 16:13:05     31s]     Clock DAG net violations after 'Improving insertion delay': none
[08/07 16:13:05     31s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/07 16:13:05     31s]       Trunk : target=0.537ns count=16 avg=0.301ns sd=0.185ns min=0.072ns max=0.536ns {7 <= 0.322ns, 2 <= 0.430ns, 5 <= 0.483ns, 1 <= 0.510ns, 1 <= 0.537ns}
[08/07 16:13:05     31s]       Leaf  : target=0.537ns count=88 avg=0.473ns sd=0.028ns min=0.405ns max=0.529ns {0 <= 0.322ns, 6 <= 0.430ns, 48 <= 0.483ns, 25 <= 0.510ns, 9 <= 0.537ns}
[08/07 16:13:05     31s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[08/07 16:13:05     31s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:05     31s]     Primary reporting skew groups after 'Improving insertion delay':
[08/07 16:13:05     31s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.111, 1.381} (wid=0.128 ws=0.113) (gid=1.337 gs=0.321)
[08/07 16:13:05     31s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:05     31s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:05     31s]     Skew group summary after 'Improving insertion delay':
[08/07 16:13:05     31s]       skew_group clk/setup_func_mode: insertion delay [min=1.111, max=1.381, avg=1.266, sd=0.064], skew [0.271 vs 0.278], 100% {1.111, 1.381} (wid=0.128 ws=0.113) (gid=1.337 gs=0.321)
[08/07 16:13:05     31s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:05     31s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:05     31s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:05     31s] UM:*                                      Improving insertion delay
[08/07 16:13:05     31s]   Wire Opt OverFix...
[08/07 16:13:05     31s]     Wire Reduction extra effort...
[08/07 16:13:05     31s]       Artificially removing short and long paths...
[08/07 16:13:05     31s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:05     31s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:05     31s]       Global shorten wires A0...
[08/07 16:13:05     31s]         Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:05     31s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:05     31s]       Move For Wirelength - core...
[08/07 16:13:05     31s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=14, resolved=85, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=62, accepted=23
[08/07 16:13:05     31s]         Max accepted move=410.400um, total accepted move=3253.200um, average move=141.443um
[08/07 16:13:05     31s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=26, resolved=66, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=44, accepted=16
[08/07 16:13:05     31s]         Max accepted move=195.600um, total accepted move=1322.400um, average move=82.650um
[08/07 16:13:06     31s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=33, resolved=43, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=22, accepted=16
[08/07 16:13:06     31s]         Max accepted move=241.200um, total accepted move=1108.800um, average move=69.300um
[08/07 16:13:06     31s]         Legalizer API calls during this step: 187 succeeded with high effort: 187 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:06     31s]       Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/07 16:13:06     31s]       Global shorten wires A1...
[08/07 16:13:06     31s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:06     31s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:06     31s]       Move For Wirelength - core...
[08/07 16:13:06     31s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=8, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[08/07 16:13:06     31s]         Max accepted move=0.000um, total accepted move=0.000um
[08/07 16:13:06     31s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:06     31s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:06     31s]       Global shorten wires B...
[08/07 16:13:06     31s]         Modifying slew-target multiplier from 1 to 0.95
[08/07 16:13:06     32s]         Reverting slew-target multiplier from 0.95 to 1
[08/07 16:13:06     32s]         Legalizer API calls during this step: 501 succeeded with high effort: 501 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:06     32s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:13:06     32s]       Move For Wirelength - branch...
[08/07 16:13:06     32s]         Move for wirelength. considered=104, filtered=104, permitted=103, cannotCompute=0, computed=103, moveTooSmall=0, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[08/07 16:13:06     32s]         Max accepted move=0.000um, total accepted move=0.000um
[08/07 16:13:06     32s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:06     32s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:06     32s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/07 16:13:06     32s]         cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:06     32s]         cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:06     32s]         cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:06     32s]         sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:06     32s]         wire capacitance : top=0.000pF, trunk=3.484pF, leaf=10.087pF, total=13.570pF
[08/07 16:13:06     32s]         wire lengths     : top=0.000um, trunk=17888.401um, leaf=52094.400um, total=69982.801um
[08/07 16:13:06     32s]         hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38528.100um, total=50487.300um
[08/07 16:13:06     32s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/07 16:13:06     32s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/07 16:13:06     32s]         Trunk : target=0.537ns count=16 avg=0.279ns sd=0.150ns min=0.088ns max=0.478ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:06     32s]         Leaf  : target=0.537ns count=88 avg=0.474ns sd=0.028ns min=0.405ns max=0.532ns {0 <= 0.322ns, 6 <= 0.430ns, 47 <= 0.483ns, 24 <= 0.510ns, 11 <= 0.537ns}
[08/07 16:13:06     32s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[08/07 16:13:06     32s]          Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:06     32s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/07 16:13:06     32s]         skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.366, avg=1.238, sd=0.062], skew [0.262 vs 0.278], 100% {1.104, 1.366} (wid=0.120 ws=0.105) (gid=1.321 gs=0.310)
[08/07 16:13:06     32s]             min path sink: rf_reg[18][29]/CLK
[08/07 16:13:06     32s]             max path sink: rf_reg[4][2]/CLK
[08/07 16:13:06     32s]       Skew group summary after 'Wire Reduction extra effort':
[08/07 16:13:06     32s]         skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.366, avg=1.238, sd=0.062], skew [0.262 vs 0.278], 100% {1.104, 1.366} (wid=0.120 ws=0.105) (gid=1.321 gs=0.310)
[08/07 16:13:06     32s]       Legalizer API calls during this step: 802 succeeded with high effort: 802 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:06     32s]     Wire Reduction extra effort done. (took cpu=0:00:01.0 real=0:00:01.0)
[08/07 16:13:06     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:06     32s] UM:*                                      Wire Reduction extra effort
[08/07 16:13:06     32s]     Optimizing orientation...
[08/07 16:13:06     32s]     FlipOpt...
[08/07 16:13:06     32s]     Optimizing orientation on clock cells...
[08/07 16:13:06     32s]       Orientation Wirelength Optimization: Attempted = 105 , Succeeded = 31 , Wirelength increased = 72 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/07 16:13:06     32s]     Optimizing orientation on clock cells done.
[08/07 16:13:06     32s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:06     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:06     32s] UM:*                                      FlipOpt
[08/07 16:13:06     32s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:06     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:06     32s] UM:*                                      Optimizing orientation
[08/07 16:13:06     32s]     Clock DAG stats after 'Wire Opt OverFix':
[08/07 16:13:06     32s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:06     32s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:06     32s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:06     32s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:06     32s]       wire capacitance : top=0.000pF, trunk=3.458pF, leaf=10.076pF, total=13.534pF
[08/07 16:13:06     32s]       wire lengths     : top=0.000um, trunk=17761.201um, leaf=52036.200um, total=69797.401um
[08/07 16:13:06     32s]       hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38528.100um, total=50487.300um
[08/07 16:13:06     32s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/07 16:13:06     32s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/07 16:13:06     32s]       Trunk : target=0.537ns count=16 avg=0.278ns sd=0.150ns min=0.086ns max=0.476ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:06     32s]       Leaf  : target=0.537ns count=88 avg=0.474ns sd=0.028ns min=0.405ns max=0.532ns {0 <= 0.322ns, 6 <= 0.430ns, 47 <= 0.483ns, 24 <= 0.510ns, 11 <= 0.537ns}
[08/07 16:13:06     32s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[08/07 16:13:06     32s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:06     32s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/07 16:13:06     32s]       skew_group clk/setup_func_mode: insertion delay [min=1.103, max=1.364, avg=1.235, sd=0.062], skew [0.261 vs 0.278], 100% {1.103, 1.364} (wid=0.120 ws=0.105) (gid=1.319 gs=0.310)
[08/07 16:13:06     32s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:06     32s]           max path sink: rf_reg[4][2]/CLK
[08/07 16:13:06     32s]     Skew group summary after 'Wire Opt OverFix':
[08/07 16:13:06     32s]       skew_group clk/setup_func_mode: insertion delay [min=1.103, max=1.364, avg=1.235, sd=0.062], skew [0.261 vs 0.278], 100% {1.103, 1.364} (wid=0.120 ws=0.105) (gid=1.319 gs=0.310)
[08/07 16:13:06     32s]     Legalizer API calls during this step: 802 succeeded with high effort: 802 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:06     32s]   Wire Opt OverFix done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/07 16:13:06     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:06     32s] UM:*                                      Wire Opt OverFix
[08/07 16:13:06     32s]   Total capacitance is (rise=67.138pF fall=67.118pF), of which (rise=13.534pF fall=13.534pF) is wire, and (rise=53.604pF fall=53.584pF) is gate.
[08/07 16:13:06     32s]   Stage::Polishing done. (took cpu=0:00:01.9 real=0:00:01.9)
[08/07 16:13:06     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:06     32s] UM:*                                      Stage::Polishing
[08/07 16:13:06     32s]   Stage::Updating netlist...
[08/07 16:13:06     32s]   Reset timing graph...
[08/07 16:13:06     32s] Ignoring AAE DB Resetting ...
[08/07 16:13:06     32s]   Reset timing graph done.
[08/07 16:13:06     32s]   Setting non-default rules before calling refine place.
[08/07 16:13:06     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1113.5M
[08/07 16:13:06     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.048, MEM:1113.5M
[08/07 16:13:06     32s]   Leaving CCOpt scope - ClockRefiner...
[08/07 16:13:06     32s]   Assigned high priority to 103 cells.
[08/07 16:13:06     32s]   Performing Clock Only Refine Place.
[08/07 16:13:06     32s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[08/07 16:13:06     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1113.5M
[08/07 16:13:06     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1113.5M
[08/07 16:13:06     32s] z: 2, totalTracks: 1
[08/07 16:13:06     32s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:06     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1113.5M
[08/07 16:13:06     32s] Info: 103 insts are soft-fixed.
[08/07 16:13:06     32s] OPERPROF:       Starting CMU at level 4, MEM:1113.5M
[08/07 16:13:06     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1113.5M
[08/07 16:13:06     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:1113.5M
[08/07 16:13:06     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1113.5MB).
[08/07 16:13:06     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:1113.5M
[08/07 16:13:06     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:1113.5M
[08/07 16:13:06     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.2
[08/07 16:13:06     32s] OPERPROF: Starting RefinePlace at level 1, MEM:1113.5M
[08/07 16:13:06     32s] *** Starting refinePlace (0:00:32.7 mem=1113.5M) ***
[08/07 16:13:06     32s] Total net bbox length = 5.884e+06 (2.866e+06 3.017e+06) (ext = 1.246e+06)
[08/07 16:13:06     32s] Info: 103 insts are soft-fixed.
[08/07 16:13:06     32s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:06     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:06     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1113.5M
[08/07 16:13:06     32s] Starting refinePlace ...
[08/07 16:13:06     32s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:06     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1113.5MB
[08/07 16:13:06     32s] Statistics of distance of Instance movement in refine placement:
[08/07 16:13:06     32s]   maximum (X+Y) =         0.00 um
[08/07 16:13:06     32s]   mean    (X+Y) =         0.00 um
[08/07 16:13:06     32s] Summary Report:
[08/07 16:13:06     32s] Instances move: 0 (out of 27923 movable)
[08/07 16:13:06     32s] Instances flipped: 0
[08/07 16:13:06     32s] Mean displacement: 0.00 um
[08/07 16:13:06     32s] Max displacement: 0.00 um 
[08/07 16:13:06     32s] Total instances moved : 0
[08/07 16:13:06     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:1113.5M
[08/07 16:13:06     32s] Total net bbox length = 5.884e+06 (2.866e+06 3.017e+06) (ext = 1.246e+06)
[08/07 16:13:06     32s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1113.5MB
[08/07 16:13:06     32s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1113.5MB) @(0:00:32.7 - 0:00:32.7).
[08/07 16:13:06     32s] *** Finished refinePlace (0:00:32.7 mem=1113.5M) ***
[08/07 16:13:06     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.2
[08/07 16:13:06     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.070, MEM:1113.5M
[08/07 16:13:06     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1113.5M
[08/07 16:13:06     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.047, MEM:1113.5M
[08/07 16:13:06     32s]   Moved 0, flipped 0 and cell swapped 0 of 1127 clock instance(s) during refinement.
[08/07 16:13:06     32s]   The largest move was 0 microns for .
[08/07 16:13:06     32s]   Moved 0 and flipped 0 of 103 clock instances (excluding sinks) during refinement
[08/07 16:13:06     32s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[08/07 16:13:06     32s]   Moved 0 and flipped 0 of 1024 clock sinks during refinement.
[08/07 16:13:06     32s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[08/07 16:13:06     32s]   Revert refine place priority changes on 0 cells.
[08/07 16:13:06     32s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/07 16:13:07     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     32s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 16:13:07     32s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 16:13:07     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     32s] UM:*                                      Stage::Updating netlist
[08/07 16:13:07     32s]   CCOpt::Phase::Implementation done. (took cpu=0:00:04.6 real=0:00:04.6)
[08/07 16:13:07     32s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     32s] UM:*                                      CCOpt::Phase::Implementation
[08/07 16:13:07     32s]   CCOpt::Phase::eGRPC...
[08/07 16:13:07     32s]   eGR Post Conditioning loop iteration 0...
[08/07 16:13:07     32s]     Clock implementation routing...
[08/07 16:13:07     32s]       Leaving CCOpt scope - Routing Tools...
[08/07 16:13:07     32s] Net route status summary:
[08/07 16:13:07     32s]   Clock:       104 (unrouted=104, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:07     32s]   Non-clock: 28335 (unrouted=101, trialRouted=28234, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=34, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:07     32s]       Routing using eGR only...
[08/07 16:13:07     32s]         Early Global Route - eGR->NR step...
[08/07 16:13:07     32s] (ccopt eGR): There are 104 nets for routing of which 104 have one or more fixed wires.
[08/07 16:13:07     32s] (ccopt eGR): Start to route 104 all nets
[08/07 16:13:07     32s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     32s] (I)       Started Loading and Dumping File ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     32s] (I)       Reading DB...
[08/07 16:13:07     32s] (I)       Read data from FE... (mem=1113.5M)
[08/07 16:13:07     32s] (I)       Read nodes and places... (mem=1113.5M)
[08/07 16:13:07     32s] (I)       Done Read nodes and places (cpu=0.030s, mem=1113.5M)
[08/07 16:13:07     32s] (I)       Read nets... (mem=1113.5M)
[08/07 16:13:07     33s] (I)       Done Read nets (cpu=0.060s, mem=1113.5M)
[08/07 16:13:07     33s] (I)       Done Read data from FE (cpu=0.090s, mem=1113.5M)
[08/07 16:13:07     33s] (I)       before initializing RouteDB syMemory usage = 1113.5 MB
[08/07 16:13:07     33s] (I)       Clean congestion better: true
[08/07 16:13:07     33s] (I)       Estimate vias on DPT layer: true
[08/07 16:13:07     33s] (I)       Clean congestion LA rounds: 5
[08/07 16:13:07     33s] (I)       Layer constraints as soft constraints: true
[08/07 16:13:07     33s] (I)       Soft top layer         : true
[08/07 16:13:07     33s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[08/07 16:13:07     33s] (I)       Better NDR handling    : true
[08/07 16:13:07     33s] (I)       Routing cost fix for NDR handling: true
[08/07 16:13:07     33s] (I)       Update initial WL after Phase 1a: true
[08/07 16:13:07     33s] (I)       Block tracks for preroutes: true
[08/07 16:13:07     33s] (I)       Assign IRoute by net group key: true
[08/07 16:13:07     33s] (I)       Block unroutable channels: true
[08/07 16:13:07     33s] (I)       Block unroutable channel fix: true
[08/07 16:13:07     33s] (I)       Block unroutable channels 3D: true
[08/07 16:13:07     33s] (I)       Check blockage within NDR space in TA: true
[08/07 16:13:07     33s] (I)       Handle EOL spacing     : true
[08/07 16:13:07     33s] (I)       Honor MSV route constraint: false
[08/07 16:13:07     33s] (I)       Maximum routing layer  : 3
[08/07 16:13:07     33s] (I)       Minimum routing layer  : 2
[08/07 16:13:07     33s] (I)       Supply scale factor H  : 1.00
[08/07 16:13:07     33s] (I)       Supply scale factor V  : 1.00
[08/07 16:13:07     33s] (I)       Tracks used by clock wire: 0
[08/07 16:13:07     33s] (I)       Reverse direction      : 
[08/07 16:13:07     33s] (I)       Honor partition pin guides: true
[08/07 16:13:07     33s] (I)       Route selected nets only: true
[08/07 16:13:07     33s] (I)       Route secondary PG pins: false
[08/07 16:13:07     33s] (I)       Second PG max fanout   : 2147483647
[08/07 16:13:07     33s] (I)       Refine MST             : true
[08/07 16:13:07     33s] (I)       Honor PRL              : true
[08/07 16:13:07     33s] (I)       Strong congestion aware: true
[08/07 16:13:07     33s] (I)       Improved initial location for IRoutes: true
[08/07 16:13:07     33s] (I)       Multi panel TA         : true
[08/07 16:13:07     33s] (I)       Penalize wire overlap  : true
[08/07 16:13:07     33s] (I)       Expand small instance blockage: true
[08/07 16:13:07     33s] (I)       Reduce via in TA       : true
[08/07 16:13:07     33s] (I)       SS-aware routing       : true
[08/07 16:13:07     33s] (I)       Improve tree edge sharing: true
[08/07 16:13:07     33s] (I)       Improve 2D via estimation: true
[08/07 16:13:07     33s] (I)       Refine Steiner tree    : true
[08/07 16:13:07     33s] (I)       Build spine tree       : true
[08/07 16:13:07     33s] (I)       Model pass through capacity: true
[08/07 16:13:07     33s] (I)       Extend blockages by a half GCell: true
[08/07 16:13:07     33s] (I)       Partial layer blockage modeling: true
[08/07 16:13:07     33s] (I)       Consider pin shapes    : true
[08/07 16:13:07     33s] (I)       Consider pin shapes for all nodes: true
[08/07 16:13:07     33s] (I)       Consider NR APA        : true
[08/07 16:13:07     33s] (I)       Consider IO pin shape  : true
[08/07 16:13:07     33s] (I)       Fix pin connection bug : true
[08/07 16:13:07     33s] (I)       Consider layer RC for local wires: true
[08/07 16:13:07     33s] (I)       LA-aware pin escape length: 2
[08/07 16:13:07     33s] (I)       Split for must join    : true
[08/07 16:13:07     33s] (I)       Route guide main branches file: /tmp/innovus_temp_54183_rivendell.ecen.okstate.edu_rjridle_fQOekI/.rgfwHcLV5.trunk.1
[08/07 16:13:07     33s] (I)       Route guide min downstream WL type: SUBTREE
[08/07 16:13:07     33s] (I)       Routing effort level   : 10000
[08/07 16:13:07     33s] (I)       Special modeling for N7: 0
[08/07 16:13:07     33s] (I)       Special modeling for N6: 0
[08/07 16:13:07     33s] (I)       N3 special modeling    : 0
[08/07 16:13:07     33s] (I)       Special modeling for N5 v6: 0
[08/07 16:13:07     33s] (I)       Special settings for S3: 0
[08/07 16:13:07     33s] (I)       Special settings for S4: 0
[08/07 16:13:07     33s] (I)       Special settings for S5 v2: 0
[08/07 16:13:07     33s] (I)       Special settings for S7: 0
[08/07 16:13:07     33s] (I)       Special settings for S8: 0
[08/07 16:13:07     33s] (I)       Prefer layer length threshold: 8
[08/07 16:13:07     33s] (I)       Overflow penalty cost  : 10
[08/07 16:13:07     33s] (I)       A-star cost            : 0.30
[08/07 16:13:07     33s] (I)       Misalignment cost      : 10.00
[08/07 16:13:07     33s] (I)       Threshold for short IRoute: 6
[08/07 16:13:07     33s] (I)       Via cost during post routing: 1.00
[08/07 16:13:07     33s] (I)       source-to-sink ratio   : 0.30
[08/07 16:13:07     33s] (I)       Scenic ratio bound     : 3.00
[08/07 16:13:07     33s] (I)       Segment layer relax scenic ratio: 1.25
[08/07 16:13:07     33s] (I)       Source-sink aware LA ratio: 0.50
[08/07 16:13:07     33s] (I)       PG-aware similar topology routing: true
[08/07 16:13:07     33s] (I)       Maze routing via cost fix: true
[08/07 16:13:07     33s] (I)       Apply PRL on PG terms  : true
[08/07 16:13:07     33s] (I)       Apply PRL on obs objects: true
[08/07 16:13:07     33s] (I)       Handle range-type spacing rules: true
[08/07 16:13:07     33s] (I)       Apply function for special wires: true
[08/07 16:13:07     33s] (I)       Layer by layer blockage reading: true
[08/07 16:13:07     33s] (I)       Offset calculation fix : true
[08/07 16:13:07     33s] (I)       Parallel spacing query fix: true
[08/07 16:13:07     33s] (I)       Force source to root IR: true
[08/07 16:13:07     33s] (I)       Layer Weights          : L2:4 L3:2.5
[08/07 16:13:07     33s] (I)       Route stripe layer range: 
[08/07 16:13:07     33s] (I)       Honor partition fences : 
[08/07 16:13:07     33s] (I)       Honor partition pin    : 
[08/07 16:13:07     33s] (I)       Honor partition fences with feedthrough: 
[08/07 16:13:07     33s] (I)       Do not relax to DPT layer: true
[08/07 16:13:07     33s] (I)       Pass through capacity modeling: true
[08/07 16:13:07     33s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:13:07     33s] (I)       Use row-based GCell size
[08/07 16:13:07     33s] (I)       Use row-based GCell align
[08/07 16:13:07     33s] (I)       GCell unit size   : 30000
[08/07 16:13:07     33s] (I)       GCell multiplier  : 1
[08/07 16:13:07     33s] (I)       GCell row height  : 30000
[08/07 16:13:07     33s] (I)       Actual row height : 30000
[08/07 16:13:07     33s] (I)       GCell align ref   : 40800 42000
[08/07 16:13:07     33s] [NR-eGR] Track table information for default rule: 
[08/07 16:13:07     33s] [NR-eGR] metal1 has no routable track
[08/07 16:13:07     33s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:13:07     33s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:13:07     33s] (I)       ===========================================================================
[08/07 16:13:07     33s] (I)       == Report All Rule Vias ==
[08/07 16:13:07     33s] (I)       ===========================================================================
[08/07 16:13:07     33s] (I)        Via Rule : (Default)
[08/07 16:13:07     33s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:13:07     33s] (I)       ---------------------------------------------------------------------------
[08/07 16:13:07     33s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:13:07     33s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:13:07     33s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:13:07     33s] (I)       ===========================================================================
[08/07 16:13:07     33s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] [NR-eGR] Read 408 PG shapes
[08/07 16:13:07     33s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:13:07     33s] [NR-eGR] #Instance Blockages : 3148
[08/07 16:13:07     33s] [NR-eGR] #PG Blockages       : 408
[08/07 16:13:07     33s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:13:07     33s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:13:07     33s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:13:07     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:13:07     33s] (I)       readDataFromPlaceDB
[08/07 16:13:07     33s] (I)       Read net information..
[08/07 16:13:07     33s] [NR-eGR] Read numTotalNets=28338  numIgnoredNets=28234
[08/07 16:13:07     33s] (I)       Read testcase time = 0.000 seconds
[08/07 16:13:07     33s] 
[08/07 16:13:07     33s] [NR-eGR] Connected 0 must-join pins/ports
[08/07 16:13:07     33s] (I)       early_global_route_priority property id does not exist.
[08/07 16:13:07     33s] (I)       Start initializing grid graph
[08/07 16:13:07     33s] (I)       End initializing grid graph
[08/07 16:13:07     33s] (I)       Model blockages into capacity
[08/07 16:13:07     33s] (I)       Read Num Blocks=27267  Num Prerouted Wires=0  Num CS=0
[08/07 16:13:07     33s] (I)       Started Modeling ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Started Modeling Layer 1 ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Started Modeling Layer 2 ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Layer 1 (V) : #blockages 27267 : #preroutes 0
[08/07 16:13:07     33s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Started Modeling Layer 3 ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:13:07     33s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       -- layer congestion ratio --
[08/07 16:13:07     33s] (I)       Layer 1 : 0.100000
[08/07 16:13:07     33s] (I)       Layer 2 : 0.700000
[08/07 16:13:07     33s] (I)       Layer 3 : 0.700000
[08/07 16:13:07     33s] (I)       ----------------------------
[08/07 16:13:07     33s] (I)       Moved 0 terms for better access 
[08/07 16:13:07     33s] (I)       Number of ignored nets = 0
[08/07 16:13:07     33s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:13:07     33s] (I)       Number of clock nets = 104.  Ignored: No
[08/07 16:13:07     33s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:13:07     33s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:13:07     33s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:13:07     33s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:13:07     33s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:13:07     33s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:13:07     33s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:13:07     33s] [NR-eGR] There are 104 clock nets ( 0 with NDR ).
[08/07 16:13:07     33s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1113.5 MB
[08/07 16:13:07     33s] (I)       Ndr track 0 does not exist
[08/07 16:13:07     33s] (I)       Layer1  viaCost=200.00
[08/07 16:13:07     33s] (I)       Layer2  viaCost=100.00
[08/07 16:13:07     33s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:13:07     33s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:13:07     33s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:13:07     33s] (I)       Site width          :  2400  (dbu)
[08/07 16:13:07     33s] (I)       Row height          : 30000  (dbu)
[08/07 16:13:07     33s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:13:07     33s] (I)       GCell width         : 30000  (dbu)
[08/07 16:13:07     33s] (I)       GCell height        : 30000  (dbu)
[08/07 16:13:07     33s] (I)       Grid                :   200   200     3
[08/07 16:13:07     33s] (I)       Layer numbers       :     1     2     3
[08/07 16:13:07     33s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:13:07     33s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:13:07     33s] (I)       Default wire width  :   900   900  1500
[08/07 16:13:07     33s] (I)       Default wire space  :   900   900   900
[08/07 16:13:07     33s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:13:07     33s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:13:07     33s] (I)       First track coord   :     0  1200  1500
[08/07 16:13:07     33s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:13:07     33s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:13:07     33s] (I)       Num of masks        :     1     1     1
[08/07 16:13:07     33s] (I)       Num of trim masks   :     0     0     0
[08/07 16:13:07     33s] (I)       --------------------------------------------------------
[08/07 16:13:07     33s] 
[08/07 16:13:07     33s] [NR-eGR] ============ Routing rule table ============
[08/07 16:13:07     33s] [NR-eGR] Rule id: 0  Nets: 104 
[08/07 16:13:07     33s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:13:07     33s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:13:07     33s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:13:07     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:13:07     33s] [NR-eGR] ========================================
[08/07 16:13:07     33s] [NR-eGR] 
[08/07 16:13:07     33s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:13:07     33s] (I)       blocked tracks on layer2 : = 21789 / 500000 (4.36%)
[08/07 16:13:07     33s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:13:07     33s] (I)       After initializing earlyGlobalRoute syMemory usage = 1113.5 MB
[08/07 16:13:07     33s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Started Global Routing ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       ============= Initialization =============
[08/07 16:13:07     33s] (I)       totalPins=1230  totalGlobalPin=1185 (96.34%)
[08/07 16:13:07     33s] (I)       Started Build MST ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Generate topology with single threads
[08/07 16:13:07     33s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       total 2D Cap : 885414 = (400000 H, 485414 V)
[08/07 16:13:07     33s] [NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 3]
[08/07 16:13:07     33s] (I)       ============  Phase 1a Route ============
[08/07 16:13:07     33s] (I)       Started Phase 1a ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Usage: 2337 = (1164 H, 1173 V) = (0.29% H, 0.24% V) = (3.492e+04um H, 3.519e+04um V)
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] (I)       ============  Phase 1b Route ============
[08/07 16:13:07     33s] (I)       Usage: 2337 = (1164 H, 1173 V) = (0.29% H, 0.24% V) = (3.492e+04um H, 3.519e+04um V)
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.011000e+04um
[08/07 16:13:07     33s] (I)       ============  Phase 1c Route ============
[08/07 16:13:07     33s] (I)       Usage: 2337 = (1164 H, 1173 V) = (0.29% H, 0.24% V) = (3.492e+04um H, 3.519e+04um V)
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] (I)       ============  Phase 1d Route ============
[08/07 16:13:07     33s] (I)       Usage: 2337 = (1164 H, 1173 V) = (0.29% H, 0.24% V) = (3.492e+04um H, 3.519e+04um V)
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] (I)       ============  Phase 1e Route ============
[08/07 16:13:07     33s] (I)       Started Phase 1e ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Usage: 2337 = (1164 H, 1173 V) = (0.29% H, 0.24% V) = (3.492e+04um H, 3.519e+04um V)
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.011000e+04um
[08/07 16:13:07     33s] [NR-eGR] 
[08/07 16:13:07     33s] (I)       ============  Phase 1f Route ============
[08/07 16:13:07     33s] (I)       Usage: 2337 = (1164 H, 1173 V) = (0.29% H, 0.24% V) = (3.492e+04um H, 3.519e+04um V)
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] (I)       ============  Phase 1g Route ============
[08/07 16:13:07     33s] (I)       Started Post Routing ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Usage: 2329 = (1148 H, 1181 V) = (0.29% H, 0.24% V) = (3.444e+04um H, 3.543e+04um V)
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Running layer assignment with 1 threads
[08/07 16:13:07     33s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       
[08/07 16:13:07     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:13:07     33s] [NR-eGR]                        OverCon            
[08/07 16:13:07     33s] [NR-eGR]                         #Gcell     %Gcell
[08/07 16:13:07     33s] [NR-eGR]       Layer                (0)    OverCon 
[08/07 16:13:07     33s] [NR-eGR] ----------------------------------------------
[08/07 16:13:07     33s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 16:13:07     33s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[08/07 16:13:07     33s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[08/07 16:13:07     33s] [NR-eGR] ----------------------------------------------
[08/07 16:13:07     33s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[08/07 16:13:07     33s] [NR-eGR] 
[08/07 16:13:07     33s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       total 2D Cap : 887291 = (400000 H, 487291 V)
[08/07 16:13:07     33s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 16:13:07     33s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 16:13:07     33s] (I)       ============= track Assignment ============
[08/07 16:13:07     33s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Started Greedy Track Assignment ( Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:13:07     33s] (I)       Running track assignment with 1 threads
[08/07 16:13:07     33s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] (I)       Run Multi-thread track assignment
[08/07 16:13:07     33s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:07     33s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 82997
[08/07 16:13:07     33s] [NR-eGR] metal2  (2V) length: 2.829798e+06um, number of vias: 122075
[08/07 16:13:07     33s] [NR-eGR] metal3  (3H) length: 2.557106e+06um, number of vias: 0
[08/07 16:13:07     33s] [NR-eGR] Total length: 5.386904e+06um, number of vias: 205072
[08/07 16:13:07     33s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:07     33s] [NR-eGR] Total eGR-routed clock nets wire length: 7.215960e+04um 
[08/07 16:13:07     33s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:07     33s] [NR-eGR] Report for selected net(s) only.
[08/07 16:13:07     33s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1230
[08/07 16:13:07     33s] [NR-eGR] metal2  (2V) length: 3.577800e+04um, number of vias: 1779
[08/07 16:13:07     33s] [NR-eGR] metal3  (3H) length: 3.638160e+04um, number of vias: 0
[08/07 16:13:07     33s] [NR-eGR] Total length: 7.215960e+04um, number of vias: 3009
[08/07 16:13:07     33s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:07     33s] [NR-eGR] Total routed clock nets wire length: 7.215960e+04um, number of vias: 3009
[08/07 16:13:07     33s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:07     33s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1113.46 MB )
[08/07 16:13:07     33s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_54183_rivendell.ecen.okstate.edu_rjridle_fQOekI/.rgfwHcLV5
[08/07 16:13:07     33s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 16:13:07     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     33s] UM:*                                      Early Global Route - eGR->NR step
[08/07 16:13:07     33s] Set FIXED routing status on 104 net(s)
[08/07 16:13:07     33s]       Routing using eGR only done.
[08/07 16:13:07     33s] Net route status summary:
[08/07 16:13:07     33s]   Clock:       104 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=104, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:07     33s]   Non-clock: 28335 (unrouted=101, trialRouted=28234, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=34, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:07     33s] 
[08/07 16:13:07     33s] CCOPT: Done with clock implementation routing.
[08/07 16:13:07     33s] 
[08/07 16:13:07     33s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[08/07 16:13:07     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     33s] UM:*                                      Leaving CCOpt scope - Routing Tools
[08/07 16:13:07     33s]     Clock implementation routing done.
[08/07 16:13:07     33s]     Leaving CCOpt scope - extractRC...
[08/07 16:13:07     33s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/07 16:13:07     33s] Extraction called for design 'riscv' of instances=27923 and nets=28439 using extraction engine 'preRoute' .
[08/07 16:13:07     33s] PreRoute RC Extraction called for design riscv.
[08/07 16:13:07     33s] RC Extraction called in multi-corner(1) mode.
[08/07 16:13:07     33s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:13:07     33s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:13:07     33s] RCMode: PreRoute
[08/07 16:13:07     33s]       RC Corner Indexes            0   
[08/07 16:13:07     33s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:13:07     33s] Resistance Scaling Factor    : 1.00000 
[08/07 16:13:07     33s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:13:07     33s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:13:07     33s] Shrink Factor                : 1.00000
[08/07 16:13:07     33s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:13:07     33s] LayerId::1 widthSet size::1
[08/07 16:13:07     33s] LayerId::2 widthSet size::1
[08/07 16:13:07     33s] LayerId::3 widthSet size::1
[08/07 16:13:07     33s] Updating RC grid for preRoute extraction ...
[08/07 16:13:07     33s] Initializing multi-corner resistance tables ...
[08/07 16:13:07     33s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.435092 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:13:07     33s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1113.465M)
[08/07 16:13:07     33s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/07 16:13:07     33s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:07     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     33s] UM:*                                      Leaving CCOpt scope - extractRC
[08/07 16:13:07     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1113.5M
[08/07 16:13:07     33s] z: 2, totalTracks: 1
[08/07 16:13:07     33s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:07     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1113.5M
[08/07 16:13:07     33s] OPERPROF:     Starting CMU at level 3, MEM:1113.5M
[08/07 16:13:07     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1113.5M
[08/07 16:13:07     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1113.5M
[08/07 16:13:07     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1113.5MB).
[08/07 16:13:07     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.040, MEM:1113.5M
[08/07 16:13:07     33s]     Calling post conditioning for eGRPC...
[08/07 16:13:07     33s]       eGRPC...
[08/07 16:13:07     33s]         eGRPC active optimizations:
[08/07 16:13:07     33s]          - Move Down
[08/07 16:13:07     33s]          - Downsizing before DRV sizing
[08/07 16:13:07     33s]          - DRV fixing with cell sizing
[08/07 16:13:07     33s]          - Move to fanout
[08/07 16:13:07     33s]          - Cloning
[08/07 16:13:07     33s]         
[08/07 16:13:07     33s]         Currently running CTS, using active skew data
[08/07 16:13:07     33s]         Reset bufferability constraints...
[08/07 16:13:07     33s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/07 16:13:07     33s]         Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:13:07     33s] End AAE Lib Interpolated Model. (MEM=1113.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:13:07     33s]         Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:07     33s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:07     33s]         Clock DAG stats eGRPC initial state:
[08/07 16:13:07     33s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:07     33s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:07     33s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:07     33s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:07     33s]           wire capacitance : top=0.000pF, trunk=3.499pF, leaf=10.490pF, total=13.990pF
[08/07 16:13:07     33s]           wire lengths     : top=0.000um, trunk=17970.001um, leaf=54186.600um, total=72156.601um
[08/07 16:13:07     33s]           hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38528.100um, total=50487.300um
[08/07 16:13:07     33s]         Clock DAG net violations eGRPC initial state:
[08/07 16:13:07     33s]           Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:07     33s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/07 16:13:07     33s]           Trunk : target=0.537ns count=16 avg=0.280ns sd=0.151ns min=0.086ns max=0.476ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:07     33s]           Leaf  : target=0.537ns count=88 avg=0.477ns sd=0.028ns min=0.406ns max=0.538ns {0 <= 0.322ns, 5 <= 0.430ns, 43 <= 0.483ns, 29 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:07     33s]         Clock DAG library cell distribution eGRPC initial state {count}:
[08/07 16:13:07     33s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:07     33s]         Primary reporting skew groups eGRPC initial state:
[08/07 16:13:07     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:07     33s]               min path sink: rf_reg[2][29]/CLK
[08/07 16:13:07     33s]               max path sink: rf_reg[4][2]/CLK
[08/07 16:13:07     33s]         Skew group summary eGRPC initial state:
[08/07 16:13:07     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:07     33s]         Moving buffers...
[08/07 16:13:07     33s]         Violation analysis...
[08/07 16:13:07     33s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:07     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     33s] UM:*                                      Violation analysis
[08/07 16:13:07     33s]         Clock DAG stats eGRPC after moving buffers:
[08/07 16:13:07     33s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:07     33s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:07     33s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:07     33s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:07     33s]           wire capacitance : top=0.000pF, trunk=3.499pF, leaf=10.490pF, total=13.990pF
[08/07 16:13:07     33s]           wire lengths     : top=0.000um, trunk=17970.001um, leaf=54186.600um, total=72156.601um
[08/07 16:13:07     33s]           hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38528.100um, total=50487.300um
[08/07 16:13:07     33s]         Clock DAG net violations eGRPC after moving buffers:
[08/07 16:13:07     33s]           Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:07     33s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[08/07 16:13:07     33s]           Trunk : target=0.537ns count=16 avg=0.280ns sd=0.151ns min=0.086ns max=0.476ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:07     33s]           Leaf  : target=0.537ns count=88 avg=0.477ns sd=0.028ns min=0.406ns max=0.538ns {0 <= 0.322ns, 5 <= 0.430ns, 43 <= 0.483ns, 29 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:07     33s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[08/07 16:13:07     33s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:07     33s]         Primary reporting skew groups eGRPC after moving buffers:
[08/07 16:13:07     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:07     33s]               min path sink: rf_reg[2][29]/CLK
[08/07 16:13:07     33s]               max path sink: rf_reg[4][2]/CLK
[08/07 16:13:07     33s]         Skew group summary eGRPC after moving buffers:
[08/07 16:13:07     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:07     33s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:07     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:07     33s] UM:*                                      Moving buffers
[08/07 16:13:07     33s]         Initial Pass of Downsizing Clock Tree Cells...
[08/07 16:13:07     33s]         Artificially removing long paths...
[08/07 16:13:07     33s]           Artificially shortened 5 long paths. The largest offset applied was 0.004ns.
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           Skew Group Offsets:
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           -------------------------------------------------------------------------------------------------
[08/07 16:13:07     33s]           Skew Group             Num.     Num.       Offset        Max        Previous Max.    Current Max.
[08/07 16:13:07     33s]                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[08/07 16:13:07     33s]           -------------------------------------------------------------------------------------------------
[08/07 16:13:07     33s]           clk/setup_func_mode    1024        5         0.488%      0.004ns       1.365ns         1.361ns
[08/07 16:13:07     33s]           -------------------------------------------------------------------------------------------------
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           Offsets Histogram:
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           -------------------------------
[08/07 16:13:07     33s]           From (ns)    To (ns)      Count
[08/07 16:13:07     33s]           -------------------------------
[08/07 16:13:07     33s]           below          0.001        1
[08/07 16:13:07     33s]             0.001      and above      4
[08/07 16:13:07     33s]           -------------------------------
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           Mean=0.002ns Median=0.003ns Std.Dev=0.001ns
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           
[08/07 16:13:07     33s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:07     33s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:07     33s]         Modifying slew-target multiplier from 1 to 0.9
[08/07 16:13:07     33s]         Downsizing prefiltering...
[08/07 16:13:07     33s]         Downsizing prefiltering done.
[08/07 16:13:07     33s]         Downsizing: ...20% ...40% ...60% ..**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[08/07 16:13:07     33s] .80% ...100% 
[08/07 16:13:07     33s]         DoDownSizing Summary : numSized = 0, numUnchanged = 12, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 84, numSkippedDueToCloseToSkewTarget = 8
[08/07 16:13:07     33s]         CCOpt-eGRPC Downsizing: considered: 12, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 4, attempted: 8, unsuccessful: 0, sized: 0
[08/07 16:13:07     33s]         Reverting slew-target multiplier from 0.9 to 1
[08/07 16:13:07     33s]         Reverting Artificially removing long paths...
[08/07 16:13:07     33s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/07 16:13:07     33s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:07     33s]         Clock DAG stats eGRPC after downsizing:
[08/07 16:13:07     33s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:07     33s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:07     33s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:07     33s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:07     33s]           wire capacitance : top=0.000pF, trunk=3.499pF, leaf=10.490pF, total=13.990pF
[08/07 16:13:07     33s]           wire lengths     : top=0.000um, trunk=17970.001um, leaf=54186.600um, total=72156.601um
[08/07 16:13:07     33s]           hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38528.100um, total=50487.300um
[08/07 16:13:07     33s]         Clock DAG net violations eGRPC after downsizing:
[08/07 16:13:07     33s]           Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:07     33s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[08/07 16:13:07     33s]           Trunk : target=0.537ns count=16 avg=0.280ns sd=0.151ns min=0.086ns max=0.476ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:07     33s]           Leaf  : target=0.537ns count=88 avg=0.477ns sd=0.028ns min=0.406ns max=0.538ns {0 <= 0.322ns, 5 <= 0.430ns, 43 <= 0.483ns, 29 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:07     33s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[08/07 16:13:07     33s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:08     33s]         Primary reporting skew groups eGRPC after downsizing:
[08/07 16:13:08     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:08     33s]               min path sink: rf_reg[2][29]/CLK
[08/07 16:13:08     33s]               max path sink: rf_reg[4][2]/CLK
[08/07 16:13:08     33s]         Skew group summary eGRPC after downsizing:
[08/07 16:13:08     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:08     33s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:08     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:08     33s] UM:*                                      Initial Pass of Downsizing Clock Tree Cells
[08/07 16:13:08     33s]         Fixing DRVs...
[08/07 16:13:08     33s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:13:08     33s]         CCOpt-eGRPC: considered: 104, tested: 104, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         PRO Statistics: Fix DRVs (cell sizing):
[08/07 16:13:08     33s]         =======================================
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Cell changes by Net Type:
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         -------------------------------------------------------------------------------------------------
[08/07 16:13:08     33s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/07 16:13:08     33s]         -------------------------------------------------------------------------------------------------
[08/07 16:13:08     33s]         top                0            0           0            0                    0                0
[08/07 16:13:08     33s]         trunk              0            0           0            0                    0                0
[08/07 16:13:08     33s]         leaf               0            0           0            0                    0                0
[08/07 16:13:08     33s]         -------------------------------------------------------------------------------------------------
[08/07 16:13:08     33s]         Total              0            0           0            0                    0                0
[08/07 16:13:08     33s]         -------------------------------------------------------------------------------------------------
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[08/07 16:13:08     33s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Clock DAG stats eGRPC after DRV fixing:
[08/07 16:13:08     33s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:08     33s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:08     33s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:08     33s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:08     33s]           wire capacitance : top=0.000pF, trunk=3.499pF, leaf=10.490pF, total=13.990pF
[08/07 16:13:08     33s]           wire lengths     : top=0.000um, trunk=17970.001um, leaf=54186.600um, total=72156.601um
[08/07 16:13:08     33s]           hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38528.100um, total=50487.300um
[08/07 16:13:08     33s]         Clock DAG net violations eGRPC after DRV fixing:
[08/07 16:13:08     33s]           Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:08     33s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[08/07 16:13:08     33s]           Trunk : target=0.537ns count=16 avg=0.280ns sd=0.151ns min=0.086ns max=0.476ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:08     33s]           Leaf  : target=0.537ns count=88 avg=0.477ns sd=0.028ns min=0.406ns max=0.538ns {0 <= 0.322ns, 5 <= 0.430ns, 43 <= 0.483ns, 29 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:08     33s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[08/07 16:13:08     33s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:08     33s]         Primary reporting skew groups eGRPC after DRV fixing:
[08/07 16:13:08     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:08     33s]               min path sink: rf_reg[2][29]/CLK
[08/07 16:13:08     33s]               max path sink: rf_reg[4][2]/CLK
[08/07 16:13:08     33s]         Skew group summary eGRPC after DRV fixing:
[08/07 16:13:08     33s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:08     33s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:08     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:08     33s] UM:*                                      Fixing DRVs
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Slew Diagnostics: After DRV fixing
[08/07 16:13:08     33s]         ==================================
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Global Causes:
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         -------------------------------------
[08/07 16:13:08     33s]         Cause
[08/07 16:13:08     33s]         -------------------------------------
[08/07 16:13:08     33s]         DRV fixing with buffering is disabled
[08/07 16:13:08     33s]         -------------------------------------
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Top 5 overslews:
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         -----------------------------------------------------------------------------
[08/07 16:13:08     33s]         Overslew    Causes                                      Driving Pin
[08/07 16:13:08     33s]         -----------------------------------------------------------------------------
[08/07 16:13:08     33s]         0.001ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00345/Y
[08/07 16:13:08     33s]         -----------------------------------------------------------------------------
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         ------------------------------------------------------
[08/07 16:13:08     33s]         Cause                                       Occurences
[08/07 16:13:08     33s]         ------------------------------------------------------
[08/07 16:13:08     33s]         Violation below threshold for DRV sizing        1
[08/07 16:13:08     33s]         ------------------------------------------------------
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Violation diagnostics counts from the 1 nodes that have violations:
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         ------------------------------------------------------
[08/07 16:13:08     33s]         Cause                                       Occurences
[08/07 16:13:08     33s]         ------------------------------------------------------
[08/07 16:13:08     33s]         Violation below threshold for DRV sizing        1
[08/07 16:13:08     33s]         ------------------------------------------------------
[08/07 16:13:08     33s]         
[08/07 16:13:08     33s]         Reconnecting optimized routes...
[08/07 16:13:08     33s]         Reset timing graph...
[08/07 16:13:08     33s] Ignoring AAE DB Resetting ...
[08/07 16:13:08     33s]         Reset timing graph done.
[08/07 16:13:08     33s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:08     33s]         Violation analysis...
[08/07 16:13:08     33s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:08     33s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:08     33s] UM:*                                      Violation analysis
[08/07 16:13:08     33s]         Moving clock insts towards fanout...
[08/07 16:13:08     33s] End AAE Lib Interpolated Model. (MEM=1113.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:13:08     34s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[08/07 16:13:08     34s]         Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:08     34s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:08     34s] UM:*                                      Moving clock insts towards fanout
[08/07 16:13:08     34s]         Clock instances to consider for cloning: 0
[08/07 16:13:08     34s]         Reset timing graph...
[08/07 16:13:08     34s] Ignoring AAE DB Resetting ...
[08/07 16:13:08     34s]         Reset timing graph done.
[08/07 16:13:08     34s]         Set dirty flag on 14 insts, 28 nets
[08/07 16:13:08     34s] End AAE Lib Interpolated Model. (MEM=1113.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:13:08     34s]         Clock DAG stats before routing clock trees:
[08/07 16:13:08     34s]           cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:08     34s]           cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:08     34s]           cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:08     34s]           sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:08     34s]           wire capacitance : top=0.000pF, trunk=3.499pF, leaf=10.490pF, total=13.990pF
[08/07 16:13:08     34s]           wire lengths     : top=0.000um, trunk=17970.001um, leaf=54186.600um, total=72156.601um
[08/07 16:13:08     34s]           hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38528.100um, total=50487.300um
[08/07 16:13:08     34s]         Clock DAG net violations before routing clock trees:
[08/07 16:13:08     34s]           Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:08     34s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/07 16:13:08     34s]           Trunk : target=0.537ns count=16 avg=0.280ns sd=0.151ns min=0.086ns max=0.476ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:08     34s]           Leaf  : target=0.537ns count=88 avg=0.477ns sd=0.028ns min=0.406ns max=0.538ns {0 <= 0.322ns, 5 <= 0.430ns, 43 <= 0.483ns, 29 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:08     34s]         Clock DAG library cell distribution before routing clock trees {count}:
[08/07 16:13:08     34s]            Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:08     34s]         Primary reporting skew groups before routing clock trees:
[08/07 16:13:08     34s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:08     34s]               min path sink: rf_reg[2][29]/CLK
[08/07 16:13:08     34s]               max path sink: rf_reg[4][2]/CLK
[08/07 16:13:08     34s]         Skew group summary before routing clock trees:
[08/07 16:13:08     34s]           skew_group clk/setup_func_mode: insertion delay [min=1.104, max=1.365, avg=1.240, sd=0.061], skew [0.261 vs 0.278], 100% {1.104, 1.365} (wid=0.121 ws=0.105) (gid=1.322 gs=0.310)
[08/07 16:13:08     34s]       eGRPC done.
[08/07 16:13:08     34s]     Calling post conditioning for eGRPC done.
[08/07 16:13:08     34s]   eGR Post Conditioning loop iteration 0 done.
[08/07 16:13:08     34s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/07 16:13:08     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1123.0M
[08/07 16:13:08     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.047, MEM:1123.0M
[08/07 16:13:08     34s]   Leaving CCOpt scope - ClockRefiner...
[08/07 16:13:08     34s]   Assigned high priority to 0 cells.
[08/07 16:13:08     34s]   Performing Single Pass Refine Place.
[08/07 16:13:08     34s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[08/07 16:13:08     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1123.0M
[08/07 16:13:08     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1123.0M
[08/07 16:13:08     34s] z: 2, totalTracks: 1
[08/07 16:13:08     34s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:08     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1123.0M
[08/07 16:13:08     34s] Info: 103 insts are soft-fixed.
[08/07 16:13:08     34s] OPERPROF:       Starting CMU at level 4, MEM:1123.0M
[08/07 16:13:08     34s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1123.0M
[08/07 16:13:08     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1123.0M
[08/07 16:13:08     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1123.0MB).
[08/07 16:13:08     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:1123.0M
[08/07 16:13:08     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.043, MEM:1123.0M
[08/07 16:13:08     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.3
[08/07 16:13:08     34s] OPERPROF: Starting RefinePlace at level 1, MEM:1123.0M
[08/07 16:13:08     34s] *** Starting refinePlace (0:00:34.2 mem=1123.0M) ***
[08/07 16:13:08     34s] Total net bbox length = 5.884e+06 (2.866e+06 3.017e+06) (ext = 1.246e+06)
[08/07 16:13:08     34s] Info: 103 insts are soft-fixed.
[08/07 16:13:08     34s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:08     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:08     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1123.0M
[08/07 16:13:08     34s] Starting refinePlace ...
[08/07 16:13:08     34s] ** Cut row section cpu time 0:00:00.0.
[08/07 16:13:08     34s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 16:13:09     34s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1126.6MB) @(0:00:34.2 - 0:00:35.0).
[08/07 16:13:09     34s] Move report: preRPlace moves 61 insts, mean move: 5.94 um, max move: 14.40 um
[08/07 16:13:09     34s] 	Max move on inst (U8444): (4884.00, 4752.00) --> (4869.60, 4752.00)
[08/07 16:13:09     34s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NAND3X1
[08/07 16:13:09     34s] 	Violation at original loc: Placement Blockage Violation
[08/07 16:13:09     34s] wireLenOptFixPriorityInst 1024 inst fixed
[08/07 16:13:09     35s] 
[08/07 16:13:09     35s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:13:09     35s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:09     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1126.6MB) @(0:00:35.0 - 0:00:35.5).
[08/07 16:13:09     35s] Move report: Detail placement moves 61 insts, mean move: 5.94 um, max move: 14.40 um
[08/07 16:13:09     35s] 	Max move on inst (U8444): (4884.00, 4752.00) --> (4869.60, 4752.00)
[08/07 16:13:09     35s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1126.6MB
[08/07 16:13:09     35s] Statistics of distance of Instance movement in refine placement:
[08/07 16:13:09     35s]   maximum (X+Y) =        14.40 um
[08/07 16:13:09     35s]   inst (U8444) with max move: (4884, 4752) -> (4869.6, 4752)
[08/07 16:13:09     35s]   mean    (X+Y) =         5.94 um
[08/07 16:13:09     35s] Summary Report:
[08/07 16:13:09     35s] Instances move: 61 (out of 27923 movable)
[08/07 16:13:09     35s] Instances flipped: 0
[08/07 16:13:09     35s] Mean displacement: 5.94 um
[08/07 16:13:09     35s] Max displacement: 14.40 um (Instance: U8444) (4884, 4752) -> (4869.6, 4752)
[08/07 16:13:09     35s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NAND3X1
[08/07 16:13:09     35s] 	Violation at original loc: Placement Blockage Violation
[08/07 16:13:09     35s] Total instances moved : 61
[08/07 16:13:09     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.230, REAL:1.238, MEM:1126.6M
[08/07 16:13:09     35s] Total net bbox length = 5.884e+06 (2.867e+06 3.017e+06) (ext = 1.246e+06)
[08/07 16:13:09     35s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1126.6MB
[08/07 16:13:09     35s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1126.6MB) @(0:00:34.2 - 0:00:35.5).
[08/07 16:13:09     35s] *** Finished refinePlace (0:00:35.5 mem=1126.6M) ***
[08/07 16:13:09     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.3
[08/07 16:13:09     35s] OPERPROF: Finished RefinePlace at level 1, CPU:1.280, REAL:1.294, MEM:1126.6M
[08/07 16:13:09     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1126.6M
[08/07 16:13:09     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.047, MEM:1126.6M
[08/07 16:13:09     35s]   Moved 11, flipped 0 and cell swapped 0 of 1127 clock instance(s) during refinement.
[08/07 16:13:09     35s]   The largest move was 9.6 microns for rf_reg[10][31].
[08/07 16:13:09     35s]   Moved 0 and flipped 0 of 103 clock instances (excluding sinks) during refinement
[08/07 16:13:09     35s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[08/07 16:13:09     35s]   Moved 11 and flipped 0 of 1024 clock sinks during refinement.
[08/07 16:13:09     35s]   The largest move for clock sinks was 9.6 microns. The inst with this movement was rf_reg[10][31]
[08/07 16:13:09     35s]   Revert refine place priority changes on 0 cells.
[08/07 16:13:09     35s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/07 16:13:09     35s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:09     35s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 16:13:09     35s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.7 real=0:00:02.7)
[08/07 16:13:09     35s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:09     35s] UM:*                                      CCOpt::Phase::eGRPC
[08/07 16:13:09     35s]   CCOpt::Phase::Routing...
[08/07 16:13:09     35s]   Clock implementation routing...
[08/07 16:13:09     35s]     Leaving CCOpt scope - Routing Tools...
[08/07 16:13:09     35s] Net route status summary:
[08/07 16:13:09     35s]   Clock:       104 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=104, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:09     35s]   Non-clock: 28335 (unrouted=101, trialRouted=28234, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=34, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:09     35s]     Routing using eGR in eGR->NR Step...
[08/07 16:13:09     35s]       Early Global Route - eGR->NR step...
[08/07 16:13:09     35s] (ccopt eGR): There are 104 nets for routing of which 104 have one or more fixed wires.
[08/07 16:13:09     35s] (ccopt eGR): Start to route 104 all nets
[08/07 16:13:09     35s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Started Loading and Dumping File ( Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Reading DB...
[08/07 16:13:09     35s] (I)       Read data from FE... (mem=1117.1M)
[08/07 16:13:09     35s] (I)       Read nodes and places... (mem=1117.1M)
[08/07 16:13:09     35s] (I)       Done Read nodes and places (cpu=0.020s, mem=1117.1M)
[08/07 16:13:09     35s] (I)       Read nets... (mem=1117.1M)
[08/07 16:13:09     35s] (I)       Done Read nets (cpu=0.070s, mem=1117.1M)
[08/07 16:13:09     35s] (I)       Done Read data from FE (cpu=0.090s, mem=1117.1M)
[08/07 16:13:09     35s] (I)       before initializing RouteDB syMemory usage = 1117.1 MB
[08/07 16:13:09     35s] (I)       Clean congestion better: true
[08/07 16:13:09     35s] (I)       Estimate vias on DPT layer: true
[08/07 16:13:09     35s] (I)       Clean congestion LA rounds: 5
[08/07 16:13:09     35s] (I)       Layer constraints as soft constraints: true
[08/07 16:13:09     35s] (I)       Soft top layer         : true
[08/07 16:13:09     35s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[08/07 16:13:09     35s] (I)       Better NDR handling    : true
[08/07 16:13:09     35s] (I)       Routing cost fix for NDR handling: true
[08/07 16:13:09     35s] (I)       Update initial WL after Phase 1a: true
[08/07 16:13:09     35s] (I)       Block tracks for preroutes: true
[08/07 16:13:09     35s] (I)       Assign IRoute by net group key: true
[08/07 16:13:09     35s] (I)       Block unroutable channels: true
[08/07 16:13:09     35s] (I)       Block unroutable channel fix: true
[08/07 16:13:09     35s] (I)       Block unroutable channels 3D: true
[08/07 16:13:09     35s] (I)       Check blockage within NDR space in TA: true
[08/07 16:13:09     35s] (I)       Handle EOL spacing     : true
[08/07 16:13:09     35s] (I)       Honor MSV route constraint: false
[08/07 16:13:09     35s] (I)       Maximum routing layer  : 3
[08/07 16:13:09     35s] (I)       Minimum routing layer  : 2
[08/07 16:13:09     35s] (I)       Supply scale factor H  : 1.00
[08/07 16:13:09     35s] (I)       Supply scale factor V  : 1.00
[08/07 16:13:09     35s] (I)       Tracks used by clock wire: 0
[08/07 16:13:09     35s] (I)       Reverse direction      : 
[08/07 16:13:09     35s] (I)       Honor partition pin guides: true
[08/07 16:13:09     35s] (I)       Route selected nets only: true
[08/07 16:13:09     35s] (I)       Route secondary PG pins: false
[08/07 16:13:09     35s] (I)       Second PG max fanout   : 2147483647
[08/07 16:13:09     35s] (I)       Refine MST             : true
[08/07 16:13:09     35s] (I)       Honor PRL              : true
[08/07 16:13:09     35s] (I)       Strong congestion aware: true
[08/07 16:13:09     35s] (I)       Improved initial location for IRoutes: true
[08/07 16:13:09     35s] (I)       Multi panel TA         : true
[08/07 16:13:09     35s] (I)       Penalize wire overlap  : true
[08/07 16:13:09     35s] (I)       Expand small instance blockage: true
[08/07 16:13:09     35s] (I)       Reduce via in TA       : true
[08/07 16:13:09     35s] (I)       SS-aware routing       : true
[08/07 16:13:09     35s] (I)       Improve tree edge sharing: true
[08/07 16:13:09     35s] (I)       Improve 2D via estimation: true
[08/07 16:13:09     35s] (I)       Refine Steiner tree    : true
[08/07 16:13:09     35s] (I)       Build spine tree       : true
[08/07 16:13:09     35s] (I)       Model pass through capacity: true
[08/07 16:13:09     35s] (I)       Extend blockages by a half GCell: true
[08/07 16:13:09     35s] (I)       Partial layer blockage modeling: true
[08/07 16:13:09     35s] (I)       Consider pin shapes    : true
[08/07 16:13:09     35s] (I)       Consider pin shapes for all nodes: true
[08/07 16:13:09     35s] (I)       Consider NR APA        : true
[08/07 16:13:09     35s] (I)       Consider IO pin shape  : true
[08/07 16:13:09     35s] (I)       Fix pin connection bug : true
[08/07 16:13:09     35s] (I)       Consider layer RC for local wires: true
[08/07 16:13:09     35s] (I)       LA-aware pin escape length: 2
[08/07 16:13:09     35s] (I)       Split for must join    : true
[08/07 16:13:09     35s] (I)       Route guide main branches file: /tmp/innovus_temp_54183_rivendell.ecen.okstate.edu_rjridle_fQOekI/.rgfmcyFju.trunk.1
[08/07 16:13:09     35s] (I)       Route guide min downstream WL type: SUBTREE
[08/07 16:13:09     35s] (I)       Routing effort level   : 10000
[08/07 16:13:09     35s] (I)       Special modeling for N7: 0
[08/07 16:13:09     35s] (I)       Special modeling for N6: 0
[08/07 16:13:09     35s] (I)       N3 special modeling    : 0
[08/07 16:13:09     35s] (I)       Special modeling for N5 v6: 0
[08/07 16:13:09     35s] (I)       Special settings for S3: 0
[08/07 16:13:09     35s] (I)       Special settings for S4: 0
[08/07 16:13:09     35s] (I)       Special settings for S5 v2: 0
[08/07 16:13:09     35s] (I)       Special settings for S7: 0
[08/07 16:13:09     35s] (I)       Special settings for S8: 0
[08/07 16:13:09     35s] (I)       Prefer layer length threshold: 8
[08/07 16:13:09     35s] (I)       Overflow penalty cost  : 10
[08/07 16:13:09     35s] (I)       A-star cost            : 0.30
[08/07 16:13:09     35s] (I)       Misalignment cost      : 10.00
[08/07 16:13:09     35s] (I)       Threshold for short IRoute: 6
[08/07 16:13:09     35s] (I)       Via cost during post routing: 1.00
[08/07 16:13:09     35s] (I)       source-to-sink ratio   : 0.30
[08/07 16:13:09     35s] (I)       Scenic ratio bound     : 3.00
[08/07 16:13:09     35s] (I)       Segment layer relax scenic ratio: 1.25
[08/07 16:13:09     35s] (I)       Source-sink aware LA ratio: 0.50
[08/07 16:13:09     35s] (I)       PG-aware similar topology routing: true
[08/07 16:13:09     35s] (I)       Maze routing via cost fix: true
[08/07 16:13:09     35s] (I)       Apply PRL on PG terms  : true
[08/07 16:13:09     35s] (I)       Apply PRL on obs objects: true
[08/07 16:13:09     35s] (I)       Handle range-type spacing rules: true
[08/07 16:13:09     35s] (I)       Apply function for special wires: true
[08/07 16:13:09     35s] (I)       Layer by layer blockage reading: true
[08/07 16:13:09     35s] (I)       Offset calculation fix : true
[08/07 16:13:09     35s] (I)       Parallel spacing query fix: true
[08/07 16:13:09     35s] (I)       Force source to root IR: true
[08/07 16:13:09     35s] (I)       Layer Weights          : L2:4 L3:2.5
[08/07 16:13:09     35s] (I)       Route stripe layer range: 
[08/07 16:13:09     35s] (I)       Honor partition fences : 
[08/07 16:13:09     35s] (I)       Honor partition pin    : 
[08/07 16:13:09     35s] (I)       Honor partition fences with feedthrough: 
[08/07 16:13:09     35s] (I)       Do not relax to DPT layer: true
[08/07 16:13:09     35s] (I)       Pass through capacity modeling: true
[08/07 16:13:09     35s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:13:09     35s] (I)       Use row-based GCell size
[08/07 16:13:09     35s] (I)       Use row-based GCell align
[08/07 16:13:09     35s] (I)       GCell unit size   : 30000
[08/07 16:13:09     35s] (I)       GCell multiplier  : 1
[08/07 16:13:09     35s] (I)       GCell row height  : 30000
[08/07 16:13:09     35s] (I)       Actual row height : 30000
[08/07 16:13:09     35s] (I)       GCell align ref   : 40800 42000
[08/07 16:13:09     35s] [NR-eGR] Track table information for default rule: 
[08/07 16:13:09     35s] [NR-eGR] metal1 has no routable track
[08/07 16:13:09     35s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:13:09     35s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:13:09     35s] (I)       ===========================================================================
[08/07 16:13:09     35s] (I)       == Report All Rule Vias ==
[08/07 16:13:09     35s] (I)       ===========================================================================
[08/07 16:13:09     35s] (I)        Via Rule : (Default)
[08/07 16:13:09     35s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:13:09     35s] (I)       ---------------------------------------------------------------------------
[08/07 16:13:09     35s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:13:09     35s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:13:09     35s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:13:09     35s] (I)       ===========================================================================
[08/07 16:13:09     35s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] [NR-eGR] Read 408 PG shapes
[08/07 16:13:09     35s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:13:09     35s] [NR-eGR] #Instance Blockages : 3148
[08/07 16:13:09     35s] [NR-eGR] #PG Blockages       : 408
[08/07 16:13:09     35s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:13:09     35s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:13:09     35s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:13:09     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:13:09     35s] (I)       readDataFromPlaceDB
[08/07 16:13:09     35s] (I)       Read net information..
[08/07 16:13:09     35s] [NR-eGR] Read numTotalNets=28338  numIgnoredNets=28234
[08/07 16:13:09     35s] (I)       Read testcase time = 0.000 seconds
[08/07 16:13:09     35s] 
[08/07 16:13:09     35s] [NR-eGR] Connected 0 must-join pins/ports
[08/07 16:13:09     35s] (I)       early_global_route_priority property id does not exist.
[08/07 16:13:09     35s] (I)       Start initializing grid graph
[08/07 16:13:09     35s] (I)       End initializing grid graph
[08/07 16:13:09     35s] (I)       Model blockages into capacity
[08/07 16:13:09     35s] (I)       Read Num Blocks=27267  Num Prerouted Wires=0  Num CS=0
[08/07 16:13:09     35s] (I)       Started Modeling ( Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Started Modeling Layer 1 ( Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Started Modeling Layer 2 ( Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Layer 1 (V) : #blockages 27267 : #preroutes 0
[08/07 16:13:09     35s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Started Modeling Layer 3 ( Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:13:09     35s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:09     35s] (I)       -- layer congestion ratio --
[08/07 16:13:09     35s] (I)       Layer 1 : 0.100000
[08/07 16:13:09     35s] (I)       Layer 2 : 0.700000
[08/07 16:13:09     35s] (I)       Layer 3 : 0.700000
[08/07 16:13:09     35s] (I)       ----------------------------
[08/07 16:13:09     35s] (I)       Moved 0 terms for better access 
[08/07 16:13:09     35s] (I)       Number of ignored nets = 0
[08/07 16:13:09     35s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:13:09     35s] (I)       Number of clock nets = 104.  Ignored: No
[08/07 16:13:09     35s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:13:09     35s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:13:09     35s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:13:09     35s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:13:09     35s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:13:09     35s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:13:09     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:13:09     35s] [NR-eGR] There are 104 clock nets ( 0 with NDR ).
[08/07 16:13:09     35s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1117.1 MB
[08/07 16:13:09     35s] (I)       Ndr track 0 does not exist
[08/07 16:13:09     35s] (I)       Layer1  viaCost=200.00
[08/07 16:13:09     35s] (I)       Layer2  viaCost=100.00
[08/07 16:13:10     35s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:13:10     35s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:13:10     35s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:13:10     35s] (I)       Site width          :  2400  (dbu)
[08/07 16:13:10     35s] (I)       Row height          : 30000  (dbu)
[08/07 16:13:10     35s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:13:10     35s] (I)       GCell width         : 30000  (dbu)
[08/07 16:13:10     35s] (I)       GCell height        : 30000  (dbu)
[08/07 16:13:10     35s] (I)       Grid                :   200   200     3
[08/07 16:13:10     35s] (I)       Layer numbers       :     1     2     3
[08/07 16:13:10     35s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:13:10     35s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:13:10     35s] (I)       Default wire width  :   900   900  1500
[08/07 16:13:10     35s] (I)       Default wire space  :   900   900   900
[08/07 16:13:10     35s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:13:10     35s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:13:10     35s] (I)       First track coord   :     0  1200  1500
[08/07 16:13:10     35s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:13:10     35s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:13:10     35s] (I)       Num of masks        :     1     1     1
[08/07 16:13:10     35s] (I)       Num of trim masks   :     0     0     0
[08/07 16:13:10     35s] (I)       --------------------------------------------------------
[08/07 16:13:10     35s] 
[08/07 16:13:10     35s] [NR-eGR] ============ Routing rule table ============
[08/07 16:13:10     35s] [NR-eGR] Rule id: 0  Nets: 104 
[08/07 16:13:10     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:13:10     35s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:13:10     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:13:10     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:13:10     35s] [NR-eGR] ========================================
[08/07 16:13:10     35s] [NR-eGR] 
[08/07 16:13:10     35s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:13:10     35s] (I)       blocked tracks on layer2 : = 21789 / 500000 (4.36%)
[08/07 16:13:10     35s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:13:10     35s] (I)       After initializing earlyGlobalRoute syMemory usage = 1117.1 MB
[08/07 16:13:10     35s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Started Global Routing ( Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       ============= Initialization =============
[08/07 16:13:10     35s] (I)       totalPins=1230  totalGlobalPin=1185 (96.34%)
[08/07 16:13:10     35s] (I)       Started Build MST ( Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Generate topology with single threads
[08/07 16:13:10     35s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       total 2D Cap : 885415 = (400000 H, 485415 V)
[08/07 16:13:10     35s] [NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 3]
[08/07 16:13:10     35s] (I)       ============  Phase 1a Route ============
[08/07 16:13:10     35s] (I)       Started Phase 1a ( Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Usage: 2340 = (1167 H, 1173 V) = (0.29% H, 0.24% V) = (3.501e+04um H, 3.519e+04um V)
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] (I)       ============  Phase 1b Route ============
[08/07 16:13:10     35s] (I)       Usage: 2340 = (1167 H, 1173 V) = (0.29% H, 0.24% V) = (3.501e+04um H, 3.519e+04um V)
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.020000e+04um
[08/07 16:13:10     35s] (I)       ============  Phase 1c Route ============
[08/07 16:13:10     35s] (I)       Usage: 2340 = (1167 H, 1173 V) = (0.29% H, 0.24% V) = (3.501e+04um H, 3.519e+04um V)
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] (I)       ============  Phase 1d Route ============
[08/07 16:13:10     35s] (I)       Usage: 2340 = (1167 H, 1173 V) = (0.29% H, 0.24% V) = (3.501e+04um H, 3.519e+04um V)
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] (I)       ============  Phase 1e Route ============
[08/07 16:13:10     35s] (I)       Started Phase 1e ( Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Usage: 2340 = (1167 H, 1173 V) = (0.29% H, 0.24% V) = (3.501e+04um H, 3.519e+04um V)
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.020000e+04um
[08/07 16:13:10     35s] [NR-eGR] 
[08/07 16:13:10     35s] (I)       ============  Phase 1f Route ============
[08/07 16:13:10     35s] (I)       Usage: 2340 = (1167 H, 1173 V) = (0.29% H, 0.24% V) = (3.501e+04um H, 3.519e+04um V)
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] (I)       ============  Phase 1g Route ============
[08/07 16:13:10     35s] (I)       Started Post Routing ( Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Usage: 2332 = (1151 H, 1181 V) = (0.29% H, 0.24% V) = (3.453e+04um H, 3.543e+04um V)
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Running layer assignment with 1 threads
[08/07 16:13:10     35s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       
[08/07 16:13:10     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:13:10     35s] [NR-eGR]                        OverCon            
[08/07 16:13:10     35s] [NR-eGR]                         #Gcell     %Gcell
[08/07 16:13:10     35s] [NR-eGR]       Layer                (0)    OverCon 
[08/07 16:13:10     35s] [NR-eGR] ----------------------------------------------
[08/07 16:13:10     35s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 16:13:10     35s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[08/07 16:13:10     35s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[08/07 16:13:10     35s] [NR-eGR] ----------------------------------------------
[08/07 16:13:10     35s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[08/07 16:13:10     35s] [NR-eGR] 
[08/07 16:13:10     35s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       total 2D Cap : 887289 = (400000 H, 487289 V)
[08/07 16:13:10     35s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 16:13:10     35s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 16:13:10     35s] (I)       ============= track Assignment ============
[08/07 16:13:10     35s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Started Greedy Track Assignment ( Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:13:10     35s] (I)       Running track assignment with 1 threads
[08/07 16:13:10     35s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] (I)       Run Multi-thread track assignment
[08/07 16:13:10     35s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:10     35s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 82997
[08/07 16:13:10     35s] [NR-eGR] metal2  (2V) length: 2.829798e+06um, number of vias: 122075
[08/07 16:13:10     35s] [NR-eGR] metal3  (3H) length: 2.557133e+06um, number of vias: 0
[08/07 16:13:10     35s] [NR-eGR] Total length: 5.386931e+06um, number of vias: 205072
[08/07 16:13:10     35s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:10     35s] [NR-eGR] Total eGR-routed clock nets wire length: 7.218600e+04um 
[08/07 16:13:10     35s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:10     35s] [NR-eGR] Report for selected net(s) only.
[08/07 16:13:10     35s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1230
[08/07 16:13:10     35s] [NR-eGR] metal2  (2V) length: 3.577800e+04um, number of vias: 1779
[08/07 16:13:10     35s] [NR-eGR] metal3  (3H) length: 3.640800e+04um, number of vias: 0
[08/07 16:13:10     35s] [NR-eGR] Total length: 7.218600e+04um, number of vias: 3009
[08/07 16:13:10     35s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:10     35s] [NR-eGR] Total routed clock nets wire length: 7.218600e+04um, number of vias: 3009
[08/07 16:13:10     35s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:10     35s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1117.07 MB )
[08/07 16:13:10     35s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_54183_rivendell.ecen.okstate.edu_rjridle_fQOekI/.rgfmcyFju
[08/07 16:13:10     35s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 16:13:10     35s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:10     35s] UM:*                                      Early Global Route - eGR->NR step
[08/07 16:13:10     35s]     Routing using eGR in eGR->NR Step done.
[08/07 16:13:10     35s]     Routing using NR in eGR->NR Step...
[08/07 16:13:10     35s] 
[08/07 16:13:10     35s] CCOPT: Preparing to route 104 clock nets with NanoRoute.
[08/07 16:13:10     35s]   All net are default rule.
[08/07 16:13:10     35s]   Removed pre-existing routes for 104 nets.
[08/07 16:13:10     35s]   Preferred NanoRoute mode settings: Current
[08/07 16:13:10     35s] -routeTopRoutingLayer 0
[08/07 16:13:10     35s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/07 16:13:10     35s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[08/07 16:13:10     35s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[08/07 16:13:10     35s]       Clock detailed routing...
[08/07 16:13:10     35s]         NanoRoute...
[08/07 16:13:10     36s] % Begin globalDetailRoute (date=08/07 16:13:10, mem=888.0M)
[08/07 16:13:10     36s] 
[08/07 16:13:10     36s] globalDetailRoute
[08/07 16:13:10     36s] 
[08/07 16:13:10     36s] #setNanoRouteMode -drouteAutoStop false
[08/07 16:13:10     36s] #setNanoRouteMode -drouteEndIteration 20
[08/07 16:13:10     36s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[08/07 16:13:10     36s] #setNanoRouteMode -routeSelectedNetOnly true
[08/07 16:13:10     36s] #setNanoRouteMode -routeTopRoutingLayer 3
[08/07 16:13:10     36s] #setNanoRouteMode -routeWithEco true
[08/07 16:13:10     36s] #setNanoRouteMode -routeWithLithoDriven false
[08/07 16:13:10     36s] #setNanoRouteMode -routeWithSiDriven false
[08/07 16:13:10     36s] #setNanoRouteMode -routeWithTimingDriven false
[08/07 16:13:10     36s] ### Time Record (globalDetailRoute) is installed.
[08/07 16:13:10     36s] #Start globalDetailRoute on Fri Aug  7 16:13:10 2020
[08/07 16:13:10     36s] #
[08/07 16:13:10     36s] ### Time Record (Pre Callback) is installed.
[08/07 16:13:10     36s] ### Time Record (Pre Callback) is uninstalled.
[08/07 16:13:10     36s] ### Time Record (DB Import) is installed.
[08/07 16:13:10     36s] ### Time Record (Timing Data Generation) is installed.
[08/07 16:13:10     36s] ### Time Record (Timing Data Generation) is uninstalled.
[08/07 16:13:10     36s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[31] of net io_instr[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[30] of net io_instr[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[29] of net io_instr[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[28] of net io_instr[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[27] of net io_instr[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[26] of net io_instr[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[25] of net io_instr[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[24] of net io_instr[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[23] of net io_instr[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[22] of net io_instr[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[21] of net io_instr[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[20] of net io_instr[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[19] of net io_instr[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[18] of net io_instr[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[17] of net io_instr[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[16] of net io_instr[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[15] of net io_instr[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/io_instr[14] of net io_instr[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[08/07 16:13:10     36s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[08/07 16:13:10     36s] #To increase the message display limit, refer to the product command reference manual.
[08/07 16:13:10     36s] ### Net info: total nets: 28439
[08/07 16:13:10     36s] ### Net info: dirty nets: 104
[08/07 16:13:10     36s] ### Net info: marked as disconnected nets: 0
[08/07 16:13:10     36s] #num needed restored net=0
[08/07 16:13:10     36s] #need_extraction net=0 (total=28439)
[08/07 16:13:10     36s] ### Net info: fully routed nets: 0
[08/07 16:13:10     36s] ### Net info: trivial (< 2 pins) nets: 101
[08/07 16:13:10     36s] ### Net info: unrouted nets: 28338
[08/07 16:13:10     36s] ### Net info: re-extraction nets: 0
[08/07 16:13:10     36s] ### Net info: selected nets: 104
[08/07 16:13:10     36s] ### Net info: ignored nets: 0
[08/07 16:13:10     36s] ### Net info: skip routing nets: 0
[08/07 16:13:10     36s] ### Time Record (DB Import) is uninstalled.
[08/07 16:13:10     36s] #NanoRoute Version 19.15-s075_1 NR200630-1046/19_15-UB
[08/07 16:13:10     36s] #RTESIG:78da8d93b14ec330108699798a53da214834f1d97112af4820b150a880d52aed254a9bc4
[08/07 16:13:10     36s] #       95e354eadb63602d712c6ff7e9bf4fbfecc5f2f3710311aa04e56a6085d4082f1bce582e
[08/07 16:13:10     36s] #       d80a5996a7a8b41f7d3c44b78be5faf51d4506d5b61d08e22f63da7b1807b23090734d5f
[08/07 16:13:10     36s] #       dffd319c33f0376e7a4735d9eb8c12e0ec381593951c22674ea635f525827870d60fafa2
[08/07 16:13:10     36s] #       65268256aa287d9c5fe9a3a81fbbab103211f442c173503c29d9cf81b86acdd6fd43e632
[08/07 16:13:10     36s] #       e8854285e531c36206c40b8852d79dd2a6efcd791cb4a3eea46586a5d0b63953bfa7b64d
[08/07 16:13:10     36s] #       68477d628e83db3a4a683f6a7bb0cdbe255dbdade9f89c26b6aebadde5e9304eb78e1205
[08/07 16:13:10     36s] #       44bf56939dcac26b9d4520ac503cd87c997110d30fcb332a9c2367ec9279b8f132c739d0
[08/07 16:13:10     36s] #       e49fb9f906b6c8164f
[08/07 16:13:10     36s] #
[08/07 16:13:10     36s] #Skip comparing routing design signature in db-snapshot flow
[08/07 16:13:10     36s] #RTESIG:78da8d93b14ec330108699798a53da214834f1d97112af4820b150a80a6b54da4b94d689
[08/07 16:13:10     36s] #       2bc7a9d4b7c7c0c250e25adeeed37f9feeecd9fce3710511aa04e5626085ac105e569cb1
[08/07 16:13:10     36s] #       5cb005b22c4f5155bef4fe10ddcee6cbd7358a0cea8d1e08e24f63f43d8c035918c8b9b6
[08/07 16:13:10     36s] #       6fee7e19ce19f81bb7bda386ec65460970769c8ac94a0e913347a34d738e201e9cf5c58b
[08/07 16:13:10     36s] #       689989a0952a4a1fe75bfa28eac7ee22844c04bd50f01c144f4af67d20aeb5d9b87fc85c
[08/07 16:13:10     36s] #       06bd50a8b03c66585c01f102a2d475c7b4ed7b731a87ca5177ac6486a5a86c7ba27e475a
[08/07 16:13:10     36s] #       27b4a53e3187c16d1c25b41b2bbbb7ed4e5355bf2de9f09c26b6a9bbedf9693f4e4f1d25
[08/07 16:13:10     36s] #       0a887eac26672a0baf751281b05cfc099b020bc5832b2a330e62fa057a468573e415bd64
[08/07 16:13:10     36s] #       1e5e4d99e335d0e4e7baf90241322300
[08/07 16:13:10     36s] #
[08/07 16:13:10     36s] ### Time Record (Global Routing) is installed.
[08/07 16:13:10     36s] ### Time Record (Global Routing) is uninstalled.
[08/07 16:13:10     36s] ### Time Record (Data Preparation) is installed.
[08/07 16:13:10     36s] #Start routing data preparation on Fri Aug  7 16:13:10 2020
[08/07 16:13:10     36s] #
[08/07 16:13:10     36s] #Minimum voltage of a net in the design = 0.000.
[08/07 16:13:10     36s] #Maximum voltage of a net in the design = 5.000.
[08/07 16:13:10     36s] #Voltage range [0.000 - 5.000] has 28437 nets.
[08/07 16:13:10     36s] #Voltage range [5.000 - 5.000] has 1 net.
[08/07 16:13:10     36s] #Voltage range [0.000 - 0.000] has 1 net.
[08/07 16:13:10     36s] ### Time Record (Cell Pin Access) is installed.
[08/07 16:13:11     36s] ### Time Record (Cell Pin Access) is uninstalled.
[08/07 16:13:11     36s] # metal1       H   Track-Pitch = 3.0000    Line-2-Via Pitch = 1.9500
[08/07 16:13:11     36s] # metal2       V   Track-Pitch = 2.4000    Line-2-Via Pitch = 1.9500
[08/07 16:13:11     36s] # metal3       H   Track-Pitch = 3.0000    Line-2-Via Pitch = 2.5500
[08/07 16:13:11     37s] #Regenerating Ggrids automatically.
[08/07 16:13:11     37s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.4000.
[08/07 16:13:11     37s] #Using automatically generated G-grids.
[08/07 16:13:11     37s] #Done routing data preparation.
[08/07 16:13:11     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 925.97 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### Time Record (Data Preparation) is uninstalled.
[08/07 16:13:11     37s] ### Time Record (Special Wire Merging) is installed.
[08/07 16:13:11     37s] #Merging special wires: starts on Fri Aug  7 16:13:11 2020 with memory = 926.05 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:926.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### Time Record (Special Wire Merging) is uninstalled.
[08/07 16:13:11     37s] #reading routing guides ......
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Finished routing data preparation on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Cpu time = 00:00:00
[08/07 16:13:11     37s] #Elapsed time = 00:00:00
[08/07 16:13:11     37s] #Increased memory = 8.05 (MB)
[08/07 16:13:11     37s] #Total memory = 926.23 (MB)
[08/07 16:13:11     37s] #Peak memory = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### Time Record (Global Routing) is installed.
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Start global routing on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Start global routing initialization on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Number of eco nets is 0
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Start global routing data preparation on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### build_merged_routing_blockage_rect_list starts on Fri Aug  7 16:13:11 2020 with memory = 926.38 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:926.4 MB, peak:958.6 MB
[08/07 16:13:11     37s] #Start routing resource analysis on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### init_is_bin_blocked starts on Fri Aug  7 16:13:11 2020 with memory = 926.41 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:926.4 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Aug  7 16:13:11 2020 with memory = 927.05 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### adjust_flow_cap starts on Fri Aug  7 16:13:11 2020 with memory = 927.11 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### adjust_partial_route_blockage starts on Fri Aug  7 16:13:11 2020 with memory = 927.11 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### set_via_blocked starts on Fri Aug  7 16:13:11 2020 with memory = 927.11 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### copy_flow starts on Fri Aug  7 16:13:11 2020 with memory = 927.11 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] #Routing resource analysis is done on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### report_flow_cap starts on Fri Aug  7 16:13:11 2020 with memory = 927.11 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #  Resource Analysis:
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/07 16:13:11     37s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/07 16:13:11     37s] #  --------------------------------------------------------------
[08/07 16:13:11     37s] #  metal1         H        1988          12       15625    39.34%
[08/07 16:13:11     37s] #  metal2         V        2472          28       15625     0.00%
[08/07 16:13:11     37s] #  metal3         H        2000           0       15625     0.00%
[08/07 16:13:11     37s] #  --------------------------------------------------------------
[08/07 16:13:11     37s] #  Total                   6460       0.57%       46875    13.11%
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### analyze_m2_tracks starts on Fri Aug  7 16:13:11 2020 with memory = 927.12 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### report_initial_resource starts on Fri Aug  7 16:13:11 2020 with memory = 927.12 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### mark_pg_pins_accessibility starts on Fri Aug  7 16:13:11 2020 with memory = 927.12 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### set_net_region starts on Fri Aug  7 16:13:11 2020 with memory = 927.12 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:927.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Global routing data preparation is done on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.14 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### prepare_level starts on Fri Aug  7 16:13:11 2020 with memory = 927.15 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #Routing guide is on.
[08/07 16:13:11     37s] ### init level 1 starts on Fri Aug  7 16:13:11 2020 with memory = 927.16 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:927.2 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### Level 1 hgrid = 125 X 125
[08/07 16:13:11     37s] ### prepare_level_flow starts on Fri Aug  7 16:13:11 2020 with memory = 927.19 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:927.2 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:927.2 MB, peak:958.6 MB
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Global routing initialization is done on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.19 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #start global routing iteration 1...
[08/07 16:13:11     37s] ### init_flow_edge starts on Fri Aug  7 16:13:11 2020 with memory = 927.25 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:929.7 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### routing at level 1 (topmost level) iter 0
[08/07 16:13:11     37s] ### measure_qor starts on Fri Aug  7 16:13:11 2020 with memory = 930.22 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### measure_congestion starts on Fri Aug  7 16:13:11 2020 with memory = 930.22 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:930.2 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:930.2 MB, peak:958.6 MB
[08/07 16:13:11     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.23 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #start global routing iteration 2...
[08/07 16:13:11     37s] ### routing at level 1 (topmost level) iter 1
[08/07 16:13:11     37s] ### measure_qor starts on Fri Aug  7 16:13:11 2020 with memory = 930.34 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### measure_congestion starts on Fri Aug  7 16:13:11 2020 with memory = 930.34 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:930.3 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:930.3 MB, peak:958.6 MB
[08/07 16:13:11     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.34 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #start global routing iteration 3...
[08/07 16:13:11     37s] ### routing at level 1 (topmost level) iter 2
[08/07 16:13:11     37s] ### measure_qor starts on Fri Aug  7 16:13:11 2020 with memory = 930.34 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### measure_congestion starts on Fri Aug  7 16:13:11 2020 with memory = 930.34 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:930.3 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:930.3 MB, peak:958.6 MB
[08/07 16:13:11     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.34 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### route_end starts on Fri Aug  7 16:13:11 2020 with memory = 930.34 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Total number of trivial nets (e.g. < 2 pins) = 101 (skipped).
[08/07 16:13:11     37s] #Total number of selected nets for routing = 104.
[08/07 16:13:11     37s] #Total number of unselected nets (but routable) for routing = 28234 (skipped).
[08/07 16:13:11     37s] #Total number of nets in the design = 28439.
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #28234 skipped nets do not have any wires.
[08/07 16:13:11     37s] #104 routable nets have only global wires.
[08/07 16:13:11     37s] #104 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Routed net constraints summary:
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #      Default          104            104               0  
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #        Total          104            104               0  
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Routing constraints summary of the whole design:
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #      Default          104            104           28234  
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #        Total          104            104           28234  
[08/07 16:13:11     37s] #---------------------------------------------------------
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### cal_base_flow starts on Fri Aug  7 16:13:11 2020 with memory = 930.35 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### init_flow_edge starts on Fri Aug  7 16:13:11 2020 with memory = 930.35 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:932.4 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### cal_flow starts on Fri Aug  7 16:13:11 2020 with memory = 932.45 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:932.5 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:932.5 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### report_overcon starts on Fri Aug  7 16:13:11 2020 with memory = 932.46 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #                 OverCon          
[08/07 16:13:11     37s] #                  #Gcell    %Gcell
[08/07 16:13:11     37s] #     Layer           (1)   OverCon  Flow/Cap
[08/07 16:13:11     37s] #  ----------------------------------------------
[08/07 16:13:11     37s] #  metal1        0(0.00%)   (0.00%)     0.47  
[08/07 16:13:11     37s] #  metal2        0(0.00%)   (0.00%)     0.06  
[08/07 16:13:11     37s] #  metal3        0(0.00%)   (0.00%)     0.01  
[08/07 16:13:11     37s] #  ----------------------------------------------
[08/07 16:13:11     37s] #     Total      0(0.00%)   (0.00%)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[08/07 16:13:11     37s] #  Overflow after GR: 0.00% H + 0.00% V
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:932.5 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### cal_base_flow starts on Fri Aug  7 16:13:11 2020 with memory = 932.48 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### init_flow_edge starts on Fri Aug  7 16:13:11 2020 with memory = 932.48 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:932.5 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### cal_flow starts on Fri Aug  7 16:13:11 2020 with memory = 932.48 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:932.5 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:932.5 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### export_cong_map starts on Fri Aug  7 16:13:11 2020 with memory = 932.48 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### PDZT_Export::export_cong_map starts on Fri Aug  7 16:13:11 2020 with memory = 932.61 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:932.6 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:932.6 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### import_cong_map starts on Fri Aug  7 16:13:11 2020 with memory = 932.61 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:932.6 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### update starts on Fri Aug  7 16:13:11 2020 with memory = 932.61 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #Complete Global Routing.
[08/07 16:13:11     37s] #Total wire length = 68688 um.
[08/07 16:13:11     37s] #Total half perimeter of net bounding box = 53268 um.
[08/07 16:13:11     37s] #Total wire length on LAYER metal1 = 0 um.
[08/07 16:13:11     37s] #Total wire length on LAYER metal2 = 33744 um.
[08/07 16:13:11     37s] #Total wire length on LAYER metal3 = 34944 um.
[08/07 16:13:11     37s] #Total number of vias = 2072
[08/07 16:13:11     37s] #Up-Via Summary (total 2072):
[08/07 16:13:11     37s] #           
[08/07 16:13:11     37s] #-----------------------
[08/07 16:13:11     37s] # metal1           1229
[08/07 16:13:11     37s] # metal2            843
[08/07 16:13:11     37s] #-----------------------
[08/07 16:13:11     37s] #                  2072 
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Total number of involved priority nets 103
[08/07 16:13:11     37s] #Maximum src to sink distance for priority net 1213.8
[08/07 16:13:11     37s] #Average of max src_to_sink distance for priority net 436.3
[08/07 16:13:11     37s] #Average of ave src_to_sink distance for priority net 256.7
[08/07 16:13:11     37s] ### update cpu:00:00:00, real:00:00:00, mem:933.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### report_overcon starts on Fri Aug  7 16:13:11 2020 with memory = 933.06 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:933.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### report_overcon starts on Fri Aug  7 16:13:11 2020 with memory = 933.06 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] #Max overcon = 0 track.
[08/07 16:13:11     37s] #Total overcon = 0.00%.
[08/07 16:13:11     37s] #Worst layer Gcell overcon rate = 0.00%.
[08/07 16:13:11     37s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:933.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] ### route_end cpu:00:00:00, real:00:00:00, mem:933.1 MB, peak:958.6 MB
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Global routing statistics:
[08/07 16:13:11     37s] #Cpu time = 00:00:01
[08/07 16:13:11     37s] #Elapsed time = 00:00:01
[08/07 16:13:11     37s] #Increased memory = 6.84 (MB)
[08/07 16:13:11     37s] #Total memory = 933.07 (MB)
[08/07 16:13:11     37s] #Peak memory = 958.58 (MB)
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #Finished global routing on Fri Aug  7 16:13:11 2020
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] #
[08/07 16:13:11     37s] ### Time Record (Global Routing) is uninstalled.
[08/07 16:13:11     37s] ### Time Record (Track Assignment) is installed.
[08/07 16:13:11     37s] #reading routing guides ......
[08/07 16:13:11     37s] ### Time Record (Track Assignment) is uninstalled.
[08/07 16:13:11     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.05 (MB), peak = 958.58 (MB)
[08/07 16:13:11     37s] ### Time Record (Track Assignment) is installed.
[08/07 16:13:11     37s] #Start Track Assignment.
[08/07 16:13:12     37s] #Done with 574 horizontal wires in 1 hboxes and 528 vertical wires in 1 hboxes.
[08/07 16:13:12     38s] #Done with 554 horizontal wires in 1 hboxes and 519 vertical wires in 1 hboxes.
[08/07 16:13:12     38s] #Complete Track Assignment.
[08/07 16:13:12     38s] #Total wire length = 74405 um.
[08/07 16:13:12     38s] #Total half perimeter of net bounding box = 53268 um.
[08/07 16:13:12     38s] #Total wire length on LAYER metal1 = 4841 um.
[08/07 16:13:12     38s] #Total wire length on LAYER metal2 = 33518 um.
[08/07 16:13:12     38s] #Total wire length on LAYER metal3 = 36047 um.
[08/07 16:13:12     38s] #Total number of vias = 2072
[08/07 16:13:12     38s] #Up-Via Summary (total 2072):
[08/07 16:13:12     38s] #           
[08/07 16:13:12     38s] #-----------------------
[08/07 16:13:12     38s] # metal1           1229
[08/07 16:13:12     38s] # metal2            843
[08/07 16:13:12     38s] #-----------------------
[08/07 16:13:12     38s] #                  2072 
[08/07 16:13:12     38s] #
[08/07 16:13:12     38s] ### Time Record (Track Assignment) is uninstalled.
[08/07 16:13:12     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.71 (MB), peak = 958.58 (MB)
[08/07 16:13:12     38s] #
[08/07 16:13:12     38s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/07 16:13:12     38s] #Cpu time = 00:00:01
[08/07 16:13:12     38s] #Elapsed time = 00:00:01
[08/07 16:13:12     38s] #Increased memory = 22.61 (MB)
[08/07 16:13:12     38s] #Total memory = 940.71 (MB)
[08/07 16:13:12     38s] #Peak memory = 958.58 (MB)
[08/07 16:13:12     38s] ### Time Record (Detail Routing) is installed.
[08/07 16:13:12     38s] ### max drc and si pitch = 2700 (  2.7000 um) MT-safe pitch = 2700 (  2.7000 um) patch pitch = 39300 ( 39.3000 um)
[08/07 16:13:12     38s] #
[08/07 16:13:12     38s] #Start Detail Routing..
[08/07 16:13:12     38s] #start initial detail routing ...
[08/07 16:13:12     38s] ### Design has 2 dirty nets
[08/07 16:13:15     41s] # ECO: 1.1% of the total area was rechecked for DRC, and 17.2% required routing.
[08/07 16:13:15     41s] #   number of violations = 112
[08/07 16:13:15     41s] #
[08/07 16:13:15     41s] #    By Layer and Type :
[08/07 16:13:15     41s] #	         MetSpc    Short   Totals
[08/07 16:13:15     41s] #	metal1       31       69      100
[08/07 16:13:15     41s] #	metal2        0       12       12
[08/07 16:13:15     41s] #	Totals       31       81      112
[08/07 16:13:15     41s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 951.64 (MB), peak = 958.58 (MB)
[08/07 16:13:15     41s] #start 1st optimization iteration ...
[08/07 16:13:16     42s] #   number of violations = 6
[08/07 16:13:16     42s] #
[08/07 16:13:16     42s] #    By Layer and Type :
[08/07 16:13:16     42s] #	         MetSpc    Short     Loop   CutInr   Totals
[08/07 16:13:16     42s] #	metal1        1        1        0        3        5
[08/07 16:13:16     42s] #	metal2        0        0        1        0        1
[08/07 16:13:16     42s] #	Totals        1        1        1        3        6
[08/07 16:13:16     42s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 951.95 (MB), peak = 958.58 (MB)
[08/07 16:13:16     42s] #start 2nd optimization iteration ...
[08/07 16:13:16     42s] #   number of violations = 2
[08/07 16:13:16     42s] #
[08/07 16:13:16     42s] #    By Layer and Type :
[08/07 16:13:16     42s] #	           Loop   CutInr   Totals
[08/07 16:13:16     42s] #	metal1        0        1        1
[08/07 16:13:16     42s] #	metal2        1        0        1
[08/07 16:13:16     42s] #	Totals        1        1        2
[08/07 16:13:16     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.95 (MB), peak = 958.58 (MB)
[08/07 16:13:16     42s] #start 3rd optimization iteration ...
[08/07 16:13:16     42s] #   number of violations = 0
[08/07 16:13:16     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.95 (MB), peak = 958.58 (MB)
[08/07 16:13:16     42s] #Complete Detail Routing.
[08/07 16:13:16     42s] #Total wire length = 77512 um.
[08/07 16:13:16     42s] #Total half perimeter of net bounding box = 53268 um.
[08/07 16:13:16     42s] #Total wire length on LAYER metal1 = 118 um.
[08/07 16:13:16     42s] #Total wire length on LAYER metal2 = 41072 um.
[08/07 16:13:16     42s] #Total wire length on LAYER metal3 = 36323 um.
[08/07 16:13:16     42s] #Total number of vias = 2932
[08/07 16:13:16     42s] #Up-Via Summary (total 2932):
[08/07 16:13:16     42s] #           
[08/07 16:13:16     42s] #-----------------------
[08/07 16:13:16     42s] # metal1           1230
[08/07 16:13:16     42s] # metal2           1702
[08/07 16:13:16     42s] #-----------------------
[08/07 16:13:16     42s] #                  2932 
[08/07 16:13:16     42s] #
[08/07 16:13:16     42s] #Total number of DRC violations = 0
[08/07 16:13:16     42s] ### Time Record (Detail Routing) is uninstalled.
[08/07 16:13:16     42s] #Cpu time = 00:00:04
[08/07 16:13:16     42s] #Elapsed time = 00:00:04
[08/07 16:13:16     42s] #Increased memory = -3.93 (MB)
[08/07 16:13:16     42s] #Total memory = 936.79 (MB)
[08/07 16:13:16     42s] #Peak memory = 958.58 (MB)
[08/07 16:13:16     42s] #detailRoute Statistics:
[08/07 16:13:16     42s] #Cpu time = 00:00:04
[08/07 16:13:16     42s] #Elapsed time = 00:00:04
[08/07 16:13:16     42s] #Increased memory = -3.91 (MB)
[08/07 16:13:16     42s] #Total memory = 936.80 (MB)
[08/07 16:13:16     42s] #Peak memory = 958.58 (MB)
[08/07 16:13:16     42s] #Skip updating routing design signature in db-snapshot flow
[08/07 16:13:16     42s] ### Time Record (DB Export) is installed.
[08/07 16:13:16     42s] ### Time Record (DB Export) is uninstalled.
[08/07 16:13:16     42s] ### Time Record (Post Callback) is installed.
[08/07 16:13:16     42s] ### Time Record (Post Callback) is uninstalled.
[08/07 16:13:16     42s] #
[08/07 16:13:16     42s] #globalDetailRoute statistics:
[08/07 16:13:16     42s] #Cpu time = 00:00:07
[08/07 16:13:16     42s] #Elapsed time = 00:00:07
[08/07 16:13:16     42s] #Increased memory = 40.50 (MB)
[08/07 16:13:16     42s] #Total memory = 928.61 (MB)
[08/07 16:13:16     42s] #Peak memory = 958.58 (MB)
[08/07 16:13:16     42s] #Number of warnings = 22
[08/07 16:13:16     42s] #Total number of warnings = 24
[08/07 16:13:16     42s] #Number of fails = 0
[08/07 16:13:16     42s] #Total number of fails = 0
[08/07 16:13:16     42s] #Complete globalDetailRoute on Fri Aug  7 16:13:16 2020
[08/07 16:13:16     42s] #
[08/07 16:13:16     42s] ### Time Record (globalDetailRoute) is uninstalled.
[08/07 16:13:16     42s] ### 
[08/07 16:13:16     42s] ###   Scalability Statistics
[08/07 16:13:16     42s] ### 
[08/07 16:13:16     42s] ### --------------------------------+----------------+----------------+----------------+
[08/07 16:13:16     42s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[08/07 16:13:16     42s] ### --------------------------------+----------------+----------------+----------------+
[08/07 16:13:16     42s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[08/07 16:13:16     42s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[08/07 16:13:16     42s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[08/07 16:13:16     42s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[08/07 16:13:16     42s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[08/07 16:13:16     42s] ### --------------------------------+----------------+----------------+----------------+
[08/07 16:13:16     42s] ### 
[08/07 16:13:16     42s] % End globalDetailRoute (date=08/07 16:13:16, total cpu=0:00:06.7, real=0:00:06.0, peak res=958.6M, current mem=928.5M)
[08/07 16:13:16     42s]         NanoRoute done. (took cpu=0:00:06.7 real=0:00:06.7)
[08/07 16:13:16     42s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:16     42s] UM:*                                      NanoRoute
[08/07 16:13:16     42s]       Clock detailed routing done.
[08/07 16:13:16     42s] Checking guided vs. routed lengths for 104 nets...
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s] **ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
      
[08/07 16:13:16     42s]       Guided max path lengths
[08/07 16:13:16     42s]       =======================
[08/07 16:13:16     42s]       
[08/07 16:13:16     42s]       ----------------------------------------
[08/07 16:13:16     42s]       From (um)    To (um)     Number of paths
[08/07 16:13:16     42s]       ----------------------------------------
[08/07 16:13:16     42s]          0.000      500.000          90
[08/07 16:13:16     42s]        500.000     1000.000          10
[08/07 16:13:16     42s]       1000.000     1500.000           3
[08/07 16:13:16     42s]       1500.000     2000.000           0
[08/07 16:13:16     42s]       2000.000     2500.000           0
[08/07 16:13:16     42s]       2500.000     3000.000           0
[08/07 16:13:16     42s]       3000.000     3500.000           1
[08/07 16:13:16     42s]       ----------------------------------------
[08/07 16:13:16     42s]       
[08/07 16:13:16     42s]       Deviation of routing from guided max path lengths
[08/07 16:13:16     42s]       =================================================
[08/07 16:13:16     42s]       
[08/07 16:13:16     42s]       -------------------------------------
[08/07 16:13:16     42s]       From (%)    To (%)    Number of paths
[08/07 16:13:16     42s]       -------------------------------------
[08/07 16:13:16     42s]       below        0.000          54
[08/07 16:13:16     42s]         0.000      5.000          31
[08/07 16:13:16     42s]         5.000     10.000          11
[08/07 16:13:16     42s]        10.000     15.000           4
[08/07 16:13:16     42s]        15.000     20.000           2
[08/07 16:13:16     42s]        20.000     25.000           0
[08/07 16:13:16     42s]        25.000     30.000           0
[08/07 16:13:16     42s]        30.000     35.000           1
[08/07 16:13:16     42s]        35.000     40.000           0
[08/07 16:13:16     42s]        40.000     45.000           0
[08/07 16:13:16     42s]        45.000     50.000           1
[08/07 16:13:16     42s]       -------------------------------------
[08/07 16:13:16     42s]       
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Top 10 notable deviations of routed length from guided length
[08/07 16:13:16     42s]     =============================================================
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net clk (7 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =  3124.801um, total =  3254.401um
[08/07 16:13:16     42s]     Routed length:  max path =     0.000um, total =     0.000um
[08/07 16:13:16     42s]     Deviation:      max path =   -100.000%,  total =   -100.000%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_53 (12 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =   522.600um, total =   791.400um
[08/07 16:13:16     42s]     Routed length:  max path =   489.000um, total =   955.800um
[08/07 16:13:16     42s]     Deviation:      max path =    -6.429%,  total =    20.773%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_56 (12 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =   981.600um, total =  1275.000um
[08/07 16:13:16     42s]     Routed length:  max path =  1000.800um, total =  1450.200um
[08/07 16:13:16     42s]     Deviation:      max path =     1.956%,  total =    13.741%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_42 (12 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =   487.200um, total =   612.000um
[08/07 16:13:16     42s]     Routed length:  max path =   393.600um, total =   695.400um
[08/07 16:13:16     42s]     Deviation:      max path =   -19.212%,  total =    13.627%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_31 (13 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =   501.000um, total =   688.200um
[08/07 16:13:16     42s]     Routed length:  max path =   529.800um, total =   765.600um
[08/07 16:13:16     42s]     Deviation:      max path =     5.749%,  total =    11.247%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_43 (13 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =   519.600um, total =   689.400um
[08/07 16:13:16     42s]     Routed length:  max path =   404.400um, total =   753.600um
[08/07 16:13:16     42s]     Deviation:      max path =   -22.171%,  total =     9.312%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_35 (11 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =   792.000um, total =   978.000um
[08/07 16:13:16     42s]     Routed length:  max path =   792.000um, total =  1045.800um
[08/07 16:13:16     42s]     Deviation:      max path =     0.000%,  total =     6.933%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_25 (13 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =   607.200um, total =   913.800um
[08/07 16:13:16     42s]     Routed length:  max path =   607.200um, total =   970.800um
[08/07 16:13:16     42s]     Deviation:      max path =     0.000%,  total =     6.238%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_79 (14 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =  1147.800um, total =  1845.600um
[08/07 16:13:16     42s]     Routed length:  max path =  1152.600um, total =  1890.600um
[08/07 16:13:16     42s]     Deviation:      max path =     0.418%,  total =     2.438%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s]     Net CTS_22 (12 terminals)
[08/07 16:13:16     42s]     Guided length:  max path =  1063.200um, total =  1429.800um
[08/07 16:13:16     42s]     Routed length:  max path =  1083.600um, total =  1463.850um
[08/07 16:13:16     42s]     Deviation:      max path =     1.919%,  total =     2.381%
[08/07 16:13:16     42s] 
[08/07 16:13:16     42s] Set FIXED routing status on 104 net(s)
[08/07 16:13:16     42s] Set FIXED placed status on 103 instance(s)
[08/07 16:13:16     42s]       Route Remaining Unrouted Nets...
[08/07 16:13:16     42s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[08/07 16:13:16     42s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1131.5M
[08/07 16:13:16     42s] All LLGs are deleted
[08/07 16:13:16     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1131.5M
[08/07 16:13:16     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.009, MEM:1129.6M
[08/07 16:13:16     42s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:1129.6M
[08/07 16:13:16     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.7 mem=1129.6M
[08/07 16:13:16     42s] LayerId::1 widthSet size::1
[08/07 16:13:16     42s] LayerId::2 widthSet size::1
[08/07 16:13:16     42s] LayerId::3 widthSet size::1
[08/07 16:13:16     42s] Updating RC grid for preRoute extraction ...
[08/07 16:13:16     42s] Initializing multi-corner resistance tables ...
[08/07 16:13:16     42s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:13:16     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.7 mem=1129.6M
[08/07 16:13:16     42s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1129.56 MB )
[08/07 16:13:16     42s] (I)       Started Loading and Dumping File ( Curr Mem: 1129.56 MB )
[08/07 16:13:16     42s] (I)       Reading DB...
[08/07 16:13:16     42s] (I)       Read data from FE... (mem=1129.6M)
[08/07 16:13:16     42s] (I)       Read nodes and places... (mem=1129.6M)
[08/07 16:13:17     42s] (I)       Done Read nodes and places (cpu=0.030s, mem=1137.0M)
[08/07 16:13:17     42s] (I)       Read nets... (mem=1137.0M)
[08/07 16:13:17     42s] (I)       Done Read nets (cpu=0.060s, mem=1145.5M)
[08/07 16:13:17     42s] (I)       Done Read data from FE (cpu=0.090s, mem=1145.5M)
[08/07 16:13:17     42s] (I)       before initializing RouteDB syMemory usage = 1145.5 MB
[08/07 16:13:17     42s] (I)       Honor MSV route constraint: false
[08/07 16:13:17     42s] (I)       Maximum routing layer  : 3
[08/07 16:13:17     42s] (I)       Minimum routing layer  : 2
[08/07 16:13:17     42s] (I)       Supply scale factor H  : 1.00
[08/07 16:13:17     42s] (I)       Supply scale factor V  : 1.00
[08/07 16:13:17     42s] (I)       Tracks used by clock wire: 0
[08/07 16:13:17     42s] (I)       Reverse direction      : 
[08/07 16:13:17     42s] (I)       Honor partition pin guides: true
[08/07 16:13:17     42s] (I)       Route selected nets only: false
[08/07 16:13:17     42s] (I)       Route secondary PG pins: false
[08/07 16:13:17     42s] (I)       Second PG max fanout   : 2147483647
[08/07 16:13:17     42s] (I)       Apply function for special wires: true
[08/07 16:13:17     42s] (I)       Layer by layer blockage reading: true
[08/07 16:13:17     42s] (I)       Offset calculation fix : true
[08/07 16:13:17     42s] (I)       Route stripe layer range: 
[08/07 16:13:17     42s] (I)       Honor partition fences : 
[08/07 16:13:17     42s] (I)       Honor partition pin    : 
[08/07 16:13:17     42s] (I)       Honor partition fences with feedthrough: 
[08/07 16:13:17     42s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:13:17     42s] (I)       Use row-based GCell size
[08/07 16:13:17     42s] (I)       Use row-based GCell align
[08/07 16:13:17     42s] (I)       GCell unit size   : 30000
[08/07 16:13:17     42s] (I)       GCell multiplier  : 1
[08/07 16:13:17     42s] (I)       GCell row height  : 30000
[08/07 16:13:17     42s] (I)       Actual row height : 30000
[08/07 16:13:17     42s] (I)       GCell align ref   : 40800 42000
[08/07 16:13:17     42s] [NR-eGR] Track table information for default rule: 
[08/07 16:13:17     42s] [NR-eGR] metal1 has no routable track
[08/07 16:13:17     42s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:13:17     42s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:13:17     42s] (I)       ===========================================================================
[08/07 16:13:17     42s] (I)       == Report All Rule Vias ==
[08/07 16:13:17     42s] (I)       ===========================================================================
[08/07 16:13:17     42s] (I)        Via Rule : (Default)
[08/07 16:13:17     42s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:13:17     42s] (I)       ---------------------------------------------------------------------------
[08/07 16:13:17     42s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:13:17     42s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:13:17     42s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:13:17     42s] (I)       ===========================================================================
[08/07 16:13:17     42s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1145.50 MB )
[08/07 16:13:17     42s] [NR-eGR] Read 408 PG shapes
[08/07 16:13:17     42s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1145.50 MB )
[08/07 16:13:17     42s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:13:17     42s] [NR-eGR] #Instance Blockages : 3148
[08/07 16:13:17     42s] [NR-eGR] #PG Blockages       : 408
[08/07 16:13:17     42s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:13:17     42s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:13:17     42s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:13:17     42s] [NR-eGR] Num Prerouted Nets = 104  Num Prerouted Wires = 3797
[08/07 16:13:17     42s] (I)       readDataFromPlaceDB
[08/07 16:13:17     42s] (I)       Read net information..
[08/07 16:13:17     42s] [NR-eGR] Read numTotalNets=28338  numIgnoredNets=104
[08/07 16:13:17     42s] (I)       Read testcase time = 0.010 seconds
[08/07 16:13:17     42s] 
[08/07 16:13:17     42s] (I)       early_global_route_priority property id does not exist.
[08/07 16:13:17     42s] (I)       Start initializing grid graph
[08/07 16:13:17     42s] (I)       End initializing grid graph
[08/07 16:13:17     42s] (I)       Model blockages into capacity
[08/07 16:13:17     42s] (I)       Read Num Blocks=27267  Num Prerouted Wires=3797  Num CS=0
[08/07 16:13:17     42s] (I)       Started Modeling ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Started Modeling Layer 1 ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Started Modeling Layer 2 ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Layer 1 (V) : #blockages 27267 : #preroutes 3171
[08/07 16:13:17     42s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Started Modeling Layer 3 ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 626
[08/07 16:13:17     42s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       -- layer congestion ratio --
[08/07 16:13:17     42s] (I)       Layer 1 : 0.100000
[08/07 16:13:17     42s] (I)       Layer 2 : 0.700000
[08/07 16:13:17     42s] (I)       Layer 3 : 0.700000
[08/07 16:13:17     42s] (I)       ----------------------------
[08/07 16:13:17     42s] (I)       Number of ignored nets = 104
[08/07 16:13:17     42s] (I)       Number of fixed nets = 104.  Ignored: Yes
[08/07 16:13:17     42s] (I)       Number of clock nets = 104.  Ignored: No
[08/07 16:13:17     42s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:13:17     42s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:13:17     42s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:13:17     42s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:13:17     42s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:13:17     42s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:13:17     42s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:13:17     42s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1151.7 MB
[08/07 16:13:17     42s] (I)       Ndr track 0 does not exist
[08/07 16:13:17     42s] (I)       Layer1  viaCost=200.00
[08/07 16:13:17     42s] (I)       Layer2  viaCost=100.00
[08/07 16:13:17     42s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:13:17     42s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:13:17     42s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:13:17     42s] (I)       Site width          :  2400  (dbu)
[08/07 16:13:17     42s] (I)       Row height          : 30000  (dbu)
[08/07 16:13:17     42s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:13:17     42s] (I)       GCell width         : 30000  (dbu)
[08/07 16:13:17     42s] (I)       GCell height        : 30000  (dbu)
[08/07 16:13:17     42s] (I)       Grid                :   200   200     3
[08/07 16:13:17     42s] (I)       Layer numbers       :     1     2     3
[08/07 16:13:17     42s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:13:17     42s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:13:17     42s] (I)       Default wire width  :   900   900  1500
[08/07 16:13:17     42s] (I)       Default wire space  :   900   900   900
[08/07 16:13:17     42s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:13:17     42s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:13:17     42s] (I)       First track coord   :     0  1200  1500
[08/07 16:13:17     42s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:13:17     42s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:13:17     42s] (I)       Num of masks        :     1     1     1
[08/07 16:13:17     42s] (I)       Num of trim masks   :     0     0     0
[08/07 16:13:17     42s] (I)       --------------------------------------------------------
[08/07 16:13:17     42s] 
[08/07 16:13:17     42s] [NR-eGR] ============ Routing rule table ============
[08/07 16:13:17     42s] [NR-eGR] Rule id: 0  Nets: 28234 
[08/07 16:13:17     42s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:13:17     42s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:13:17     42s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:13:17     42s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:13:17     42s] [NR-eGR] ========================================
[08/07 16:13:17     42s] [NR-eGR] 
[08/07 16:13:17     42s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:13:17     42s] (I)       blocked tracks on layer2 : = 21789 / 500000 (4.36%)
[08/07 16:13:17     42s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:13:17     42s] (I)       After initializing earlyGlobalRoute syMemory usage = 1151.7 MB
[08/07 16:13:17     42s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Started Global Routing ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       ============= Initialization =============
[08/07 16:13:17     42s] (I)       totalPins=81767  totalGlobalPin=72271 (88.39%)
[08/07 16:13:17     42s] (I)       Started Build MST ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Generate topology with single threads
[08/07 16:13:17     42s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       total 2D Cap : 885415 = (400000 H, 485415 V)
[08/07 16:13:17     42s] [NR-eGR] Layer group 1: route 28234 net(s) in layer range [2, 3]
[08/07 16:13:17     42s] (I)       ============  Phase 1a Route ============
[08/07 16:13:17     42s] (I)       Started Phase 1a ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:13:17     42s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Usage: 166424 = (80956 H, 85468 V) = (20.24% H, 17.61% V) = (2.429e+06um H, 2.564e+06um V)
[08/07 16:13:17     42s] (I)       
[08/07 16:13:17     42s] (I)       ============  Phase 1b Route ============
[08/07 16:13:17     42s] (I)       Started Phase 1b ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Usage: 166463 = (80971 H, 85492 V) = (20.24% H, 17.61% V) = (2.429e+06um H, 2.565e+06um V)
[08/07 16:13:17     42s] (I)       
[08/07 16:13:17     42s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.13% V. EstWL: 4.993890e+06um
[08/07 16:13:17     42s] (I)       ============  Phase 1c Route ============
[08/07 16:13:17     42s] (I)       Started Phase 1c ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     42s] (I)       Level2 Grid: 40 x 40
[08/07 16:13:17     43s] (I)       Started Two Level Routing ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Usage: 166463 = (80971 H, 85492 V) = (20.24% H, 17.61% V) = (2.429e+06um H, 2.565e+06um V)
[08/07 16:13:17     43s] (I)       
[08/07 16:13:17     43s] (I)       ============  Phase 1d Route ============
[08/07 16:13:17     43s] (I)       Started Phase 1d ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Usage: 166494 = (80998 H, 85496 V) = (20.25% H, 17.61% V) = (2.430e+06um H, 2.565e+06um V)
[08/07 16:13:17     43s] (I)       
[08/07 16:13:17     43s] (I)       ============  Phase 1e Route ============
[08/07 16:13:17     43s] (I)       Started Phase 1e ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Usage: 166494 = (80998 H, 85496 V) = (20.25% H, 17.61% V) = (2.430e+06um H, 2.565e+06um V)
[08/07 16:13:17     43s] (I)       
[08/07 16:13:17     43s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 4.994820e+06um
[08/07 16:13:17     43s] [NR-eGR] 
[08/07 16:13:17     43s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Running layer assignment with 1 threads
[08/07 16:13:17     43s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       ============  Phase 1l Route ============
[08/07 16:13:17     43s] (I)       
[08/07 16:13:17     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:13:17     43s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/07 16:13:17     43s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/07 16:13:17     43s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[08/07 16:13:17     43s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 16:13:17     43s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:13:17     43s] [NR-eGR]  metal2  (2)        26( 0.07%)         6( 0.02%)         1( 0.00%)   ( 0.08%) 
[08/07 16:13:17     43s] [NR-eGR]  metal3  (3)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/07 16:13:17     43s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 16:13:17     43s] [NR-eGR] Total               29( 0.04%)         6( 0.01%)         1( 0.00%)   ( 0.05%) 
[08/07 16:13:17     43s] [NR-eGR] 
[08/07 16:13:17     43s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       total 2D Cap : 887289 = (400000 H, 487289 V)
[08/07 16:13:17     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.08% V
[08/07 16:13:17     43s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.10% V
[08/07 16:13:17     43s] (I)       ============= track Assignment ============
[08/07 16:13:17     43s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Started Greedy Track Assignment ( Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:13:17     43s] (I)       Running track assignment with 1 threads
[08/07 16:13:17     43s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] (I)       Run Multi-thread track assignment
[08/07 16:13:17     43s] (I)       Finished Greedy Track Assignment ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:17     43s] [NR-eGR] metal1  (1F) length: 1.182000e+02um, number of vias: 82997
[08/07 16:13:17     43s] [NR-eGR] metal2  (2V) length: 2.834866e+06um, number of vias: 121957
[08/07 16:13:17     43s] [NR-eGR] metal3  (3H) length: 2.556056e+06um, number of vias: 0
[08/07 16:13:17     43s] [NR-eGR] Total length: 5.391041e+06um, number of vias: 204954
[08/07 16:13:17     43s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:17     43s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[08/07 16:13:17     43s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:13:17     43s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.71 sec, Curr Mem: 1151.75 MB )
[08/07 16:13:17     43s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/07 16:13:17     43s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:17     43s] UM:*                                      Route Remaining Unrouted Nets
[08/07 16:13:17     43s]     Routing using NR in eGR->NR Step done.
[08/07 16:13:17     43s] Net route status summary:
[08/07 16:13:17     43s]   Clock:       104 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=104, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:17     43s]   Non-clock: 28335 (unrouted=101, trialRouted=28234, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=34, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:17     43s] 
[08/07 16:13:17     43s] CCOPT: Done with clock implementation routing.
[08/07 16:13:17     43s] 
[08/07 16:13:17     43s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.9 real=0:00:07.9)
[08/07 16:13:17     43s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:17     43s] UM:*                                      Leaving CCOpt scope - Routing Tools
[08/07 16:13:17     43s]   Clock implementation routing done.
[08/07 16:13:17     43s]   Leaving CCOpt scope - extractRC...
[08/07 16:13:17     43s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/07 16:13:17     43s] Extraction called for design 'riscv' of instances=27923 and nets=28439 using extraction engine 'preRoute' .
[08/07 16:13:17     43s] PreRoute RC Extraction called for design riscv.
[08/07 16:13:17     43s] RC Extraction called in multi-corner(1) mode.
[08/07 16:13:17     43s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:13:17     43s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:13:17     43s] RCMode: PreRoute
[08/07 16:13:17     43s]       RC Corner Indexes            0   
[08/07 16:13:17     43s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:13:17     43s] Resistance Scaling Factor    : 1.00000 
[08/07 16:13:17     43s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:13:17     43s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:13:17     43s] Shrink Factor                : 1.00000
[08/07 16:13:17     43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:13:17     43s] LayerId::1 widthSet size::1
[08/07 16:13:17     43s] LayerId::2 widthSet size::1
[08/07 16:13:17     43s] LayerId::3 widthSet size::1
[08/07 16:13:17     43s] Updating RC grid for preRoute extraction ...
[08/07 16:13:17     43s] Initializing multi-corner resistance tables ...
[08/07 16:13:17     43s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.435310 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:13:17     43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1151.746M)
[08/07 16:13:17     43s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/07 16:13:17     43s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:17     43s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:17     43s] UM:*                                      Leaving CCOpt scope - extractRC
[08/07 16:13:17     43s]   Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:13:17     43s] End AAE Lib Interpolated Model. (MEM=1151.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:13:17     43s]   Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:17     43s]   Clock DAG stats after routing clock trees:
[08/07 16:13:17     43s]     cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:17     43s]     cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:17     43s]     cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:17     43s]     sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:17     43s]     wire capacitance : top=0.000pF, trunk=3.543pF, leaf=11.456pF, total=14.998pF
[08/07 16:13:17     43s]     wire lengths     : top=0.000um, trunk=18200.101um, leaf=59277.000um, total=77477.101um
[08/07 16:13:17     43s]     hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38552.100um, total=50511.300um
[08/07 16:13:17     43s]   Clock DAG net violations after routing clock trees:
[08/07 16:13:17     43s]     Remaining Transition : {count=3, worst=[0.006ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.003ns sum=0.007ns
[08/07 16:13:17     43s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[08/07 16:13:17     43s]     Trunk : target=0.537ns count=16 avg=0.281ns sd=0.152ns min=0.087ns max=0.477ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:17     43s]     Leaf  : target=0.537ns count=88 avg=0.483ns sd=0.029ns min=0.411ns max=0.543ns {0 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 32 <= 0.510ns, 10 <= 0.537ns} {3 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:17     43s]   Clock DAG library cell distribution after routing clock trees {count}:
[08/07 16:13:17     43s]      Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:18     43s]   Primary reporting skew groups after routing clock trees:
[08/07 16:13:18     43s]     skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.371, avg=1.248, sd=0.061], skew [0.265 vs 0.278], 100% {1.106, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.310)
[08/07 16:13:18     43s]         min path sink: rf_reg[18][29]/CLK
[08/07 16:13:18     43s]         max path sink: rf_reg[18][1]/CLK
[08/07 16:13:18     43s]   Skew group summary after routing clock trees:
[08/07 16:13:18     43s]     skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.371, avg=1.248, sd=0.061], skew [0.265 vs 0.278], 100% {1.106, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.310)
[08/07 16:13:18     43s]   CCOpt::Phase::Routing done. (took cpu=0:00:08.2 real=0:00:08.2)
[08/07 16:13:18     43s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:18     43s] UM:*                                      CCOpt::Phase::Routing
[08/07 16:13:18     43s]   CCOpt::Phase::PostConditioning...
[08/07 16:13:18     43s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[08/07 16:13:18     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1199.4M
[08/07 16:13:18     43s] z: 2, totalTracks: 1
[08/07 16:13:18     43s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:18     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1199.4M
[08/07 16:13:18     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1199.4M
[08/07 16:13:18     43s] Core basic site is core
[08/07 16:13:18     43s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:13:18     43s] SiteArray: use 2,019,328 bytes
[08/07 16:13:18     43s] SiteArray: current memory after site array memory allocation 1201.4M
[08/07 16:13:18     43s] SiteArray: FP blocked sites are writable
[08/07 16:13:18     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 16:13:18     43s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1201.4M
[08/07 16:13:18     43s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 16:13:18     43s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1201.4M
[08/07 16:13:18     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1201.4M
[08/07 16:13:18     43s] OPERPROF:     Starting CMU at level 3, MEM:1201.4M
[08/07 16:13:18     43s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1201.4M
[08/07 16:13:18     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1201.4M
[08/07 16:13:18     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1201.4MB).
[08/07 16:13:18     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1201.4M
[08/07 16:13:18     43s]   Removing CTS place status from clock tree and sinks.
[08/07 16:13:18     43s]   Removed CTS place status from 103 clock cells (out of 105 ) and 0 clock sinks (out of 0 ).
[08/07 16:13:18     43s]   Switching to inst based legalization.
[08/07 16:13:18     43s]   PostConditioning...
[08/07 16:13:18     43s]     PostConditioning active optimizations:
[08/07 16:13:18     43s]      - DRV fixing with cell sizing and buffering
[08/07 16:13:18     43s]      - Skew fixing with cell sizing
[08/07 16:13:18     43s]     
[08/07 16:13:18     43s]     Currently running CTS, using active skew data
[08/07 16:13:18     43s]     Reset bufferability constraints...
[08/07 16:13:18     43s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[08/07 16:13:18     43s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:18     43s]     Upsizing to fix DRVs...
[08/07 16:13:18     43s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:13:18     43s]     CCOpt-PostConditioning: considered: 104, tested: 104, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[08/07 16:13:18     43s]     
[08/07 16:13:18     43s]     PRO Statistics: Fix DRVs (initial upsizing):
[08/07 16:13:18     43s]     ============================================
[08/07 16:13:18     43s]     
[08/07 16:13:18     43s]     Cell changes by Net Type:
[08/07 16:13:18     43s]     
[08/07 16:13:18     43s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     43s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[08/07 16:13:18     43s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     43s]     top                0                    0           0            0                    0                  0
[08/07 16:13:18     43s]     trunk              0                    0           0            0                    0                  0
[08/07 16:13:18     43s]     leaf               3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[08/07 16:13:18     43s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     43s]     Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[08/07 16:13:18     43s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     43s]     
[08/07 16:13:18     43s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
[08/07 16:13:18     43s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[08/07 16:13:18     43s]     
[08/07 16:13:18     43s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[08/07 16:13:18     43s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:18     43s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:18     43s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:18     43s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:18     43s]       wire capacitance : top=0.000pF, trunk=3.543pF, leaf=11.456pF, total=14.998pF
[08/07 16:13:18     43s]       wire lengths     : top=0.000um, trunk=18200.101um, leaf=59277.000um, total=77477.101um
[08/07 16:13:18     43s]       hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38552.100um, total=50511.300um
[08/07 16:13:18     43s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[08/07 16:13:18     43s]       Remaining Transition : {count=3, worst=[0.006ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.003ns sum=0.007ns
[08/07 16:13:18     43s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[08/07 16:13:18     43s]       Trunk : target=0.537ns count=16 avg=0.281ns sd=0.152ns min=0.087ns max=0.477ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:18     43s]       Leaf  : target=0.537ns count=88 avg=0.483ns sd=0.029ns min=0.411ns max=0.543ns {0 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 32 <= 0.510ns, 10 <= 0.537ns} {3 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:18     43s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[08/07 16:13:18     43s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:18     43s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[08/07 16:13:18     43s]       skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.371, avg=1.248, sd=0.061], skew [0.265 vs 0.278], 100% {1.106, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.310)
[08/07 16:13:18     43s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:18     43s]           max path sink: rf_reg[18][1]/CLK
[08/07 16:13:18     43s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[08/07 16:13:18     43s]       skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.371, avg=1.248, sd=0.061], skew [0.265 vs 0.278], 100% {1.106, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.310)
[08/07 16:13:18     43s]     Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:18     43s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:18     43s] UM:*                                      Upsizing to fix DRVs
[08/07 16:13:18     44s]     Recomputing CTS skew targets...
[08/07 16:13:18     44s]     Resolving skew group constraints...
[08/07 16:13:18     44s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/07 16:13:18     44s]     Resolving skew group constraints done.
[08/07 16:13:18     44s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:18     44s]     Fixing DRVs...
[08/07 16:13:18     44s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:13:18     44s]     CCOpt-PostConditioning: considered: 104, tested: 104, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     PRO Statistics: Fix DRVs (cell sizing):
[08/07 16:13:18     44s]     =======================================
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Cell changes by Net Type:
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     top                0                    0           0            0                    0                  0
[08/07 16:13:18     44s]     trunk              0                    0           0            0                    0                  0
[08/07 16:13:18     44s]     leaf               3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
[08/07 16:13:18     44s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Clock DAG stats PostConditioning after DRV fixing:
[08/07 16:13:18     44s]       cell counts      : b=103, i=0, icg=0, nicg=0, l=0, total=103
[08/07 16:13:18     44s]       cell areas       : b=29160.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=29160.000um^2
[08/07 16:13:18     44s]       cell capacitance : b=2.485pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.485pF
[08/07 16:13:18     44s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:18     44s]       wire capacitance : top=0.000pF, trunk=3.543pF, leaf=11.456pF, total=14.998pF
[08/07 16:13:18     44s]       wire lengths     : top=0.000um, trunk=18200.101um, leaf=59277.000um, total=77477.101um
[08/07 16:13:18     44s]       hp wire lengths  : top=0.000um, trunk=11959.200um, leaf=38552.100um, total=50511.300um
[08/07 16:13:18     44s]     Clock DAG net violations PostConditioning after DRV fixing:
[08/07 16:13:18     44s]       Remaining Transition : {count=3, worst=[0.006ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.003ns sum=0.007ns
[08/07 16:13:18     44s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[08/07 16:13:18     44s]       Trunk : target=0.537ns count=16 avg=0.281ns sd=0.152ns min=0.087ns max=0.477ns {7 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:18     44s]       Leaf  : target=0.537ns count=88 avg=0.483ns sd=0.029ns min=0.411ns max=0.543ns {0 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 32 <= 0.510ns, 10 <= 0.537ns} {3 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:18     44s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[08/07 16:13:18     44s]        Bufs: BUFX4: 96 BUFX2: 7 
[08/07 16:13:18     44s]     Primary reporting skew groups PostConditioning after DRV fixing:
[08/07 16:13:18     44s]       skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.371, avg=1.248, sd=0.061], skew [0.265 vs 0.278], 100% {1.106, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.310)
[08/07 16:13:18     44s]           min path sink: rf_reg[18][29]/CLK
[08/07 16:13:18     44s]           max path sink: rf_reg[18][1]/CLK
[08/07 16:13:18     44s]     Skew group summary PostConditioning after DRV fixing:
[08/07 16:13:18     44s]       skew_group clk/setup_func_mode: insertion delay [min=1.106, max=1.371, avg=1.248, sd=0.061], skew [0.265 vs 0.278], 100% {1.106, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.310)
[08/07 16:13:18     44s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:18     44s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:18     44s] UM:*                                      Fixing DRVs
[08/07 16:13:18     44s]     Buffering to fix DRVs...
[08/07 16:13:18     44s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[08/07 16:13:18     44s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/07 16:13:18     44s]     Inserted 4 buffers and inverters.
[08/07 16:13:18     44s]     success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
[08/07 16:13:18     44s]     CCOpt-PostConditioning: nets considered: 104, nets tested: 104, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 1, buffered: 2
[08/07 16:13:18     44s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[08/07 16:13:18     44s]       cell counts      : b=107, i=0, icg=0, nicg=0, l=0, total=107
[08/07 16:13:18     44s]       cell areas       : b=30096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=30096.000um^2
[08/07 16:13:18     44s]       cell capacitance : b=2.558pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.558pF
[08/07 16:13:18     44s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:18     44s]       wire capacitance : top=0.000pF, trunk=3.573pF, leaf=11.462pF, total=15.035pF
[08/07 16:13:18     44s]       wire lengths     : top=0.000um, trunk=18255.901um, leaf=59221.200um, total=77477.101um
[08/07 16:13:18     44s]       hp wire lengths  : top=0.000um, trunk=12098.400um, leaf=38719.800um, total=50818.200um
[08/07 16:13:18     44s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[08/07 16:13:18     44s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:18     44s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[08/07 16:13:18     44s]       Trunk : target=0.537ns count=18 avg=0.263ns sd=0.151ns min=0.087ns max=0.477ns {9 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:18     44s]       Leaf  : target=0.537ns count=90 avg=0.473ns sd=0.056ns min=0.114ns max=0.538ns {3 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 33 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:18     44s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[08/07 16:13:18     44s]        Bufs: BUFX4: 97 BUFX2: 10 
[08/07 16:13:18     44s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[08/07 16:13:18     44s]       skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:18     44s]           min path sink: rf_reg[18][22]/CLK
[08/07 16:13:18     44s]           max path sink: rf_reg[18][1]/CLK
[08/07 16:13:18     44s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[08/07 16:13:18     44s]       skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:18     44s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:18     44s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:18     44s] UM:*                                      Buffering to fix DRVs
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Slew Diagnostics: After DRV fixing
[08/07 16:13:18     44s]     ==================================
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Global Causes:
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     -----
[08/07 16:13:18     44s]     Cause
[08/07 16:13:18     44s]     -----
[08/07 16:13:18     44s]       (empty table)
[08/07 16:13:18     44s]     -----
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Top 5 overslews:
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     ----------------------------------------------------------------------------
[08/07 16:13:18     44s]     Overslew    Causes                                     Driving Pin
[08/07 16:13:18     44s]     ----------------------------------------------------------------------------
[08/07 16:13:18     44s]     0.001ns     1. Inst already optimally sized (BUFX4)    CTS_ccl_a_buf_00345/Y
[08/07 16:13:18     44s]        -        2. Skew would be damaged                             -
[08/07 16:13:18     44s]     ----------------------------------------------------------------------------
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     ------------------------------------------
[08/07 16:13:18     44s]     Cause                           Occurences
[08/07 16:13:18     44s]     ------------------------------------------
[08/07 16:13:18     44s]     Inst already optimally sized        1
[08/07 16:13:18     44s]     Skew would be damaged               1
[08/07 16:13:18     44s]     ------------------------------------------
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Violation diagnostics counts from the 1 nodes that have violations:
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     ------------------------------------------
[08/07 16:13:18     44s]     Cause                           Occurences
[08/07 16:13:18     44s]     ------------------------------------------
[08/07 16:13:18     44s]     Inst already optimally sized        1
[08/07 16:13:18     44s]     Skew would be damaged               1
[08/07 16:13:18     44s]     ------------------------------------------
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Fixing Skew by cell sizing...
[08/07 16:13:18     44s] **ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[08/07 16:13:18     44s]     Path optimization required 0 stage delay updates 
[08/07 16:13:18     44s]     Resized 0 clock insts to decrease delay.
[08/07 16:13:18     44s]     Fixing short paths with downsize only
[08/07 16:13:18     44s]     Path optimization required 0 stage delay updates 
[08/07 16:13:18     44s]     Resized 0 clock insts to increase delay.
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     PRO Statistics: Fix Skew (cell sizing):
[08/07 16:13:18     44s]     =======================================
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Cell changes by Net Type:
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     top                0                    0           0            0                    0                  0
[08/07 16:13:18     44s]     trunk              2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[08/07 16:13:18     44s]     leaf               2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[08/07 16:13:18     44s]     -------------------------------------------------------------------------------------------------------------------
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[08/07 16:13:18     44s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[08/07 16:13:18     44s]     
[08/07 16:13:18     44s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[08/07 16:13:18     44s]       cell counts      : b=107, i=0, icg=0, nicg=0, l=0, total=107
[08/07 16:13:18     44s]       cell areas       : b=30096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=30096.000um^2
[08/07 16:13:18     44s]       cell capacitance : b=2.558pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.558pF
[08/07 16:13:18     44s]       sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:18     44s]       wire capacitance : top=0.000pF, trunk=3.573pF, leaf=11.462pF, total=15.035pF
[08/07 16:13:18     44s]       wire lengths     : top=0.000um, trunk=18255.901um, leaf=59221.200um, total=77477.101um
[08/07 16:13:18     44s]       hp wire lengths  : top=0.000um, trunk=12098.400um, leaf=38719.800um, total=50818.200um
[08/07 16:13:18     44s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[08/07 16:13:18     44s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:18     44s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[08/07 16:13:18     44s]       Trunk : target=0.537ns count=18 avg=0.263ns sd=0.151ns min=0.087ns max=0.477ns {9 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:18     44s]       Leaf  : target=0.537ns count=90 avg=0.473ns sd=0.056ns min=0.114ns max=0.538ns {3 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 33 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:18     44s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[08/07 16:13:18     44s]        Bufs: BUFX4: 97 BUFX2: 10 
[08/07 16:13:18     44s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[08/07 16:13:18     44s]       skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:18     44s]           min path sink: rf_reg[18][22]/CLK
[08/07 16:13:18     44s]           max path sink: rf_reg[18][1]/CLK
[08/07 16:13:18     44s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[08/07 16:13:18     44s]       skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:18     44s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:18     44s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:18     44s] UM:*                                      Fixing Skew by cell sizing
[08/07 16:13:18     44s]     Reconnecting optimized routes...
[08/07 16:13:18     44s]     Reset timing graph...
[08/07 16:13:18     44s] Ignoring AAE DB Resetting ...
[08/07 16:13:18     44s]     Reset timing graph done.
[08/07 16:13:18     44s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:18     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1191.8M
[08/07 16:13:18     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.049, MEM:1191.8M
[08/07 16:13:18     44s]     Leaving CCOpt scope - ClockRefiner...
[08/07 16:13:18     44s]     Assigned high priority to 4 cells.
[08/07 16:13:18     44s]     Performing Single Pass Refine Place.
[08/07 16:13:18     44s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[08/07 16:13:18     44s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1191.8M
[08/07 16:13:18     44s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1191.8M
[08/07 16:13:18     44s] z: 2, totalTracks: 1
[08/07 16:13:18     44s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:18     44s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1191.8M
[08/07 16:13:18     44s] Info: 107 insts are soft-fixed.
[08/07 16:13:18     44s] OPERPROF:       Starting CMU at level 4, MEM:1191.8M
[08/07 16:13:18     44s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1191.8M
[08/07 16:13:18     44s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1191.8M
[08/07 16:13:18     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1191.8MB).
[08/07 16:13:18     44s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1191.8M
[08/07 16:13:18     44s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1191.8M
[08/07 16:13:18     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.4
[08/07 16:13:18     44s] OPERPROF: Starting RefinePlace at level 1, MEM:1191.8M
[08/07 16:13:18     44s] *** Starting refinePlace (0:00:44.5 mem=1191.8M) ***
[08/07 16:13:18     44s] Total net bbox length = 5.884e+06 (2.867e+06 3.017e+06) (ext = 1.246e+06)
[08/07 16:13:18     44s] Info: 107 insts are soft-fixed.
[08/07 16:13:18     44s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:18     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:18     44s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1191.8M
[08/07 16:13:18     44s] Starting refinePlace ...
[08/07 16:13:18     44s]   Spread Effort: high, standalone mode, useDDP on.
[08/07 16:13:18     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1191.8MB) @(0:00:44.5 - 0:00:44.6).
[08/07 16:13:18     44s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:18     44s] wireLenOptFixPriorityInst 1024 inst fixed
[08/07 16:13:18     44s] 
[08/07 16:13:18     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:13:19     45s] Move report: legalization moves 7 insts, mean move: 11.31 um, max move: 30.00 um
[08/07 16:13:19     45s] 	Max move on inst (U6758): (4876.80, 3852.00) --> (4876.80, 3822.00)
[08/07 16:13:19     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1191.8MB) @(0:00:44.6 - 0:00:45.1).
[08/07 16:13:19     45s] Move report: Detail placement moves 7 insts, mean move: 11.31 um, max move: 30.00 um
[08/07 16:13:19     45s] 	Max move on inst (U6758): (4876.80, 3852.00) --> (4876.80, 3822.00)
[08/07 16:13:19     45s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1191.8MB
[08/07 16:13:19     45s] Statistics of distance of Instance movement in refine placement:
[08/07 16:13:19     45s]   maximum (X+Y) =        30.00 um
[08/07 16:13:19     45s]   inst (U6758) with max move: (4876.8, 3852) -> (4876.8, 3822)
[08/07 16:13:19     45s]   mean    (X+Y) =        11.31 um
[08/07 16:13:19     45s] Summary Report:
[08/07 16:13:19     45s] Instances move: 7 (out of 27927 movable)
[08/07 16:13:19     45s] Instances flipped: 0
[08/07 16:13:19     45s] Mean displacement: 11.31 um
[08/07 16:13:19     45s] Max displacement: 30.00 um (Instance: U6758) (4876.8, 3852) -> (4876.8, 3822)
[08/07 16:13:19     45s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[08/07 16:13:19     45s] Total instances moved : 7
[08/07 16:13:19     45s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.590, REAL:0.575, MEM:1191.8M
[08/07 16:13:19     45s] Total net bbox length = 5.884e+06 (2.867e+06 3.018e+06) (ext = 1.246e+06)
[08/07 16:13:19     45s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1191.8MB
[08/07 16:13:19     45s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1191.8MB) @(0:00:44.5 - 0:00:45.1).
[08/07 16:13:19     45s] *** Finished refinePlace (0:00:45.1 mem=1191.8M) ***
[08/07 16:13:19     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.4
[08/07 16:13:19     45s] OPERPROF: Finished RefinePlace at level 1, CPU:0.640, REAL:0.631, MEM:1191.8M
[08/07 16:13:19     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1191.8M
[08/07 16:13:19     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.050, MEM:1191.8M
[08/07 16:13:19     45s]     Moved 0, flipped 0 and cell swapped 0 of 1131 clock instance(s) during refinement.
[08/07 16:13:19     45s]     The largest move was 0 microns for .
[08/07 16:13:19     45s]     Moved 0 and flipped 0 of 107 clock instances (excluding sinks) during refinement
[08/07 16:13:19     45s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[08/07 16:13:19     45s]     Moved 0 and flipped 0 of 1024 clock sinks during refinement.
[08/07 16:13:19     45s]     The largest move for clock sinks was 0 microns. The inst with this movement was 
[08/07 16:13:19     45s]     Revert refine place priority changes on 0 cells.
[08/07 16:13:19     45s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[08/07 16:13:19     45s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:19     45s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[08/07 16:13:19     45s]     Set dirty flag on 20 insts, 26 nets
[08/07 16:13:19     45s]   PostConditioning done.
[08/07 16:13:19     45s] Net route status summary:
[08/07 16:13:19     45s]   Clock:       108 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=108, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:19     45s]   Non-clock: 28335 (unrouted=101, trialRouted=28234, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=34, (crossesIlmBoundary AND tooFewTerms=0)])
[08/07 16:13:19     45s]   Update timing and DAG stats after post-conditioning...
[08/07 16:13:19     45s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:19     45s]   Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:13:19     45s] End AAE Lib Interpolated Model. (MEM=1191.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:13:19     45s]   Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/07 16:13:19     45s]   Clock DAG stats after post-conditioning:
[08/07 16:13:19     45s]     cell counts      : b=107, i=0, icg=0, nicg=0, l=0, total=107
[08/07 16:13:19     45s]     cell areas       : b=30096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=30096.000um^2
[08/07 16:13:19     45s]     cell capacitance : b=2.558pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.558pF
[08/07 16:13:19     45s]     sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:19     45s]     wire capacitance : top=0.000pF, trunk=3.573pF, leaf=11.462pF, total=15.035pF
[08/07 16:13:19     45s]     wire lengths     : top=0.000um, trunk=18353.701um, leaf=59307.000um, total=77660.701um
[08/07 16:13:19     45s]     hp wire lengths  : top=0.000um, trunk=12098.400um, leaf=38719.800um, total=50818.200um
[08/07 16:13:19     45s]   Clock DAG net violations after post-conditioning:
[08/07 16:13:19     45s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:19     45s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[08/07 16:13:19     45s]     Trunk : target=0.537ns count=18 avg=0.263ns sd=0.151ns min=0.087ns max=0.477ns {9 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:19     45s]     Leaf  : target=0.537ns count=90 avg=0.473ns sd=0.056ns min=0.114ns max=0.538ns {3 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 33 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:19     45s]   Clock DAG library cell distribution after post-conditioning {count}:
[08/07 16:13:19     45s]      Bufs: BUFX4: 97 BUFX2: 10 
[08/07 16:13:19     45s]   Primary reporting skew groups after post-conditioning:
[08/07 16:13:19     45s]     skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:19     45s]         min path sink: rf_reg[18][22]/CLK
[08/07 16:13:19     45s]         max path sink: rf_reg[18][1]/CLK
[08/07 16:13:19     45s]   Skew group summary after post-conditioning:
[08/07 16:13:19     45s]     skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:19     45s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.5 real=0:00:01.5)
[08/07 16:13:19     45s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:19     45s] UM:*                                      CCOpt::Phase::PostConditioning
[08/07 16:13:19     45s]   Setting CTS place status to fixed for clock tree and sinks.
[08/07 16:13:19     45s]   numClockCells = 109, numClockCellsFixed = 109, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[08/07 16:13:19     45s]   Post-balance tidy up or trial balance steps...
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG stats at end of CTS:
[08/07 16:13:19     45s]   ==============================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   ---------------------------------------------------------------
[08/07 16:13:19     45s]   Cell type                     Count    Area         Capacitance
[08/07 16:13:19     45s]   ---------------------------------------------------------------
[08/07 16:13:19     45s]   Buffers                        107     30096.000       2.558
[08/07 16:13:19     45s]   Inverters                        0         0.000       0.000
[08/07 16:13:19     45s]   Integrated Clock Gates           0         0.000       0.000
[08/07 16:13:19     45s]   Non-Integrated Clock Gates       0         0.000       0.000
[08/07 16:13:19     45s]   Clock Logic                      0         0.000       0.000
[08/07 16:13:19     45s]   All                            107     30096.000       2.558
[08/07 16:13:19     45s]   ---------------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG wire lengths at end of CTS:
[08/07 16:13:19     45s]   =====================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   --------------------
[08/07 16:13:19     45s]   Type     Wire Length
[08/07 16:13:19     45s]   --------------------
[08/07 16:13:19     45s]   Top           0.000
[08/07 16:13:19     45s]   Trunk     18353.701
[08/07 16:13:19     45s]   Leaf      59307.000
[08/07 16:13:19     45s]   Total     77660.701
[08/07 16:13:19     45s]   --------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG hp wire lengths at end of CTS:
[08/07 16:13:19     45s]   ========================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   -----------------------
[08/07 16:13:19     45s]   Type     hp Wire Length
[08/07 16:13:19     45s]   -----------------------
[08/07 16:13:19     45s]   Top            0.000
[08/07 16:13:19     45s]   Trunk      12098.400
[08/07 16:13:19     45s]   Leaf       38719.800
[08/07 16:13:19     45s]   Total      50818.200
[08/07 16:13:19     45s]   -----------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG capacitances at end of CTS:
[08/07 16:13:19     45s]   =====================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   -----------------------------------
[08/07 16:13:19     45s]   Type     Gate      Wire      Total
[08/07 16:13:19     45s]   -----------------------------------
[08/07 16:13:19     45s]   Top       0.000     0.000     0.000
[08/07 16:13:19     45s]   Trunk     2.558     3.573     6.131
[08/07 16:13:19     45s]   Leaf     51.127    11.462    62.589
[08/07 16:13:19     45s]   Total    53.685    15.035    68.720
[08/07 16:13:19     45s]   -----------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG sink capacitances at end of CTS:
[08/07 16:13:19     45s]   ==========================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   ---------------------------------------------------------
[08/07 16:13:19     45s]   Count    Total     Average    Std. Dev.    Min      Max
[08/07 16:13:19     45s]   ---------------------------------------------------------
[08/07 16:13:19     45s]   1024     51.127     0.050       0.000      0.050    0.050
[08/07 16:13:19     45s]   ---------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG net violations at end of CTS:
[08/07 16:13:19     45s]   =======================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   --------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[08/07 16:13:19     45s]   --------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
[08/07 16:13:19     45s]   --------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG primary half-corner transition distribution at end of CTS:
[08/07 16:13:19     45s]   ====================================================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[08/07 16:13:19     45s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Trunk       0.537      18       0.263       0.151      0.087    0.477    {9 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}                                         -
[08/07 16:13:19     45s]   Leaf        0.537      90       0.473       0.056      0.114    0.538    {3 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 33 <= 0.510ns, 10 <= 0.537ns}    {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:19     45s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Clock DAG library cell distribution at end of CTS:
[08/07 16:13:19     45s]   ==================================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   --------------------------------------
[08/07 16:13:19     45s]   Name     Type      Inst     Inst Area 
[08/07 16:13:19     45s]                      Count    (um^2)
[08/07 16:13:19     45s]   --------------------------------------
[08/07 16:13:19     45s]   BUFX4    buffer     97      27936.000
[08/07 16:13:19     45s]   BUFX2    buffer     10       2160.000
[08/07 16:13:19     45s]   --------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Primary reporting skew groups summary at end of CTS:
[08/07 16:13:19     45s]   ====================================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Half-corner             Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   corner_tt:setup.late    clk/setup_func_mode    1.042     1.371     0.328    0.278*           0.106           0.031           1.249        0.063     99.9% {1.101, 1.371}
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Skew group summary at end of CTS:
[08/07 16:13:19     45s]   =================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Half-corner             Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   corner_tt:setup.late    clk/setup_func_mode    1.042     1.371     0.328    0.278*           0.106           0.031           1.249        0.063     99.9% {1.101, 1.371}
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Min/max skew group path pins for unmet skew targets:
[08/07 16:13:19     45s]   ====================================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Half-corner             Skew Group             Min/Max    Delay    Pin
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   corner_tt:setup.late    clk/setup_func_mode    Min        1.042    rf_reg[18][22]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    clk/setup_func_mode    Max        1.371    rf_reg[18][1]/CLK
[08/07 16:13:19     45s]   -------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Found a total of 12 clock tree pins with a slew violation.
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Slew violation summary across all clock trees - Top 10 violating pins:
[08/07 16:13:19     45s]   ======================================================================
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Target and measured clock slews (in ns):
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   --------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   Half corner           Violation  Slew    Slew      Dont   Ideal  Target         Pin
[08/07 16:13:19     45s]                         amount     target  achieved  touch  net?   source         
[08/07 16:13:19     45s]                                                      net?                         
[08/07 16:13:19     45s]   --------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  pcReg_reg[10]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  pcReg_reg[12]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  rf_reg[21][23]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  rf_reg[4][23]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  pcReg_reg[11]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  rf_reg[31][21]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  rf_reg[27][21]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  rf_reg[26][21]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  rf_reg[21][21]/CLK
[08/07 16:13:19     45s]   corner_tt:setup.late    0.001    0.537    0.538    N      N      auto computed  rf_reg[4][21]/CLK
[08/07 16:13:19     45s]   --------------------------------------------------------------------------------------------------
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Target sources:
[08/07 16:13:19     45s]   auto extracted - target was extracted from SDC.
[08/07 16:13:19     45s]   auto computed - target was computed when balancing trees.
[08/07 16:13:19     45s]   explicit - target is explicitly set via target_max_trans property.
[08/07 16:13:19     45s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[08/07 16:13:19     45s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Found 0 pins on nets marked dont_touch that have slew violations.
[08/07 16:13:19     45s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[08/07 16:13:19     45s]   Found 0 pins on nets marked ideal_network that have slew violations.
[08/07 16:13:19     45s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   
[08/07 16:13:19     45s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:13:19     45s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:19     45s] UM:*                                      Post-balance tidy up or trial balance steps
[08/07 16:13:19     45s] Synthesizing clock trees done.
[08/07 16:13:19     45s] Tidy Up And Update Timing...
[08/07 16:13:19     45s] External - Set all clocks to propagated mode...
[08/07 16:13:19     45s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[08/07 16:13:19     45s]  * The following are in propagated mode:
[08/07 16:13:19     45s]    - SDC clock clk in view setup_func
[08/07 16:13:19     45s]    - SDC clock clk in view hold_func
[08/07 16:13:19     45s] 
[08/07 16:13:19     45s] Setting all clocks to propagated mode.
[08/07 16:13:20     46s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/07 16:13:20     46s] Clock DAG stats after update timingGraph:
[08/07 16:13:20     46s]   cell counts      : b=107, i=0, icg=0, nicg=0, l=0, total=107
[08/07 16:13:20     46s]   cell areas       : b=30096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=30096.000um^2
[08/07 16:13:20     46s]   cell capacitance : b=2.558pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.558pF
[08/07 16:13:20     46s]   sink capacitance : count=1024, total=51.127pF, avg=0.050pF, sd=0.000pF, min=0.050pF, max=0.050pF
[08/07 16:13:20     46s]   wire capacitance : top=0.000pF, trunk=3.573pF, leaf=11.462pF, total=15.035pF
[08/07 16:13:20     46s]   wire lengths     : top=0.000um, trunk=18353.701um, leaf=59307.000um, total=77660.701um
[08/07 16:13:20     46s]   hp wire lengths  : top=0.000um, trunk=12098.400um, leaf=38719.800um, total=50818.200um
[08/07 16:13:20     46s] Clock DAG net violations after update timingGraph:
[08/07 16:13:20     46s]   Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[08/07 16:13:20     46s] Clock DAG primary half-corner transition distribution after update timingGraph:
[08/07 16:13:20     46s]   Trunk : target=0.537ns count=18 avg=0.263ns sd=0.151ns min=0.087ns max=0.477ns {9 <= 0.322ns, 6 <= 0.430ns, 3 <= 0.483ns, 0 <= 0.510ns, 0 <= 0.537ns}
[08/07 16:13:20     46s]   Leaf  : target=0.537ns count=90 avg=0.473ns sd=0.056ns min=0.114ns max=0.538ns {3 <= 0.322ns, 4 <= 0.430ns, 39 <= 0.483ns, 33 <= 0.510ns, 10 <= 0.537ns} {1 <= 0.564ns, 0 <= 0.591ns, 0 <= 0.644ns, 0 <= 0.805ns, 0 > 0.805ns}
[08/07 16:13:20     46s] Clock DAG library cell distribution after update timingGraph {count}:
[08/07 16:13:20     46s]    Bufs: BUFX4: 97 BUFX2: 10 
[08/07 16:13:20     46s] Primary reporting skew groups after update timingGraph:
[08/07 16:13:20     46s]   skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:20     46s]       min path sink: rf_reg[18][22]/CLK
[08/07 16:13:20     46s]       max path sink: rf_reg[18][1]/CLK
[08/07 16:13:20     46s] Skew group summary after update timingGraph:
[08/07 16:13:20     46s]   skew_group clk/setup_func_mode: insertion delay [min=1.042, max=1.371, avg=1.249, sd=0.063], skew [0.328 vs 0.278*], 99.9% {1.101, 1.371} (wid=0.123 ws=0.106) (gid=1.331 gs=0.369)
[08/07 16:13:20     46s] Logging CTS constraint violations...
[08/07 16:13:20     46s]   Clock tree clk has 1 slew violation.
[08/07 16:13:20     46s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell CTS_ccl_a_buf_00345 (a lib_cell BUFX4) at (4017.600,3492.000), in power domain auto-default with half corner corner_tt:setup.late. The worst violation was at the pin rf_reg[4][21]/CLK with a slew time target of 0.537ns. Achieved a slew time of 0.538ns.
[08/07 16:13:20     46s] 
[08/07 16:13:20     46s] Type 'man IMPCCOPT-1007' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.278ns for skew group clk/setup_func_mode in half corner corner_tt:setup.late. Achieved skew of 0.329ns.
[08/07 16:13:20     46s] Type 'man IMPCCOPT-1023' for more detail.
[08/07 16:13:20     46s] Logging CTS constraint violations done.
[08/07 16:13:20     46s] Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
[08/07 16:13:20     46s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:20     46s] UM:*                                      Tidy Up And Update Timing
[08/07 16:13:20     46s] Runtime done. (took cpu=0:00:29.4 real=0:00:29.4)
[08/07 16:13:20     46s] Runtime Report Coverage % = 98.6
[08/07 16:13:20     46s] Runtime Summary
[08/07 16:13:20     46s] ===============
[08/07 16:13:20     46s] Clock Runtime:  (48%) Core CTS          13.96 (Init 3.03, Construction 4.40, Implementation 4.46, eGRPC 0.86, PostConditioning 0.74, Other 0.46)
[08/07 16:13:20     46s] Clock Runtime:  (41%) CTS services      11.93 (RefinePlace 3.72, EarlyGlobalClock 1.13, NanoRoute 6.71, ExtractRC 0.38, TimingAnalysis 0.00)
[08/07 16:13:20     46s] Clock Runtime:  (10%) Other CTS          3.10 (Init 0.93, CongRepair/EGR-DP 1.57, TimingUpdate 0.60, Other 0.00)
[08/07 16:13:20     46s] Clock Runtime: (100%) Total             28.98
[08/07 16:13:20     46s] 
[08/07 16:13:20     46s] 
[08/07 16:13:20     46s] Runtime Summary:
[08/07 16:13:20     46s] ================
[08/07 16:13:20     46s] 
[08/07 16:13:20     46s] --------------------------------------------------------------------------------------------------------------------
[08/07 16:13:20     46s] wall   % time  children  called  name
[08/07 16:13:20     46s] --------------------------------------------------------------------------------------------------------------------
[08/07 16:13:20     46s] 29.40  100.00   29.40      0       
[08/07 16:13:20     46s] 29.40  100.00   28.98      1     Runtime
[08/07 16:13:20     46s]  1.40    4.77    1.37      1     CCOpt::Phase::Initialization
[08/07 16:13:20     46s]  1.37    4.67    1.30      1       Check Prerequisites
[08/07 16:13:20     46s]  0.20    0.69    0.00      1         Leaving CCOpt scope - CheckPlace
[08/07 16:13:20     46s]  1.10    3.75    0.00      1         Validating CTS configuration
[08/07 16:13:20     46s]  0.00    0.00    0.00      1           Checking module port directions
[08/07 16:13:20     46s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[08/07 16:13:20     46s]  2.35    7.99    1.62      1     CCOpt::Phase::PreparingToBalance
[08/07 16:13:20     46s]  0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[08/07 16:13:20     46s]  0.73    2.47    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[08/07 16:13:20     46s]  0.09    0.31    0.00      1       Legalization setup
[08/07 16:13:20     46s]  0.80    2.72    0.00      1       Validating CTS configuration
[08/07 16:13:20     46s]  0.00    0.00    0.00      1         Checking module port directions
[08/07 16:13:20     46s]  0.21    0.72    0.00      1     Preparing To Balance
[08/07 16:13:20     46s]  7.32   24.90    7.22      1     CCOpt::Phase::Construction
[08/07 16:13:20     46s]  4.74   16.13    4.67      1       Stage::Clustering
[08/07 16:13:20     46s]  3.00   10.20    2.85      1         Clustering
[08/07 16:13:20     46s]  0.04    0.12    0.00      1           Initialize for clustering
[08/07 16:13:20     46s]  1.12    3.80    0.05      1           Bottom-up phase
[08/07 16:13:20     46s]  0.05    0.18    0.00      1             Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 16:13:20     46s]  1.69    5.76    1.50      1           Legalizing clock trees
[08/07 16:13:20     46s]  1.45    4.92    0.00      1             Leaving CCOpt scope - ClockRefiner
[08/07 16:13:20     46s]  0.06    0.19    0.00      1             Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 16:13:20     46s]  1.67    5.67    1.53      1         CongRepair After Initial Clustering
[08/07 16:13:20     46s]  1.36    4.61    1.13      1           Leaving CCOpt scope - Early Global Route
[08/07 16:13:20     46s]  0.30    1.01    0.00      1             Early Global Route - eGR->NR step
[08/07 16:13:20     46s]  0.83    2.82    0.00      1             Congestion Repair
[08/07 16:13:20     46s]  0.12    0.41    0.00      1           Leaving CCOpt scope - extractRC
[08/07 16:13:20     46s]  0.05    0.18    0.00      1           Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 16:13:20     46s]  0.13    0.45    0.06      1       Stage::DRV Fixing
[08/07 16:13:20     46s]  0.03    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[08/07 16:13:20     46s]  0.04    0.13    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[08/07 16:13:20     46s]  2.35    7.98    2.16      1       Stage::Insertion Delay Reduction
[08/07 16:13:20     46s]  0.02    0.05    0.00      1         Removing unnecessary root buffering
[08/07 16:13:20     46s]  0.02    0.05    0.00      1         Removing unconstrained drivers
[08/07 16:13:20     46s]  0.04    0.15    0.00      1         Reducing insertion delay 1
[08/07 16:13:20     46s]  0.87    2.95    0.00      1         Removing longest path buffering
[08/07 16:13:20     46s]  1.22    4.15    0.00      1         Reducing insertion delay 2
[08/07 16:13:20     46s]  4.63   15.73    4.51      1     CCOpt::Phase::Implementation
[08/07 16:13:20     46s]  1.25    4.25    1.15      1       Stage::Reducing Power
[08/07 16:13:20     46s]  0.09    0.30    0.00      1         Improving clock tree routing
[08/07 16:13:20     46s]  0.19    0.64    0.01      1         Reducing clock tree power 1
[08/07 16:13:20     46s]  0.01    0.02    0.00      1           Legalizing clock trees
[08/07 16:13:20     46s]  0.87    2.96    0.00      1         Reducing clock tree power 2
[08/07 16:13:20     46s]  1.11    3.78    0.93      1       Stage::Balancing
[08/07 16:13:20     46s]  0.70    2.38    0.54      1         Approximately balancing fragments step
[08/07 16:13:20     46s]  0.09    0.30    0.00      1           Resolve constraints - Approximately balancing fragments
[08/07 16:13:20     46s]  0.04    0.14    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[08/07 16:13:20     46s]  0.02    0.07    0.00      1           Moving gates to improve sub-tree skew
[08/07 16:13:20     46s]  0.09    0.29    0.00      1           Approximately balancing fragments bottom up
[08/07 16:13:20     46s]  0.30    1.02    0.00      1           Approximately balancing fragments, wire and cell delays
[08/07 16:13:20     46s]  0.03    0.10    0.00      1         Improving fragments clock skew
[08/07 16:13:20     46s]  0.15    0.52    0.08      1         Approximately balancing step
[08/07 16:13:20     46s]  0.05    0.17    0.00      1           Resolve constraints - Approximately balancing
[08/07 16:13:20     46s]  0.03    0.10    0.00      1           Approximately balancing, wire and cell delays
[08/07 16:13:20     46s]  0.02    0.06    0.00      1         Fixing clock tree overload
[08/07 16:13:20     46s]  0.03    0.11    0.00      1         Approximately balancing paths
[08/07 16:13:20     46s]  1.86    6.32    1.70      1       Stage::Polishing
[08/07 16:13:20     46s]  0.20    0.69    0.05      1         Merging balancing drivers for power
[08/07 16:13:20     46s]  0.05    0.16    0.00      1           Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 16:13:20     46s]  0.04    0.12    0.00      1         Improving clock skew
[08/07 16:13:20     46s]  0.21    0.71    0.01      1         Reducing clock tree power 3
[08/07 16:13:20     46s]  0.01    0.02    0.00      1           Legalizing clock trees
[08/07 16:13:20     46s]  0.03    0.11    0.00      1         Improving insertion delay
[08/07 16:13:20     46s]  1.23    4.17    1.08      1         Wire Opt OverFix
[08/07 16:13:20     46s]  1.00    3.40    0.96      1           Wire Reduction extra effort
[08/07 16:13:20     46s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[08/07 16:13:20     46s]  0.01    0.04    0.00      1             Global shorten wires A0
[08/07 16:13:20     46s]  0.70    2.39    0.00      2             Move For Wirelength - core
[08/07 16:13:20     46s]  0.01    0.04    0.00      1             Global shorten wires A1
[08/07 16:13:20     46s]  0.22    0.75    0.00      1             Global shorten wires B
[08/07 16:13:20     46s]  0.00    0.01    0.00      1             Move For Wirelength - branch
[08/07 16:13:20     46s]  0.08    0.28    0.05      1           Optimizing orientation
[08/07 16:13:20     46s]  0.05    0.17    0.00      1             FlipOpt
[08/07 16:13:20     46s]  0.28    0.97    0.16      1       Stage::Updating netlist
[08/07 16:13:20     46s]  0.16    0.55    0.00      1         Leaving CCOpt scope - ClockRefiner
[08/07 16:13:20     46s]  2.68    9.10    2.20      1     CCOpt::Phase::eGRPC
[08/07 16:13:20     46s]  0.37    1.27    0.30      1       Leaving CCOpt scope - Routing Tools
[08/07 16:13:20     46s]  0.30    1.02    0.00      1         Early Global Route - eGR->NR step
[08/07 16:13:20     46s]  0.13    0.45    0.00      1       Leaving CCOpt scope - extractRC
[08/07 16:13:20     46s]  0.06    0.19    0.06      1       Reset bufferability constraints
[08/07 16:13:20     46s]  0.06    0.19    0.00      1         Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 16:13:20     46s]  0.07    0.25    0.01      1       Moving buffers
[08/07 16:13:20     46s]  0.01    0.04    0.00      1         Violation analysis
[08/07 16:13:20     46s]  0.09    0.29    0.01      1       Initial Pass of Downsizing Clock Tree Cells
[08/07 16:13:20     46s]  0.01    0.02    0.00      1         Artificially removing long paths
[08/07 16:13:20     46s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[08/07 16:13:20     46s]  0.04    0.14    0.00      1       Fixing DRVs
[08/07 16:13:20     46s]  0.01    0.04    0.00      1       Reconnecting optimized routes
[08/07 16:13:20     46s]  0.01    0.03    0.00      1       Violation analysis
[08/07 16:13:20     46s]  0.04    0.12    0.00      1       Moving clock insts towards fanout
[08/07 16:13:20     46s]  1.39    4.71    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/07 16:13:20     46s]  8.24   28.03    8.11      1     CCOpt::Phase::Routing
[08/07 16:13:20     46s]  7.92   26.94    7.75      1       Leaving CCOpt scope - Routing Tools
[08/07 16:13:20     46s]  0.30    1.01    0.00      1         Early Global Route - eGR->NR step
[08/07 16:13:20     46s]  6.71   22.82    0.00      1         NanoRoute
[08/07 16:13:20     46s]  0.74    2.51    0.00      1         Route Remaining Unrouted Nets
[08/07 16:13:20     46s]  0.13    0.44    0.00      1       Leaving CCOpt scope - extractRC
[08/07 16:13:20     46s]  0.06    0.22    0.00      1       Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 16:13:20     46s]  1.46    4.98    1.11      1     CCOpt::Phase::PostConditioning
[08/07 16:13:20     46s]  0.00    0.00    0.00      1       Reset bufferability constraints
[08/07 16:13:20     46s]  0.06    0.19    0.00      1       Upsizing to fix DRVs
[08/07 16:13:20     46s]  0.06    0.21    0.00      1       Recomputing CTS skew targets
[08/07 16:13:20     46s]  0.05    0.16    0.00      1       Fixing DRVs
[08/07 16:13:20     46s]  0.11    0.36    0.00      1       Buffering to fix DRVs
[08/07 16:13:20     46s]  0.04    0.13    0.00      1       Fixing Skew by cell sizing
[08/07 16:13:20     46s]  0.02    0.05    0.00      1       Reconnecting optimized routes
[08/07 16:13:20     46s]  0.72    2.46    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/07 16:13:20     46s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[08/07 16:13:20     46s]  0.07    0.22    0.00      1       Clock tree timing engine global stage delay update for corner_tt:setup.late
[08/07 16:13:20     46s]  0.05    0.16    0.00      1     Post-balance tidy up or trial balance steps
[08/07 16:13:20     46s]  0.65    2.20    0.60      1     Tidy Up And Update Timing
[08/07 16:13:20     46s]  0.60    2.04    0.00      1       External - Set all clocks to propagated mode
[08/07 16:13:20     46s] --------------------------------------------------------------------------------------------------------------------
[08/07 16:13:20     46s] 
[08/07 16:13:20     46s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/07 16:13:20     46s] Synthesizing clock trees with CCOpt done.
[08/07 16:13:20     46s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:13:20     46s] UM:*                                      cts
[08/07 16:13:20     46s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/07 16:13:20     46s] Type 'man IMPSP-9025' for more detail.
[08/07 16:13:20     46s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 936.1M, totSessionCpu=0:00:46 **
[08/07 16:13:20     46s] **WARN: (IMPOPT-576):	163 nets have unplaced terms. 
[08/07 16:13:20     46s] Type 'man IMPOPT-576' for more detail.
[08/07 16:13:20     46s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/07 16:13:20     46s] Need call spDPlaceInit before registerPrioInstLoc.
[08/07 16:13:20     46s] GigaOpt running with 1 threads.
[08/07 16:13:20     46s] Info: 1 threads available for lower-level modules during optimization.
[08/07 16:13:20     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1141.8M
[08/07 16:13:20     46s] z: 2, totalTracks: 1
[08/07 16:13:20     46s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:20     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1141.8M
[08/07 16:13:20     46s] OPERPROF:     Starting CMU at level 3, MEM:1141.8M
[08/07 16:13:20     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1141.8M
[08/07 16:13:20     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1141.8M
[08/07 16:13:20     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1141.8MB).
[08/07 16:13:20     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1141.8M
[08/07 16:13:20     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1141.8M
[08/07 16:13:20     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1141.8M
[08/07 16:13:20     46s] 
[08/07 16:13:20     46s] Creating Lib Analyzer ...
[08/07 16:13:20     46s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:13:20     46s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:13:20     46s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:13:20     46s] 
[08/07 16:13:20     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.5 mem=1163.8M
[08/07 16:13:20     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.5 mem=1163.8M
[08/07 16:13:20     46s] Creating Lib Analyzer, finished. 
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (IMPOPT-665):	io_instr[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 16:13:20     46s] Type 'man IMPOPT-665' for more detail.
[08/07 16:13:20     46s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/07 16:13:20     46s] To increase the message display limit, refer to the product command reference manual.
[08/07 16:13:20     46s] Effort level <high> specified for reg2reg path_group
[08/07 16:13:21     46s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[08/07 16:13:21     46s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[08/07 16:13:21     46s] 			Cell PADVDD is dont_touch but not dont_use
[08/07 16:13:21     46s] 			Cell PADNC is dont_touch but not dont_use
[08/07 16:13:21     46s] 			Cell PADGND is dont_touch but not dont_use
[08/07 16:13:21     46s] 			Cell PADFC is dont_touch but not dont_use
[08/07 16:13:21     46s] 	...
[08/07 16:13:21     46s] 	Reporting only the 20 first cells found...
[08/07 16:13:21     46s] 
[08/07 16:13:21     46s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 940.8M, totSessionCpu=0:00:47 **
[08/07 16:13:21     47s] *** optDesign -postCTS ***
[08/07 16:13:21     47s] DRC Margin: user margin 0.0; extra margin 0.2
[08/07 16:13:21     47s] Hold Target Slack: user slack 0
[08/07 16:13:21     47s] Setup Target Slack: user slack 0; extra slack 0.0
[08/07 16:13:21     47s] setUsefulSkewMode -ecoRoute false
[08/07 16:13:21     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1165.8M
[08/07 16:13:21     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1165.8M
[08/07 16:13:21     47s] Deleting Cell Server ...
[08/07 16:13:21     47s] Deleting Lib Analyzer.
[08/07 16:13:21     47s] Multi-VT timing optimization disabled based on library information.
[08/07 16:13:21     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/07 16:13:21     47s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 16:13:21     47s] Summary for sequential cells identification: 
[08/07 16:13:21     47s]   Identified SBFF number: 3
[08/07 16:13:21     47s]   Identified MBFF number: 0
[08/07 16:13:21     47s]   Identified SB Latch number: 0
[08/07 16:13:21     47s]   Identified MB Latch number: 0
[08/07 16:13:21     47s]   Not identified SBFF number: 0
[08/07 16:13:21     47s]   Not identified MBFF number: 0
[08/07 16:13:21     47s]   Not identified SB Latch number: 0
[08/07 16:13:21     47s]   Not identified MB Latch number: 0
[08/07 16:13:21     47s]   Number of sequential cells which are not FFs: 1
[08/07 16:13:21     47s]  Visiting view : setup_func
[08/07 16:13:21     47s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 16:13:21     47s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 16:13:21     47s]  Visiting view : hold_func
[08/07 16:13:21     47s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 16:13:21     47s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 16:13:21     47s]  Setting StdDelay to 92.80
[08/07 16:13:21     47s] Creating Cell Server, finished. 
[08/07 16:13:21     47s] 
[08/07 16:13:21     47s] Deleting Cell Server ...
[08/07 16:13:21     47s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1165.8M
[08/07 16:13:21     47s] All LLGs are deleted
[08/07 16:13:21     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1165.8M
[08/07 16:13:21     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1163.9M
[08/07 16:13:21     47s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1163.9M
[08/07 16:13:21     47s] Start to check current routing status for nets...
[08/07 16:13:21     47s] All nets are already routed correctly.
[08/07 16:13:21     47s] End to check current routing status for nets (mem=1163.9M)
[08/07 16:13:21     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1163.9M
[08/07 16:13:21     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1163.9M
[08/07 16:13:21     47s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1165.8M
[08/07 16:13:21     47s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1165.8M
[08/07 16:13:21     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1165.8M
[08/07 16:13:21     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1165.8M
[08/07 16:13:21     47s] Starting delay calculation for Setup views
[08/07 16:13:21     47s] #################################################################################
[08/07 16:13:21     47s] # Design Stage: PreRoute
[08/07 16:13:21     47s] # Design Name: riscv
[08/07 16:13:21     47s] # Design Mode: 250nm
[08/07 16:13:21     47s] # Analysis Mode: MMMC OCV 
[08/07 16:13:21     47s] # Parasitics Mode: No SPEF/RCDB
[08/07 16:13:21     47s] # Signoff Settings: SI Off 
[08/07 16:13:21     47s] #################################################################################
[08/07 16:13:21     47s] Calculate early delays in OCV mode...
[08/07 16:13:21     47s] Calculate late delays in OCV mode...
[08/07 16:13:21     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1170.1M, InitMEM = 1165.8M)
[08/07 16:13:21     47s] Start delay calculation (fullDC) (1 T). (MEM=1170.12)
[08/07 16:13:22     47s] End AAE Lib Interpolated Model. (MEM=1189.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:13:22     47s] First Iteration Infinite Tw... 
[08/07 16:13:27     53s] Total number of fetched objects 28437
[08/07 16:13:27     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:13:27     53s] End delay calculation. (MEM=1209.53 CPU=0:00:05.0 REAL=0:00:05.0)
[08/07 16:13:28     53s] End delay calculation (fullDC). (MEM=1191.99 CPU=0:00:06.2 REAL=0:00:07.0)
[08/07 16:13:28     53s] *** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 1192.0M) ***
[08/07 16:13:28     54s] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:00:54.4 mem=1192.0M)
[08/07 16:13:29     55s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.494  | -4.494  | -3.091  |
|           TNS (ns):| -1707.3 | -1707.3 |-302.470 |
|    Violating Paths:|  1023   |  1023   |   654   |
|          All Paths:|  1121   |  1024   |  1121   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.658   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.211%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 978.3M, totSessionCpu=0:00:55 **
[08/07 16:13:29     55s] ** INFO : this run is activating low effort ccoptDesign flow
[08/07 16:13:29     55s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:13:29     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.2 mem=1160.3M
[08/07 16:13:29     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1160.3M
[08/07 16:13:29     55s] z: 2, totalTracks: 1
[08/07 16:13:29     55s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:29     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1160.3M
[08/07 16:13:29     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1160.3M
[08/07 16:13:29     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1160.3MB).
[08/07 16:13:29     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1160.3M
[08/07 16:13:29     55s] TotalInstCnt at PhyDesignMc Initialization: 27,927
[08/07 16:13:29     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.3 mem=1160.3M
[08/07 16:13:29     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1160.3M
[08/07 16:13:29     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:1160.3M
[08/07 16:13:29     55s] TotalInstCnt at PhyDesignMc Destruction: 27,927
[08/07 16:13:29     55s] #optDebug: fT-E <X 2 0 0 1>
[08/07 16:13:30     55s] *** Starting optimizing excluded clock nets MEM= 1162.3M) ***
[08/07 16:13:30     55s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1162.3M) ***
[08/07 16:13:30     55s] *** Starting optimizing excluded clock nets MEM= 1162.3M) ***
[08/07 16:13:30     55s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1162.3M) ***
[08/07 16:13:30     55s] Info: Done creating the CCOpt slew target map.
[08/07 16:13:30     55s] Begin: GigaOpt high fanout net optimization
[08/07 16:13:30     55s] GigaOpt HFN: use maxLocalDensity 1.2
[08/07 16:13:30     55s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/07 16:13:30     56s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:13:30     56s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:13:30     56s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.1/0:00:56.0 (1.0), mem = 1162.3M
[08/07 16:13:30     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.1
[08/07 16:13:30     56s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:13:30     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.1 mem=1170.3M
[08/07 16:13:30     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1170.3M
[08/07 16:13:30     56s] z: 2, totalTracks: 1
[08/07 16:13:30     56s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:30     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1170.3M
[08/07 16:13:30     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1170.3M
[08/07 16:13:30     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1170.3MB).
[08/07 16:13:30     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1170.3M
[08/07 16:13:30     56s] TotalInstCnt at PhyDesignMc Initialization: 27,927
[08/07 16:13:30     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.3 mem=1170.3M
[08/07 16:13:30     56s] ### Creating TopoMgr, started
[08/07 16:13:30     56s] ### Creating TopoMgr, finished
[08/07 16:13:30     56s] 
[08/07 16:13:30     56s] Footprint cell information for calculating maxBufDist
[08/07 16:13:30     56s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 16:13:30     56s] Summary for sequential cells identification: 
[08/07 16:13:30     56s]   Identified SBFF number: 3
[08/07 16:13:30     56s]   Identified MBFF number: 0
[08/07 16:13:30     56s]   Identified SB Latch number: 0
[08/07 16:13:30     56s]   Identified MB Latch number: 0
[08/07 16:13:30     56s]   Not identified SBFF number: 0
[08/07 16:13:30     56s]   Not identified MBFF number: 0
[08/07 16:13:30     56s]   Not identified SB Latch number: 0
[08/07 16:13:30     56s]   Not identified MB Latch number: 0
[08/07 16:13:30     56s]   Number of sequential cells which are not FFs: 1
[08/07 16:13:30     56s]  Visiting view : setup_func
[08/07 16:13:30     56s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 16:13:30     56s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 16:13:30     56s]  Visiting view : hold_func
[08/07 16:13:30     56s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 16:13:30     56s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 16:13:30     56s]  Setting StdDelay to 92.80
[08/07 16:13:30     56s] Creating Cell Server, finished. 
[08/07 16:13:30     56s] 
[08/07 16:13:30     56s] *info: There are 3 candidate Buffer cells
[08/07 16:13:30     56s] *info: There are 4 candidate Inverter cells
[08/07 16:13:30     56s] 
[08/07 16:13:30     56s] ### Creating RouteCongInterface, started
[08/07 16:13:30     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.4 mem=1217.1M
[08/07 16:13:30     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.6 mem=1233.1M
[08/07 16:13:30     56s] 
[08/07 16:13:30     56s] Creating Lib Analyzer ...
[08/07 16:13:30     56s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:13:30     56s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:13:30     56s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:13:30     56s] 
[08/07 16:13:31     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.8 mem=1233.1M
[08/07 16:13:31     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.8 mem=1233.1M
[08/07 16:13:31     56s] Creating Lib Analyzer, finished. 
[08/07 16:13:31     56s] 
[08/07 16:13:31     56s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 16:13:31     56s] 
[08/07 16:13:31     56s] #optDebug: {0, 1.200}
[08/07 16:13:31     56s] ### Creating RouteCongInterface, finished
[08/07 16:13:31     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.8 mem=1233.1M
[08/07 16:13:31     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.8 mem=1233.1M
[08/07 16:13:32     58s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:13:32     58s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1233.1M
[08/07 16:13:32     58s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1233.1M
[08/07 16:13:32     58s] TotalInstCnt at PhyDesignMc Destruction: 27,927
[08/07 16:13:32     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.1
[08/07 16:13:32     58s] *** DrvOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:00:58.5/0:00:58.5 (1.0), mem = 1233.1M
[08/07 16:13:32     58s] 
[08/07 16:13:32     58s] =============================================================================================
[08/07 16:13:32     58s]  Step TAT Report for DrvOpt #1
[08/07 16:13:32     58s] =============================================================================================
[08/07 16:13:32     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:13:32     58s] ---------------------------------------------------------------------------------------------
[08/07 16:13:32     58s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    7.7
[08/07 16:13:32     58s] [ LibAnalyzerInit        ]      2   0:00:00.3  (  11.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:13:32     58s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.8
[08/07 16:13:32     58s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:13:32     58s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:13:32     58s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.1    0.9
[08/07 16:13:32     58s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:13:32     58s] [ MISC                   ]          0:00:01.9  (  72.0 % )     0:00:01.9 /  0:00:01.9    1.0
[08/07 16:13:32     58s] ---------------------------------------------------------------------------------------------
[08/07 16:13:32     58s]  DrvOpt #1 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[08/07 16:13:32     58s] ---------------------------------------------------------------------------------------------
[08/07 16:13:32     58s] 
[08/07 16:13:32     58s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/07 16:13:32     58s] End: GigaOpt high fanout net optimization
[08/07 16:13:33     59s] Deleting Lib Analyzer.
[08/07 16:13:33     59s] Begin: GigaOpt DRV Optimization
[08/07 16:13:33     59s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[08/07 16:13:33     59s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:13:33     59s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:13:33     59s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:59.1/0:00:59.1 (1.0), mem = 1233.1M
[08/07 16:13:33     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.2
[08/07 16:13:33     59s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:13:33     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.1 mem=1233.1M
[08/07 16:13:33     59s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 16:13:33     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1233.1M
[08/07 16:13:33     59s] z: 2, totalTracks: 1
[08/07 16:13:33     59s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:33     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1233.1M
[08/07 16:13:33     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1233.1M
[08/07 16:13:33     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1233.1MB).
[08/07 16:13:33     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1233.1M
[08/07 16:13:33     59s] TotalInstCnt at PhyDesignMc Initialization: 27,927
[08/07 16:13:33     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.3 mem=1233.1M
[08/07 16:13:33     59s] ### Creating RouteCongInterface, started
[08/07 16:13:33     59s] 
[08/07 16:13:33     59s] Creating Lib Analyzer ...
[08/07 16:13:33     59s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:13:33     59s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:13:33     59s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:13:33     59s] 
[08/07 16:13:33     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.5 mem=1233.1M
[08/07 16:13:33     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.5 mem=1233.1M
[08/07 16:13:33     59s] Creating Lib Analyzer, finished. 
[08/07 16:13:33     59s] 
[08/07 16:13:33     59s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 16:13:33     59s] 
[08/07 16:13:33     59s] #optDebug: {0, 1.200}
[08/07 16:13:33     59s] ### Creating RouteCongInterface, finished
[08/07 16:13:33     59s] ### Creating LA Mngr. totSessionCpu=0:00:59.5 mem=1233.1M
[08/07 16:13:33     59s] ### Creating LA Mngr, finished. totSessionCpu=0:00:59.5 mem=1233.1M
[08/07 16:13:34     60s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1252.2M
[08/07 16:13:34     60s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1252.2M
[08/07 16:13:34     60s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:13:34     60s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 16:13:34     60s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:13:34     60s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 16:13:34     60s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:13:35     60s] Info: violation cost 2.697746 (cap = 2.697746, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:13:35     60s] |     0|     0|     0.00|     8|     8|    -1.84|     0|     0|     0|     0|    -4.49| -1707.28|       0|       0|       0|  23.21|          |         |
[08/07 16:13:35     61s] Info: violation cost 2.570517 (cap = 2.570517, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:13:35     61s] |     0|     0|     0.00|     2|     2|    -1.84|     0|     0|     0|     0|    -4.49| -1696.48|       2|       0|       4|  23.21| 0:00:00.0|  1271.3M|
[08/07 16:13:35     61s] Info: violation cost 2.570517 (cap = 2.570517, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:13:35     61s] |     0|     0|     0.00|     2|     2|    -1.84|     0|     0|     0|     0|    -4.49| -1696.48|       0|       0|       0|  23.21| 0:00:00.0|  1271.3M|
[08/07 16:13:35     61s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] ###############################################################################
[08/07 16:13:35     61s] #
[08/07 16:13:35     61s] #  Large fanout net report:  
[08/07 16:13:35     61s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 16:13:35     61s] #     - current density: 23.21
[08/07 16:13:35     61s] #
[08/07 16:13:35     61s] #  List of high fanout nets:
[08/07 16:13:35     61s] #
[08/07 16:13:35     61s] ###############################################################################
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] =======================================================================
[08/07 16:13:35     61s]                 Reasons for remaining drv violations
[08/07 16:13:35     61s] =======================================================================
[08/07 16:13:35     61s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] MultiBuffering failure reasons
[08/07 16:13:35     61s] ------------------------------------------------
[08/07 16:13:35     61s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1271.3M) ***
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:1271.3M
[08/07 16:13:35     61s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:1271.3M
[08/07 16:13:35     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.5
[08/07 16:13:35     61s] OPERPROF: Starting RefinePlace at level 1, MEM:1271.3M
[08/07 16:13:35     61s] *** Starting refinePlace (0:01:02 mem=1271.3M) ***
[08/07 16:13:35     61s] Total net bbox length = 5.884e+06 (2.867e+06 3.018e+06) (ext = 1.246e+06)
[08/07 16:13:35     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:35     61s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1271.3M
[08/07 16:13:35     61s] Starting refinePlace ...
[08/07 16:13:35     61s]   Spread Effort: high, standalone mode, useDDP on.
[08/07 16:13:35     61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1275.9MB) @(0:01:02 - 0:01:02).
[08/07 16:13:35     61s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:13:35     61s] wireLenOptFixPriorityInst 1024 inst fixed
[08/07 16:13:35     61s] 
[08/07 16:13:35     61s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:13:36     62s] Move report: legalization moves 2 insts, mean move: 2.40 um, max move: 2.40 um
[08/07 16:13:36     62s] 	Max move on inst (U22932): (4008.00, 4362.00) --> (4010.40, 4362.00)
[08/07 16:13:36     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1275.9MB) @(0:01:02 - 0:01:02).
[08/07 16:13:36     62s] Move report: Detail placement moves 2 insts, mean move: 2.40 um, max move: 2.40 um
[08/07 16:13:36     62s] 	Max move on inst (U22932): (4008.00, 4362.00) --> (4010.40, 4362.00)
[08/07 16:13:36     62s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1275.9MB
[08/07 16:13:36     62s] Statistics of distance of Instance movement in refine placement:
[08/07 16:13:36     62s]   maximum (X+Y) =         2.40 um
[08/07 16:13:36     62s]   inst (U22932) with max move: (4008, 4362) -> (4010.4, 4362)
[08/07 16:13:36     62s]   mean    (X+Y) =         2.40 um
[08/07 16:13:36     62s] Summary Report:
[08/07 16:13:36     62s] Instances move: 2 (out of 27822 movable)
[08/07 16:13:36     62s] Instances flipped: 0
[08/07 16:13:36     62s] Mean displacement: 2.40 um
[08/07 16:13:36     62s] Max displacement: 2.40 um (Instance: U22932) (4008, 4362) -> (4010.4, 4362)
[08/07 16:13:36     62s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
[08/07 16:13:36     62s] Total instances moved : 2
[08/07 16:13:36     62s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.580, REAL:0.572, MEM:1275.9M
[08/07 16:13:36     62s] Total net bbox length = 5.884e+06 (2.867e+06 3.018e+06) (ext = 1.246e+06)
[08/07 16:13:36     62s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1275.9MB
[08/07 16:13:36     62s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1275.9MB) @(0:01:02 - 0:01:02).
[08/07 16:13:36     62s] *** Finished refinePlace (0:01:02 mem=1275.9M) ***
[08/07 16:13:36     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.5
[08/07 16:13:36     62s] OPERPROF: Finished RefinePlace at level 1, CPU:0.620, REAL:0.621, MEM:1275.9M
[08/07 16:13:36     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1275.9M
[08/07 16:13:36     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.047, MEM:1275.9M
[08/07 16:13:36     62s] *** maximum move = 2.40 um ***
[08/07 16:13:36     62s] *** Finished re-routing un-routed nets (1275.9M) ***
[08/07 16:13:36     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1275.9M
[08/07 16:13:36     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1275.9M
[08/07 16:13:36     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1275.9M
[08/07 16:13:36     62s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1275.9M
[08/07 16:13:36     62s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1275.9M
[08/07 16:13:36     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1275.9M
[08/07 16:13:36     62s] 
[08/07 16:13:36     62s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1275.9M) ***
[08/07 16:13:36     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1256.8M
[08/07 16:13:36     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:1256.8M
[08/07 16:13:36     62s] TotalInstCnt at PhyDesignMc Destruction: 27,929
[08/07 16:13:36     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.2
[08/07 16:13:36     62s] *** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.4 (1.0), totSession cpu/real = 0:01:02.6/0:01:02.5 (1.0), mem = 1256.8M
[08/07 16:13:36     62s] 
[08/07 16:13:36     62s] =============================================================================================
[08/07 16:13:36     62s]  Step TAT Report for DrvOpt #2
[08/07 16:13:36     62s] =============================================================================================
[08/07 16:13:36     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:13:36     62s] ---------------------------------------------------------------------------------------------
[08/07 16:13:36     62s] [ RefinePlace            ]      1   0:00:01.1  (  32.4 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:13:36     62s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:13:36     62s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:13:36     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:13:36     62s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:13:36     62s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:13:36     62s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:13:36     62s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:13:36     62s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:13:36     62s] [ OptEval                ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/07 16:13:36     62s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:13:36     62s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:13:36     62s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 16:13:36     62s] [ IncrDelayCalc          ]      8   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:13:36     62s] [ DrvFindVioNets         ]      3   0:00:00.4  (  10.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:13:36     62s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:13:36     62s] [ MISC                   ]          0:00:01.0  (  27.5 % )     0:00:01.0 /  0:00:01.0    1.0
[08/07 16:13:36     62s] ---------------------------------------------------------------------------------------------
[08/07 16:13:36     62s]  DrvOpt #2 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[08/07 16:13:36     62s] ---------------------------------------------------------------------------------------------
[08/07 16:13:36     62s] 
[08/07 16:13:36     62s] End: GigaOpt DRV Optimization
[08/07 16:13:36     62s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/07 16:13:36     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1210.8M
[08/07 16:13:36     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:1210.8M
[08/07 16:13:37     63s] 
------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=1210.8M)                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.488  | -4.488  | -3.086  |
|           TNS (ns):| -1696.5 | -1696.5 |-293.778 |
|    Violating Paths:|  1023   |  1023   |   623   |
|          All Paths:|  1121   |  1024   |  1121   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.658   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.213%
Routing Overflow: 0.01% H and 0.10% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1022.8M, totSessionCpu=0:01:03 **
[08/07 16:13:37     63s] *** Timing NOT met, worst failing slack is -4.488
[08/07 16:13:37     63s] *** Check timing (0:00:00.0)
[08/07 16:13:37     63s] Deleting Lib Analyzer.
[08/07 16:13:37     63s] Begin: GigaOpt Optimization in TNS mode
[08/07 16:13:37     63s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/07 16:13:37     63s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:13:37     63s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:13:37     63s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:03.5/0:01:03.5 (1.0), mem = 1210.8M
[08/07 16:13:37     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.3
[08/07 16:13:37     63s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:13:37     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1210.8M
[08/07 16:13:37     63s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 16:13:37     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1210.8M
[08/07 16:13:37     63s] z: 2, totalTracks: 1
[08/07 16:13:37     63s] #spOpts: N=250 mergeVia=F 
[08/07 16:13:37     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1210.8M
[08/07 16:13:37     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1210.8M
[08/07 16:13:37     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1210.8MB).
[08/07 16:13:37     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1210.8M
[08/07 16:13:37     63s] TotalInstCnt at PhyDesignMc Initialization: 27,929
[08/07 16:13:37     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1210.8M
[08/07 16:13:37     63s] ### Creating RouteCongInterface, started
[08/07 16:13:38     63s] 
[08/07 16:13:38     63s] Creating Lib Analyzer ...
[08/07 16:13:38     63s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:13:38     63s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:13:38     63s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:13:38     63s] 
[08/07 16:13:38     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=1210.8M
[08/07 16:13:38     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=1210.8M
[08/07 16:13:38     63s] Creating Lib Analyzer, finished. 
[08/07 16:13:38     63s] 
[08/07 16:13:38     63s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:13:38     63s] 
[08/07 16:13:38     63s] #optDebug: {0, 1.200}
[08/07 16:13:38     63s] ### Creating RouteCongInterface, finished
[08/07 16:13:38     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1210.8M
[08/07 16:13:38     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1210.8M
[08/07 16:13:39     64s] *info: 108 clock nets excluded
[08/07 16:13:39     64s] *info: 2 special nets excluded.
[08/07 16:13:39     64s] *info: 34 no-driver nets excluded.
[08/07 16:13:39     64s] *info: 108 nets with fixed/cover wires excluded.
[08/07 16:13:39     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.54183.1
[08/07 16:13:39     65s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 16:13:39     65s] ** GigaOpt Optimizer WNS Slack -4.488 TNS Slack -1696.483 Density 23.21
[08/07 16:13:39     65s] Optimizer TNS Opt
[08/07 16:13:39     65s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.086| -293.778|
|reg2reg   |-4.488|-1696.483|
|HEPG      |-4.488|-1696.483|
|All Paths |-4.488|-1696.483|
+----------+------+---------+

[08/07 16:13:39     65s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -4.488ns TNS -1696.483ns; HEPG WNS -4.488ns TNS -1696.483ns; all paths WNS -4.488ns TNS -1696.483ns; Real time 0:00:49.0
[08/07 16:13:39     65s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1229.9M
[08/07 16:13:39     65s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1229.9M
[08/07 16:13:39     65s] Active Path Group: reg2reg  
[08/07 16:13:39     65s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:13:39     65s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:13:39     65s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:13:39     65s] |  -4.488|   -4.488|-1696.483|-1696.483|    23.21%|   0:00:00.0| 1230.9M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:41     67s] |  -4.233|   -4.233|-1620.977|-1620.977|    23.21%|   0:00:02.0| 1276.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:42     68s] |  -4.147|   -4.147|-1620.938|-1620.938|    23.21%|   0:00:01.0| 1276.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:42     68s] |  -4.093|   -4.093|-1565.385|-1565.385|    23.20%|   0:00:00.0| 1277.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:43     69s] |  -3.972|   -3.972|-1535.298|-1535.298|    23.20%|   0:00:01.0| 1278.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:44     70s] |  -3.892|   -3.892|-1505.765|-1505.765|    23.20%|   0:00:01.0| 1280.1M|setup_func|  reg2reg| rf_reg[16][20]/D    |
[08/07 16:13:44     70s] |  -3.719|   -3.719|-1344.330|-1344.330|    23.20%|   0:00:00.0| 1280.1M|setup_func|  reg2reg| rf_reg[16][20]/D    |
[08/07 16:13:45     71s] |  -3.649|   -3.649|-1270.233|-1270.233|    23.19%|   0:00:01.0| 1280.1M|setup_func|  reg2reg| rf_reg[16][20]/D    |
[08/07 16:13:47     73s] |  -3.464|   -3.464|-1264.767|-1264.767|    23.19%|   0:00:02.0| 1295.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:48     74s] |  -3.391|   -3.391|-1242.166|-1242.166|    23.18%|   0:00:01.0| 1295.1M|setup_func|  reg2reg| rf_reg[16][20]/D    |
[08/07 16:13:49     75s] |  -3.328|   -3.328|-1184.144|-1184.144|    23.18%|   0:00:01.0| 1295.1M|setup_func|  reg2reg| rf_reg[16][20]/D    |
[08/07 16:13:51     77s] |  -3.204|   -3.204|-1179.362|-1179.362|    23.16%|   0:00:02.0| 1295.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:52     78s] |  -3.180|   -3.180|-1177.491|-1177.491|    23.16%|   0:00:01.0| 1295.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:53     79s] |  -3.123|   -3.123|-1121.516|-1121.516|    23.15%|   0:00:01.0| 1295.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:53     79s] |  -3.089|   -3.089|-1086.856|-1086.856|    23.15%|   0:00:00.0| 1295.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:55     81s] |  -3.014|   -3.014|-1092.598|-1092.598|    23.14%|   0:00:02.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:56     82s] |  -2.993|   -2.993|-1130.847|-1130.847|    23.12%|   0:00:01.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:57     83s] |  -2.938|   -2.938|-1080.415|-1080.415|    23.11%|   0:00:01.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:13:58     84s] |  -2.884|   -2.884|-1028.498|-1028.498|    23.11%|   0:00:01.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:00     85s] |  -2.839|   -2.839| -981.950| -981.950|    23.09%|   0:00:02.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:00     86s] |  -2.804|   -2.804| -946.552| -946.552|    23.09%|   0:00:00.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:01     87s] |  -2.757|   -2.757| -911.932| -911.932|    23.09%|   0:00:01.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:02     88s] |  -2.749|   -2.749| -913.639| -913.639|    23.09%|   0:00:01.0| 1301.6M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:03     89s] |  -2.748|   -2.748| -935.794| -935.794|    23.09%|   0:00:01.0| 1301.6M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:14:03     89s] |  -2.748|   -2.748| -932.479| -932.479|    23.09%|   0:00:00.0| 1301.6M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:14:07     93s] |  -2.748|   -2.748|-1020.122|-1020.122|    23.11%|   0:00:04.0| 1302.6M|setup_func|  reg2reg| rf_reg[4][11]/D     |
[08/07 16:14:07     93s] |  -2.748|   -2.748|-1019.467|-1019.467|    23.11%|   0:00:00.0| 1302.6M|setup_func|  reg2reg| rf_reg[4][11]/D     |
[08/07 16:14:08     94s] |  -2.748|   -2.748|-1014.754|-1014.754|    23.12%|   0:00:01.0| 1302.6M|setup_func|  reg2reg| rf_reg[3][29]/D     |
[08/07 16:14:11     97s] |  -2.748|   -2.748|-1074.446|-1074.446|    23.14%|   0:00:03.0| 1303.6M|setup_func|  reg2reg| rf_reg[10][19]/D    |
[08/07 16:14:11     97s] |  -2.748|   -2.748|-1062.225|-1062.225|    23.14%|   0:00:00.0| 1303.6M|setup_func|  reg2reg| rf_reg[10][19]/D    |
[08/07 16:14:14    100s] |  -2.748|   -2.748|-1080.397|-1080.397|    23.14%|   0:00:03.0| 1303.6M|setup_func|  reg2reg| rf_reg[30][7]/D     |
[08/07 16:14:15    101s] |  -2.748|   -2.748|-1060.273|-1060.273|    23.15%|   0:00:01.0| 1303.6M|setup_func|  reg2reg| rf_reg[2][9]/D      |
[08/07 16:14:18    103s] |  -2.748|   -2.748|-1070.572|-1070.572|    23.15%|   0:00:03.0| 1303.6M|setup_func|  reg2reg| rf_reg[26][23]/D    |
[08/07 16:14:18    104s] |  -2.748|   -2.748|-1069.186|-1069.186|    23.15%|   0:00:00.0| 1304.1M|setup_func|  reg2reg| rf_reg[10][30]/D    |
[08/07 16:14:18    104s] |  -2.748|   -2.748|-1064.863|-1064.863|    23.15%|   0:00:00.0| 1304.1M|setup_func|  reg2reg| rf_reg[4][14]/D     |
[08/07 16:14:19    105s] |  -2.748|   -2.748|-1063.000|-1063.000|    23.15%|   0:00:01.0| 1304.1M|setup_func|  reg2reg| rf_reg[26][30]/D    |
[08/07 16:14:20    105s] |  -2.748|   -2.748|-1058.926|-1058.926|    23.15%|   0:00:01.0| 1304.1M|setup_func|  reg2reg| rf_reg[10][25]/D    |
[08/07 16:14:20    106s] |  -2.748|   -2.748|-1052.388|-1052.388|    23.15%|   0:00:00.0| 1304.1M|setup_func|  reg2reg| rf_reg[14][29]/D    |
[08/07 16:14:21    107s] |  -2.748|   -2.748|-1051.220|-1051.220|    23.16%|   0:00:01.0| 1304.1M|setup_func|  reg2reg| rf_reg[17][22]/D    |
[08/07 16:14:22    108s] |  -2.748|   -2.748|-1049.661|-1049.661|    23.16%|   0:00:01.0| 1304.1M|setup_func|  reg2reg| rf_reg[7][20]/D     |
[08/07 16:14:25    111s] |  -2.748|   -2.748|-1050.439|-1050.439|    23.16%|   0:00:03.0| 1304.1M|setup_func|  reg2reg| rf_reg[7][7]/D      |
[08/07 16:14:25    111s] |  -2.748|   -2.748|-1050.345|-1050.345|    23.16%|   0:00:00.0| 1304.1M|setup_func|  reg2reg| rf_reg[7][7]/D      |
[08/07 16:14:25    111s] |  -2.748|   -2.748|-1050.308|-1050.308|    23.16%|   0:00:00.0| 1304.1M|setup_func|  reg2reg| rf_reg[7][7]/D      |
[08/07 16:14:27    112s] |  -2.748|   -2.748|-1049.600|-1049.600|    23.16%|   0:00:02.0| 1304.1M|setup_func|  reg2reg| rf_reg[5][14]/D     |
[08/07 16:14:27    113s] |  -2.748|   -2.748|-1049.177|-1049.177|    23.16%|   0:00:00.0| 1304.1M|setup_func|  reg2reg| rf_reg[6][28]/D     |
[08/07 16:14:28    114s] |  -2.748|   -2.748|-1049.006|-1049.006|    23.16%|   0:00:01.0| 1304.1M|setup_func|  reg2reg| rf_reg[7][21]/D     |
[08/07 16:14:29    114s] |  -2.748|   -2.748|-1049.006|-1049.006|    23.16%|   0:00:01.0| 1304.1M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:29    114s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:14:29    114s] 
[08/07 16:14:29    114s] *** Finish Core Optimize Step (cpu=0:00:49.1 real=0:00:50.0 mem=1304.1M) ***
[08/07 16:14:29    114s] 
[08/07 16:14:29    114s] *** Finished Optimize Step Cumulative (cpu=0:00:49.1 real=0:00:50.0 mem=1304.1M) ***
[08/07 16:14:29    114s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.849| -228.665|
|reg2reg   |-2.748|-1049.006|
|HEPG      |-2.748|-1049.006|
|All Paths |-2.748|-1049.006|
+----------+------+---------+

[08/07 16:14:29    114s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -2.748ns TNS -1049.007ns; HEPG WNS -2.748ns TNS -1049.007ns; all paths WNS -2.748ns TNS -1049.007ns; Real time 0:01:39
[08/07 16:14:29    114s] ** GigaOpt Optimizer WNS Slack -2.748 TNS Slack -1049.006 Density 23.16
[08/07 16:14:29    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.54183.1
[08/07 16:14:29    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1304.1M
[08/07 16:14:29    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.053, MEM:1304.1M
[08/07 16:14:29    114s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1304.1M
[08/07 16:14:29    114s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1304.1M
[08/07 16:14:29    114s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1304.1M
[08/07 16:14:29    114s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:1304.1M
[08/07 16:14:29    114s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.049, MEM:1304.1M
[08/07 16:14:29    114s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.049, MEM:1304.1M
[08/07 16:14:29    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.6
[08/07 16:14:29    114s] OPERPROF: Starting RefinePlace at level 1, MEM:1304.1M
[08/07 16:14:29    114s] *** Starting refinePlace (0:01:55 mem=1304.1M) ***
[08/07 16:14:29    114s] Total net bbox length = 5.929e+06 (2.889e+06 3.040e+06) (ext = 1.246e+06)
[08/07 16:14:29    114s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:14:29    114s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1304.1M
[08/07 16:14:29    114s] Starting refinePlace ...
[08/07 16:14:29    115s] ** Cut row section cpu time 0:00:00.0.
[08/07 16:14:29    115s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 16:14:30    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1308.7MB) @(0:01:55 - 0:01:56).
[08/07 16:14:30    115s] Move report: preRPlace moves 969 insts, mean move: 6.10 um, max move: 34.80 um
[08/07 16:14:30    115s] 	Max move on inst (FE_OCPC322_n22542): (3710.40, 4602.00) --> (3705.60, 4572.00)
[08/07 16:14:30    115s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 16:14:30    115s] wireLenOptFixPriorityInst 1024 inst fixed
[08/07 16:14:30    115s] 
[08/07 16:14:30    115s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:14:30    116s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:14:30    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1308.7MB) @(0:01:56 - 0:01:56).
[08/07 16:14:30    116s] Move report: Detail placement moves 969 insts, mean move: 6.10 um, max move: 34.80 um
[08/07 16:14:30    116s] 	Max move on inst (FE_OCPC322_n22542): (3710.40, 4602.00) --> (3705.60, 4572.00)
[08/07 16:14:30    116s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1308.7MB
[08/07 16:14:30    116s] Statistics of distance of Instance movement in refine placement:
[08/07 16:14:30    116s]   maximum (X+Y) =        34.80 um
[08/07 16:14:30    116s]   inst (FE_OCPC322_n22542) with max move: (3710.4, 4602) -> (3705.6, 4572)
[08/07 16:14:30    116s]   mean    (X+Y) =         6.10 um
[08/07 16:14:30    116s] Summary Report:
[08/07 16:14:30    116s] Instances move: 969 (out of 27763 movable)
[08/07 16:14:30    116s] Instances flipped: 0
[08/07 16:14:30    116s] Mean displacement: 6.10 um
[08/07 16:14:30    116s] Max displacement: 34.80 um (Instance: FE_OCPC322_n22542) (3710.4, 4602) -> (3705.6, 4572)
[08/07 16:14:30    116s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 16:14:30    116s] Total instances moved : 969
[08/07 16:14:30    116s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.220, REAL:1.217, MEM:1308.7M
[08/07 16:14:30    116s] Total net bbox length = 5.932e+06 (2.892e+06 3.040e+06) (ext = 1.246e+06)
[08/07 16:14:30    116s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1308.7MB
[08/07 16:14:30    116s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1308.7MB) @(0:01:55 - 0:01:56).
[08/07 16:14:30    116s] *** Finished refinePlace (0:01:56 mem=1308.7M) ***
[08/07 16:14:30    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.6
[08/07 16:14:30    116s] OPERPROF: Finished RefinePlace at level 1, CPU:1.280, REAL:1.269, MEM:1308.7M
[08/07 16:14:30    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1308.7M
[08/07 16:14:30    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1308.7M
[08/07 16:14:30    116s] *** maximum move = 34.80 um ***
[08/07 16:14:30    116s] *** Finished re-routing un-routed nets (1308.7M) ***
[08/07 16:14:30    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:1308.7M
[08/07 16:14:30    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1308.7M
[08/07 16:14:30    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1308.7M
[08/07 16:14:30    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1308.7M
[08/07 16:14:30    116s] 
[08/07 16:14:30    116s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1308.7M) ***
[08/07 16:14:30    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.54183.1
[08/07 16:14:31    116s] ** GigaOpt Optimizer WNS Slack -2.748 TNS Slack -1049.006 Density 23.16
[08/07 16:14:31    116s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.849| -228.665|
|reg2reg   |-2.748|-1049.006|
|HEPG      |-2.748|-1049.006|
|All Paths |-2.748|-1049.006|
+----------+------+---------+

[08/07 16:14:31    116s] 
[08/07 16:14:31    116s] *** Finish post-CTS Setup Fixing (cpu=0:00:51.4 real=0:00:52.0 mem=1308.7M) ***
[08/07 16:14:31    116s] 
[08/07 16:14:31    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.54183.1
[08/07 16:14:31    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1289.6M
[08/07 16:14:31    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:1289.6M
[08/07 16:14:31    116s] TotalInstCnt at PhyDesignMc Destruction: 27,870
[08/07 16:14:31    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.3
[08/07 16:14:31    116s] *** SetupOpt [finish] : cpu/real = 0:00:53.2/0:00:53.4 (1.0), totSession cpu/real = 0:01:56.7/0:01:56.9 (1.0), mem = 1289.6M
[08/07 16:14:31    116s] 
[08/07 16:14:31    116s] =============================================================================================
[08/07 16:14:31    116s]  Step TAT Report for TnsOpt #1
[08/07 16:14:31    116s] =============================================================================================
[08/07 16:14:31    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:14:31    116s] ---------------------------------------------------------------------------------------------
[08/07 16:14:31    116s] [ RefinePlace            ]      1   0:00:01.8  (   3.4 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 16:14:31    116s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:14:31    116s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:14:31    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:14:31    116s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:14:31    116s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:14:31    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:14:31    116s] [ TransformInit          ]      1   0:00:01.4  (   2.5 % )     0:00:01.4 /  0:00:01.4    1.0
[08/07 16:14:31    116s] [ OptSingleIteration     ]    130   0:00:00.1  (   0.3 % )     0:00:43.9 /  0:00:43.7    1.0
[08/07 16:14:31    116s] [ OptGetWeight           ]    130   0:00:01.1  (   2.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:14:31    116s] [ OptEval                ]    130   0:00:27.2  (  50.9 % )     0:00:27.2 /  0:00:27.1    1.0
[08/07 16:14:31    116s] [ OptCommit              ]    130   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:14:31    116s] [ IncrTimingUpdate       ]    108   0:00:10.0  (  18.8 % )     0:00:10.0 /  0:00:10.0    1.0
[08/07 16:14:31    116s] [ PostCommitDelayUpdate  ]    131   0:00:00.2  (   0.3 % )     0:00:01.4 /  0:00:01.3    0.9
[08/07 16:14:31    116s] [ IncrDelayCalc          ]    371   0:00:01.3  (   2.3 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 16:14:31    116s] [ SetupOptGetWorkingSet  ]    356   0:00:02.1  (   3.8 % )     0:00:02.1 /  0:00:02.1    1.0
[08/07 16:14:31    116s] [ SetupOptGetActiveNode  ]    356   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[08/07 16:14:31    116s] [ SetupOptSlackGraph     ]    130   0:00:01.7  (   3.2 % )     0:00:01.7 /  0:00:01.6    1.0
[08/07 16:14:31    116s] [ MISC                   ]          0:00:05.6  (  10.5 % )     0:00:05.6 /  0:00:05.6    1.0
[08/07 16:14:31    116s] ---------------------------------------------------------------------------------------------
[08/07 16:14:31    116s]  TnsOpt #1 TOTAL                    0:00:53.4  ( 100.0 % )     0:00:53.4 /  0:00:53.2    1.0
[08/07 16:14:31    116s] ---------------------------------------------------------------------------------------------
[08/07 16:14:31    116s] 
[08/07 16:14:31    116s] End: GigaOpt Optimization in TNS mode
[08/07 16:14:31    116s] Deleting Lib Analyzer.
[08/07 16:14:31    116s] Begin: GigaOpt Optimization in WNS mode
[08/07 16:14:31    116s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[08/07 16:14:31    116s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:14:31    116s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:14:31    116s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.9/0:01:57.1 (1.0), mem = 1242.6M
[08/07 16:14:31    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.4
[08/07 16:14:31    116s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:14:31    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=1242.6M
[08/07 16:14:31    116s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 16:14:31    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:1242.6M
[08/07 16:14:31    116s] z: 2, totalTracks: 1
[08/07 16:14:31    116s] #spOpts: N=250 mergeVia=F 
[08/07 16:14:31    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1242.6M
[08/07 16:14:31    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1242.6M
[08/07 16:14:31    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1242.6MB).
[08/07 16:14:31    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1242.6M
[08/07 16:14:31    117s] TotalInstCnt at PhyDesignMc Initialization: 27,870
[08/07 16:14:31    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=1242.6M
[08/07 16:14:31    117s] ### Creating RouteCongInterface, started
[08/07 16:14:31    117s] 
[08/07 16:14:31    117s] Creating Lib Analyzer ...
[08/07 16:14:31    117s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:14:31    117s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:14:31    117s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:14:31    117s] 
[08/07 16:14:31    117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=1246.6M
[08/07 16:14:31    117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=1246.6M
[08/07 16:14:31    117s] Creating Lib Analyzer, finished. 
[08/07 16:14:31    117s] 
[08/07 16:14:31    117s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:14:31    117s] 
[08/07 16:14:31    117s] #optDebug: {0, 1.200}
[08/07 16:14:31    117s] ### Creating RouteCongInterface, finished
[08/07 16:14:31    117s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=1246.6M
[08/07 16:14:31    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=1246.6M
[08/07 16:14:32    118s] *info: 108 clock nets excluded
[08/07 16:14:32    118s] *info: 2 special nets excluded.
[08/07 16:14:32    118s] *info: 34 no-driver nets excluded.
[08/07 16:14:32    118s] *info: 108 nets with fixed/cover wires excluded.
[08/07 16:14:33    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.54183.2
[08/07 16:14:33    118s] PathGroup :  reg2reg  TargetSlack : 0.0928 
[08/07 16:14:33    118s] ** GigaOpt Optimizer WNS Slack -2.748 TNS Slack -1049.006 Density 23.16
[08/07 16:14:33    118s] Optimizer WNS Pass 0
[08/07 16:14:33    118s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.849| -228.665|
|reg2reg   |-2.748|-1049.006|
|HEPG      |-2.748|-1049.006|
|All Paths |-2.748|-1049.006|
+----------+------+---------+

[08/07 16:14:33    118s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -2.748ns TNS -1049.007ns; HEPG WNS -2.748ns TNS -1049.007ns; all paths WNS -2.748ns TNS -1049.007ns; Real time 0:01:43
[08/07 16:14:33    118s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1265.7M
[08/07 16:14:33    118s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1265.7M
[08/07 16:14:33    118s] Active Path Group: reg2reg  
[08/07 16:14:33    118s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:14:33    118s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:14:33    118s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:14:33    118s] |  -2.748|   -2.748|-1049.006|-1049.006|    23.16%|   0:00:00.0| 1265.7M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:34    120s] |  -2.579|   -2.579| -876.225| -876.225|    23.16%|   0:00:01.0| 1306.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:36    121s] |  -2.456|   -2.456| -848.007| -848.007|    23.16%|   0:00:02.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:36    122s] |  -2.196|   -2.196| -584.750| -584.750|    23.16%|   0:00:00.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:41    127s] |  -2.183|   -2.183| -578.521| -578.521|    23.16%|   0:00:05.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:42    128s] |  -2.127|   -2.127| -529.757| -529.757|    23.16%|   0:00:01.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:47    133s] |  -1.976|   -1.976| -386.049| -386.049|    23.15%|   0:00:05.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:48    133s] |  -1.864|   -1.864| -299.140| -299.140|    23.15%|   0:00:01.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:49    135s] |  -1.753|   -1.753| -231.233| -231.233|    23.16%|   0:00:01.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:50    135s] |  -1.645|   -1.645| -173.644| -173.644|    23.16%|   0:00:01.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:52    138s] |  -1.575|   -1.594| -143.533| -150.489|    23.15%|   0:00:02.0| 1307.4M|setup_func|  reg2reg| rf_reg[31][18]/D    |
[08/07 16:14:53    138s] |  -1.468|   -1.544| -126.068| -151.853|    23.16%|   0:00:01.0| 1308.4M|setup_func|  reg2reg| rf_reg[16][20]/D    |
[08/07 16:14:54    139s] |  -1.316|   -1.441| -113.722| -153.079|    23.16%|   0:00:01.0| 1308.4M|setup_func|  reg2reg| rf_reg[27][18]/D    |
[08/07 16:14:55    140s] |  -1.230|   -1.230|  -98.691|  -98.691|    23.16%|   0:00:01.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:14:57    143s] |  -1.155|   -1.187|  -87.220|  -94.024|    23.16%|   0:00:02.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:01    147s] |  -1.049|   -1.165|  -66.816|  -89.719|    23.17%|   0:00:04.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:04    149s] |  -0.993|   -1.136|  -64.435|  -92.802|    23.17%|   0:00:03.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:06    151s] |  -0.940|   -1.124|  -59.474|  -95.474|    23.18%|   0:00:02.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:07    152s] |  -0.864|   -1.038|  -46.656|  -77.747|    23.19%|   0:00:01.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:08    153s] |  -0.827|   -1.023|  -41.435|  -75.652|    23.19%|   0:00:01.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:09    154s] |  -0.726|   -0.973|  -28.450|  -66.193|    23.20%|   0:00:01.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:10    155s] |  -0.649|   -0.945|  -20.369|  -60.931|    23.21%|   0:00:01.0| 1308.4M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:11    157s] |  -0.547|   -0.913|  -14.217|  -60.021|    23.22%|   0:00:01.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:11    157s] |  -0.484|   -0.882|  -10.075|  -54.266|    23.22%|   0:00:00.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:13    159s] |  -0.386|   -0.833|   -7.033|  -54.745|    23.24%|   0:00:02.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:16    161s] |  -0.297|   -0.782|   -3.240|  -44.979|    23.28%|   0:00:03.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:20    166s] |  -0.218|   -0.722|   -2.287|  -42.494|    23.36%|   0:00:04.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:21    167s] |  -0.135|   -0.722|   -0.821|  -42.953|    23.37%|   0:00:01.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:25    171s] |  -0.074|   -0.692|   -0.231|  -39.904|    23.45%|   0:00:04.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:28    174s] |  -0.035|   -0.646|   -0.050|  -32.436|    23.50%|   0:00:03.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:30    176s] |  -0.023|   -0.638|   -0.032|  -32.378|    23.52%|   0:00:02.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:31    177s] |   0.025|   -0.623|    0.000|  -30.293|    23.52%|   0:00:01.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:33    178s] |   0.078|   -0.618|    0.000|  -29.723|    23.53%|   0:00:02.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:35    180s] |   0.125|   -0.582|    0.000|  -25.082|    23.54%|   0:00:02.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:35    180s] |   0.125|   -0.582|    0.000|  -25.082|    23.54%|   0:00:00.0| 1308.9M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:15:35    180s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:15:35    180s] 
[08/07 16:15:35    180s] *** Finish Core Optimize Step (cpu=0:01:02 real=0:01:02 mem=1308.9M) ***
[08/07 16:15:35    180s] Active Path Group: default 
[08/07 16:15:35    180s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:15:35    180s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:15:35    180s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:15:35    180s] |  -0.582|   -0.582| -25.082|  -25.082|    23.54%|   0:00:00.0| 1308.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:36    181s] |  -0.444|   -0.444| -11.890|  -11.890|    23.54%|   0:00:01.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:36    182s] |  -0.333|   -0.333|  -5.687|   -5.687|    23.54%|   0:00:00.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:37    183s] |  -0.255|   -0.255|  -3.004|   -3.004|    23.54%|   0:00:01.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:42    187s] |  -0.132|   -0.132|  -0.818|   -0.818|    23.54%|   0:00:05.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:46    191s] |  -0.055|   -0.055|  -0.099|   -0.099|    23.55%|   0:00:04.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:46    192s] |  -0.002|   -0.002|  -0.002|   -0.002|    23.55%|   0:00:00.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:48    193s] |   0.056|    0.056|   0.000|    0.000|    23.55%|   0:00:02.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:49    195s] |   0.112|    0.112|   0.000|    0.000|    23.56%|   0:00:01.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:49    195s] |   0.113|    0.113|   0.000|    0.000|    23.56%|   0:00:00.0| 1327.9M|setup_func|  default| rf_reg[26][16]/D    |
[08/07 16:15:49    195s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:15:49    195s] 
[08/07 16:15:49    195s] *** Finish Core Optimize Step (cpu=0:00:14.4 real=0:00:14.0 mem=1327.9M) ***
[08/07 16:15:49    195s] 
[08/07 16:15:49    195s] *** Finished Optimize Step Cumulative (cpu=0:01:16 real=0:01:16 mem=1327.9M) ***
[08/07 16:15:49    195s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.113|0.000|
|reg2reg   |0.170|0.000|
|HEPG      |0.170|0.000|
|All Paths |0.113|0.000|
+----------+-----+-----+

[08/07 16:15:49    195s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.170ns TNS 0.000ns; HEPG WNS 0.170ns TNS 0.000ns; all paths WNS 0.113ns TNS 0.000ns; Real time 0:02:59
[08/07 16:15:49    195s] ** GigaOpt Optimizer WNS Slack 0.113 TNS Slack 0.000 Density 23.56
[08/07 16:15:49    195s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.54183.2
[08/07 16:15:49    195s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1327.9M
[08/07 16:15:49    195s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1327.9M
[08/07 16:15:49    195s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1327.9M
[08/07 16:15:49    195s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1327.9M
[08/07 16:15:49    195s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1327.9M
[08/07 16:15:49    195s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1327.9M
[08/07 16:15:49    195s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.045, MEM:1327.9M
[08/07 16:15:49    195s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.045, MEM:1327.9M
[08/07 16:15:49    195s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.7
[08/07 16:15:49    195s] OPERPROF: Starting RefinePlace at level 1, MEM:1327.9M
[08/07 16:15:49    195s] *** Starting refinePlace (0:03:15 mem=1327.9M) ***
[08/07 16:15:49    195s] Total net bbox length = 5.990e+06 (2.922e+06 3.067e+06) (ext = 1.247e+06)
[08/07 16:15:49    195s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:15:49    195s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1327.9M
[08/07 16:15:49    195s] Starting refinePlace ...
[08/07 16:15:49    195s] ** Cut row section cpu time 0:00:00.0.
[08/07 16:15:49    195s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 16:15:50    196s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1327.9MB) @(0:03:15 - 0:03:16).
[08/07 16:15:50    196s] Move report: preRPlace moves 2706 insts, mean move: 4.75 um, max move: 58.80 um
[08/07 16:15:50    196s] 	Max move on inst (FE_RC_564_0): (3566.40, 3552.00) --> (3537.60, 3582.00)
[08/07 16:15:50    196s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 16:15:50    196s] wireLenOptFixPriorityInst 1024 inst fixed
[08/07 16:15:50    196s] 
[08/07 16:15:50    196s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:15:51    196s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:15:51    196s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1327.9MB) @(0:03:16 - 0:03:17).
[08/07 16:15:51    196s] Move report: Detail placement moves 2706 insts, mean move: 4.75 um, max move: 58.80 um
[08/07 16:15:51    196s] 	Max move on inst (FE_RC_564_0): (3566.40, 3552.00) --> (3537.60, 3582.00)
[08/07 16:15:51    196s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1327.9MB
[08/07 16:15:51    196s] Statistics of distance of Instance movement in refine placement:
[08/07 16:15:51    196s]   maximum (X+Y) =        58.80 um
[08/07 16:15:51    196s]   inst (FE_RC_564_0) with max move: (3566.4, 3552) -> (3537.6, 3582)
[08/07 16:15:51    196s]   mean    (X+Y) =         4.75 um
[08/07 16:15:51    196s] Summary Report:
[08/07 16:15:51    196s] Instances move: 2706 (out of 28424 movable)
[08/07 16:15:51    196s] Instances flipped: 0
[08/07 16:15:51    196s] Mean displacement: 4.75 um
[08/07 16:15:51    196s] Max displacement: 58.80 um (Instance: FE_RC_564_0) (3566.4, 3552) -> (3537.6, 3582)
[08/07 16:15:51    196s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[08/07 16:15:51    196s] Total instances moved : 2706
[08/07 16:15:51    196s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.240, REAL:1.239, MEM:1327.9M
[08/07 16:15:51    196s] Total net bbox length = 5.996e+06 (2.928e+06 3.068e+06) (ext = 1.247e+06)
[08/07 16:15:51    196s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1327.9MB
[08/07 16:15:51    196s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=1327.9MB) @(0:03:15 - 0:03:17).
[08/07 16:15:51    196s] *** Finished refinePlace (0:03:17 mem=1327.9M) ***
[08/07 16:15:51    196s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.7
[08/07 16:15:51    196s] OPERPROF: Finished RefinePlace at level 1, CPU:1.290, REAL:1.291, MEM:1327.9M
[08/07 16:15:51    196s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1327.9M
[08/07 16:15:51    196s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:1327.9M
[08/07 16:15:51    196s] *** maximum move = 58.80 um ***
[08/07 16:15:51    196s] *** Finished re-routing un-routed nets (1327.9M) ***
[08/07 16:15:51    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:1327.9M
[08/07 16:15:51    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1327.9M
[08/07 16:15:51    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1327.9M
[08/07 16:15:51    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1327.9M
[08/07 16:15:51    196s] 
[08/07 16:15:51    196s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1327.9M) ***
[08/07 16:15:51    196s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.54183.2
[08/07 16:15:51    197s] ** GigaOpt Optimizer WNS Slack 0.113 TNS Slack 0.000 Density 23.56
[08/07 16:15:51    197s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.113|0.000|
|reg2reg   |0.170|0.000|
|HEPG      |0.170|0.000|
|All Paths |0.113|0.000|
+----------+-----+-----+

[08/07 16:15:51    197s] 
[08/07 16:15:51    197s] *** Finish post-CTS Setup Fixing (cpu=0:01:18 real=0:01:18 mem=1327.9M) ***
[08/07 16:15:51    197s] 
[08/07 16:15:51    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.54183.2
[08/07 16:15:51    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1308.9M
[08/07 16:15:51    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:1308.9M
[08/07 16:15:51    197s] TotalInstCnt at PhyDesignMc Destruction: 28,531
[08/07 16:15:51    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.4
[08/07 16:15:51    197s] *** SetupOpt [finish] : cpu/real = 0:01:20.2/0:01:20.4 (1.0), totSession cpu/real = 0:03:17.1/0:03:17.4 (1.0), mem = 1308.9M
[08/07 16:15:51    197s] 
[08/07 16:15:51    197s] =============================================================================================
[08/07 16:15:51    197s]  Step TAT Report for WnsOpt #1
[08/07 16:15:51    197s] =============================================================================================
[08/07 16:15:51    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:15:51    197s] ---------------------------------------------------------------------------------------------
[08/07 16:15:51    197s] [ RefinePlace            ]      1   0:00:01.8  (   2.3 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 16:15:51    197s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:15:51    197s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:15:51    197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:15:51    197s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:15:51    197s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:15:51    197s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:15:51    197s] [ TransformInit          ]      1   0:00:01.4  (   1.7 % )     0:00:01.4 /  0:00:01.4    1.0
[08/07 16:15:51    197s] [ OptSingleIteration     ]     41   0:00:00.1  (   0.2 % )     0:01:15.4 /  0:01:15.3    1.0
[08/07 16:15:51    197s] [ OptGetWeight           ]     41   0:00:01.5  (   1.9 % )     0:00:01.5 /  0:00:01.6    1.1
[08/07 16:15:51    197s] [ OptEval                ]     41   0:00:52.5  (  65.3 % )     0:00:52.5 /  0:00:52.4    1.0
[08/07 16:15:51    197s] [ OptCommit              ]     41   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.1
[08/07 16:15:51    197s] [ IncrTimingUpdate       ]     47   0:00:16.0  (  19.9 % )     0:00:16.0 /  0:00:16.0    1.0
[08/07 16:15:51    197s] [ PostCommitDelayUpdate  ]     42   0:00:00.3  (   0.3 % )     0:00:02.5 /  0:00:02.4    1.0
[08/07 16:15:51    197s] [ IncrDelayCalc          ]    276   0:00:02.3  (   2.8 % )     0:00:02.3 /  0:00:02.3    1.0
[08/07 16:15:51    197s] [ SetupOptGetWorkingSet  ]    123   0:00:01.1  (   1.3 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:15:51    197s] [ SetupOptGetActiveNode  ]    123   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:15:51    197s] [ SetupOptSlackGraph     ]     41   0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:15:51    197s] [ MISC                   ]          0:00:01.1  (   1.3 % )     0:00:01.1 /  0:00:01.0    1.0
[08/07 16:15:51    197s] ---------------------------------------------------------------------------------------------
[08/07 16:15:51    197s]  WnsOpt #1 TOTAL                    0:01:20.4  ( 100.0 % )     0:01:20.4 /  0:01:20.2    1.0
[08/07 16:15:51    197s] ---------------------------------------------------------------------------------------------
[08/07 16:15:51    197s] 
[08/07 16:15:51    197s] End: GigaOpt Optimization in WNS mode
[08/07 16:15:51    197s] Deleting Lib Analyzer.
[08/07 16:15:51    197s] **INFO: Flow update: Design timing is met.
[08/07 16:15:51    197s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/07 16:15:51    197s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:15:51    197s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:15:51    197s] ### Creating LA Mngr. totSessionCpu=0:03:17 mem=1246.9M
[08/07 16:15:51    197s] ### Creating LA Mngr, finished. totSessionCpu=0:03:17 mem=1246.9M
[08/07 16:15:51    197s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/07 16:15:51    197s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:15:51    197s] ### Creating PhyDesignMc. totSessionCpu=0:03:17 mem=1265.9M
[08/07 16:15:51    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:1265.9M
[08/07 16:15:51    197s] z: 2, totalTracks: 1
[08/07 16:15:51    197s] #spOpts: N=250 mergeVia=F 
[08/07 16:15:51    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1265.9M
[08/07 16:15:51    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1265.9M
[08/07 16:15:51    197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1265.9MB).
[08/07 16:15:51    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1265.9M
[08/07 16:15:52    197s] TotalInstCnt at PhyDesignMc Initialization: 28,531
[08/07 16:15:52    197s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:18 mem=1265.9M
[08/07 16:15:52    197s] Begin: Area Reclaim Optimization
[08/07 16:15:52    197s] 
[08/07 16:15:52    197s] Creating Lib Analyzer ...
[08/07 16:15:52    197s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:15:52    197s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:15:52    197s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:15:52    197s] 
[08/07 16:15:52    197s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:18 mem=1270.0M
[08/07 16:15:52    197s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:18 mem=1270.0M
[08/07 16:15:52    197s] Creating Lib Analyzer, finished. 
[08/07 16:15:52    197s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:17.7/0:03:18.0 (1.0), mem = 1270.0M
[08/07 16:15:52    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.5
[08/07 16:15:52    197s] ### Creating RouteCongInterface, started
[08/07 16:15:52    197s] 
[08/07 16:15:52    197s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:15:52    197s] 
[08/07 16:15:52    197s] #optDebug: {0, 1.200}
[08/07 16:15:52    197s] ### Creating RouteCongInterface, finished
[08/07 16:15:52    197s] ### Creating LA Mngr. totSessionCpu=0:03:18 mem=1270.0M
[08/07 16:15:52    197s] ### Creating LA Mngr, finished. totSessionCpu=0:03:18 mem=1270.0M
[08/07 16:15:52    197s] Usable buffer cells for single buffer setup transform:
[08/07 16:15:52    197s] BUFX2 BUFX4 CLKBUF1 
[08/07 16:15:52    197s] Number of usable buffer cells above: 3
[08/07 16:15:52    197s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1270.0M
[08/07 16:15:52    197s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1270.0M
[08/07 16:15:52    198s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 23.56
[08/07 16:15:52    198s] +----------+---------+--------+--------+------------+--------+
[08/07 16:15:52    198s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/07 16:15:52    198s] +----------+---------+--------+--------+------------+--------+
[08/07 16:15:52    198s] |    23.56%|        -|   0.100|   0.000|   0:00:00.0| 1270.0M|
[08/07 16:15:53    198s] |    23.56%|        0|   0.100|   0.000|   0:00:01.0| 1289.0M|
[08/07 16:15:53    198s] #optDebug: <stH: 30.0000 MiSeL: 323.9250>
[08/07 16:15:53    198s] |    23.56%|        0|   0.100|   0.000|   0:00:00.0| 1289.0M|
[08/07 16:15:56    202s] |    23.53%|       54|   0.095|   0.000|   0:00:03.0| 1308.1M|
[08/07 16:15:57    202s] |    23.52%|       20|   0.095|   0.000|   0:00:01.0| 1308.1M|
[08/07 16:15:57    202s] |    23.52%|        0|   0.095|   0.000|   0:00:00.0| 1308.1M|
[08/07 16:15:57    202s] #optDebug: <stH: 30.0000 MiSeL: 323.9250>
[08/07 16:15:57    202s] |    23.52%|        0|   0.095|   0.000|   0:00:00.0| 1308.1M|
[08/07 16:15:57    202s] +----------+---------+--------+--------+------------+--------+
[08/07 16:15:57    202s] Reclaim Optimization End WNS Slack 0.095  TNS Slack 0.000 Density 23.52
[08/07 16:15:57    202s] 
[08/07 16:15:57    202s] ** Summary: Restruct = 0 Buffer Deletion = 49 Declone = 13 Resize = 20 **
[08/07 16:15:57    202s] --------------------------------------------------------------
[08/07 16:15:57    202s] |                                   | Total     | Sequential |
[08/07 16:15:57    202s] --------------------------------------------------------------
[08/07 16:15:57    202s] | Num insts resized                 |      20  |       0    |
[08/07 16:15:57    202s] | Num insts undone                  |       0  |       0    |
[08/07 16:15:57    202s] | Num insts Downsized               |      20  |       0    |
[08/07 16:15:57    202s] | Num insts Samesized               |       0  |       0    |
[08/07 16:15:57    202s] | Num insts Upsized                 |       0  |       0    |
[08/07 16:15:57    202s] | Num multiple commits+uncommits    |       0  |       -    |
[08/07 16:15:57    202s] --------------------------------------------------------------
[08/07 16:15:57    202s] End: Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
[08/07 16:15:57    203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:1308.1M
[08/07 16:15:57    203s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:1308.1M
[08/07 16:15:57    203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.8
[08/07 16:15:57    203s] OPERPROF: Starting RefinePlace at level 1, MEM:1308.1M
[08/07 16:15:57    203s] *** Starting refinePlace (0:03:23 mem=1308.1M) ***
[08/07 16:15:57    203s] Total net bbox length = 5.997e+06 (2.927e+06 3.069e+06) (ext = 1.247e+06)
[08/07 16:15:57    203s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:15:57    203s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1308.1M
[08/07 16:15:57    203s] Starting refinePlace ...
[08/07 16:15:57    203s] 
[08/07 16:15:57    203s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:15:58    203s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:15:58    203s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1308.1MB) @(0:03:23 - 0:03:24).
[08/07 16:15:58    203s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:15:58    203s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1308.1MB
[08/07 16:15:58    203s] Statistics of distance of Instance movement in refine placement:
[08/07 16:15:58    203s]   maximum (X+Y) =         0.00 um
[08/07 16:15:58    203s]   mean    (X+Y) =         0.00 um
[08/07 16:15:58    203s] Summary Report:
[08/07 16:15:58    203s] Instances move: 0 (out of 28362 movable)
[08/07 16:15:58    203s] Instances flipped: 0
[08/07 16:15:58    203s] Mean displacement: 0.00 um
[08/07 16:15:58    203s] Max displacement: 0.00 um 
[08/07 16:15:58    203s] Total instances moved : 0
[08/07 16:15:58    203s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.520, REAL:0.518, MEM:1308.1M
[08/07 16:15:58    203s] Total net bbox length = 5.997e+06 (2.927e+06 3.069e+06) (ext = 1.247e+06)
[08/07 16:15:58    203s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1308.1MB
[08/07 16:15:58    203s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1308.1MB) @(0:03:23 - 0:03:24).
[08/07 16:15:58    203s] *** Finished refinePlace (0:03:24 mem=1308.1M) ***
[08/07 16:15:58    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.8
[08/07 16:15:58    203s] OPERPROF: Finished RefinePlace at level 1, CPU:0.580, REAL:0.572, MEM:1308.1M
[08/07 16:15:58    203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1308.1M
[08/07 16:15:58    203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:1308.1M
[08/07 16:15:58    203s] *** maximum move = 0.00 um ***
[08/07 16:15:58    203s] *** Finished re-routing un-routed nets (1308.1M) ***
[08/07 16:15:58    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:1308.1M
[08/07 16:15:58    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1308.1M
[08/07 16:15:58    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.020, MEM:1308.1M
[08/07 16:15:58    203s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1308.1M
[08/07 16:15:58    203s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1308.1M
[08/07 16:15:58    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:1308.1M
[08/07 16:15:58    204s] 
[08/07 16:15:58    204s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1308.1M) ***
[08/07 16:15:58    204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.5
[08/07 16:15:58    204s] *** AreaOpt [finish] : cpu/real = 0:00:06.3/0:00:06.4 (1.0), totSession cpu/real = 0:03:24.1/0:03:24.4 (1.0), mem = 1308.1M
[08/07 16:15:58    204s] 
[08/07 16:15:58    204s] =============================================================================================
[08/07 16:15:58    204s]  Step TAT Report for AreaOpt #1
[08/07 16:15:58    204s] =============================================================================================
[08/07 16:15:58    204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:15:58    204s] ---------------------------------------------------------------------------------------------
[08/07 16:15:58    204s] [ RefinePlace            ]      1   0:00:01.1  (  17.0 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:15:58    204s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    1.0
[08/07 16:15:58    204s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:15:58    204s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:15:58    204s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[08/07 16:15:58    204s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:15:58    204s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.6 % )     0:00:04.4 /  0:00:04.3    1.0
[08/07 16:15:58    204s] [ OptGetWeight           ]    504   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[08/07 16:15:58    204s] [ OptEval                ]    504   0:00:01.7  (  25.6 % )     0:00:01.7 /  0:00:01.8    1.1
[08/07 16:15:58    204s] [ OptCommit              ]    504   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.2
[08/07 16:15:58    204s] [ IncrTimingUpdate       ]     45   0:00:02.3  (  34.4 % )     0:00:02.3 /  0:00:02.2    1.0
[08/07 16:15:58    204s] [ PostCommitDelayUpdate  ]    505   0:00:00.1  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:15:58    204s] [ IncrDelayCalc          ]    170   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.1
[08/07 16:15:58    204s] [ MISC                   ]          0:00:00.7  (  10.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/07 16:15:58    204s] ---------------------------------------------------------------------------------------------
[08/07 16:15:58    204s]  AreaOpt #1 TOTAL                   0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/07 16:15:58    204s] ---------------------------------------------------------------------------------------------
[08/07 16:15:58    204s] 
[08/07 16:15:58    204s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1289.0M
[08/07 16:15:58    204s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1289.0M
[08/07 16:15:58    204s] TotalInstCnt at PhyDesignMc Destruction: 28,469
[08/07 16:15:58    204s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=1251.03M, totSessionCpu=0:03:24).
[08/07 16:15:58    204s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1251.0M
[08/07 16:15:58    204s] All LLGs are deleted
[08/07 16:15:58    204s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1251.0M
[08/07 16:15:58    204s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1249.1M
[08/07 16:15:58    204s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1249.1M
[08/07 16:15:58    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1249.1M
[08/07 16:15:58    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=1249.1M
[08/07 16:15:59    204s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1249.11 MB )
[08/07 16:15:59    204s] (I)       Started Loading and Dumping File ( Curr Mem: 1249.11 MB )
[08/07 16:15:59    204s] (I)       Reading DB...
[08/07 16:15:59    204s] (I)       Read data from FE... (mem=1249.1M)
[08/07 16:15:59    204s] (I)       Read nodes and places... (mem=1249.1M)
[08/07 16:15:59    204s] (I)       Done Read nodes and places (cpu=0.030s, mem=1255.5M)
[08/07 16:15:59    204s] (I)       Read nets... (mem=1255.5M)
[08/07 16:15:59    204s] (I)       Done Read nets (cpu=0.070s, mem=1264.0M)
[08/07 16:15:59    204s] (I)       Done Read data from FE (cpu=0.100s, mem=1264.0M)
[08/07 16:15:59    204s] (I)       before initializing RouteDB syMemory usage = 1264.0 MB
[08/07 16:15:59    204s] (I)       Honor MSV route constraint: false
[08/07 16:15:59    204s] (I)       Maximum routing layer  : 3
[08/07 16:15:59    204s] (I)       Minimum routing layer  : 2
[08/07 16:15:59    204s] (I)       Supply scale factor H  : 1.00
[08/07 16:15:59    204s] (I)       Supply scale factor V  : 1.00
[08/07 16:15:59    204s] (I)       Tracks used by clock wire: 0
[08/07 16:15:59    204s] (I)       Reverse direction      : 
[08/07 16:15:59    204s] (I)       Honor partition pin guides: true
[08/07 16:15:59    204s] (I)       Route selected nets only: false
[08/07 16:15:59    204s] (I)       Route secondary PG pins: false
[08/07 16:15:59    204s] (I)       Second PG max fanout   : 2147483647
[08/07 16:15:59    204s] (I)       Apply function for special wires: true
[08/07 16:15:59    204s] (I)       Layer by layer blockage reading: true
[08/07 16:15:59    204s] (I)       Offset calculation fix : true
[08/07 16:15:59    204s] (I)       Route stripe layer range: 
[08/07 16:15:59    204s] (I)       Honor partition fences : 
[08/07 16:15:59    204s] (I)       Honor partition pin    : 
[08/07 16:15:59    204s] (I)       Honor partition fences with feedthrough: 
[08/07 16:15:59    204s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:15:59    204s] (I)       Use row-based GCell size
[08/07 16:15:59    204s] (I)       Use row-based GCell align
[08/07 16:15:59    204s] (I)       GCell unit size   : 30000
[08/07 16:15:59    204s] (I)       GCell multiplier  : 1
[08/07 16:15:59    204s] (I)       GCell row height  : 30000
[08/07 16:15:59    204s] (I)       Actual row height : 30000
[08/07 16:15:59    204s] (I)       GCell align ref   : 40800 42000
[08/07 16:15:59    204s] [NR-eGR] Track table information for default rule: 
[08/07 16:15:59    204s] [NR-eGR] metal1 has no routable track
[08/07 16:15:59    204s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:15:59    204s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:15:59    204s] (I)       ===========================================================================
[08/07 16:15:59    204s] (I)       == Report All Rule Vias ==
[08/07 16:15:59    204s] (I)       ===========================================================================
[08/07 16:15:59    204s] (I)        Via Rule : (Default)
[08/07 16:15:59    204s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:15:59    204s] (I)       ---------------------------------------------------------------------------
[08/07 16:15:59    204s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:15:59    204s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:15:59    204s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:15:59    204s] (I)       ===========================================================================
[08/07 16:15:59    204s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1263.98 MB )
[08/07 16:15:59    204s] [NR-eGR] Read 408 PG shapes
[08/07 16:15:59    204s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.98 MB )
[08/07 16:15:59    204s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:15:59    204s] [NR-eGR] #Instance Blockages : 3137
[08/07 16:15:59    204s] [NR-eGR] #PG Blockages       : 408
[08/07 16:15:59    204s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:15:59    204s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:15:59    204s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:15:59    204s] [NR-eGR] Num Prerouted Nets = 108  Num Prerouted Wires = 3850
[08/07 16:15:59    204s] (I)       readDataFromPlaceDB
[08/07 16:15:59    204s] (I)       Read net information..
[08/07 16:15:59    204s] [NR-eGR] Read numTotalNets=28872  numIgnoredNets=108
[08/07 16:15:59    204s] (I)       Read testcase time = 0.350 seconds
[08/07 16:15:59    204s] 
[08/07 16:15:59    204s] (I)       early_global_route_priority property id does not exist.
[08/07 16:15:59    204s] (I)       Start initializing grid graph
[08/07 16:15:59    204s] (I)       End initializing grid graph
[08/07 16:15:59    204s] (I)       Model blockages into capacity
[08/07 16:15:59    204s] (I)       Read Num Blocks=27209  Num Prerouted Wires=3850  Num CS=0
[08/07 16:15:59    204s] (I)       Started Modeling ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Started Modeling Layer 1 ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Started Modeling Layer 2 ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Layer 1 (V) : #blockages 27209 : #preroutes 3214
[08/07 16:15:59    204s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Started Modeling Layer 3 ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 636
[08/07 16:15:59    204s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       -- layer congestion ratio --
[08/07 16:15:59    204s] (I)       Layer 1 : 0.100000
[08/07 16:15:59    204s] (I)       Layer 2 : 0.700000
[08/07 16:15:59    204s] (I)       Layer 3 : 0.700000
[08/07 16:15:59    204s] (I)       ----------------------------
[08/07 16:15:59    204s] (I)       Number of ignored nets = 108
[08/07 16:15:59    204s] (I)       Number of fixed nets = 108.  Ignored: Yes
[08/07 16:15:59    204s] (I)       Number of clock nets = 108.  Ignored: No
[08/07 16:15:59    204s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:15:59    204s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:15:59    204s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:15:59    204s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:15:59    204s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:15:59    204s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:15:59    204s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:15:59    204s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1270.3 MB
[08/07 16:15:59    204s] (I)       Ndr track 0 does not exist
[08/07 16:15:59    204s] (I)       Layer1  viaCost=200.00
[08/07 16:15:59    204s] (I)       Layer2  viaCost=100.00
[08/07 16:15:59    204s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:15:59    204s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:15:59    204s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:15:59    204s] (I)       Site width          :  2400  (dbu)
[08/07 16:15:59    204s] (I)       Row height          : 30000  (dbu)
[08/07 16:15:59    204s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:15:59    204s] (I)       GCell width         : 30000  (dbu)
[08/07 16:15:59    204s] (I)       GCell height        : 30000  (dbu)
[08/07 16:15:59    204s] (I)       Grid                :   200   200     3
[08/07 16:15:59    204s] (I)       Layer numbers       :     1     2     3
[08/07 16:15:59    204s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:15:59    204s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:15:59    204s] (I)       Default wire width  :   900   900  1500
[08/07 16:15:59    204s] (I)       Default wire space  :   900   900   900
[08/07 16:15:59    204s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:15:59    204s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:15:59    204s] (I)       First track coord   :     0  1200  1500
[08/07 16:15:59    204s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:15:59    204s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:15:59    204s] (I)       Num of masks        :     1     1     1
[08/07 16:15:59    204s] (I)       Num of trim masks   :     0     0     0
[08/07 16:15:59    204s] (I)       --------------------------------------------------------
[08/07 16:15:59    204s] 
[08/07 16:15:59    204s] [NR-eGR] ============ Routing rule table ============
[08/07 16:15:59    204s] [NR-eGR] Rule id: 0  Nets: 28764 
[08/07 16:15:59    204s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:15:59    204s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:15:59    204s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:15:59    204s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:15:59    204s] [NR-eGR] ========================================
[08/07 16:15:59    204s] [NR-eGR] 
[08/07 16:15:59    204s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:15:59    204s] (I)       blocked tracks on layer2 : = 21770 / 500000 (4.35%)
[08/07 16:15:59    204s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:15:59    204s] (I)       After initializing earlyGlobalRoute syMemory usage = 1270.3 MB
[08/07 16:15:59    204s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.50 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Started Global Routing ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       ============= Initialization =============
[08/07 16:15:59    204s] (I)       totalPins=82942  totalGlobalPin=72877 (87.87%)
[08/07 16:15:59    204s] (I)       Started Build MST ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Generate topology with single threads
[08/07 16:15:59    204s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       total 2D Cap : 885430 = (400000 H, 485430 V)
[08/07 16:15:59    204s] [NR-eGR] Layer group 1: route 28764 net(s) in layer range [2, 3]
[08/07 16:15:59    204s] (I)       ============  Phase 1a Route ============
[08/07 16:15:59    204s] (I)       Started Phase 1a ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:15:59    204s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Usage: 169522 = (82714 H, 86808 V) = (20.68% H, 17.88% V) = (2.481e+06um H, 2.604e+06um V)
[08/07 16:15:59    204s] (I)       
[08/07 16:15:59    204s] (I)       ============  Phase 1b Route ============
[08/07 16:15:59    204s] (I)       Started Phase 1b ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Usage: 169540 = (82728 H, 86812 V) = (20.68% H, 17.88% V) = (2.482e+06um H, 2.604e+06um V)
[08/07 16:15:59    204s] (I)       
[08/07 16:15:59    204s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.22% V. EstWL: 5.086200e+06um
[08/07 16:15:59    204s] (I)       ============  Phase 1c Route ============
[08/07 16:15:59    204s] (I)       Started Phase 1c ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Level2 Grid: 40 x 40
[08/07 16:15:59    204s] (I)       Started Two Level Routing ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Usage: 169540 = (82728 H, 86812 V) = (20.68% H, 17.88% V) = (2.482e+06um H, 2.604e+06um V)
[08/07 16:15:59    204s] (I)       
[08/07 16:15:59    204s] (I)       ============  Phase 1d Route ============
[08/07 16:15:59    204s] (I)       Started Phase 1d ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Usage: 169577 = (82765 H, 86812 V) = (20.69% H, 17.88% V) = (2.483e+06um H, 2.604e+06um V)
[08/07 16:15:59    204s] (I)       
[08/07 16:15:59    204s] (I)       ============  Phase 1e Route ============
[08/07 16:15:59    204s] (I)       Started Phase 1e ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    204s] (I)       Usage: 169577 = (82765 H, 86812 V) = (20.69% H, 17.88% V) = (2.483e+06um H, 2.604e+06um V)
[08/07 16:15:59    204s] (I)       
[08/07 16:15:59    204s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.16% V. EstWL: 5.087310e+06um
[08/07 16:15:59    204s] [NR-eGR] 
[08/07 16:15:59    205s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    205s] (I)       Running layer assignment with 1 threads
[08/07 16:15:59    205s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    205s] (I)       ============  Phase 1l Route ============
[08/07 16:15:59    205s] (I)       
[08/07 16:15:59    205s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:15:59    205s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/07 16:15:59    205s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/07 16:15:59    205s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[08/07 16:15:59    205s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 16:15:59    205s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:15:59    205s] [NR-eGR]  metal2  (2)        41( 0.10%)         7( 0.02%)         3( 0.01%)   ( 0.13%) 
[08/07 16:15:59    205s] [NR-eGR]  metal3  (3)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/07 16:15:59    205s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 16:15:59    205s] [NR-eGR] Total               46( 0.06%)         7( 0.01%)         3( 0.00%)   ( 0.07%) 
[08/07 16:15:59    205s] [NR-eGR] 
[08/07 16:15:59    205s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    205s] (I)       total 2D Cap : 887293 = (400000 H, 487293 V)
[08/07 16:15:59    205s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.13% V
[08/07 16:15:59    205s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.16% V
[08/07 16:15:59    205s] (I)       ============= track Assignment ============
[08/07 16:15:59    205s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    205s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    205s] (I)       Started Greedy Track Assignment ( Curr Mem: 1270.35 MB )
[08/07 16:15:59    205s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:15:59    205s] (I)       Running track assignment with 1 threads
[08/07 16:15:59    205s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1270.35 MB )
[08/07 16:15:59    205s] (I)       Run Multi-thread track assignment
[08/07 16:15:59    205s] (I)       Finished Greedy Track Assignment ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 1270.35 MB )
[08/07 16:16:00    205s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:16:00    205s] [NR-eGR] metal1  (1F) length: 1.182000e+02um, number of vias: 84180
[08/07 16:16:00    205s] [NR-eGR] metal2  (2V) length: 2.884376e+06um, number of vias: 124123
[08/07 16:16:00    205s] [NR-eGR] metal3  (3H) length: 2.613126e+06um, number of vias: 0
[08/07 16:16:00    205s] [NR-eGR] Total length: 5.497620e+06um, number of vias: 208303
[08/07 16:16:00    205s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:16:00    205s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[08/07 16:16:00    205s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:16:00    205s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.23 sec, Real: 1.23 sec, Curr Mem: 1252.62 MB )
[08/07 16:16:00    205s] Extraction called for design 'riscv' of instances=28469 and nets=28973 using extraction engine 'preRoute' .
[08/07 16:16:00    205s] PreRoute RC Extraction called for design riscv.
[08/07 16:16:00    205s] RC Extraction called in multi-corner(1) mode.
[08/07 16:16:00    205s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:16:00    205s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:16:00    205s] RCMode: PreRoute
[08/07 16:16:00    205s]       RC Corner Indexes            0   
[08/07 16:16:00    205s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:16:00    205s] Resistance Scaling Factor    : 1.00000 
[08/07 16:16:00    205s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:16:00    205s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:16:00    205s] Shrink Factor                : 1.00000
[08/07 16:16:00    205s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:16:00    205s] LayerId::1 widthSet size::1
[08/07 16:16:00    205s] LayerId::2 widthSet size::1
[08/07 16:16:00    205s] LayerId::3 widthSet size::1
[08/07 16:16:00    205s] Updating RC grid for preRoute extraction ...
[08/07 16:16:00    205s] Initializing multi-corner resistance tables ...
[08/07 16:16:00    205s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.443339 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:16:00    205s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1252.621M)
[08/07 16:16:00    206s] Compute RC Scale Done ...
[08/07 16:16:00    206s] OPERPROF: Starting HotSpotCal at level 1, MEM:1252.6M
[08/07 16:16:00    206s] [hotspot] +------------+---------------+---------------+
[08/07 16:16:00    206s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:16:00    206s] [hotspot] +------------+---------------+---------------+
[08/07 16:16:00    206s] [hotspot] | normalized |          4.67 |          4.67 |
[08/07 16:16:00    206s] [hotspot] +------------+---------------+---------------+
[08/07 16:16:00    206s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.67, normalized total congestion hotspot area = 4.67 (area is in unit of 4 std-cell row bins)
[08/07 16:16:00    206s] [hotspot] max/total 4.67/4.67, big hotspot (>10) total 0.00
[08/07 16:16:00    206s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 16:16:00    206s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:16:00    206s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 16:16:00    206s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:16:00    206s] [hotspot] |  1  |  3490.80  3372.00  3730.80  3732.00 |        4.67   |
[08/07 16:16:00    206s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:16:00    206s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1252.6M
[08/07 16:16:00    206s] #################################################################################
[08/07 16:16:00    206s] # Design Stage: PreRoute
[08/07 16:16:00    206s] # Design Name: riscv
[08/07 16:16:00    206s] # Design Mode: 250nm
[08/07 16:16:00    206s] # Analysis Mode: MMMC OCV 
[08/07 16:16:00    206s] # Parasitics Mode: No SPEF/RCDB
[08/07 16:16:00    206s] # Signoff Settings: SI Off 
[08/07 16:16:00    206s] #################################################################################
[08/07 16:16:01    207s] Calculate early delays in OCV mode...
[08/07 16:16:01    207s] Calculate late delays in OCV mode...
[08/07 16:16:01    207s] Topological Sorting (REAL = 0:00:00.0, MEM = 1250.6M, InitMEM = 1250.6M)
[08/07 16:16:01    207s] Start delay calculation (fullDC) (1 T). (MEM=1250.62)
[08/07 16:16:02    207s] End AAE Lib Interpolated Model. (MEM=1270.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:16:08    213s] Total number of fetched objects 28967
[08/07 16:16:08    213s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/07 16:16:08    213s] End delay calculation. (MEM=1277.24 CPU=0:00:05.2 REAL=0:00:05.0)
[08/07 16:16:08    213s] End delay calculation (fullDC). (MEM=1277.24 CPU=0:00:06.5 REAL=0:00:07.0)
[08/07 16:16:08    213s] *** CDM Built up (cpu=0:00:07.4  real=0:00:08.0  mem= 1277.2M) ***
[08/07 16:16:08    214s] Begin: GigaOpt postEco DRV Optimization
[08/07 16:16:08    214s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[08/07 16:16:08    214s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:16:08    214s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:16:08    214s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:34.1/0:03:34.4 (1.0), mem = 1277.2M
[08/07 16:16:08    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.6
[08/07 16:16:08    214s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:16:08    214s] ### Creating PhyDesignMc. totSessionCpu=0:03:34 mem=1277.2M
[08/07 16:16:08    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:1277.2M
[08/07 16:16:08    214s] z: 2, totalTracks: 1
[08/07 16:16:08    214s] #spOpts: N=250 mergeVia=F 
[08/07 16:16:08    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1277.2M
[08/07 16:16:08    214s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1277.2M
[08/07 16:16:08    214s] Core basic site is core
[08/07 16:16:08    214s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:16:08    214s] SiteArray: use 2,019,328 bytes
[08/07 16:16:08    214s] SiteArray: current memory after site array memory allocation 1279.2M
[08/07 16:16:08    214s] SiteArray: FP blocked sites are writable
[08/07 16:16:08    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 16:16:08    214s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1279.2M
[08/07 16:16:08    214s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 16:16:08    214s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1279.2M
[08/07 16:16:08    214s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1279.2M
[08/07 16:16:08    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1279.2M
[08/07 16:16:08    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1279.2MB).
[08/07 16:16:08    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1279.2M
[08/07 16:16:08    214s] TotalInstCnt at PhyDesignMc Initialization: 28,469
[08/07 16:16:08    214s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:34 mem=1279.2M
[08/07 16:16:08    214s] ### Creating RouteCongInterface, started
[08/07 16:16:08    214s] 
[08/07 16:16:08    214s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 16:16:08    214s] 
[08/07 16:16:08    214s] #optDebug: {0, 1.200}
[08/07 16:16:08    214s] ### Creating RouteCongInterface, finished
[08/07 16:16:08    214s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1279.2M
[08/07 16:16:08    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1279.2M
[08/07 16:16:11    216s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1313.5M
[08/07 16:16:11    216s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1313.5M
[08/07 16:16:11    216s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:16:11    216s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 16:16:11    216s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:16:11    216s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 16:16:11    216s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:16:11    217s] Info: violation cost 2.610090 (cap = 2.610090, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:16:11    217s] |     0|     0|     0.00|     7|     7|    -1.83|     0|     0|     0|     0|    -1.00|   -82.79|       0|       0|       0|  23.52|          |         |
[08/07 16:16:11    217s] Info: violation cost 2.558873 (cap = 2.558873, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:16:11    217s] |     0|     0|     0.00|     2|     2|    -1.83|     0|     0|     0|     0|    -1.00|   -81.71|       2|       0|       4|  23.52| 0:00:00.0|  1321.5M|
[08/07 16:16:11    217s] Info: violation cost 2.558873 (cap = 2.558873, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:16:11    217s] |     0|     0|     0.00|     2|     2|    -1.83|     0|     0|     0|     0|    -1.00|   -81.71|       0|       0|       0|  23.52| 0:00:00.0|  1321.5M|
[08/07 16:16:11    217s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:16:11    217s] 
[08/07 16:16:11    217s] ###############################################################################
[08/07 16:16:11    217s] #
[08/07 16:16:11    217s] #  Large fanout net report:  
[08/07 16:16:11    217s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 16:16:11    217s] #     - current density: 23.52
[08/07 16:16:11    217s] #
[08/07 16:16:11    217s] #  List of high fanout nets:
[08/07 16:16:11    217s] #
[08/07 16:16:11    217s] ###############################################################################
[08/07 16:16:11    217s] 
[08/07 16:16:11    217s] 
[08/07 16:16:11    217s] =======================================================================
[08/07 16:16:11    217s]                 Reasons for remaining drv violations
[08/07 16:16:11    217s] =======================================================================
[08/07 16:16:11    217s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[08/07 16:16:11    217s] 
[08/07 16:16:11    217s] MultiBuffering failure reasons
[08/07 16:16:11    217s] ------------------------------------------------
[08/07 16:16:11    217s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 16:16:11    217s] 
[08/07 16:16:11    217s] 
[08/07 16:16:11    217s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=1321.5M) ***
[08/07 16:16:11    217s] 
[08/07 16:16:12    217s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.049, MEM:1337.5M
[08/07 16:16:12    217s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.049, MEM:1337.5M
[08/07 16:16:12    217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.9
[08/07 16:16:12    217s] OPERPROF: Starting RefinePlace at level 1, MEM:1337.5M
[08/07 16:16:12    217s] *** Starting refinePlace (0:03:38 mem=1337.5M) ***
[08/07 16:16:12    217s] Total net bbox length = 5.998e+06 (2.928e+06 3.070e+06) (ext = 1.247e+06)
[08/07 16:16:12    217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:16:12    217s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1337.5M
[08/07 16:16:12    217s] Starting refinePlace ...
[08/07 16:16:12    217s] 
[08/07 16:16:12    217s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:16:12    218s] Move report: legalization moves 4 insts, mean move: 10.80 um, max move: 21.60 um
[08/07 16:16:12    218s] 	Max move on inst (FE_OFC4868_FE_OFN471_n23068): (4459.20, 3882.00) --> (4437.60, 3882.00)
[08/07 16:16:12    218s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1337.5MB) @(0:03:38 - 0:03:38).
[08/07 16:16:12    218s] Move report: Detail placement moves 4 insts, mean move: 10.80 um, max move: 21.60 um
[08/07 16:16:12    218s] 	Max move on inst (FE_OFC4868_FE_OFN471_n23068): (4459.20, 3882.00) --> (4437.60, 3882.00)
[08/07 16:16:12    218s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1337.5MB
[08/07 16:16:12    218s] Statistics of distance of Instance movement in refine placement:
[08/07 16:16:12    218s]   maximum (X+Y) =        21.60 um
[08/07 16:16:12    218s]   inst (FE_OFC4868_FE_OFN471_n23068) with max move: (4459.2, 3882) -> (4437.6, 3882)
[08/07 16:16:12    218s]   mean    (X+Y) =        10.80 um
[08/07 16:16:12    218s] Summary Report:
[08/07 16:16:12    218s] Instances move: 4 (out of 28364 movable)
[08/07 16:16:12    218s] Instances flipped: 0
[08/07 16:16:12    218s] Mean displacement: 10.80 um
[08/07 16:16:12    218s] Max displacement: 21.60 um (Instance: FE_OFC4868_FE_OFN471_n23068) (4459.2, 3882) -> (4437.6, 3882)
[08/07 16:16:12    218s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 16:16:12    218s] Total instances moved : 4
[08/07 16:16:12    218s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.520, REAL:0.516, MEM:1337.5M
[08/07 16:16:12    218s] Total net bbox length = 5.998e+06 (2.928e+06 3.070e+06) (ext = 1.247e+06)
[08/07 16:16:12    218s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1337.5MB
[08/07 16:16:12    218s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1337.5MB) @(0:03:38 - 0:03:38).
[08/07 16:16:12    218s] *** Finished refinePlace (0:03:38 mem=1337.5M) ***
[08/07 16:16:12    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.9
[08/07 16:16:12    218s] OPERPROF: Finished RefinePlace at level 1, CPU:0.570, REAL:0.572, MEM:1337.5M
[08/07 16:16:12    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1337.5M
[08/07 16:16:12    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.053, MEM:1337.5M
[08/07 16:16:12    218s] *** maximum move = 21.60 um ***
[08/07 16:16:12    218s] *** Finished re-routing un-routed nets (1337.5M) ***
[08/07 16:16:12    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:1337.5M
[08/07 16:16:12    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1337.5M
[08/07 16:16:12    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1337.5M
[08/07 16:16:12    218s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1337.5M
[08/07 16:16:12    218s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1337.5M
[08/07 16:16:12    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1337.5M
[08/07 16:16:13    218s] 
[08/07 16:16:13    218s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1337.5M) ***
[08/07 16:16:13    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1318.4M
[08/07 16:16:13    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.056, MEM:1318.4M
[08/07 16:16:13    218s] TotalInstCnt at PhyDesignMc Destruction: 28,471
[08/07 16:16:13    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.6
[08/07 16:16:13    218s] *** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:03:38.6/0:03:38.9 (1.0), mem = 1318.4M
[08/07 16:16:13    218s] 
[08/07 16:16:13    218s] =============================================================================================
[08/07 16:16:13    218s]  Step TAT Report for DrvOpt #3
[08/07 16:16:13    218s] =============================================================================================
[08/07 16:16:13    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:16:13    218s] ---------------------------------------------------------------------------------------------
[08/07 16:16:13    218s] [ RefinePlace            ]      1   0:00:01.1  (  25.2 % )     0:00:01.2 /  0:00:01.2    1.0
[08/07 16:16:13    218s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:16:13    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:13    218s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:16:13    218s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:16:13    218s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:13    218s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 16:16:13    218s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:13    218s] [ OptEval                ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:16:13    218s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:13    218s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/07 16:16:13    218s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[08/07 16:16:13    218s] [ IncrDelayCalc          ]      8   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/07 16:16:13    218s] [ DrvFindVioNets         ]      3   0:00:00.4  (   8.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:16:13    218s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:16:13    218s] [ MISC                   ]          0:00:02.3  (  51.6 % )     0:00:02.3 /  0:00:02.3    1.0
[08/07 16:16:13    218s] ---------------------------------------------------------------------------------------------
[08/07 16:16:13    218s]  DrvOpt #3 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[08/07 16:16:13    218s] ---------------------------------------------------------------------------------------------
[08/07 16:16:13    218s] 
[08/07 16:16:13    218s] End: GigaOpt postEco DRV Optimization
[08/07 16:16:13    218s] GigaOpt: WNS changes after routing: 0.000 -> -1.001 (bump = 1.001)
[08/07 16:16:13    218s] GigaOpt: WNS bump threshold: -92.8
[08/07 16:16:13    218s] Begin: GigaOpt postEco optimization
[08/07 16:16:13    218s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/07 16:16:13    218s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:16:13    218s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:16:13    218s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:38.8/0:03:39.1 (1.0), mem = 1318.4M
[08/07 16:16:13    218s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.7
[08/07 16:16:13    218s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:16:13    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:39 mem=1318.4M
[08/07 16:16:13    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:1318.4M
[08/07 16:16:13    218s] z: 2, totalTracks: 1
[08/07 16:16:13    218s] #spOpts: N=250 mergeVia=F 
[08/07 16:16:13    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.4M
[08/07 16:16:13    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1318.4M
[08/07 16:16:13    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1318.4MB).
[08/07 16:16:13    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1318.4M
[08/07 16:16:13    219s] TotalInstCnt at PhyDesignMc Initialization: 28,471
[08/07 16:16:13    219s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:39 mem=1318.4M
[08/07 16:16:13    219s] ### Creating RouteCongInterface, started
[08/07 16:16:13    219s] 
[08/07 16:16:13    219s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:16:13    219s] 
[08/07 16:16:13    219s] #optDebug: {0, 1.200}
[08/07 16:16:13    219s] ### Creating RouteCongInterface, finished
[08/07 16:16:13    219s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=1318.4M
[08/07 16:16:13    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=1318.4M
[08/07 16:16:14    220s] *info: 108 clock nets excluded
[08/07 16:16:14    220s] *info: 2 special nets excluded.
[08/07 16:16:14    220s] *info: 34 no-driver nets excluded.
[08/07 16:16:14    220s] *info: 108 nets with fixed/cover wires excluded.
[08/07 16:16:15    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.54183.3
[08/07 16:16:15    220s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 16:16:15    220s] ** GigaOpt Optimizer WNS Slack -1.001 TNS Slack -81.706 Density 23.52
[08/07 16:16:15    220s] Optimizer WNS Pass 0
[08/07 16:16:15    220s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.803|-46.246|
|reg2reg   |-1.001|-81.706|
|HEPG      |-1.001|-81.706|
|All Paths |-1.001|-81.706|
+----------+------+-------+

[08/07 16:16:15    220s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -1.001ns TNS -81.707ns; HEPG WNS -1.001ns TNS -81.707ns; all paths WNS -1.001ns TNS -81.707ns; Real time 0:03:25
[08/07 16:16:15    220s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1337.5M
[08/07 16:16:15    220s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1337.5M
[08/07 16:16:15    220s] Active Path Group: reg2reg  
[08/07 16:16:15    220s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:15    220s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:16:15    220s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:15    220s] |  -1.001|   -1.001| -81.706|  -81.706|    23.52%|   0:00:00.0| 1337.5M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:16    221s] |  -0.814|   -0.814| -48.069|  -48.069|    23.52%|   0:00:01.0| 1337.5M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:17    222s] |  -0.757|   -0.757| -39.772|  -39.772|    23.51%|   0:00:01.0| 1337.5M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:18    224s] |  -0.679|   -0.690| -29.252|  -30.709|    23.49%|   0:00:01.0| 1337.5M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:20    225s] |  -0.578|   -0.615| -17.618|  -21.569|    23.49%|   0:00:02.0| 1337.5M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:21    227s] |  -0.517|   -0.588| -13.316|  -19.592|    23.49%|   0:00:01.0| 1337.5M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:23    229s] |  -0.500|   -0.599| -11.016|  -18.930|    23.51%|   0:00:02.0| 1328.0M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:25    230s] |  -0.417|   -0.531|  -6.986|  -14.095|    23.52%|   0:00:02.0| 1328.0M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:29    234s] |  -0.353|   -0.491|  -3.908|  -10.193|    23.55%|   0:00:04.0| 1328.0M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:33    239s] |  -0.304|   -0.473|  -2.681|   -9.723|    23.61%|   0:00:04.0| 1328.0M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:38    243s] |  -0.252|   -0.452|  -1.579|   -8.655|    23.65%|   0:00:05.0| 1328.0M|setup_func|  reg2reg| rf_reg[26][16]/D    |
[08/07 16:16:38    244s] |  -0.153|   -0.353|  -1.327|   -8.386|    23.65%|   0:00:00.0| 1328.0M|setup_func|  reg2reg| rf_reg[3][9]/D      |
[08/07 16:16:39    244s] |  -0.087|   -0.323|  -0.592|   -7.951|    23.65%|   0:00:01.0| 1328.0M|setup_func|  reg2reg| rf_reg[4][19]/D     |
[08/07 16:16:40    246s] |  -0.004|   -0.243|  -0.004|   -3.744|    23.65%|   0:00:01.0| 1328.0M|setup_func|  reg2reg| rf_reg[4][19]/D     |
[08/07 16:16:41    246s] |   0.000|   -0.235|   0.000|   -3.715|    23.65%|   0:00:01.0| 1328.0M|        NA|       NA| NA                  |
[08/07 16:16:41    246s] |   0.000|   -0.235|   0.000|   -3.715|    23.65%|   0:00:00.0| 1328.0M|setup_func|       NA| NA                  |
[08/07 16:16:41    246s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:41    246s] 
[08/07 16:16:41    246s] *** Finish Core Optimize Step (cpu=0:00:25.9 real=0:00:26.0 mem=1328.0M) ***
[08/07 16:16:41    246s] Active Path Group: default 
[08/07 16:16:41    246s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:41    246s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:16:41    246s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:41    246s] |  -0.235|   -0.235|  -3.715|   -3.715|    23.65%|   0:00:00.0| 1328.0M|setup_func|  default| rf_reg[4][19]/D     |
[08/07 16:16:42    247s] |  -0.200|   -0.200|  -2.724|   -2.724|    23.65%|   0:00:01.0| 1328.0M|setup_func|  default| rf_reg[4][19]/D     |
[08/07 16:16:43    248s] INFO (IMPSP-237): Unable to unplace FE_OFC2108_n8002 - no resize TGrid at inst's location.
[08/07 16:16:43    248s] |  -0.144|   -0.144|  -1.181|   -1.181|    23.65%|   0:00:01.0| 1328.0M|setup_func|  default| rf_reg[4][19]/D     |
[08/07 16:16:43    249s] INFO (IMPSP-237): Unable to unplace FE_OFC3552_n5678 - no resize TGrid at inst's location.
[08/07 16:16:45    251s] |  -0.067|   -0.067|  -0.371|   -0.371|    23.64%|   0:00:02.0| 1347.1M|setup_func|  default| rf_reg[28][0]/D     |
[08/07 16:16:46    251s] INFO (IMPSP-237): Unable to unplace FE_OFC3552_n5678 - no resize TGrid at inst's location.
[08/07 16:16:47    253s] |  -0.050|   -0.050|  -0.210|   -0.210|    23.62%|   0:00:02.0| 1347.1M|setup_func|  default| rf_reg[22][11]/D    |
[08/07 16:16:47    253s] INFO (IMPSP-237): Unable to unplace FE_OFC3552_n5678 - no resize TGrid at inst's location.
[08/07 16:16:48    253s] |  -0.043|   -0.043|  -0.193|   -0.193|    23.62%|   0:00:01.0| 1347.1M|setup_func|  default| rf_reg[4][18]/D     |
[08/07 16:16:48    253s] INFO (IMPSP-237): Unable to unplace FE_OFC3552_n5678 - no resize TGrid at inst's location.
[08/07 16:16:48    253s] |  -0.043|   -0.043|  -0.193|   -0.193|    23.62%|   0:00:00.0| 1347.1M|setup_func|  default| rf_reg[4][18]/D     |
[08/07 16:16:48    253s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:48    253s] 
[08/07 16:16:48    253s] *** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=1347.1M) ***
[08/07 16:16:48    253s] 
[08/07 16:16:48    253s] *** Finished Optimize Step Cumulative (cpu=0:00:33.2 real=0:00:33.0 mem=1347.1M) ***
[08/07 16:16:48    253s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.043|-0.193|
|reg2reg   | 0.063| 0.000|
|HEPG      | 0.063| 0.000|
|All Paths |-0.043|-0.193|
+----------+------+------+

[08/07 16:16:48    253s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.063ns TNS 0.000ns; HEPG WNS 0.063ns TNS 0.000ns; all paths WNS -0.043ns TNS -0.193ns; Real time 0:03:58
[08/07 16:16:48    253s] ** GigaOpt Optimizer WNS Slack -0.043 TNS Slack -0.193 Density 23.62
[08/07 16:16:48    253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.54183.3
[08/07 16:16:48    253s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.1M
[08/07 16:16:48    254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.053, MEM:1347.1M
[08/07 16:16:48    254s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1347.1M
[08/07 16:16:48    254s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1347.1M
[08/07 16:16:48    254s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1347.1M
[08/07 16:16:48    254s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1347.1M
[08/07 16:16:48    254s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:1347.1M
[08/07 16:16:48    254s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:1347.1M
[08/07 16:16:48    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.10
[08/07 16:16:48    254s] OPERPROF: Starting RefinePlace at level 1, MEM:1347.1M
[08/07 16:16:48    254s] *** Starting refinePlace (0:04:14 mem=1347.1M) ***
[08/07 16:16:48    254s] Total net bbox length = 6.007e+06 (2.933e+06 3.074e+06) (ext = 1.247e+06)
[08/07 16:16:48    254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:16:48    254s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1347.1M
[08/07 16:16:48    254s] Starting refinePlace ...
[08/07 16:16:48    254s] 
[08/07 16:16:48    254s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:16:49    254s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:16:49    254s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1347.1MB) @(0:04:14 - 0:04:15).
[08/07 16:16:49    254s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:16:49    254s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1347.1MB
[08/07 16:16:49    254s] Statistics of distance of Instance movement in refine placement:
[08/07 16:16:49    254s]   maximum (X+Y) =         0.00 um
[08/07 16:16:49    254s]   mean    (X+Y) =         0.00 um
[08/07 16:16:49    254s] Summary Report:
[08/07 16:16:49    254s] Instances move: 0 (out of 28530 movable)
[08/07 16:16:49    254s] Instances flipped: 0
[08/07 16:16:49    254s] Mean displacement: 0.00 um
[08/07 16:16:49    254s] Max displacement: 0.00 um 
[08/07 16:16:49    254s] Total instances moved : 0
[08/07 16:16:49    254s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.520, REAL:0.515, MEM:1347.1M
[08/07 16:16:49    254s] Total net bbox length = 6.007e+06 (2.933e+06 3.074e+06) (ext = 1.247e+06)
[08/07 16:16:49    254s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1347.1MB
[08/07 16:16:49    254s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1347.1MB) @(0:04:14 - 0:04:15).
[08/07 16:16:49    254s] *** Finished refinePlace (0:04:15 mem=1347.1M) ***
[08/07 16:16:49    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.10
[08/07 16:16:49    254s] OPERPROF: Finished RefinePlace at level 1, CPU:0.570, REAL:0.571, MEM:1347.1M
[08/07 16:16:49    254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.1M
[08/07 16:16:49    254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:1347.1M
[08/07 16:16:49    254s] *** maximum move = 0.00 um ***
[08/07 16:16:49    254s] *** Finished re-routing un-routed nets (1347.1M) ***
[08/07 16:16:49    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:1347.1M
[08/07 16:16:49    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1347.1M
[08/07 16:16:49    254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1347.1M
[08/07 16:16:49    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:1347.1M
[08/07 16:16:49    255s] 
[08/07 16:16:49    255s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1347.1M) ***
[08/07 16:16:49    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.54183.3
[08/07 16:16:49    255s] ** GigaOpt Optimizer WNS Slack -0.043 TNS Slack -0.193 Density 23.62
[08/07 16:16:49    255s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.043|-0.193|
|reg2reg   | 0.063| 0.000|
|HEPG      | 0.063| 0.000|
|All Paths |-0.043|-0.193|
+----------+------+------+

[08/07 16:16:49    255s] 
[08/07 16:16:49    255s] *** Finish post-CTS Setup Fixing (cpu=0:00:34.8 real=0:00:34.0 mem=1347.1M) ***
[08/07 16:16:49    255s] 
[08/07 16:16:49    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.54183.3
[08/07 16:16:49    255s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1328.0M
[08/07 16:16:49    255s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1328.0M
[08/07 16:16:49    255s] TotalInstCnt at PhyDesignMc Destruction: 28,637
[08/07 16:16:49    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.7
[08/07 16:16:49    255s] *** SetupOpt [finish] : cpu/real = 0:00:36.4/0:00:36.5 (1.0), totSession cpu/real = 0:04:15.2/0:04:15.6 (1.0), mem = 1328.0M
[08/07 16:16:49    255s] 
[08/07 16:16:49    255s] =============================================================================================
[08/07 16:16:49    255s]  Step TAT Report for WnsOpt #2
[08/07 16:16:49    255s] =============================================================================================
[08/07 16:16:49    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:16:49    255s] ---------------------------------------------------------------------------------------------
[08/07 16:16:49    255s] [ RefinePlace            ]      1   0:00:01.1  (   3.1 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:16:49    255s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:16:49    255s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:49    255s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:16:49    255s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 16:16:49    255s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:49    255s] [ TransformInit          ]      1   0:00:01.3  (   3.7 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 16:16:49    255s] [ OptSingleIteration     ]     20   0:00:00.1  (   0.2 % )     0:00:32.8 /  0:00:32.7    1.0
[08/07 16:16:49    255s] [ OptGetWeight           ]     20   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:01.0    1.0
[08/07 16:16:49    255s] [ OptEval                ]     20   0:00:22.1  (  60.4 % )     0:00:22.1 /  0:00:22.0    1.0
[08/07 16:16:49    255s] [ OptCommit              ]     20   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[08/07 16:16:49    255s] [ IncrTimingUpdate       ]     25   0:00:07.4  (  20.2 % )     0:00:07.4 /  0:00:07.4    1.0
[08/07 16:16:49    255s] [ PostCommitDelayUpdate  ]     21   0:00:00.1  (   0.3 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:16:49    255s] [ IncrDelayCalc          ]     99   0:00:01.0  (   2.6 % )     0:00:01.0 /  0:00:01.0    1.0
[08/07 16:16:49    255s] [ SetupOptGetWorkingSet  ]     40   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    0.9
[08/07 16:16:49    255s] [ SetupOptGetActiveNode  ]     40   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:49    255s] [ SetupOptSlackGraph     ]     20   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/07 16:16:49    255s] [ MISC                   ]          0:00:00.7  (   1.9 % )     0:00:00.7 /  0:00:00.7    1.0
[08/07 16:16:49    255s] ---------------------------------------------------------------------------------------------
[08/07 16:16:49    255s]  WnsOpt #2 TOTAL                    0:00:36.5  ( 100.0 % )     0:00:36.5 /  0:00:36.4    1.0
[08/07 16:16:49    255s] ---------------------------------------------------------------------------------------------
[08/07 16:16:49    255s] 
[08/07 16:16:49    255s] End: GigaOpt postEco optimization
[08/07 16:16:50    255s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.004 (bump = 0.004)
[08/07 16:16:50    255s] GigaOpt: Skipping nonLegal postEco optimization
[08/07 16:16:50    255s] Design TNS changes after trial route: 0.000 -> -0.193
[08/07 16:16:50    255s] Begin: GigaOpt TNS recovery
[08/07 16:16:50    255s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[08/07 16:16:50    255s] Info: 108 nets with fixed/cover wires excluded.
[08/07 16:16:50    255s] Info: 108 clock nets excluded from IPO operation.
[08/07 16:16:50    255s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:15.6/0:04:16.0 (1.0), mem = 1328.0M
[08/07 16:16:50    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.54183.8
[08/07 16:16:50    255s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:16:50    255s] ### Creating PhyDesignMc. totSessionCpu=0:04:16 mem=1328.0M
[08/07 16:16:50    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:1328.0M
[08/07 16:16:50    255s] z: 2, totalTracks: 1
[08/07 16:16:50    255s] #spOpts: N=250 mergeVia=F 
[08/07 16:16:50    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1328.0M
[08/07 16:16:50    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1328.0M
[08/07 16:16:50    255s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1328.0MB).
[08/07 16:16:50    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1328.0M
[08/07 16:16:50    255s] TotalInstCnt at PhyDesignMc Initialization: 28,637
[08/07 16:16:50    255s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:16 mem=1328.0M
[08/07 16:16:50    255s] ### Creating RouteCongInterface, started
[08/07 16:16:50    255s] 
[08/07 16:16:50    255s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:16:50    255s] 
[08/07 16:16:50    255s] #optDebug: {0, 1.200}
[08/07 16:16:50    255s] ### Creating RouteCongInterface, finished
[08/07 16:16:50    255s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=1328.0M
[08/07 16:16:50    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=1328.0M
[08/07 16:16:51    256s] *info: 108 clock nets excluded
[08/07 16:16:51    256s] *info: 2 special nets excluded.
[08/07 16:16:51    256s] *info: 34 no-driver nets excluded.
[08/07 16:16:51    256s] *info: 108 nets with fixed/cover wires excluded.
[08/07 16:16:51    257s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.54183.4
[08/07 16:16:51    257s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 16:16:51    257s] ** GigaOpt Optimizer WNS Slack -0.043 TNS Slack -0.193 Density 23.62
[08/07 16:16:51    257s] Optimizer TNS Opt
[08/07 16:16:51    257s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.043|-0.193|
|reg2reg   | 0.063| 0.000|
|HEPG      | 0.063| 0.000|
|All Paths |-0.043|-0.193|
+----------+------+------+

[08/07 16:16:52    257s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.063ns TNS 0.000ns; HEPG WNS 0.063ns TNS 0.000ns; all paths WNS -0.043ns TNS -0.193ns; Real time 0:04:02
[08/07 16:16:52    257s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1347.1M
[08/07 16:16:52    257s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1347.1M
[08/07 16:16:52    257s] Active Path Group: default 
[08/07 16:16:52    257s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:52    257s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:16:52    257s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:52    257s] |  -0.043|   -0.043|  -0.193|   -0.193|    23.62%|   0:00:00.0| 1347.1M|setup_func|  default| rf_reg[4][18]/D     |
[08/07 16:16:53    259s] |   0.000|    0.018|   0.000|    0.000|    23.62%|   0:00:01.0| 1347.1M|setup_func|       NA| NA                  |
[08/07 16:16:53    259s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:16:53    259s] 
[08/07 16:16:53    259s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=1347.1M) ***
[08/07 16:16:53    259s] 
[08/07 16:16:53    259s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:01.0 mem=1347.1M) ***
[08/07 16:16:53    259s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.018|0.000|
|reg2reg   |0.067|0.000|
|HEPG      |0.067|0.000|
|All Paths |0.018|0.000|
+----------+-----+-----+

[08/07 16:16:53    259s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.067ns TNS 0.000ns; HEPG WNS 0.067ns TNS 0.000ns; all paths WNS 0.018ns TNS 0.000ns; Real time 0:04:03
[08/07 16:16:53    259s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 23.62
[08/07 16:16:53    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.54183.4
[08/07 16:16:53    259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.1M
[08/07 16:16:53    259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:1347.1M
[08/07 16:16:53    259s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1347.1M
[08/07 16:16:53    259s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1347.1M
[08/07 16:16:54    259s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1347.1M
[08/07 16:16:54    259s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1347.1M
[08/07 16:16:54    259s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:1347.1M
[08/07 16:16:54    259s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.049, MEM:1347.1M
[08/07 16:16:54    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.54183.11
[08/07 16:16:54    259s] OPERPROF: Starting RefinePlace at level 1, MEM:1347.1M
[08/07 16:16:54    259s] *** Starting refinePlace (0:04:19 mem=1347.1M) ***
[08/07 16:16:54    259s] Total net bbox length = 6.007e+06 (2.933e+06 3.074e+06) (ext = 1.247e+06)
[08/07 16:16:54    259s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:16:54    259s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1347.1M
[08/07 16:16:54    259s] Starting refinePlace ...
[08/07 16:16:54    259s] 
[08/07 16:16:54    259s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:16:54    259s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:16:54    259s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1347.1MB) @(0:04:19 - 0:04:20).
[08/07 16:16:54    259s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:16:54    259s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1347.1MB
[08/07 16:16:54    259s] Statistics of distance of Instance movement in refine placement:
[08/07 16:16:54    259s]   maximum (X+Y) =         0.00 um
[08/07 16:16:54    259s]   mean    (X+Y) =         0.00 um
[08/07 16:16:54    259s] Summary Report:
[08/07 16:16:54    259s] Instances move: 0 (out of 28528 movable)
[08/07 16:16:54    259s] Instances flipped: 0
[08/07 16:16:54    259s] Mean displacement: 0.00 um
[08/07 16:16:54    259s] Max displacement: 0.00 um 
[08/07 16:16:54    259s] Total instances moved : 0
[08/07 16:16:54    259s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.510, REAL:0.515, MEM:1347.1M
[08/07 16:16:54    259s] Total net bbox length = 6.007e+06 (2.933e+06 3.074e+06) (ext = 1.247e+06)
[08/07 16:16:54    259s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1347.1MB
[08/07 16:16:54    259s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1347.1MB) @(0:04:19 - 0:04:20).
[08/07 16:16:54    259s] *** Finished refinePlace (0:04:20 mem=1347.1M) ***
[08/07 16:16:54    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.54183.11
[08/07 16:16:54    259s] OPERPROF: Finished RefinePlace at level 1, CPU:0.560, REAL:0.568, MEM:1347.1M
[08/07 16:16:54    260s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.1M
[08/07 16:16:54    260s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.052, MEM:1347.1M
[08/07 16:16:54    260s] *** maximum move = 0.00 um ***
[08/07 16:16:54    260s] *** Finished re-routing un-routed nets (1347.1M) ***
[08/07 16:16:54    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1347.1M
[08/07 16:16:54    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1347.1M
[08/07 16:16:54    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1347.1M
[08/07 16:16:54    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:1347.1M
[08/07 16:16:54    260s] 
[08/07 16:16:54    260s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1347.1M) ***
[08/07 16:16:54    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.54183.4
[08/07 16:16:55    260s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 23.62
[08/07 16:16:55    260s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.018|0.000|
|reg2reg   |0.067|0.000|
|HEPG      |0.067|0.000|
|All Paths |0.018|0.000|
+----------+-----+-----+

[08/07 16:16:55    260s] 
[08/07 16:16:55    260s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=1347.1M) ***
[08/07 16:16:55    260s] 
[08/07 16:16:55    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.54183.4
[08/07 16:16:55    260s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1328.0M
[08/07 16:16:55    260s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.055, MEM:1328.0M
[08/07 16:16:55    260s] TotalInstCnt at PhyDesignMc Destruction: 28,635
[08/07 16:16:55    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.54183.8
[08/07 16:16:55    260s] *** SetupOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:04:20.5/0:04:21.0 (1.0), mem = 1328.0M
[08/07 16:16:55    260s] 
[08/07 16:16:55    260s] =============================================================================================
[08/07 16:16:55    260s]  Step TAT Report for TnsOpt #2
[08/07 16:16:55    260s] =============================================================================================
[08/07 16:16:55    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:16:55    260s] ---------------------------------------------------------------------------------------------
[08/07 16:16:55    260s] [ RefinePlace            ]      1   0:00:01.1  (  22.9 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:16:55    260s] [ SlackTraversorInit     ]      2   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:16:55    260s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:55    260s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:16:55    260s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:16:55    260s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:55    260s] [ TransformInit          ]      1   0:00:01.3  (  26.7 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 16:16:55    260s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:01.6    1.0
[08/07 16:16:55    260s] [ OptGetWeight           ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/07 16:16:55    260s] [ OptEval                ]      2   0:00:00.9  (  18.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/07 16:16:55    260s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:55    260s] [ IncrTimingUpdate       ]      6   0:00:00.6  (  11.7 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 16:16:55    260s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/07 16:16:55    260s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[08/07 16:16:55    260s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[08/07 16:16:55    260s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:16:55    260s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/07 16:16:55    260s] [ MISC                   ]          0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    0.9
[08/07 16:16:55    260s] ---------------------------------------------------------------------------------------------
[08/07 16:16:55    260s]  TnsOpt #2 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[08/07 16:16:55    260s] ---------------------------------------------------------------------------------------------
[08/07 16:16:55    260s] 
[08/07 16:16:55    260s] End: GigaOpt TNS recovery
[08/07 16:16:55    260s] *** Steiner Routed Nets: 2.934%; Threshold: 100; Threshold for Hold: 100
[08/07 16:16:55    260s] ### Creating LA Mngr. totSessionCpu=0:04:21 mem=1328.0M
[08/07 16:16:55    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=1328.0M
[08/07 16:16:55    260s] Re-routed 67 nets
[08/07 16:16:55    260s] Extraction called for design 'riscv' of instances=28635 and nets=29139 using extraction engine 'preRoute' .
[08/07 16:16:55    260s] PreRoute RC Extraction called for design riscv.
[08/07 16:16:55    260s] RC Extraction called in multi-corner(1) mode.
[08/07 16:16:55    260s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:16:55    260s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:16:55    260s] RCMode: PreRoute
[08/07 16:16:55    260s]       RC Corner Indexes            0   
[08/07 16:16:55    260s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:16:55    260s] Resistance Scaling Factor    : 1.00000 
[08/07 16:16:55    260s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:16:55    260s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:16:55    260s] Shrink Factor                : 1.00000
[08/07 16:16:55    260s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:16:55    260s] RC Grid backup saved.
[08/07 16:16:55    260s] LayerId::1 widthSet size::1
[08/07 16:16:55    260s] LayerId::2 widthSet size::1
[08/07 16:16:55    260s] LayerId::3 widthSet size::1
[08/07 16:16:55    260s] Skipped RC grid update for preRoute extraction.
[08/07 16:16:55    260s] Initializing multi-corner resistance tables ...
[08/07 16:16:55    260s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.443339 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:16:55    260s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1328.008M)
[08/07 16:16:55    260s] #################################################################################
[08/07 16:16:55    260s] # Design Stage: PreRoute
[08/07 16:16:55    260s] # Design Name: riscv
[08/07 16:16:55    260s] # Design Mode: 250nm
[08/07 16:16:55    260s] # Analysis Mode: MMMC OCV 
[08/07 16:16:55    260s] # Parasitics Mode: No SPEF/RCDB
[08/07 16:16:55    260s] # Signoff Settings: SI Off 
[08/07 16:16:55    260s] #################################################################################
[08/07 16:16:56    261s] Calculate early delays in OCV mode...
[08/07 16:16:56    261s] Calculate late delays in OCV mode...
[08/07 16:16:56    261s] Topological Sorting (REAL = 0:00:00.0, MEM = 1300.3M, InitMEM = 1300.3M)
[08/07 16:16:56    261s] Start delay calculation (fullDC) (1 T). (MEM=1300.28)
[08/07 16:16:56    262s] End AAE Lib Interpolated Model. (MEM=1320.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:17:02    268s] Total number of fetched objects 29133
[08/07 16:17:02    268s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/07 16:17:02    268s] End delay calculation. (MEM=1288.74 CPU=0:00:05.2 REAL=0:00:05.0)
[08/07 16:17:02    268s] End delay calculation (fullDC). (MEM=1288.74 CPU=0:00:06.4 REAL=0:00:06.0)
[08/07 16:17:02    268s] *** CDM Built up (cpu=0:00:07.3  real=0:00:07.0  mem= 1288.7M) ***
[08/07 16:17:03    268s] #optDebug: fT-D <X 1 0 0 0>
[08/07 16:17:03    269s] 
[08/07 16:17:03    269s] Active setup views:
[08/07 16:17:03    269s]  setup_func
[08/07 16:17:03    269s]   Dominating endpoints: 0
[08/07 16:17:03    269s]   Dominating TNS: -0.000
[08/07 16:17:03    269s] 
[08/07 16:17:04    269s] Extraction called for design 'riscv' of instances=28635 and nets=29139 using extraction engine 'preRoute' .
[08/07 16:17:04    269s] PreRoute RC Extraction called for design riscv.
[08/07 16:17:04    269s] RC Extraction called in multi-corner(1) mode.
[08/07 16:17:04    269s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:17:04    269s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:17:04    269s] RCMode: PreRoute
[08/07 16:17:04    269s]       RC Corner Indexes            0   
[08/07 16:17:04    269s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:17:04    269s] Resistance Scaling Factor    : 1.00000 
[08/07 16:17:04    269s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:17:04    269s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:17:04    269s] Shrink Factor                : 1.00000
[08/07 16:17:04    269s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:17:04    269s] LayerId::1 widthSet size::1
[08/07 16:17:04    269s] LayerId::2 widthSet size::1
[08/07 16:17:04    269s] LayerId::3 widthSet size::1
[08/07 16:17:04    269s] Skipped RC grid update for preRoute extraction.
[08/07 16:17:04    269s] Initializing multi-corner resistance tables ...
[08/07 16:17:04    269s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.443339 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:17:04    269s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1286.277M)
[08/07 16:17:04    269s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Started Loading and Dumping File ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Reading DB...
[08/07 16:17:04    269s] (I)       Read data from FE... (mem=1286.3M)
[08/07 16:17:04    269s] (I)       Read nodes and places... (mem=1286.3M)
[08/07 16:17:04    269s] (I)       Done Read nodes and places (cpu=0.020s, mem=1286.3M)
[08/07 16:17:04    269s] (I)       Read nets... (mem=1286.3M)
[08/07 16:17:04    269s] (I)       Done Read nets (cpu=0.080s, mem=1286.3M)
[08/07 16:17:04    269s] (I)       Done Read data from FE (cpu=0.100s, mem=1286.3M)
[08/07 16:17:04    269s] (I)       before initializing RouteDB syMemory usage = 1286.3 MB
[08/07 16:17:04    269s] (I)       Build term to term wires: false
[08/07 16:17:04    269s] (I)       Honor MSV route constraint: false
[08/07 16:17:04    269s] (I)       Maximum routing layer  : 3
[08/07 16:17:04    269s] (I)       Minimum routing layer  : 2
[08/07 16:17:04    269s] (I)       Supply scale factor H  : 1.00
[08/07 16:17:04    269s] (I)       Supply scale factor V  : 1.00
[08/07 16:17:04    269s] (I)       Tracks used by clock wire: 0
[08/07 16:17:04    269s] (I)       Reverse direction      : 
[08/07 16:17:04    269s] (I)       Honor partition pin guides: true
[08/07 16:17:04    269s] (I)       Route selected nets only: false
[08/07 16:17:04    269s] (I)       Route secondary PG pins: false
[08/07 16:17:04    269s] (I)       Second PG max fanout   : 2147483647
[08/07 16:17:04    269s] (I)       Apply function for special wires: true
[08/07 16:17:04    269s] (I)       Layer by layer blockage reading: true
[08/07 16:17:04    269s] (I)       Offset calculation fix : true
[08/07 16:17:04    269s] (I)       Route stripe layer range: 
[08/07 16:17:04    269s] (I)       Honor partition fences : 
[08/07 16:17:04    269s] (I)       Honor partition pin    : 
[08/07 16:17:04    269s] (I)       Honor partition fences with feedthrough: 
[08/07 16:17:04    269s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:17:04    269s] (I)       Use row-based GCell size
[08/07 16:17:04    269s] (I)       Use row-based GCell align
[08/07 16:17:04    269s] (I)       GCell unit size   : 30000
[08/07 16:17:04    269s] (I)       GCell multiplier  : 1
[08/07 16:17:04    269s] (I)       GCell row height  : 30000
[08/07 16:17:04    269s] (I)       Actual row height : 30000
[08/07 16:17:04    269s] (I)       GCell align ref   : 40800 42000
[08/07 16:17:04    269s] [NR-eGR] Track table information for default rule: 
[08/07 16:17:04    269s] [NR-eGR] metal1 has no routable track
[08/07 16:17:04    269s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:17:04    269s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:17:04    269s] (I)       ===========================================================================
[08/07 16:17:04    269s] (I)       == Report All Rule Vias ==
[08/07 16:17:04    269s] (I)       ===========================================================================
[08/07 16:17:04    269s] (I)        Via Rule : (Default)
[08/07 16:17:04    269s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:17:04    269s] (I)       ---------------------------------------------------------------------------
[08/07 16:17:04    269s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:17:04    269s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:17:04    269s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:17:04    269s] (I)       ===========================================================================
[08/07 16:17:04    269s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] [NR-eGR] Read 408 PG shapes
[08/07 16:17:04    269s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:17:04    269s] [NR-eGR] #Instance Blockages : 3137
[08/07 16:17:04    269s] [NR-eGR] #PG Blockages       : 408
[08/07 16:17:04    269s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:17:04    269s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:17:04    269s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:17:04    269s] [NR-eGR] Num Prerouted Nets = 108  Num Prerouted Wires = 3850
[08/07 16:17:04    269s] (I)       readDataFromPlaceDB
[08/07 16:17:04    269s] (I)       Read net information..
[08/07 16:17:04    269s] [NR-eGR] Read numTotalNets=29038  numIgnoredNets=108
[08/07 16:17:04    269s] (I)       Read testcase time = 0.010 seconds
[08/07 16:17:04    269s] 
[08/07 16:17:04    269s] (I)       early_global_route_priority property id does not exist.
[08/07 16:17:04    269s] (I)       Start initializing grid graph
[08/07 16:17:04    269s] (I)       End initializing grid graph
[08/07 16:17:04    269s] (I)       Model blockages into capacity
[08/07 16:17:04    269s] (I)       Read Num Blocks=27209  Num Prerouted Wires=3850  Num CS=0
[08/07 16:17:04    269s] (I)       Started Modeling ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Started Modeling Layer 1 ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Started Modeling Layer 2 ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Layer 1 (V) : #blockages 27209 : #preroutes 3214
[08/07 16:17:04    269s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Started Modeling Layer 3 ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 636
[08/07 16:17:04    269s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       -- layer congestion ratio --
[08/07 16:17:04    269s] (I)       Layer 1 : 0.100000
[08/07 16:17:04    269s] (I)       Layer 2 : 0.700000
[08/07 16:17:04    269s] (I)       Layer 3 : 0.700000
[08/07 16:17:04    269s] (I)       ----------------------------
[08/07 16:17:04    269s] (I)       Number of ignored nets = 108
[08/07 16:17:04    269s] (I)       Number of fixed nets = 108.  Ignored: Yes
[08/07 16:17:04    269s] (I)       Number of clock nets = 108.  Ignored: No
[08/07 16:17:04    269s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:17:04    269s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:17:04    269s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:17:04    269s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:17:04    269s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:17:04    269s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:17:04    269s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:17:04    269s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1286.3 MB
[08/07 16:17:04    269s] (I)       Ndr track 0 does not exist
[08/07 16:17:04    269s] (I)       Layer1  viaCost=200.00
[08/07 16:17:04    269s] (I)       Layer2  viaCost=100.00
[08/07 16:17:04    269s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:17:04    269s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:17:04    269s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:17:04    269s] (I)       Site width          :  2400  (dbu)
[08/07 16:17:04    269s] (I)       Row height          : 30000  (dbu)
[08/07 16:17:04    269s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:17:04    269s] (I)       GCell width         : 30000  (dbu)
[08/07 16:17:04    269s] (I)       GCell height        : 30000  (dbu)
[08/07 16:17:04    269s] (I)       Grid                :   200   200     3
[08/07 16:17:04    269s] (I)       Layer numbers       :     1     2     3
[08/07 16:17:04    269s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:17:04    269s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:17:04    269s] (I)       Default wire width  :   900   900  1500
[08/07 16:17:04    269s] (I)       Default wire space  :   900   900   900
[08/07 16:17:04    269s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:17:04    269s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:17:04    269s] (I)       First track coord   :     0  1200  1500
[08/07 16:17:04    269s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:17:04    269s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:17:04    269s] (I)       Num of masks        :     1     1     1
[08/07 16:17:04    269s] (I)       Num of trim masks   :     0     0     0
[08/07 16:17:04    269s] (I)       --------------------------------------------------------
[08/07 16:17:04    269s] 
[08/07 16:17:04    269s] [NR-eGR] ============ Routing rule table ============
[08/07 16:17:04    269s] [NR-eGR] Rule id: 0  Nets: 28930 
[08/07 16:17:04    269s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:17:04    269s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:17:04    269s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:17:04    269s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:17:04    269s] [NR-eGR] ========================================
[08/07 16:17:04    269s] [NR-eGR] 
[08/07 16:17:04    269s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:17:04    269s] (I)       blocked tracks on layer2 : = 21770 / 500000 (4.35%)
[08/07 16:17:04    269s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:17:04    269s] (I)       After initializing earlyGlobalRoute syMemory usage = 1286.3 MB
[08/07 16:17:04    269s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Started Global Routing ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       ============= Initialization =============
[08/07 16:17:04    269s] (I)       totalPins=83274  totalGlobalPin=73117 (87.80%)
[08/07 16:17:04    269s] (I)       Started Build MST ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Generate topology with single threads
[08/07 16:17:04    269s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       total 2D Cap : 885430 = (400000 H, 485430 V)
[08/07 16:17:04    269s] [NR-eGR] Layer group 1: route 28930 net(s) in layer range [2, 3]
[08/07 16:17:04    269s] (I)       ============  Phase 1a Route ============
[08/07 16:17:04    269s] (I)       Started Phase 1a ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:17:04    269s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Usage: 169852 = (82911 H, 86941 V) = (20.73% H, 17.91% V) = (2.487e+06um H, 2.608e+06um V)
[08/07 16:17:04    269s] (I)       
[08/07 16:17:04    269s] (I)       ============  Phase 1b Route ============
[08/07 16:17:04    269s] (I)       Started Phase 1b ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Usage: 169875 = (82928 H, 86947 V) = (20.73% H, 17.91% V) = (2.488e+06um H, 2.608e+06um V)
[08/07 16:17:04    269s] (I)       
[08/07 16:17:04    269s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.22% V. EstWL: 5.096250e+06um
[08/07 16:17:04    269s] (I)       ============  Phase 1c Route ============
[08/07 16:17:04    269s] (I)       Started Phase 1c ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Level2 Grid: 40 x 40
[08/07 16:17:04    269s] (I)       Started Two Level Routing ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Usage: 169875 = (82928 H, 86947 V) = (20.73% H, 17.91% V) = (2.488e+06um H, 2.608e+06um V)
[08/07 16:17:04    269s] (I)       
[08/07 16:17:04    269s] (I)       ============  Phase 1d Route ============
[08/07 16:17:04    269s] (I)       Started Phase 1d ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Usage: 169922 = (82974 H, 86948 V) = (20.74% H, 17.91% V) = (2.489e+06um H, 2.608e+06um V)
[08/07 16:17:04    269s] (I)       
[08/07 16:17:04    269s] (I)       ============  Phase 1e Route ============
[08/07 16:17:04    269s] (I)       Started Phase 1e ( Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Usage: 169922 = (82974 H, 86948 V) = (20.74% H, 17.91% V) = (2.489e+06um H, 2.608e+06um V)
[08/07 16:17:04    269s] (I)       
[08/07 16:17:04    269s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.14% V. EstWL: 5.097660e+06um
[08/07 16:17:04    269s] [NR-eGR] 
[08/07 16:17:04    269s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       Running layer assignment with 1 threads
[08/07 16:17:04    269s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       ============  Phase 1l Route ============
[08/07 16:17:04    269s] (I)       
[08/07 16:17:04    269s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:17:04    269s] [NR-eGR]                        OverCon           OverCon            
[08/07 16:17:04    269s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/07 16:17:04    269s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[08/07 16:17:04    269s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:17:04    269s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:17:04    269s] [NR-eGR]  metal2  (2)        35( 0.09%)         9( 0.02%)   ( 0.11%) 
[08/07 16:17:04    269s] [NR-eGR]  metal3  (3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[08/07 16:17:04    269s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:17:04    269s] [NR-eGR] Total               38( 0.05%)         9( 0.01%)   ( 0.06%) 
[08/07 16:17:04    269s] [NR-eGR] 
[08/07 16:17:04    269s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] (I)       total 2D Cap : 887293 = (400000 H, 487293 V)
[08/07 16:17:04    269s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.11% V
[08/07 16:17:04    269s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.14% V
[08/07 16:17:04    269s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.33 sec, Curr Mem: 1286.28 MB )
[08/07 16:17:04    269s] OPERPROF: Starting HotSpotCal at level 1, MEM:1286.3M
[08/07 16:17:04    269s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:04    269s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:17:04    269s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:04    269s] [hotspot] | normalized |          4.67 |          4.67 |
[08/07 16:17:04    269s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:04    269s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.67, normalized total congestion hotspot area = 4.67 (area is in unit of 4 std-cell row bins)
[08/07 16:17:04    269s] [hotspot] max/total 4.67/4.67, big hotspot (>10) total 0.00
[08/07 16:17:04    269s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 16:17:04    269s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:04    269s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 16:17:04    269s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:04    269s] [hotspot] |  1  |  3490.80  3372.00  3730.80  3732.00 |        4.67   |
[08/07 16:17:04    269s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:04    269s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1286.3M
[08/07 16:17:04    269s] Starting delay calculation for Setup views
[08/07 16:17:04    269s] #################################################################################
[08/07 16:17:04    269s] # Design Stage: PreRoute
[08/07 16:17:04    269s] # Design Name: riscv
[08/07 16:17:04    269s] # Design Mode: 250nm
[08/07 16:17:04    269s] # Analysis Mode: MMMC OCV 
[08/07 16:17:04    269s] # Parasitics Mode: No SPEF/RCDB
[08/07 16:17:04    269s] # Signoff Settings: SI Off 
[08/07 16:17:04    269s] #################################################################################
[08/07 16:17:05    270s] Calculate early delays in OCV mode...
[08/07 16:17:05    270s] Calculate late delays in OCV mode...
[08/07 16:17:05    270s] Topological Sorting (REAL = 0:00:00.0, MEM = 1284.3M, InitMEM = 1284.3M)
[08/07 16:17:05    270s] Start delay calculation (fullDC) (1 T). (MEM=1284.28)
[08/07 16:17:05    271s] End AAE Lib Interpolated Model. (MEM=1304 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:17:11    277s] Total number of fetched objects 29133
[08/07 16:17:11    277s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/07 16:17:11    277s] End delay calculation. (MEM=1288.74 CPU=0:00:05.2 REAL=0:00:05.0)
[08/07 16:17:11    277s] End delay calculation (fullDC). (MEM=1288.74 CPU=0:00:06.4 REAL=0:00:06.0)
[08/07 16:17:11    277s] *** CDM Built up (cpu=0:00:07.3  real=0:00:07.0  mem= 1288.7M) ***
[08/07 16:17:12    277s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:04:38 mem=1288.7M)
[08/07 16:17:12    277s] Reported timing to dir RPT
[08/07 16:17:12    277s] **optDesign ... cpu = 0:03:52, real = 0:03:52, mem = 1042.5M, totSessionCpu=0:04:38 **
[08/07 16:17:12    277s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1219.7M
[08/07 16:17:12    277s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:1219.7M
[08/07 16:17:15    280s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.070  |  0.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1121   |  1024   |  1121   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.647   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.622%
Routing Overflow: 0.01% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:54, real = 0:03:55, mem = 1045.0M, totSessionCpu=0:04:40 **
[08/07 16:17:15    280s] *** Finished optDesign ***
[08/07 16:17:15    280s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:17:15    280s] UM:*          0.000 ns          0.020 ns  final
[08/07 16:17:16    281s] OPERPROF: Starting HotSpotCal at level 1, MEM:1238.0M
[08/07 16:17:16    281s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:16    281s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:17:16    281s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:16    281s] [hotspot] | normalized |          4.67 |          4.67 |
[08/07 16:17:16    281s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:16    281s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.67, normalized total congestion hotspot area = 4.67 (area is in unit of 4 std-cell row bins)
[08/07 16:17:16    281s] [hotspot] max/total 4.67/4.67, big hotspot (>10) total 0.00
[08/07 16:17:16    281s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 16:17:16    281s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:16    281s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 16:17:16    281s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:16    281s] [hotspot] |  1  |  3490.80  3372.00  3730.80  3732.00 |        4.67   |
[08/07 16:17:16    281s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:16    281s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1238.0M
[08/07 16:17:16    281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1238.0M
[08/07 16:17:16    281s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1238.0M
[08/07 16:17:16    281s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1238.0M
[08/07 16:17:16    281s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1236.1M
[08/07 16:17:16    281s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:17:16    281s] UM:                                       opt_design_postcts
[08/07 16:17:16    281s] 
[08/07 16:17:16    281s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:12 real=  0:04:13)
[08/07 16:17:16    281s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:53.2 real=0:00:53.5)
[08/07 16:17:16    281s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:20 real=  0:01:20)
[08/07 16:17:16    281s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:06.8 real=0:00:06.8)
[08/07 16:17:16    281s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:02 real=  0:01:02)
[08/07 16:17:16    281s] Info: pop threads available for lower-level modules during optimization.
[08/07 16:17:16    281s] Deleting Lib Analyzer.
[08/07 16:17:16    281s] Info: Destroy the CCOpt slew target map.
[08/07 16:17:16    281s] clean pInstBBox. size 0
[08/07 16:17:16    281s] Deleting Cell Server ...
[08/07 16:17:16    281s] Set place::cacheFPlanSiteMark to 0
[08/07 16:17:16    281s] All LLGs are deleted
[08/07 16:17:16    281s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1236.1M
[08/07 16:17:16    281s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1236.1M
[08/07 16:17:16    281s] (ccopt_design): dumping clock statistics to metric
[08/07 16:17:16    281s] Clock tree timing engine global stage delay update for corner_tt:setup.early...
[08/07 16:17:17    282s] End AAE Lib Interpolated Model. (MEM=1236.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:17:17    282s] (I)       Initializing Steiner engine. 
[08/07 16:17:17    282s] Clock tree timing engine global stage delay update for corner_tt:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/07 16:17:17    282s] Clock tree timing engine global stage delay update for corner_tt:setup.late...
[08/07 16:17:17    282s] Clock tree timing engine global stage delay update for corner_tt:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:17:17    282s] Clock tree timing engine global stage delay update for corner_tt:hold.early...
[08/07 16:17:17    282s] Clock tree timing engine global stage delay update for corner_tt:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:17:17    282s] Clock tree timing engine global stage delay update for corner_tt:hold.late...
[08/07 16:17:17    282s] Clock tree timing engine global stage delay update for corner_tt:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/07 16:17:18    283s] OPERPROF: Starting HotSpotCal at level 1, MEM:1274.2M
[08/07 16:17:18    283s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:18    283s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:17:18    283s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:18    283s] [hotspot] | normalized |          4.67 |          4.67 |
[08/07 16:17:18    283s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:18    283s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.67, normalized total congestion hotspot area = 4.67 (area is in unit of 4 std-cell row bins)
[08/07 16:17:18    283s] [hotspot] max/total 4.67/4.67, big hotspot (>10) total 0.00
[08/07 16:17:18    283s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 16:17:18    283s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:18    283s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 16:17:18    283s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:18    283s] [hotspot] |  1  |  3490.80  3372.00  3730.80  3732.00 |        4.67   |
[08/07 16:17:18    283s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:18    283s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1274.2M
[08/07 16:17:18    283s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1274.2M
[08/07 16:17:18    283s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1274.2M
[08/07 16:17:18    283s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1276.2M
[08/07 16:17:18    283s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1276.2M
[08/07 16:17:18    283s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1276.2M
[08/07 16:17:18    283s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1276.2M
[08/07 16:17:18    283s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1276.2M
[08/07 16:17:18    283s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1274.2M
[08/07 16:17:18    283s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:17:18    283s] UM:                                       ccopt_design
[08/07 16:17:18    283s] 
[08/07 16:17:18    283s] *** Summary of all messages that are not suppressed in this session:
[08/07 16:17:18    283s] Severity  ID               Count  Summary                                  
[08/07 16:17:18    283s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/07 16:17:18    283s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[08/07 16:17:18    283s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/07 16:17:18    283s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/07 16:17:18    283s] WARNING   IMPOPT-665         163  %s : Net has unplaced terms or is connec...
[08/07 16:17:18    283s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/07 16:17:18    283s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[08/07 16:17:18    283s] ERROR     IMPCCOPT-2215        2  The route/traversal graph for net '%s' i...
[08/07 16:17:18    283s] ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
[08/07 16:17:18    283s] WARNING   IMPCCOPT-2245        2  Cannot perform post-route optimization o...
[08/07 16:17:18    283s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[08/07 16:17:18    283s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[08/07 16:17:18    283s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[08/07 16:17:18    283s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[08/07 16:17:18    283s] *** Message Summary: 183 warning(s), 3 error(s)
[08/07 16:17:18    283s] 
[08/07 16:17:18    283s] 
[08/07 16:17:18    283s] =============================================================================================
[08/07 16:17:18    283s]  Final TAT Report for ccopt_design
[08/07 16:17:18    283s] =============================================================================================
[08/07 16:17:18    283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:17:18    283s] ---------------------------------------------------------------------------------------------
[08/07 16:17:18    283s] [ WnsOpt                 ]      2   0:01:53.9  (  42.6 % )     0:01:56.9 /  0:01:56.7    1.0
[08/07 16:17:18    283s] [ TnsOpt                 ]      2   0:00:55.4  (  20.7 % )     0:00:58.4 /  0:00:58.1    1.0
[08/07 16:17:18    283s] [ DrvOpt                 ]      3   0:00:08.3  (   3.1 % )     0:00:10.6 /  0:00:10.6    1.0
[08/07 16:17:18    283s] [ AreaOpt                ]      1   0:00:05.4  (   2.0 % )     0:00:06.5 /  0:00:06.5    1.0
[08/07 16:17:18    283s] [ ViewPruning            ]      7   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[08/07 16:17:18    283s] [ IncrReplace            ]      1   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[08/07 16:17:18    283s] [ RefinePlace            ]      7   0:00:09.4  (   3.5 % )     0:00:09.4 /  0:00:09.3    1.0
[08/07 16:17:18    283s] [ TimingUpdate           ]      5   0:00:00.9  (   0.3 % )     0:00:14.9 /  0:00:15.0    1.0
[08/07 16:17:18    283s] [ FullDelayCalc          ]      2   0:00:14.0  (   5.2 % )     0:00:14.0 /  0:00:14.1    1.0
[08/07 16:17:18    283s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.1 % )     0:00:12.0 /  0:00:11.6    1.0
[08/07 16:17:18    283s] [ TimingReport           ]      3   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:17:18    283s] [ DrvReport              ]      3   0:00:03.1  (   1.2 % )     0:00:03.1 /  0:00:02.6    0.9
[08/07 16:17:18    283s] [ GenerateReports        ]      1   0:00:01.3  (   0.5 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 16:17:18    283s] [ MISC                   ]          0:00:54.0  (  20.2 % )     0:00:54.0 /  0:00:54.1    1.0
[08/07 16:17:18    283s] ---------------------------------------------------------------------------------------------
[08/07 16:17:18    283s]  ccopt_design TOTAL                 0:04:27.6  ( 100.0 % )     0:04:27.6 /  0:04:26.8    1.0
[08/07 16:17:18    283s] ---------------------------------------------------------------------------------------------
[08/07 16:17:18    283s] 
[08/07 16:17:18    283s] #% End ccopt_design (date=08/07 16:17:18, total cpu=0:04:27, real=0:04:28, peak res=1100.7M, current mem=1017.3M)
[08/07 16:17:18    283s] <FF> LOADING 'post_cts_tcl' PLUG-IN FILE(s) 
[08/07 16:17:18    283s] <FF> -> PLUG/INNOVUS/post_cts.tcl
[08/07 16:17:18    283s] <CMD> set_ccopt_property balance_mode full
[08/07 16:17:18    283s] <CMD> setOptMode -usefulSkewCCOpt medium
[08/07 16:17:18    283s] **WARN: (IMPOPT-7177):	Option medium in 'setOptMode -usefulSkewCCOpt' is deprecated. It still works, but it will be removed in the future release.
[08/07 16:17:18    283s] <CMD> um::pop_snapshot_stack
[08/07 16:17:19    284s] <CMD> getOptMode -multiBitFlopOpt -quiet
[08/07 16:17:19    284s] <CMD> reportCongestion -hotspot
[08/07 16:17:19    284s] OPERPROF: Starting HotSpotCal at level 1, MEM:1211.2M
[08/07 16:17:19    284s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:19    284s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:17:19    284s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:19    284s] [hotspot] | normalized |          4.67 |          4.67 |
[08/07 16:17:19    284s] [hotspot] +------------+---------------+---------------+
[08/07 16:17:19    284s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.67, normalized total congestion hotspot area = 4.67 (area is in unit of 4 std-cell row bins)
[08/07 16:17:19    284s] [hotspot] max/total 4.67/4.67, big hotspot (>10) total 0.00
[08/07 16:17:19    284s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 16:17:19    284s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:19    284s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 16:17:19    284s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:19    284s] [hotspot] |  1  |  3490.80  3372.00  3730.80  3732.00 |        4.67   |
[08/07 16:17:19    284s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:17:19    284s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1211.2M
[08/07 16:17:19    284s] All LLGs are deleted
[08/07 16:17:19    284s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1211.2M
[08/07 16:17:19    284s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1211.2M
[08/07 16:17:19    284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1211.2M
[08/07 16:17:19    284s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1211.2M
[08/07 16:17:19    284s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1213.2M
[08/07 16:17:19    284s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1213.2M
[08/07 16:17:19    284s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1213.2M
[08/07 16:17:19    284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:1213.2M
[08/07 16:17:19    284s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1213.2M
[08/07 16:17:19    284s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1211.2M
[08/07 16:17:19    284s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:17:19    284s] UM:                                       cts
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name *.drc
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name *.drc.layer:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name *.drc.type:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name check.drc
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name check.drc.antenna
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name check.place.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area.buffer
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area.clkgate
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area.inverter
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area.logic
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area.nonicg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.buffer
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.inverter
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.logic
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.nets.length.top
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.nets.length.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.always_on
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.blackbox
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.buffer
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.combinatorial
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.hinst:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.icg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.inverter
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.io
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.isolation
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.latch
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.level_shifter
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.logical
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.macro
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.physical
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.power_switch
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.register
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.std_cell
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.vth:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.blockages.place.area
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.blockages.route.area
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.density
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.floorplan.image
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.always_on
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.blackbox
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.buffer
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.icg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.inverter
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.io
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.isolation
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.latch
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.logical
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.macro
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.physical
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.power_switch
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.register
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.std_cell
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.vth:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.multibit.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.name
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name design.route.drc.image
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.cputime
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.cputime.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.log
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.hostname
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.os
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.memory
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.memory.resident
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.realtime
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.realtime.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.root_config
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.run_directory
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.run_tag
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.step.tcl
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.template.type
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.tool_list
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name flow.user
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name messages
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.clock
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.hinst:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.internal
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.internal.type:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.leakage
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.leakage.type:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.switching
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name power.switching.type:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.drc
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.drc.antenna
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.drc.layer:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.map.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.overflow
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.overflow.vertical
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.shielding.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.layer:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.multicut
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.singlecut
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.via.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name route.wirelength
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.feps
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.histogram
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram.views
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.tns
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.wns
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.feps
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.histogram
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram.views
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.tns
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.type
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.wns
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.si.glitches
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name timing.si.noise
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name transition.*
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name transition.count
[08/07 16:17:19    284s] <CMD> um::get_metric_definition -name transition.max
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 2c2e1150-cd73-493c-9199-85b3012af1ed clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c938074e-6e1c-4f20-b371-9923ae8c8506 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9595d40-5aac-49e8-be42-5197eca6635e clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid c803d42d-997e-43ea-8783-f2bf1bc8233d clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 02f131c0-1761-4c25-a7ce-e9c5ef0d7082 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6ea3c0c8-99ec-4f2a-b2b7-c161d06237b2 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 6d3bcc73-dc83-4e0b-b656-b6c693ff910a clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 91f4b1a3-fc0a-4c58-8975-0b387cf70f59 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 7b03ee0b-5fd2-4ac1-8008-6e82cb730038 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 193700a5-ae54-49b2-9c2e-d3989bb30cf3 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid a39b525e-d488-49c7-a4bd-e77a9c8ab709 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 3cb9e057-e0da-43fd-81d0-2d03dd034bb0 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid aa8e3f01-7953-4a41-aff7-c81a9a3d208c clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 0af2fd13-a636-45a1-81f4-f29d4b3bc5bf clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid 63dd3bb3-0782-4be7-9b8d-cee970f56f3d clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid ca83bdca-a786-4b5e-806c-58b2484b6113 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.PostConditioning.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.Routing.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.Implementation.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.eGRPC.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.Construction.area.total
[08/07 16:17:19    284s] <CMD> get_metric -raw -id current -uuid b9b299b3-688a-4a49-941c-0b2ed6575029 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d70efc78-8f1d-4265-bed8-2020abf83e56 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d79ff905-db24-4339-a359-5a64e919db90 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 7cbd56ee-81ce-4061-bcee-8ecd3b5bd3ad clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 9c3600a7-cac3-46af-ac17-b2a932fd4d45 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ac7fead3-bd5b-4b19-b418-a29a43211f6a clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid f086317c-0104-4b5a-ba77-1bc7927fa846 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 2cd89a6b-71cb-444e-b81e-c42dc4011ad6 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 49288a12-3a98-47b0-bb3f-f8736e7d04de clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid d669f9b9-534d-4d80-9706-9639697a0477 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 5f5612bc-a2ca-4189-9ed4-9141da05e60b clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 6ccb5749-6b97-4146-b234-9d32872c14e0 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 627b35ce-2ad6-4985-bb2d-920699769369 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid 475a3227-3dd4-4897-9703-563311fc494d clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid c68316b2-20f4-4d8b-b336-120634e95d8f clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.PostConditioning.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.Routing.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.Implementation.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.eGRPC.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.Construction.area.total
[08/07 16:17:20    284s] <CMD> get_metric -raw -id current -uuid ee9668b5-7660-4273-8791-87d6d94520d2 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 680c2d42-4ed1-4d12-aafe-c249de7f9009 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 4a7f2ba3-a265-4795-998b-9a8452776bd9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f2a7e269-127f-4acc-b6ec-47d932012ba7 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ef7b05ac-0241-4dc3-b2ee-d94f361be387 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid ff873613-d99c-483c-b56a-644d7d038fea clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 258e8451-472f-4a09-a334-9683aa4a224b clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 7844e51a-1a05-4e97-8b2c-01c897c9df99 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 8356da85-1cd5-4d8b-b779-f0e9bf10761d clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid bd092748-4802-4b86-a829-57e433259715 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 201e6d11-a2ca-4e99-bd04-d06aba860073 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f6e8bb69-4c80-4314-9923-e772caf40a9c clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 06da218e-a295-4b90-9192-476db98d0904 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 46005356-2969-458e-8771-e6941e4e9f29 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1239bc42-c922-4766-8169-18dad50bb3f9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 50d23102-c31b-4c20-ac50-1ffc56aac6a9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c80147b7-8e23-49c8-b4ab-e922a4d64f46 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b77f66d3-adea-4202-8d92-be299e0b1b17 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 993f6474-b202-4cde-a6d1-5b4cf4cf379d clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 659afa09-c64e-4ffe-ae4f-6d6730cef8fb clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 9d7df70c-0e65-48fc-98b4-046c5deeae35 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e6bfcb5-0995-4ab6-92cf-21b78b8a961a clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c1a81bfd-162e-4301-b1fa-9f1726d06e39 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 00d08aa0-050e-4455-a0ad-079d4f673bfb clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cc51dac4-55c5-46fb-9485-03b7d9faa196 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid edefb2b5-c24a-4a41-b0de-d190b8d95ee6 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b1ab24de-0a07-45c6-96d2-29fddb91b9e9 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c713d233-27d1-48dc-9988-01beed835984 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 0fbe8792-f201-4138-b120-ab3b845a25ba clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 119a55b1-bf8e-411c-82cb-1a1f1ebe4565 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid e89d152a-61c2-4d27-ab7a-09a1938c32d4 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d3c0774f-6de0-4dff-afb7-9b09a17f47a5 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cdc180bb-8678-4906-ac62-2a7a7f415b84 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 33fc455f-f880-4918-a117-822a974508fe clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b2934e35-9165-48ea-9cf0-2527c9257867 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 364736d6-0d26-4cc4-bfb4-dd1ca4733273 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c91a0df2-6011-42be-95ca-d0aa706007df clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 26de6e1a-137d-4b10-ac9c-16a40fff42d4 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid c10791c4-2104-48d1-aa9c-8042f4aa9643 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2e679c24-b2cc-45b5-a477-370ddec72d4b clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6fb4ad38-de35-48d1-80f9-5894ab2d9ec5 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3d276eba-9b3e-4e42-8fa2-062d3276da69 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 35fa8c35-4656-45d1-864d-23a84fc68525 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 89587d97-e3c9-4453-8d7f-a77d13e66a48 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3fbd2384-d526-4996-b5b7-1f2bb622b21e clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d61c41f9-5025-44e8-9fbd-c275dc538b1e clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fe3cd991-bbba-4112-a12c-5e62915bcf96 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 030173b7-29a3-4950-9b5e-5b711097f721 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1716b6bd-34e8-4965-ad80-caf2b733e986 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid d0c30393-ad28-4a79-b93a-4383be75a1ec clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2bf17ac5-8557-405b-830a-284eb0259cb1 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 2f5b7b84-8efb-4461-b925-7451f5675bd7 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 57661f89-98f0-40bc-bcfa-b3a36f71f335 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 445d0ddc-71ed-4eee-8475-07aadf8216fe clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 27075040-9573-4349-9084-0d31c9ac50b0 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 3c9634c5-4825-49bd-b17b-8379f9436432 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b4f5a01b-ef67-4b8d-acbb-881f22449368 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid cd54402d-ee9d-493c-88bf-0991db47d01f clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid b03b6e63-acc3-41e8-8557-3557860e527d clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 1a65601e-4a68-4cb9-99f6-93a36c753be1 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid 6d2e4b1c-850d-431d-aa3d-ce1cef849ecd clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid fa26f535-808a-4f3e-859c-3fafb785c0af clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.PostConditioning.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.Routing.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.Implementation.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.eGRPC.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.Construction.area.total
[08/07 16:17:20    285s] <CMD> get_metric -raw -id current -uuid f8f0bf35-c906-49fe-8849-359264190a26 clock.Implementation.area.total
[08/07 16:17:20    285s] <FF> MAILING RESULTS TO ryanridley46@gmail.com
[08/07 16:17:20    285s] <CMD> saveDesign DBS/cts.enc -compress
[08/07 16:17:20    285s] #% Begin save design ... (date=08/07 16:17:20, mem=1018.6M)
[08/07 16:17:20    285s] % Begin Save ccopt configuration ... (date=08/07 16:17:20, mem=1020.7M)
[08/07 16:17:20    285s] % End Save ccopt configuration ... (date=08/07 16:17:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1021.8M, current mem=1021.8M)
[08/07 16:17:20    285s] % Begin Save netlist data ... (date=08/07 16:17:20, mem=1021.8M)
[08/07 16:17:20    285s] Writing Binary DB to DBS/cts.enc.dat.tmp/riscv.v.bin in single-threaded mode...
[08/07 16:17:20    285s] % End Save netlist data ... (date=08/07 16:17:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1022.0M, current mem=1022.0M)
[08/07 16:17:20    285s] Saving congestion map file DBS/cts.enc.dat.tmp/riscv.route.congmap.gz ...
[08/07 16:17:20    285s] % Begin Save AAE data ... (date=08/07 16:17:20, mem=1022.9M)
[08/07 16:17:20    285s] Saving AAE Data ...
[08/07 16:17:20    285s] % End Save AAE data ... (date=08/07 16:17:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.9M, current mem=1022.9M)
[08/07 16:17:21    285s] % Begin Save clock tree data ... (date=08/07 16:17:21, mem=1023.4M)
[08/07 16:17:21    285s] % End Save clock tree data ... (date=08/07 16:17:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.4M, current mem=1023.4M)
[08/07 16:17:21    285s] Saving preference file DBS/cts.enc.dat.tmp/gui.pref.tcl ...
[08/07 16:17:21    285s] Saving mode setting ...
[08/07 16:17:21    285s] Saving global file ...
[08/07 16:17:21    286s] % Begin Save floorplan data ... (date=08/07 16:17:21, mem=1046.8M)
[08/07 16:17:21    286s] Saving floorplan file ...
[08/07 16:17:21    286s] % End Save floorplan data ... (date=08/07 16:17:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1047.1M, current mem=1047.1M)
[08/07 16:17:21    286s] Saving PG file DBS/cts.enc.dat.tmp/riscv.pg.gz
[08/07 16:17:21    286s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1213.3M) ***
[08/07 16:17:21    286s] Saving Drc markers ...
[08/07 16:17:21    286s] ... No Drc file written since there is no markers found.
[08/07 16:17:21    286s] % Begin Save placement data ... (date=08/07 16:17:21, mem=1047.2M)
[08/07 16:17:21    286s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/07 16:17:21    286s] Save Adaptive View Pruing View Names to Binary file
[08/07 16:17:21    286s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1216.3M) ***
[08/07 16:17:21    286s] % End Save placement data ... (date=08/07 16:17:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.2M, current mem=1047.2M)
[08/07 16:17:21    286s] % Begin Save routing data ... (date=08/07 16:17:21, mem=1047.2M)
[08/07 16:17:21    286s] Saving route file ...
[08/07 16:17:21    286s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1213.3M) ***
[08/07 16:17:22    286s] % End Save routing data ... (date=08/07 16:17:21, total cpu=0:00:00.2, real=0:00:01.0, peak res=1047.2M, current mem=1047.2M)
[08/07 16:17:22    286s] Saving property file DBS/cts.enc.dat.tmp/riscv.prop
[08/07 16:17:22    286s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1216.3M) ***
[08/07 16:17:22    286s] #Saving pin access data to file DBS/cts.enc.dat.tmp/riscv.apa ...
[08/07 16:17:22    286s] #
[08/07 16:17:22    286s] Saving rc congestion map DBS/cts.enc.dat.tmp/riscv.congmap.gz ...
[08/07 16:17:22    286s] % Begin Save power constraints data ... (date=08/07 16:17:22, mem=1047.6M)
[08/07 16:17:22    286s] % End Save power constraints data ... (date=08/07 16:17:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.7M, current mem=1047.7M)
[08/07 16:17:23    288s] Generated self-contained design cts.enc.dat.tmp
[08/07 16:17:24    288s] #% End save design ... (date=08/07 16:17:24, total cpu=0:00:02.9, real=0:00:04.0, peak res=1048.9M, current mem=1048.9M)
[08/07 16:17:24    288s] *** Message Summary: 0 warning(s), 0 error(s)
[08/07 16:17:24    288s] 
[08/07 16:17:24    288s] <CMD> saveNetlist DBS/LEC/cts.v.gz
[08/07 16:17:24    288s] Writing Netlist "DBS/LEC/cts.v.gz" ...
[08/07 16:17:24    288s] <FF> ==============================================
[08/07 16:17:24    288s] <FF>          COMPLETED STEP : cts
[08/07 16:17:24    288s] <FF>         ELAPSED RUNTIME : 0 days, 00:04:35
[08/07 16:17:24    288s] <FF> ==============================================
[08/07 16:17:24    288s] 
[08/07 16:17:24    288s] *** Memory Usage v#1 (Current mem = 1253.648M, initial mem = 287.395M) ***
[08/07 16:17:24    288s] 
[08/07 16:17:24    288s] *** Summary of all messages that are not suppressed in this session:
[08/07 16:17:24    288s] Severity  ID               Count  Summary                                  
[08/07 16:17:24    288s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[08/07 16:17:24    288s] WARNING   IMPFP-710            1  File version %s is too old.              
[08/07 16:17:24    288s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[08/07 16:17:24    288s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[08/07 16:17:24    288s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/07 16:17:24    288s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[08/07 16:17:24    288s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[08/07 16:17:24    288s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[08/07 16:17:24    288s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[08/07 16:17:24    288s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[08/07 16:17:24    288s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[08/07 16:17:24    288s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[08/07 16:17:24    288s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/07 16:17:24    288s] WARNING   IMPOPT-7177          1  Option %s in 'setOptMode -usefulSkewCCOp...
[08/07 16:17:24    288s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/07 16:17:24    288s] WARNING   IMPOPT-665         163  %s : Net has unplaced terms or is connec...
[08/07 16:17:24    288s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/07 16:17:24    288s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[08/07 16:17:24    288s] ERROR     IMPCCOPT-2215        2  The route/traversal graph for net '%s' i...
[08/07 16:17:24    288s] ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
[08/07 16:17:24    288s] WARNING   IMPCCOPT-2245        2  Cannot perform post-route optimization o...
[08/07 16:17:24    288s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[08/07 16:17:24    288s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[08/07 16:17:24    288s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[08/07 16:17:24    288s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[08/07 16:17:24    288s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[08/07 16:17:24    288s] *** Message Summary: 275 warning(s), 3 error(s)
[08/07 16:17:24    288s] 
[08/07 16:17:24    288s] --- Ending "Innovus" (totcpu=0:04:48, real=0:04:51, mem=1253.6M) ---
