$date
    Tue Oct 19 00:28:32 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 1 ! enable $end
$var reg 1 " reset $end
$var reg 3 # HGF $end
$var reg 5 $ EDCBA $end
$var reg 6 % abcdei $end
$var reg 1 & bit_in $end
$var reg 1 ' clock $end
$var reg 4 ( fghj $end
$scope module newBit $end
$var reg 1 ' clock $end
$var reg 1 " reset $end
$var reg 1 & bit_in $end
$var reg 3 ) counter $end
$var reg 1 ! enable $end
$upscope $end
$scope module convert8b10b $end
$var reg 1 ' clock $end
$var reg 1 " reset $end
$var reg 5 $ EDCBA $end
$var reg 3 # HGF $end
$var reg 1 & bit_in $end
$var reg 3 * i $end
$upscope $end
$scope module convert10b $end
$var reg 1 ' clock $end
$var reg 1 " reset $end
$var reg 5 $ EDCBA $end
$var reg 3 # HGF $end
$var reg 6 % abcdei $end
$var reg 4 ( fghj $end
$var reg 4 + i $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
1!
1"
b000 #
b00000 $
b000000 %
0&
0'
b0000 (
b111 )
b000 *
b0000 +
$end
#10
1'
1&
b110 )
b0001 +
#20
0'
b100 #
b001 *
#30
1'
b0010 +
b101 )
#40
0'
b110 #
b010 *
#50
1'
b100 )
b0011 +
#60
0'
b111 #
b011 *
#70
1'
b0001 (
b0100 +
b011 )
#80
0'
b10000 $
b100 *
#90
1'
b010 )
b0101 +
#100
0'
b11000 $
b101 *
#110
1'
b0110 +
b001 )
#120
0'
b11100 $
b110 *
#130
1'
b000 )
b0111 +
#140
0'
b11110 $
b111 *
#150
1'
b1000 +
b111 )
#160
0'
b11111 $
b000 *
#170
1'
b110 )
b101011 %
b1001 +
#180
0'
