<?xml version="1.0" encoding="UTF-8"?>
<project name="link" dir="">
  <FileSets>
    <FileSet Name="kernel_monte_sim" Type="DesignSrcs">
      <File Path="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim/monte_sim/cpu_sources/monte_sim.cpp"/>
      <Config/>
    </FileSet>
    <FileSet Name="kernel_monte_sim_dev" Type="DesignSrcs">
      <File Path="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/xo/monte_sim_dev/monte_sim_dev/cpu_sources/monte_sim_dev.cpp"/>
      <Config/>
    </FileSet>
  </FileSets>
  <Runs/>
</project>
