Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 16 00:48:20 2024
| Host         : Expect2004 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4DDR_timing_summary_routed.rpt -pb Nexys4DDR_timing_summary_routed.pb -rpx Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  293         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1509)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (998)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1509)
---------------------------
 There are 152 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: clk_divide_128hz/clk_N_reg/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: clk_divide_1hz/clk_N_reg/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: clk_divide_32hz/clk_N_reg/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: clk_divide_4hz/clk_N_reg/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: clk_divide_512hz/clk_N_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_divide_led/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (998)
--------------------------------------------------
 There are 998 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1029          inf        0.000                      0                 1029           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1029 Endpoints
Min Delay          1029 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        152.936ns  (logic 64.167ns (41.957%)  route 88.769ns (58.043%))
  Logic Levels:           325  (CARRY4=285 LUT3=30 LUT5=1 LUT6=6 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.680   141.810    cpu/regfile/RDin[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124   141.934 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.634   142.568    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124   142.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   142.692    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217   142.909 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.945   143.854    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.299   144.153 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.039   145.192    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I3_O)        0.117   145.309 r  cpu/regfile/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.853   149.162    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774   152.936 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000   152.936    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        152.274ns  (logic 63.893ns (41.959%)  route 88.381ns (58.041%))
  Logic Levels:           325  (CARRY4=285 LUT3=30 LUT5=1 LUT6=6 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.680   141.810    cpu/regfile/RDin[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124   141.934 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.634   142.568    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124   142.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   142.692    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217   142.909 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.945   143.854    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.299   144.153 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.039   145.192    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I4_O)        0.124   145.316 r  cpu/regfile/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.464   148.780    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493   152.273 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000   152.273    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        151.894ns  (logic 64.173ns (42.249%)  route 87.721ns (57.751%))
  Logic Levels:           325  (CARRY4=285 LUT3=30 LUT5=1 LUT6=6 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.680   141.810    cpu/regfile/RDin[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124   141.934 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.634   142.568    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124   142.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   142.692    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217   142.909 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.945   143.854    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.299   144.153 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.001   145.154    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I1_O)        0.153   145.307 r  cpu/regfile/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.843   148.150    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.744   151.894 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000   151.894    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        150.929ns  (logic 63.961ns (42.378%)  route 86.968ns (57.622%))
  Logic Levels:           325  (CARRY4=285 LUT3=30 LUT5=1 LUT6=6 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.680   141.810    cpu/regfile/RDin[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124   141.934 r  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.634   142.568    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124   142.692 f  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   142.692    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217   142.909 f  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.945   143.854    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.299   144.153 f  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.001   145.154    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I3_O)        0.124   145.278 r  cpu/regfile/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.090   147.368    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561   150.929 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000   150.929    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        150.923ns  (logic 63.933ns (42.362%)  route 86.989ns (57.638%))
  Logic Levels:           325  (CARRY4=285 LUT3=30 LUT5=1 LUT6=6 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.680   141.810    cpu/regfile/RDin[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124   141.934 r  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.634   142.568    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124   142.692 f  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   142.692    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217   142.909 f  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.945   143.854    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.299   144.153 f  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.641   144.794    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.124   144.918 r  cpu/regfile/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.471   147.389    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534   150.922 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000   150.922    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        150.884ns  (logic 64.173ns (42.531%)  route 86.711ns (57.469%))
  Logic Levels:           325  (CARRY4=285 LUT3=30 LUT5=1 LUT6=6 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.680   141.810    cpu/regfile/RDin[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124   141.934 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.634   142.568    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124   142.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   142.692    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217   142.909 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.945   143.854    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.299   144.153 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028   145.181    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I3_O)        0.116   145.297 r  cpu/regfile/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.806   147.103    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781   150.884 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000   150.884    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        150.524ns  (logic 63.955ns (42.488%)  route 86.569ns (57.512%))
  Logic Levels:           325  (CARRY4=285 LUT3=30 LUT5=1 LUT6=6 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.680   141.810    cpu/regfile/RDin[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.124   141.934 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.634   142.568    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124   142.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   142.692    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I1_O)      0.217   142.909 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.945   143.854    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.299   144.153 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028   145.181    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I4_O)        0.124   145.305 r  cpu/regfile/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664   146.969    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   150.524 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000   150.524    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/regfile/registers_reg_r2_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        140.947ns  (logic 59.512ns (42.223%)  route 81.435ns (57.777%))
  Logic Levels:           319  (CARRY4=285 LUT3=30 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.817   140.946    cpu/regfile/registers_reg_r2_0_31_0_5/DIA0
    SLICE_X8Y30          RAMD32                                       r  cpu/regfile/registers_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/regfile/registers_reg_r1_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        140.937ns  (logic 59.512ns (42.226%)  route 81.425ns (57.774%))
  Logic Levels:           319  (CARRY4=285 LUT3=30 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.782   135.930    cpu/alu/data4_0[1]
    SLICE_X18Y33         LUT3 (Prop_lut3_I0_O)        0.329   136.259 r  cpu/alu/registers_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.000   136.259    cpu/alu/registers_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.660 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   136.660    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   136.774    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   136.888    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.002    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.116    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   137.230    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.344 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   137.344    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.458 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   137.458    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.729 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           1.020   138.749    cpu/alu/data4_0[0]
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.373   139.122 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.884   140.006    cpu/regfile/reg_data_reg[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124   140.130 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.807   140.937    cpu/regfile/registers_reg_r1_0_31_0_5/DIA0
    SLICE_X10Y31         RAMD32                                       r  cpu/regfile/registers_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/regfile/registers_reg_r2_0_31_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        139.216ns  (logic 57.793ns (41.513%)  route 81.423ns (58.487%))
  Logic Levels:           310  (CARRY4=276 LUT3=29 LUT4=1 LUT5=1 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOPADOP[0]
                         net (fo=983, routed)        13.926    16.380    cpu/regfile/IR[16]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  cpu/regfile/ALUequal_carry_i_7/O
                         net (fo=4, routed)           0.548    17.052    cpu/alu/registers_reg_r1_0_31_18_23_i_291_0[1]
    SLICE_X24Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.450 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    17.450    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.564 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.564    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.678 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    17.678    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.792 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.792    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.906 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.291 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.770    20.061    cpu/alu/data4_0[31]
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.373    20.434 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    20.434    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.984 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    20.984    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    21.098    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    21.212    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    21.326    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.440    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.554    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.668    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.782 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.782    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.939 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.253    24.192    cpu/alu/data4[5]
    SLICE_X23Y32         LUT3 (Prop_lut3_I0_O)        0.329    24.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_365/O
                         net (fo=1, routed)           0.000    24.521    cpu/alu/registers_reg_r1_0_31_18_23_i_365_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.922 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    24.922    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.036 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    25.036    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.150 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    25.150    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.264 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    25.264    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.378 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    25.378    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.492 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    25.492    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.606 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.606    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.720 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.720    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.877 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.210    28.087    cpu/alu/data4[4]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.329    28.416 r  cpu/alu/registers_reg_r1_0_31_18_23_i_363/O
                         net (fo=1, routed)           0.000    28.416    cpu/alu/registers_reg_r1_0_31_18_23_i_363_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.814 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    28.814    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.928 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    28.928    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.042 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    29.042    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.156 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    29.156    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.270 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    29.270    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.384 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.384    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.498 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    29.498    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.612    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.769 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          2.552    32.321    cpu/alu/data4[3]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    32.650 r  cpu/alu/registers_reg_r1_0_31_18_23_i_360/O
                         net (fo=1, routed)           0.000    32.650    cpu/alu/registers_reg_r1_0_31_18_23_i_360_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.048 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.048    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    33.162    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    33.276    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    33.390    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.504 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    33.504    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.618 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.618    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.732 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    33.732    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.846 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    33.846    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.003 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.281    36.284    cpu/alu/data4[2]
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.329    36.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    36.613    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.163 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    37.163    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.277 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    37.277    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.391 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    37.391    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.505 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.505    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.619 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    37.619    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.733 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    37.733    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.847 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    37.847    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.961 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    37.961    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.118 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          1.788    39.906    cpu/alu/data4[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.235 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    40.235    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.768 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    40.768    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.885 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    40.885    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.002 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.002    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.119 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    41.119    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.236 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    41.236    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.353 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    41.353    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.470 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.470    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.587    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.744 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          1.927    43.671    cpu/alu/data4_0[25]
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.332    44.003 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    44.003    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.553 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    44.553    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.667    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.781    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.895 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.895    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.009 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.009    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.123 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    45.123    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.237 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    45.237    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.351 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.351    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.508 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          1.822    47.330    cpu/alu/data4[0]
    SLICE_X32Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.115 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.115    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.229 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.229    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.343 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.343    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.457 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    48.457    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.571 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    48.571    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.685 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    48.685    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.799 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    48.799    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.913 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.913    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.070 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          2.122    51.191    cpu/alu/data4_0[23]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    51.520 r  cpu/alu/registers_reg_r1_0_31_12_17_i_318/O
                         net (fo=1, routed)           0.000    51.520    cpu/alu/registers_reg_r1_0_31_12_17_i_318_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.053 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    52.053    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.170 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.170    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.287 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    52.287    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.404 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    52.404    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.521    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.638 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    52.638    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.755 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    52.755    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.872 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    52.872    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.029 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.231    55.260    cpu/alu/data4_0[22]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.332    55.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    55.592    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.142 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    56.142    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    56.256    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    56.370    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    56.484    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    56.598    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    56.712    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    56.826    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    56.940    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.097 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          1.588    58.685    cpu/alu/data4_0[21]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.329    59.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_306/O
                         net (fo=1, routed)           0.000    59.014    cpu/alu/registers_reg_r1_0_31_12_17_i_306_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.415 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    59.415    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.529 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    59.529    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.643 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.643    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.757 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    59.757    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.871 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    59.871    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.985 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    59.985    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.099 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.099    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.213 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.213    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.370 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.782    62.152    cpu/alu/data4_0[20]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.329    62.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    62.481    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.014 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.014    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.131 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    63.131    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.248 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    63.248    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.365 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    63.365    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.482 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    63.482    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    63.599    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.716 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    63.716    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.833 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    63.833    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.990 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          1.771    65.762    cpu/alu/data4_0[19]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.332    66.094 r  cpu/alu/registers_reg_r1_0_31_6_11_i_392/O
                         net (fo=1, routed)           0.000    66.094    cpu/alu/registers_reg_r1_0_31_6_11_i_392_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.644 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    66.644    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.758 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    66.758    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.872 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    66.872    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.986 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.986    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.100 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    67.100    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.214 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    67.214    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    67.328    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.442    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.599 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          1.754    69.353    cpu/alu/data4_0[18]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.329    69.682 r  cpu/alu/registers_reg_r1_0_31_6_11_i_358/O
                         net (fo=1, routed)           0.000    69.682    cpu/alu/registers_reg_r1_0_31_6_11_i_358_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.232 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.232    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.346 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    70.346    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.460 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    70.460    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.574 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.574    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.688 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.688    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.802    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.916 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.916    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.073 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.336    73.409    cpu/alu/data4_0[17]
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.329    73.738 r  cpu/alu/registers_reg_r1_0_31_6_11_i_384/O
                         net (fo=1, routed)           0.000    73.738    cpu/alu/registers_reg_r1_0_31_6_11_i_384_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    74.139    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.253 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    74.253    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.367 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.367    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.481 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    74.481    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.595 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    74.595    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.709 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    74.709    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.823 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    74.823    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.937 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.937    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.094 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.400    77.494    cpu/alu/data4_0[16]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  cpu/alu/registers_reg_r1_0_31_6_11_i_382/O
                         net (fo=1, routed)           0.000    77.823    cpu/alu/registers_reg_r1_0_31_6_11_i_382_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.221 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    78.221    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.335 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    78.335    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.449 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    78.449    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.563 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.563    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.677 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.677    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.791 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.791    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.905 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.905    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.019 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    79.019    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.176 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          1.945    81.121    cpu/alu/data4_0[15]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.329    81.450 r  cpu/alu/registers_reg_r1_0_31_6_11_i_380/O
                         net (fo=1, routed)           0.000    81.450    cpu/alu/registers_reg_r1_0_31_6_11_i_380_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.983 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.983    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.100 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.100    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.217 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.217    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.334    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.451    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.568    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.685    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.802    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.959 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.400    85.359    cpu/alu/data4_0[14]
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.332    85.691 r  cpu/alu/registers_reg_r1_0_31_6_11_i_377/O
                         net (fo=1, routed)           0.000    85.691    cpu/alu/registers_reg_r1_0_31_6_11_i_377_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.241    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.355 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.355    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.469 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.469    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.583 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.583    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.697    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.811    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.925    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.039 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.039    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.196 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.368    89.564    cpu/alu/data4_0[13]
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.329    89.893 r  cpu/alu/registers_reg_r1_0_31_6_11_i_374/O
                         net (fo=1, routed)           0.000    89.893    cpu/alu/registers_reg_r1_0_31_6_11_i_374_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.443 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.443    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.557 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.557    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.671 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.671    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.785 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.785    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.899 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.899    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.013 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.013    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.127 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    91.127    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.241 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.241    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.398 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          1.541    92.939    cpu/alu/data4_0[12]
    SLICE_X24Y40         LUT3 (Prop_lut3_I0_O)        0.329    93.268 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.268    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.818 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.818    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.932 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    93.932    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.046    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.160 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.160    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.274 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.274    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.388 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.388    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.502 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.502    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.616 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.616    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.773 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          2.382    97.155    cpu/alu/data4_0[11]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    97.484 r  cpu/alu/registers_reg_r1_0_31_6_11_i_366/O
                         net (fo=1, routed)           0.000    97.484    cpu/alu/registers_reg_r1_0_31_6_11_i_366_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    97.885 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.885    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.999 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.999    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.113 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    98.113    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.227 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.227    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.341 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.341    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.455    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.569 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.569    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.683 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.683    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.840 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.349   101.189    cpu/alu/data4_0[10]
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.329   101.518 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.518    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.919 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.919    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.033 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   102.033    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   102.147    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   102.261    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.375    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.489    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.603    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.717    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.874 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          1.843   104.717    cpu/alu/data4_0[9]
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.329   105.046 r  cpu/alu/registers_reg_r1_0_31_6_11_i_362/O
                         net (fo=1, routed)           0.000   105.046    cpu/alu/registers_reg_r1_0_31_6_11_i_362_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.596 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.596    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.710 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.710    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.824 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.824    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.938 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.938    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.052 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   106.052    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.166 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   106.166    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.280 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.280    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.394 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.394    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.551 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          2.061   108.612    cpu/alu/data4_0[8]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.329   108.941 r  cpu/alu/registers_reg_r1_0_31_0_5_i_386/O
                         net (fo=1, routed)           0.000   108.941    cpu/alu/registers_reg_r1_0_31_0_5_i_386_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.342 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.342    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.456 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.456    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.570 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.570    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.684 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.684    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.798 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.798    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.912 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.912    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.026 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   110.026    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.140 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.140    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.096   112.392    cpu/alu/data4_0[7]
    SLICE_X16Y37         LUT3 (Prop_lut3_I0_O)        0.329   112.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.721    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.271 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.271    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.385 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.385    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.499 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.499    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.613 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.613    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.727 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.727    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.841 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   113.841    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   113.955    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.069 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.069    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.226 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.233   116.459    cpu/alu/data4_0[6]
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.329   116.788 r  cpu/alu/registers_reg_r1_0_31_0_5_i_382/O
                         net (fo=1, routed)           0.000   116.788    cpu/alu/registers_reg_r1_0_31_0_5_i_382_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.338 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.338    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.452 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.452    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.566 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.566    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.680 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.680    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.794 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.794    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.908 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.908    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.022 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   118.022    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.136 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.136    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.293 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.099   120.392    cpu/alu/data4_0[5]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.329   120.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_379/O
                         net (fo=1, routed)           0.000   120.721    cpu/alu/registers_reg_r1_0_31_0_5_i_379_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.254 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.254    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.370 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.370    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.487 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.487    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.604 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.604    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.721 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.721    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.838 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.838    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.955 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   121.955    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.072 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.072    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.229 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.208   124.438    cpu/alu/data4_0[4]
    SLICE_X14Y35         LUT3 (Prop_lut3_I0_O)        0.332   124.770 r  cpu/alu/registers_reg_r1_0_31_0_5_i_376/O
                         net (fo=1, routed)           0.000   124.770    cpu/alu/registers_reg_r1_0_31_0_5_i_376_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.303 r  cpu/alu/registers_reg_r1_0_31_0_5_i_335/CO[3]
                         net (fo=1, routed)           0.000   125.303    cpu/alu/registers_reg_r1_0_31_0_5_i_335_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.420 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.420    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.537 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.537    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.654 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.654    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.771 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.771    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.888 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.888    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.005 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   126.005    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.122 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   126.122    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.279 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.270   128.549    cpu/alu/data4_0[3]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.332   128.881 r  cpu/alu/registers_reg_r1_0_31_0_5_i_371/O
                         net (fo=1, routed)           0.000   128.881    cpu/alu/registers_reg_r1_0_31_0_5_i_371_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   129.282 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.282    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.396 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.396    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.510 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.510    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.624 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.624    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.738 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.738    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.852    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.966 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   129.966    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.080 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.080    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.237 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.077   132.314    cpu/alu/data4_0[2]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   132.643 r  cpu/alu/registers_reg_r1_0_31_0_5_i_370/O
                         net (fo=1, routed)           0.000   132.643    cpu/alu/registers_reg_r1_0_31_0_5_i_370_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.193 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.193    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.307 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.307    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.421 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.421    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.535 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.535    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.649 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.649    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.763 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.763    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.877 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   133.877    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.991 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   133.991    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.148 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.277   136.425    cpu/alu/data4_0[1]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.329   136.754 f  cpu/alu/registers_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.557   137.311    cpu/regfile/registers_reg_r1_0_31_0_5_i_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.124   137.435 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.845   138.281    cpu/adder1/reg_data_reg[1]_3
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.124   138.405 r  cpu/adder1/registers_reg_r1_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.811   139.216    cpu/regfile/registers_reg_r2_0_31_0_5/DIA1
    SLICE_X8Y30          RAMD32                                       r  cpu/regfile/registers_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_counter/id_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  led_counter/id_reg[2]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_counter/id_reg[2]/Q
                         net (fo=9, routed)           0.131     0.272    led_counter/id[2]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.317 r  led_counter/AN[0]_i_1/O
                         net (fo=2, routed)           0.000     0.317    led_counter/AN[0]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  led_counter/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  led_counter/id_reg[2]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_counter/id_reg[2]/Q
                         net (fo=9, routed)           0.132     0.273    led_counter/id[2]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.318 r  led_counter/AN[1]_i_1/O
                         net (fo=2, routed)           0.000     0.318    led_counter/AN[1]_i_1_n_0
    SLICE_X0Y76          FDSE                                         r  led_counter/AN_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_led/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.310%)  route 0.126ns (37.690%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_divide_led/counter_reg[5]/Q
                         net (fo=5, routed)           0.126     0.290    clk_divide_led/counter_reg[5]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.045     0.335 r  clk_divide_led/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.335    clk_divide_led/p_0_in[8]
    SLICE_X1Y78          FDRE                                         r  clk_divide_led/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_128hz/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_128hz/clk_N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.556%)  route 0.131ns (38.444%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  clk_divide_128hz/counter_reg[18]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_divide_128hz/counter_reg[18]/Q
                         net (fo=3, routed)           0.131     0.295    clk_divide_128hz/counter_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.045     0.340 r  clk_divide_128hz/clk_N_i_1__4/O
                         net (fo=1, routed)           0.000     0.340    clk_divide_128hz/clk_N_i_1__4_n_0
    SLICE_X3Y66          FDRE                                         r  clk_divide_128hz/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[0]_lopt_replica/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.883%)  route 0.186ns (53.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.186     0.350    led_counter/id[1]
    SLICE_X0Y77          FDSE                                         r  led_counter/AN_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[1]_lopt_replica/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.883%)  route 0.186ns (53.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.186     0.350    led_counter/id[1]
    SLICE_X0Y77          FDSE                                         r  led_counter/AN_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[4]_lopt_replica/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.883%)  route 0.186ns (53.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.186     0.350    led_counter/id[1]
    SLICE_X0Y77          FDSE                                         r  led_counter/AN_reg[4]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_32hz/clk_N_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_32hz/clk_N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  clk_divide_32hz/clk_N_reg/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_32hz/clk_N_reg/Q
                         net (fo=2, routed)           0.168     0.309    clk_divide_32hz/clk_N_reg_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  clk_divide_32hz/clk_N_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    clk_divide_32hz/clk_N_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  clk_divide_32hz/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_4hz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_4hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  clk_divide_4hz/counter_reg[19]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_4hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    clk_divide_4hz/counter_reg[19]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clk_divide_4hz/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.366    clk_divide_4hz/counter_reg[16]_i_1__2_n_4
    SLICE_X3Y73          FDRE                                         r  clk_divide_4hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_4hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_4hz/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  clk_divide_4hz/counter_reg[7]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_4hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    clk_divide_4hz/counter_reg[7]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clk_divide_4hz/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.366    clk_divide_4hz/counter_reg[4]_i_1__2_n_4
    SLICE_X3Y70          FDRE                                         r  clk_divide_4hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





