
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


source /nfs/home/tomchen/ACA_21S_final/tmp/solution1/sim/verilog/xsim.dir/HCD/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 15 01:19:45 2021...


****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


source xsim.dir/HCD/xsim_script.tcl
# xsim {HCD} -autoloadwcfg -tclbatch {HCD.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source HCD.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465001 ps  Iteration: 13  Process: /apatb_HCD_top/AESL_inst_HCD/getMem_U0/dmul_64ns_64ns_64_4_max_dsp_1_U1/HCD_ap_dmul_2_max_dsp_64_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 475001 ps  Iteration: 13  Process: /apatb_HCD_top/AESL_inst_HCD/men2str_U0/dmul_64ns_64ns_64_4_max_dsp_1_U14/HCD_ap_dmul_2_max_dsp_64_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 505001 ps  Iteration: 13  Process: /apatb_HCD_top/AESL_inst_HCD/getMem_U0/dmul_64ns_64ns_64_4_max_dsp_1_U1/HCD_ap_dmul_2_max_dsp_64_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 515001 ps  Iteration: 13  Process: /apatb_HCD_top/AESL_inst_HCD/men2str_U0/dmul_64ns_64ns_64_4_max_dsp_1_U14/HCD_ap_dmul_2_max_dsp_64_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
/nfs/home/tomchen/ACA_21S_final/tmp/solution1/sim/verilog/AESL_axi_master_menInput.v: Read request address                 2050 exceed AXI master menInput array depth:       2048
$finish called at time : 2596345 ns : File "/nfs/home/tomchen/ACA_21S_final/tmp/solution1/sim/verilog/AESL_axi_master_menInput.v" Line 687
run: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:32 . Memory (MB): peak = 2431.734 ; gain = 0.000 ; free physical = 100608 ; free virtual = 167598
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 15 01:20:25 2021...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 100.65 seconds. CPU system time: 3.34 seconds. Elapsed time: 88.82 seconds; current allocated memory: 161.768 MB.
command 'ap_source' returned error code
    while executing
"source /nfs/home/tomchen/ACA_21S_final/tmp/solution1/cosim.tcl"
    invoked from within
"hls::main /nfs/home/tomchen/ACA_21S_final/tmp/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
Finished C/RTL cosimulation.
