[{"DBLP title": "Foreword to the 16th IEEE DDECS Symposium.", "DBLP authors": [], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549772", "OA papers": [{"PaperId": "https://openalex.org/W2915683329", "PaperTitle": "Foreword to the 16th IEEE DDECS Symposium", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 2.0, "German Aerospace Center (DE)": 1.0, "Tallinn University of Technology": 1.0, "Norwegian University of Science and Technology": 1.0}, "Authors": ["Lukas Sekanina", "G\u00f6rschwin Fey", "Jaan Raik", "Snorre Aunet", "Richard Ruzicka"]}]}, {"DBLP title": "Hardware-Software Co-Visualization: Developing systems in the holodeck.", "DBLP authors": ["Rolf Drechsler", "Mathias Soeken"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549775", "OA papers": [{"PaperId": "https://openalex.org/W2035520042", "PaperTitle": "Hardware-Software Co-Visualization: Developing systems in the holodeck", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Rolf Drechsler", "Mathias Soeken"]}]}, {"DBLP title": "Fault-based attacks on cryptographic hardware.", "DBLP authors": ["Ilia Polian", "Martin Kreuzer"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549781", "OA papers": [{"PaperId": "https://openalex.org/W2131287675", "PaperTitle": "Fault-based attacks on cryptographic hardware", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Passau": 2.0}, "Authors": ["Ilia Polian", "Michael Kreuzer"]}]}, {"DBLP title": "Exploring processor parallelism: Estimation methods and optimization strategies.", "DBLP authors": ["Roel Jordans", "Rosilde Corvino", "Lech J\u00f3zwiak", "Henk Corporaal"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549782", "OA papers": [{"PaperId": "https://openalex.org/W1978100243", "PaperTitle": "Exploring processor parallelism: Estimation methods and optimization strategies", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Eindhoven University of Technology": 4.0}, "Authors": ["Roel Jordans", "Rosilde Corvino", "Lech Jozwiak", "Henk Corporaal"]}]}, {"DBLP title": "On design of priority-driven load-adaptive monitoring-based hardware for managing interrupts in embedded event-triggered real-time systems.", "DBLP authors": ["Josef Strnadel"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549783", "OA papers": [{"PaperId": "https://openalex.org/W2090705246", "PaperTitle": "On design of priority-driven load-adaptive monitoring-based hardware for managing interrupts in embedded event-triggered real-time systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brno University of Technology": 1.0}, "Authors": ["Josef Strnadel"]}]}, {"DBLP title": "Area-speed efficient modular architecture for GF(2m) multipliers dedicated for cryptographic applications.", "DBLP authors": ["Danuta Pamula", "Edward Hrynkiewicz"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549784", "OA papers": [{"PaperId": "https://openalex.org/W1994536899", "PaperTitle": "Area-speed efficient modular architecture for GF(2<sup>m</sup>) multipliers dedicated for cryptographic applications", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Silesian University of Technology": 2.0}, "Authors": ["Danuta Pamula", "Edward Hrynkiewicz"]}]}, {"DBLP title": "On the on-line functional test of the Reorder Buffer memory in superscalar processors.", "DBLP authors": ["Stefano Di Carlo", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549785", "OA papers": [{"PaperId": "https://openalex.org/W1971364472", "PaperTitle": "On the on-line functional test of the Reorder Buffer memory in superscalar processors", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["S. Di Carlo", "E. J. Sanchez", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Fault collapsing of multi-conditional faults.", "DBLP authors": ["Rene Krenz-Baath", "Andreas Glowatz", "Friedrich Hapke"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549786", "OA papers": [{"PaperId": "https://openalex.org/W2059808735", "PaperTitle": "Fault collapsing of multi-conditional faults", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hamm-Lippstadt University of Applied Sciences": 1.0, "[Mentor Graphics, Hamburg, Germany]": 2.0}, "Authors": ["Rene Krenz-Baath", "A. Glowatz", "Friedrich Hapke"]}]}, {"DBLP title": "Efficient automated speedpath debugging.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549787", "OA papers": [{"PaperId": "https://openalex.org/W2106127393", "PaperTitle": "Efficient automated speedpath debugging", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bremen": 1.0, "German Aerospace Center": 1.0}, "Authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "A static analysis approach to data race detection in SystemC designs.", "DBLP authors": ["Mikhail J. Moiseev", "Mikhail Glukhikh", "Alexey V. Zakharov", "Harald Richter"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549788", "OA papers": [{"PaperId": "https://openalex.org/W2086451166", "PaperTitle": "A static analysis approach to data race detection in SystemC designs", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Peter the Great St. Petersburg Polytechnic University": 1.0, "Clausthal University of Technology": 2.0, "Yandex (Russia)": 1.0}, "Authors": ["Mikhail A. Moiseev", "Mikhail Glukhikh", "A.P. Zakharov", "Harald Richter"]}]}, {"DBLP title": "Debugging HDL designs based on functional equivalences with high-level specifications.", "DBLP authors": ["Alexander Finder", "Jan-Philipp Witte", "G\u00f6rschwin Fey"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549789", "OA papers": [{"PaperId": "https://openalex.org/W2090309466", "PaperTitle": "Debugging HDL designs based on functional equivalences with high-level specifications", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Alexander Finder", "Jacquelyn C. Witte", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "Design of stochastic Viterbi decoders for convolutional codes.", "DBLP authors": ["Te-Hsuan Chen", "John P. Hayes"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549790", "OA papers": [{"PaperId": "https://openalex.org/W2024050764", "PaperTitle": "Design of stochastic Viterbi decoders for convolutional codes", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Te-Hsuan Chen", "John M. Hayes"]}]}, {"DBLP title": "10Gb/s inverter based cascode transimpedance amplifier in 40nm CMOS technology.", "DBLP authors": ["Mohamed Atef", "Hong Chen", "Horst Zimmermann"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549791", "OA papers": [{"PaperId": "https://openalex.org/W2155735390", "PaperTitle": "10Gb/s inverter based cascode transimpedance amplifier in 40nm CMOS technology", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Mohamed Atef", "Hong Chen", "Horst Zimmermann"]}]}, {"DBLP title": "Ultra-high bandwidth fully-differential three-stage operational amplifiers in 40nm digital CMOS.", "DBLP authors": ["Hong Chen", "Vladimir M. Milovanovic", "Dario Giotta", "Horst Zimmermann"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549792", "OA papers": [{"PaperId": "https://openalex.org/W2059906013", "PaperTitle": "Ultra-high bandwidth fully-differential three-stage operational amplifiers in 40nm digital CMOS", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Wien": 3.0, "Agency for Quality Assurance and Accreditation Austria": 1.0}, "Authors": ["Hong Chen", "Vladimir Milovanovic", "Dominique Giotta", "Horst Zimmermann"]}]}, {"DBLP title": "A GHz full-division-range programmable divider with output duty-cycle improved.", "DBLP authors": ["Yu-Lung Lo", "Jhih-Wei Tsai", "Han-Ying Liu", "Wei-Bin Yang"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549793", "OA papers": [{"PaperId": "https://openalex.org/W2067969049", "PaperTitle": "A GHz full-division-range programmable divider with output duty-cycle improved", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Kaohsiung Normal University": 3.0, "Tamkang University": 1.0}, "Authors": ["Yu-Lung Lo", "Jhih-Wei Tsai", "Hanying Liu", "Wei Yang"]}]}, {"DBLP title": "An area efficient hardware architecture design for H.264/AVC intra prediction reconstruction path based on partial reconfiguration.", "DBLP authors": ["Milica Orlandic", "Kjetil Svarstad"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549794", "OA papers": [{"PaperId": "https://openalex.org/W1965463089", "PaperTitle": "An area efficient hardware architecture design for H.264/AVC intra prediction reconstruction path based on partial reconfiguration", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Norwegian University of Science and Technology": 2.0}, "Authors": ["Milica Orlandic", "Kjetil Svarstad"]}]}, {"DBLP title": "Automatic synthesis of small AdaBoost classifier in FPGA.", "DBLP authors": ["Filip Kadlcek", "Otto Fuc\u00edk"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549795", "OA papers": [{"PaperId": "https://openalex.org/W2042172783", "PaperTitle": "Automatic synthesis of small AdaBoost classifier in FPGA", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Filip Kadlcek", "Otto Fucik"]}]}, {"DBLP title": "A low jitter delay-locked-loop applied for DDR4.", "DBLP authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Hsiang-Yun Wei", "Hong-Yi Huang"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549796", "OA papers": [{"PaperId": "https://openalex.org/W2162025540", "PaperTitle": "A low jitter delay-locked-loop applied for DDR4", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Central University": 3.0, "National Taipei University": 1.0}, "Authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Hsiang-Yun Wei", "Hong-Yi Huang"]}]}, {"DBLP title": "Power analysis methodology for secure circuits.", "DBLP authors": ["Kamil Gomina", "Jean-Baptiste Rigaud", "Philippe Gendrier", "Philippe Candelier", "Assia Tria"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549797", "OA papers": [{"PaperId": "https://openalex.org/W1991172856", "PaperTitle": "Power analysis methodology for secure circuits", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (India)": 1.0, "Mines Saint-\u00c9tienne": 2.0, "STMicroelectronics (France)": 2.0}, "Authors": ["Kamil Gomina", "Jean-Baptiste Rigaud", "Philippe Gendrier", "Philippe Candelier", "Assia Tria"]}]}, {"DBLP title": "Towards hardware architecture for memory efficient IPv4/IPv6 Lookup in 100 Gbps networks.", "DBLP authors": ["Jir\u00ed Matousek", "Martin Skacan", "Jan Korenek"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549798", "OA papers": [{"PaperId": "https://openalex.org/W2013867131", "PaperTitle": "Towards hardware architecture for memory efficient IPv4/IPv6 Lookup in 100 Gbps networks", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Jan Matousek", "M. Skacan", "Jan Korenek"]}]}, {"DBLP title": "Extensible open-source framework for translating RTL VHDL IP cores to SystemC.", "DBLP authors": ["Syed Saif Abrar", "Maksim Jenihhin", "Jaan Raik"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549799", "OA papers": [{"PaperId": "https://openalex.org/W2060589138", "PaperTitle": "Extensible open-source framework for translating RTL VHDL IP cores to SystemC", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM (India)": 1.0, "Tallinn University of Technology": 2.0}, "Authors": ["Salam A. Syed", "Maksim Jenihhin", "Jaan Raik"]}]}, {"DBLP title": "Multiobjective evolution of approximate multiple constant multipliers.", "DBLP authors": ["Jiri Petrlik", "Luk\u00e1s Sekanina"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549800", "OA papers": [{"PaperId": "https://openalex.org/W2057536877", "PaperTitle": "Multiobjective evolution of approximate multiple constant multipliers", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Jiri Petrlik", "Lukas Sekanina"]}]}, {"DBLP title": "Hardware architecture for the fast pattern matching.", "DBLP authors": ["Jan Kastil", "Vlastimil Kosar", "Jan Korenek"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549801", "OA papers": [{"PaperId": "https://openalex.org/W2081906240", "PaperTitle": "Hardware architecture for the fast pattern matching", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Jan Kastil", "Vanja Kosar", "Jan Korenek"]}]}, {"DBLP title": "Digital methods of offset compensation in 90nm CMOS operational amplifiers.", "DBLP authors": ["Gabriel Nagy", "Daniel Arbet", "Viera Stopjakov\u00e1"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549802", "OA papers": [{"PaperId": "https://openalex.org/W2057777710", "PaperTitle": "Digital methods of offset compensation in 90nm CMOS operational amplifiers", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["G\u00e9za Nagy", "Daniel Arbet", "Viera Stopjakova"]}]}, {"DBLP title": "Embedded microcontroller system for PilsenCUBE picosatellite.", "DBLP authors": ["Pavel Fiala", "Ales Vobornik"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549804", "OA papers": [{"PaperId": "https://openalex.org/W1974590410", "PaperTitle": "Embedded microcontroller system for PilsenCUBE picosatellite", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of West Bohemia": 2.0}, "Authors": ["Pavel Fiala", "Angela Vobornik"]}]}, {"DBLP title": "Proton beam characterization at Oslo Cyclotron Laboratory for radiation testing of electronic devices.", "DBLP authors": ["Amir Hasanbegovic", "Snorre Aunet"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549805", "OA papers": [{"PaperId": "https://openalex.org/W2089407631", "PaperTitle": "Proton beam characterization at Oslo Cyclotron Laboratory for radiation testing of electronic devices", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Oslo": 1.0, "Norwegian University of Science and Technology": 1.0}, "Authors": ["A. Hasanbegovic", "Snorre Aunet"]}]}, {"DBLP title": "Enhanced fault-tolerant Network-on-Chip architecture using hierarchical agents.", "DBLP authors": ["Mojtaba Valinataj", "Pasi Liljeberg", "Juha Plosila"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549806", "OA papers": [{"PaperId": "https://openalex.org/W1995246339", "PaperTitle": "Enhanced fault-tolerant Network-on-Chip architecture using hierarchical agents", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Babol University of Medical Sciences": 1.0, "University of Turku": 2.0}, "Authors": ["Mojtaba Valinataj", "Pasi Liljeberg", "Juha Plosila"]}]}, {"DBLP title": "A system-level overview and comparison of three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0.", "DBLP authors": ["Julien Saade", "Fr\u00e9d\u00e9ric P\u00e9trot", "Andre Picco", "Joel Huloux", "Abdelaziz Goulahsen"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549807", "OA papers": [{"PaperId": "https://openalex.org/W2057832336", "PaperTitle": "A system-level overview and comparison of three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ST-Ericsson , Grenoble, France": 1.0, "Joseph Fourier University": 1.0, "STMicroelectronics (France)": 3.0}, "Authors": ["J. Saade", "Fr\u00e9d\u00e9ric P\u00e9trot", "A. Picco", "Joel P. Huloux", "Abdelaziz Goulahsen"]}]}, {"DBLP title": "A Multi-Credit Flow Control scheme for asynchronous NoCs.", "DBLP authors": ["Syed Rameez Naqvi", "Robert Najvirt", "Andreas Steininger"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549808", "OA papers": [{"PaperId": "https://openalex.org/W2134694712", "PaperTitle": "A Multi-Credit Flow Control scheme for asynchronous NoCs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Syed Rameez Naqvi", "Robert Najvirt", "Andreas Steininger"]}]}, {"DBLP title": "An indirect technique for estimating reliability of analog and mixed-signal systems during operational life.", "DBLP authors": ["Muhammad Aamir Khan", "Hans G. Kerkhoff"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549809", "OA papers": [{"PaperId": "https://openalex.org/W1965248262", "PaperTitle": "An indirect technique for estimating reliability of analog and mixed-signal systems during operational life", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Twente": 2.0}, "Authors": ["M. Ijaz Khan", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Intermediate frequency filter calibration method for radio frequency receivers in modern CMOS technologies.", "DBLP authors": ["Krzysztof Siwiec", "Aleksander Koter", "Witold A. Pleskacz"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549810", "OA papers": [{"PaperId": "https://openalex.org/W2022391254", "PaperTitle": "Intermediate frequency filter calibration method for radio frequency receivers in modern CMOS technologies", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Krzysztof Siwiec", "Adrian Koter", "Witold A. Pleskacz"]}]}, {"DBLP title": "Numerical method for DC fault analysis simplification and simulation time reduction.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "G\u00e1bor Gyepes"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549811", "OA papers": [{"PaperId": "https://openalex.org/W2075120365", "PaperTitle": "Numerical method for DC fault analysis simplification and simulation time reduction", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Juraj Brenkus", "Viera Stopjakova", "Gabor Gyepes"]}]}, {"DBLP title": "Relocation of reconfigurable modules on Xilinx FPGA.", "DBLP authors": ["Tomas Drahonovsky", "Martin Rozkovec", "Ondrej Nov\u00e1k"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549812", "OA papers": [{"PaperId": "https://openalex.org/W2075397577", "PaperTitle": "Relocation of reconfigurable modules on Xilinx FPGA", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Technical University of Liberec": 3.0}, "Authors": ["Tomas Drahonovsky", "Martin Rozkovec", "Ond\u0159ej Nov\u00e1k"]}]}, {"DBLP title": "On performance estimation of a scalable VLIW soft-core in XILINX FPGAs.", "DBLP authors": ["Petr Pfeifer", "Zdenek Pl\u00edva", "Mario Sch\u00f6lzel", "Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549813", "OA papers": [{"PaperId": "https://openalex.org/W2065624213", "PaperTitle": "On performance estimation of a scalable VLIW soft-core in XILINX FPGAs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Liberec": 2.0, "Brandenburg University of Technology Cottbus-Senftenberg": 3.0}, "Authors": ["Petr Pfeifer", "Zdenek Pliva", "Mario Scholzel", "Tobias Koal", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "On the feasibility of combining on-line-test and self repair for logic circuits.", "DBLP authors": ["Tobias Koal", "Markus Ulbricht", "Piet Engelke", "Heinrich Theodor Vierhaus"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549814", "OA papers": [{"PaperId": "https://openalex.org/W2156743784", "PaperTitle": "On the feasibility of combining on-line-test and self repair for logic circuits", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 3.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Tobias Koal", "Mathias Ulbricht", "P. Engelke", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Yield-oriented energy and performance model for subthreshold circuits with Vth variations.", "DBLP authors": ["Hans Kristian Otnes Berge", "Snorre Aunet"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549815", "OA papers": [{"PaperId": "https://openalex.org/W2004277430", "PaperTitle": "Yield-oriented energy and performance model for subthreshold circuits with V<inf>th</inf> variations", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Oslo": 1.0, "Norwegian University of Science and Technology": 1.0}, "Authors": ["Hans Kristian Otnes Berge", "Snorre Aunet"]}]}, {"DBLP title": "VeSFET as an analog-circuit component.", "DBLP authors": ["Dominik Kasprowicz", "Bartosz Swacha"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549816", "OA papers": [{"PaperId": "https://openalex.org/W2070771184", "PaperTitle": "VeSFET as an analog-circuit component", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["Dobros\u0142awa Kasprowicz", "B Swacha"]}]}, {"DBLP title": "Efficient mixture preparation on digital microfluidic biochips.", "DBLP authors": ["Srijan Kumar", "Sudip Roy", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549817", "OA papers": [{"PaperId": "https://openalex.org/W2008548447", "PaperTitle": "Efficient mixture preparation on digital microfluidic biochips", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Indian Statistical Institute": 1.0, "Duke University": 1.0}, "Authors": ["Sanjay Kumar", "Scott Roy", "Partha Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Composing data-driven circuits using handshake in the clock-synchronous domain.", "DBLP authors": ["Jaroslav Sykora"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549818", "OA papers": [{"PaperId": "https://openalex.org/W2045549979", "PaperTitle": "Composing data-driven circuits using handshake in the clock-synchronous domain", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Czech Academy of Sciences, Institute of Information Theory and Automation": 1.0}, "Authors": ["Jaromir Sykora"]}]}, {"DBLP title": "A don't care identification method for test compaction.", "DBLP authors": ["Hiroshi Yamazaki", "Motohiro Wakazono", "Toshinori Hosokawa", "Masayoshi Yoshimura"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549819", "OA papers": [{"PaperId": "https://openalex.org/W2039534230", "PaperTitle": "A don't care identification method for test compaction", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nihon University": 3.0, "Kyushu University": 1.0}, "Authors": ["Hiromichi Yamazaki", "Motohiro Wakazono", "Takahiro Hosokawa", "Masashi Yoshimura"]}]}, {"DBLP title": "Test pattern decompression in parallel scan chain architecture.", "DBLP authors": ["Martin Chloupek", "Jiri Jen\u00edcek", "Ondrej Nov\u00e1k", "Martin Rozkovec"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549820", "OA papers": [{"PaperId": "https://openalex.org/W1967644220", "PaperTitle": "Test pattern decompression in parallel scan chain architecture", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Czech Technical University in Prague": 1.0, "Technical University of Liberec": 3.0}, "Authors": ["Martin Chloupek", "Jiri Jenicek", "Ond\u0159ej Nov\u00e1k", "Martin Rozkovec"]}]}, {"DBLP title": "Indoor energy harvesting using photovoltaic cell for battery recharging.", "DBLP authors": ["Hong-Yi Huang", "Chinet Otic Mocorro", "Julyver Pinaso", "Kuo-Hsing Cheng"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549821", "OA papers": [{"PaperId": "https://openalex.org/W2087905672", "PaperTitle": "Indoor energy harvesting using photovoltaic cell for battery recharging", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taipei University": 3.0, "National Central University": 1.0}, "Authors": ["Hong-Yi Huang", "Chinet O. Mocorro", "J. Pinaso", "Kuo-Hsing Cheng"]}]}, {"DBLP title": "Noise and linearity analysis of a frequency to voltage converter.", "DBLP authors": ["J\u00f8rgen Andreas Michaelsen", "Dag T. Wisland"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549822", "OA papers": [{"PaperId": "https://openalex.org/W2068193115", "PaperTitle": "Noise and linearity analysis of a frequency to voltage converter", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Oslo": 2.0}, "Authors": ["J\u00f8rgen Andreas Michaelsen", "Dag T. Wisland"]}]}, {"DBLP title": "Energy-aware software development for embedded systems in HW/SW co-design.", "DBLP authors": ["Paul Ehrlich", "Stephan Radke"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549823", "OA papers": [{"PaperId": "https://openalex.org/W2030868658", "PaperTitle": "Energy-aware software development for embedded systems in HW/SW co-design", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 2.0}, "Authors": ["Paul R. Ehrlich", "S. Radke"]}]}, {"DBLP title": "External capacitorless low dropout linear regulator using cascode structure.", "DBLP authors": ["Hong-Yi Huang", "Cheng-Yu Chen", "Kuo-Hsing Cheng"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549824", "OA papers": [{"PaperId": "https://openalex.org/W2019813744", "PaperTitle": "External capacitorless low dropout linear regulator using cascode structure", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taipei University": 2.0, "National Central University": 1.0}, "Authors": ["Hong-Yi Huang", "Cheng Chen", "Kuo-Hsing Cheng"]}]}, {"DBLP title": "FPGA based time-of-flight 3D camera characterization system.", "DBLP authors": ["Johannes Seiter", "Michael Hofbauer", "Milos Davidovic", "Horst Zimmermann"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549825", "OA papers": [{"PaperId": "https://openalex.org/W2024627387", "PaperTitle": "FPGA based time-of-flight 3D camera characterization system", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"TU Wien": 3.0, "Avago Technol. Fiber Austria, Vienna, Austria": 1.0}, "Authors": ["Johannes Seiter", "Michael Hofbauer", "Mladen Davidovic", "Horst Zimmermann"]}]}, {"DBLP title": "Error resilient OBDDs.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Lorenzo Lago"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549826", "OA papers": [{"PaperId": "https://openalex.org/W2161939275", "PaperTitle": "Error resilient OBDDs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pisa": 1.0, "University of Milan": 2.0}, "Authors": ["Andrea Bernasconi", "Anna Bernasconi", "L. Lago"]}]}, {"DBLP title": "Design of an S-band 0.35 \u00b5m AlGaN/GaN LNA using cascode topology.", "DBLP authors": ["Hsuan-Ling Kao", "Chih-Sheng Yeh", "Cheng-Lin Cho", "B. W. Wang", "P. C. Lee", "B. H. Wei", "Hsien-Chin Chiu"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549827", "OA papers": [{"PaperId": "https://openalex.org/W1982665718", "PaperTitle": "Design of an S-band 0.35 &amp;#x00B5;m AlGaN/GaN LNA using cascode topology", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chang Gung University": 7.0}, "Authors": ["Hsuan-Ling Kao", "Chien-Hung Yeh", "Chak-Lam Cho", "B. L. Wang", "Peter D. Lee", "B. Wei", "Hsien-Ching Chiu"]}]}, {"DBLP title": "Assertion based verification using PSL-like properties in Haskell.", "DBLP authors": ["Bahram N. Uchevler", "Kjetil Svarstad"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549828", "OA papers": [{"PaperId": "https://openalex.org/W1979477023", "PaperTitle": "Assertion based verification using PSL-like properties in Haskell", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Norwegian University of Science and Technology": 2.0}, "Authors": ["Bahram N. Uchevler", "Kjetil Svarstad"]}]}, {"DBLP title": "Reliability-aware cross-layer custom instruction screening.", "DBLP authors": ["Bahareh J. Farahani", "Ali Azarpeyvand", "Saeed Safari", "Seid Mehdi Fakhraie"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549829", "OA papers": [{"PaperId": "https://openalex.org/W2026349776", "PaperTitle": "Reliability-aware cross-layer custom instruction screening", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["B.J. Farahani", "Ali Azarpeyvand", "Saeed Safari", "Sied Mehdi Fakhraie"]}]}, {"DBLP title": "Efficiency of oscillation-based BIST in 90nm CMOS active analog filters.", "DBLP authors": ["Daniel Arbet", "Gabriel Nagy", "Viera Stopjakov\u00e1", "G\u00e1bor Gyepes"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549830", "OA papers": [{"PaperId": "https://openalex.org/W2095243264", "PaperTitle": "Efficiency of oscillation-based BIST in 90nm CMOS active analog filters", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Daniel Arbet", "G\u00e9za Nagy", "Viera Stopjakova", "Gabor Gyepes"]}]}, {"DBLP title": "FPGA architecture for fast floating point matrix inversion using uni-dimensional systolic array based structure.", "DBLP authors": ["Ondrej Hnilicka"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549831", "OA papers": [{"PaperId": "https://openalex.org/W1976840487", "PaperTitle": "FPGA architecture for fast floating point matrix inversion using uni-dimensional systolic array based structure", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Liberec": 1.0}, "Authors": ["O. Hnilicka"]}]}, {"DBLP title": "Redundancy algorithm for embedded memories with block-based architecture.", "DBLP authors": ["Stefan Kristof\u00edk", "Elena Gramatov\u00e1"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549832", "OA papers": [{"PaperId": "https://openalex.org/W2066134189", "PaperTitle": "Redundancy algorithm for embedded memories with block-based architecture", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0}, "Authors": ["Stefan Kristofik", "Elena Gramatov\u00e1"]}]}, {"DBLP title": "Analysis and comparison of functional verification and ATPG for testing design reliability.", "DBLP authors": ["Marcela Simkov\u00e1", "Zdenek Kot\u00e1sek", "Cristiana Bolchini"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549833", "OA papers": [{"PaperId": "https://openalex.org/W1978533075", "PaperTitle": "Analysis and comparison of functional verification and ATPG for testing design reliability", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 2.0, "Politecnico di Milano": 1.0}, "Authors": ["Simkova M", "Zdenek Kotasek", "Cristiana Bolchini"]}]}, {"DBLP title": "Fault-Tolerant Reconfigurable Low-Power pseudoRandom number Generator.", "DBLP authors": ["Vladimir Petrovic", "Zoran Stamenkovic", "Mile K. Stojcev", "Tatjana R. Nikolic", "Goran S. Jovanovic"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549834", "OA papers": [{"PaperId": "https://openalex.org/W2171050365", "PaperTitle": "Fault-Tolerant Reconfigurable Low-Power pseudoRandom number Generator", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Innovations for High Performance Microelectronics": 2.0, "University of Nis": 3.0}, "Authors": ["Vladimir S. Petrovic", "Zoran Stamenkovic", "Mile K. Stojcev", "T. Nikolic", "Goran Jovanovic"]}]}, {"DBLP title": "A new method for correcting time and soft errors in combinational circuits.", "DBLP authors": ["Egor S. Sogomonyan", "Stefan Weidling", "Michael G\u00f6ssel"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549835", "OA papers": [{"PaperId": "https://openalex.org/W1993868950", "PaperTitle": "A new method for correcting time and soft errors in combinational circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Potsdam": 3.0}, "Authors": ["E.S. Sogomonyan", "Stefan Weidling", "Michael Goessel"]}]}, {"DBLP title": "Fault tolerant CAN bus control system implemented into FPGA.", "DBLP authors": ["Karel Szurman", "Jan Kastil", "Martin Straka", "Zdenek Kot\u00e1sek"], "year": 2013, "doi": "https://doi.org/10.1109/DDECS.2013.6549837", "OA papers": [{"PaperId": "https://openalex.org/W2088426205", "PaperTitle": "Fault tolerant CAN bus control system implemented into FPGA", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Unis (Czechia)": 1.0, "Brno University of Technology": 3.0}, "Authors": ["Karel Szurman", "Jan Kastil", "Martin Straka", "Zdenek Kotasek"]}]}]