Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan  5 16:25:45 2024
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             122 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             144 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------+------------------------------+------------------+----------------+
|  m_clk/inst/axis_clk | m_i2s2/rx_axis_m_last_reg_5    |                              |                5 |             14 |
|  m_clk/inst/axis_clk | m_i2s2/rx_axis_m_last_reg_4    |                              |                9 |             14 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l_shift0_in[23] |                              |                4 |             23 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r_shift[23]     |                              |                4 |             23 |
|  m_clk/inst/axis_clk | m_vc/tx_axis_s_ready_reg[0]    | m_i2s2/rx_data_l[23]_i_1_n_0 |                7 |             24 |
|  m_clk/inst/axis_clk | m_vc/E[0]                      | m_i2s2/rx_data_l[23]_i_1_n_0 |                5 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_axis_m_last_reg_5    | m_i2s2/rx_axis_m_last_reg_6  |                9 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_axis_m_last_reg_4    | m_i2s2/rx_axis_m_last_reg_7  |                6 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l_shift_2       |                              |                6 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_r_shift_1       |                              |                8 |             24 |
|  m_clk/inst/axis_clk |                                |                              |               19 |             41 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l0              | m_i2s2/rx_data_l[23]_i_1_n_0 |               14 |             48 |
+----------------------+--------------------------------+------------------------------+------------------+----------------+


