#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  5 11:49:51 2024
# Process ID: 1020
# Current directory: C:/Users/Student/KaiEmanuel/FINAL/FINAL.runs/synth_1
# Command line: vivado.exe -log whack_a_mole.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source whack_a_mole.tcl
# Log file: C:/Users/Student/KaiEmanuel/FINAL/FINAL.runs/synth_1/whack_a_mole.vds
# Journal file: C:/Users/Student/KaiEmanuel/FINAL/FINAL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source whack_a_mole.tcl -notrace
Command: synth_design -top whack_a_mole -part xa7a35tcpg236-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.887 ; gain = 99.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'whack_a_mole' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/whack_a_mole.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_manager' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/game.v:173]
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/game.v:22]
	Parameter MAX_MOLES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:163]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (1#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:163]
INFO: [Synth 8-6157] synthesizing module 'switch_edge' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:193]
INFO: [Synth 8-6155] done synthesizing module 'switch_edge' (2#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:193]
WARNING: [Synth 8-6090] variable 'points' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/game.v:114]
WARNING: [Synth 8-6090] variable 'switches_last' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/game.v:156]
WARNING: [Synth 8-6014] Unused sequential element leds_on_reg was removed.  [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/game.v:82]
INFO: [Synth 8-6155] done synthesizing module 'game' (3#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/game.v:22]
INFO: [Synth 8-6157] synthesizing module 'countdown' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:208]
INFO: [Synth 8-6155] done synthesizing module 'countdown' (4#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:208]
INFO: [Synth 8-6157] synthesizing module 'clock_display' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:87]
INFO: [Synth 8-6155] done synthesizing module 'clock_display' (5#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:87]
INFO: [Synth 8-6155] done synthesizing module 'state_manager' (6#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/game.v:173]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (7#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:22]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:55]
	Parameter stable_threshold bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (8#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v:55]
INFO: [Synth 8-6155] done synthesizing module 'whack_a_mole' (9#1) [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/whack_a_mole.v:23]
WARNING: [Synth 8-3917] design whack_a_mole has port dp driven by constant 1
WARNING: [Synth 8-3331] design clock_display has unconnected port clk_2hz
WARNING: [Synth 8-3331] design clock_display has unconnected port blink
WARNING: [Synth 8-3331] design game has unconnected port clk_1hz
WARNING: [Synth 8-3331] design game has unconnected port clk_2hz
WARNING: [Synth 8-3331] design state_manager has unconnected port go
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.965 ; gain = 154.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin divider:rst_1 to constant 0 [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/whack_a_mole.v:67]
WARNING: [Synth 8-3295] tying undriven pin divider:rst_2 to constant 0 [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/whack_a_mole.v:67]
WARNING: [Synth 8-3295] tying undriven pin divider:rst_500 to constant 0 [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/whack_a_mole.v:67]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.965 ; gain = 154.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.965 ; gain = 154.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/constrs_1/imports/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/constrs_1/imports/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/KaiEmanuel/FINAL/FINAL.srcs/constrs_1/imports/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/whack_a_mole_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/whack_a_mole_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 747.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 747.094 ; gain = 490.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a35tcpg236-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 747.094 ; gain = 490.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 747.094 ; gain = 490.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "display_seg" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 747.094 ; gain = 490.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 19    
	   2 Input      8 Bit       Adders := 16    
	  17 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 19    
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module switch_edge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 16    
	  17 Input      8 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
Module countdown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module clock_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module state_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design whack_a_mole has port dp driven by constant 1
WARNING: [Synth 8-3331] design clock_display has unconnected port clk_2hz
WARNING: [Synth 8-3331] design clock_display has unconnected port blink
WARNING: [Synth 8-3331] design game has unconnected port clk_1hz
WARNING: [Synth 8-3331] design game has unconnected port clk_2hz
WARNING: [Synth 8-3331] design state_manager has unconnected port go
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/play_game/points_reg[7] )
INFO: [Synth 8-3886] merging instance 'manager/status_digit_0_reg[4]' (FDRE) to 'manager/status_digit_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_0_reg[4]' (FDRE) to 'manager/finish_digit_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_1_reg[4]' (FDRE) to 'manager/status_digit_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_2_reg[4]' (FDSE) to 'manager/finish_digit_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_3_reg[4]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_3_reg[4]' (FDSE) to 'manager/finish_digit_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_0_reg[3]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_2_reg[3]' (FDSE) to 'manager/finish_digit_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_3_reg[3]' (FDRE) to 'manager/finish_digit_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_0_reg[2]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_2_reg[2]' (FDSE) to 'manager/finish_digit_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_3_reg[2]' (FDRE) to 'manager/finish_digit_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_0_reg[1]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_2_reg[1]' (FDSE) to 'manager/finish_digit_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_3_reg[1]' (FDRE) to 'manager/finish_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_2_reg[0]' (FDSE) to 'manager/finish_digit_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\manager/finish_digit_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/play_game/lfsr_reset_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\manager/play_game/lfsr_enable_reg )
INFO: [Synth 8-3886] merging instance 'manager/status_digit_0_reg[6]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_0_reg[6]' (FDRE) to 'manager/finish_digit_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_1_reg[6]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_1_reg[6]' (FDRE) to 'manager/finish_digit_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_2_reg[6]' (FDRE) to 'manager/finish_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_3_reg[6]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_3_reg[6]' (FDRE) to 'manager/finish_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_0_reg[5]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_0_reg[5]' (FDRE) to 'manager/finish_digit_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/status_digit_1_reg[5]' (FDRE) to 'manager/status_digit_3_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/finish_digit_1_reg[5] )
INFO: [Synth 8-3886] merging instance 'manager/finish_digit_2_reg[5]' (FDRE) to 'manager/finish_digit_3_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/status_digit_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/finish_digit_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/high_score_reg[7] )
INFO: [Synth 8-3886] merging instance 'manager/digit_0_reg[6]' (FDE) to 'manager/digit_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/digit_1_reg[6]' (FDE) to 'manager/digit_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/digit_2_reg[6]' (FDE) to 'manager/digit_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/digit_3_reg[6]' (FDE) to 'manager/digit_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/digit_0_reg[5]' (FDE) to 'manager/digit_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/digit_1_reg[5]' (FDE) to 'manager/digit_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'manager/digit_2_reg[5]' (FDE) to 'manager/digit_3_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/digit_3_reg[5] )
INFO: [Synth 8-3886] merging instance 'manager/display/digit_to_display_reg[6]' (FD) to 'manager/display/digit_to_display_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/display/digit_to_display_reg[5] )
WARNING: [Synth 8-3332] Sequential element (manager/play_game/points_reg[7]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/play_game/lfsr_reset_reg) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/play_game/lfsr_enable_reg) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/display/digit_to_display_reg[5]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/high_score_reg[7]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/finish_digit_1_reg[5]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/finish_digit_3_reg[0]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/status_digit_3_reg[5]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/finish_digit_3_reg[5]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/digit_3_reg[5]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (divider/clk_2hz_reg) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (db_go/button_last_reg) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (db_go/stable_reg) is unused and will be removed from module whack_a_mole.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/game_countdown/digit_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/finish_digit_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/status_digit_2_reg[4] )
INFO: [Synth 8-3886] merging instance 'manager/digit_0_reg[4]' (FDE) to 'manager/digit_1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\manager/digit_1_reg[4] )
WARNING: [Synth 8-3332] Sequential element (manager/game_countdown/digit_0_reg[4]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/finish_digit_1_reg[4]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/status_digit_2_reg[4]) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (manager/digit_1_reg[4]) is unused and will be removed from module whack_a_mole.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 747.094 ; gain = 490.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+-------------+---------------+----------------+
|Module Name   | RTL Object  | Depth x Width | Implemented As | 
+--------------+-------------+---------------+----------------+
|clock_display | display_seg | 32x7          | LUT            | 
+--------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 747.094 ; gain = 490.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 808.609 ; gain = 552.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|whack_a_mole | manager/play_game/rng/lfsr_reg[6] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    46|
|3     |LUT1   |    53|
|4     |LUT2   |    73|
|5     |LUT3   |    89|
|6     |LUT4   |   207|
|7     |LUT5   |    88|
|8     |LUT6   |   150|
|9     |SRL16E |     1|
|10    |FDRE   |   435|
|11    |FDSE   |     4|
|12    |IBUF   |    19|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |  1195|
|2     |  db_reset_all     |debouncer     |    26|
|3     |  db_reset_game    |debouncer_0   |    26|
|4     |  db_sw_0          |debouncer_1   |    25|
|5     |  db_sw_1          |debouncer_2   |    25|
|6     |  db_sw_10         |debouncer_3   |    25|
|7     |  db_sw_11         |debouncer_4   |    25|
|8     |  db_sw_12         |debouncer_5   |    26|
|9     |  db_sw_13         |debouncer_6   |    25|
|10    |  db_sw_14         |debouncer_7   |    25|
|11    |  db_sw_15         |debouncer_8   |    25|
|12    |  db_sw_2          |debouncer_9   |    25|
|13    |  db_sw_3          |debouncer_10  |    26|
|14    |  db_sw_4          |debouncer_11  |    25|
|15    |  db_sw_5          |debouncer_12  |    25|
|16    |  db_sw_6          |debouncer_13  |    26|
|17    |  db_sw_7          |debouncer_14  |    25|
|18    |  db_sw_8          |debouncer_15  |    25|
|19    |  db_sw_9          |debouncer_16  |    26|
|20    |  divider          |clock_divider |    88|
|21    |  manager          |state_manager |   602|
|22    |    display        |clock_display |    36|
|23    |    game_countdown |countdown     |   137|
|24    |    play_game      |game          |   279|
|25    |      rng          |lfsr          |    53|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.664 ; gain = 553.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 809.664 ; gain = 217.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 809.664 ; gain = 553.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 809.664 ; gain = 566.301
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/KaiEmanuel/FINAL/FINAL.runs/synth_1/whack_a_mole.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file whack_a_mole_utilization_synth.rpt -pb whack_a_mole_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 809.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 11:50:23 2024...
