

================================================================
== Vivado HLS Report for 'biquadv2'
================================================================
* Date:           Fri Dec 20 13:46:55 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   35|   35|         7|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    246|    205|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      3|    239|    227|
|Memory           |        2|      -|     26|      3|
|Multiplexer      |        -|      -|      -|    171|
|Register         |        -|      -|    248|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      3|    759|    606|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      3|      2|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |biquadv2_biquadv2_s_axi_U  |biquadv2_biquadv2_s_axi  |        0|      0|   96|  136|
    |biquadv2_mul_24s_bkb_U0    |biquadv2_mul_24s_bkb     |        0|      3|  143|   91|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        0|      3|  239|  227|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |coeffs_U     |biquadv2_coeffs     |        0|  26|   3|     5|   26|     1|          130|
    |samples_V_U  |biquadv2_samples_V  |        2|   0|   0|     5|   24|     1|          120|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        2|  26|   3|    10|   50|     2|          250|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |i_V_fu_167_p2                   |     +    |      0|   14|   9|           3|           1|
    |p_Val2_2_fu_215_p2              |     +    |      0|  155|  55|          50|          50|
    |p_Val2_4_fu_250_p2              |     +    |      0|   77|  29|          24|          24|
    |brmerge40_demorgan_i_fu_355_p2  |    and   |      0|    0|   2|           1|           1|
    |carry_fu_270_p2                 |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_349_p2              |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_328_p2              |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_316_p2              |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_372_p2             |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_fu_293_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_zeros_fu_298_p2      |   icmp   |      0|    0|   1|           2|           1|
    |tmp_5_fu_161_p2                 |   icmp   |      0|    0|   1|           3|           3|
    |brmerge_i_i_fu_339_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_377_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp1_fu_383_p2                  |    or    |      0|    0|   2|           1|           1|
    |tmp_demorgan_fu_360_p2          |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_387_p2         |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_fu_321_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_303_p3         |  select  |      0|    0|   2|           1|           1|
    |p_Val2_4_4_fu_398_p3            |  select  |      0|    0|  25|           1|          25|
    |p_Val2_4_mux_fu_392_p3          |  select  |      0|    0|  24|           1|          23|
    |result_V_fu_404_p3              |  select  |      0|    0|  24|           1|          24|
    |p_not_i_i_fu_333_p2             |    xor   |      0|    0|   2|           1|           2|
    |tmp_3_fu_264_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_4_fu_310_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_fu_366_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_s_fu_344_p2                 |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  246| 205|         105|         176|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  60|         11|    1|         11|
    |p_0_reg_144         |   9|          2|    3|          6|
    |p_Val2_s_reg_130    |   9|          2|   24|         48|
    |reg_155             |   9|          2|   24|         48|
    |samples_V_address0  |  27|          5|    3|         15|
    |samples_V_address1  |  21|          4|    3|         12|
    |samples_V_d0        |  21|          4|   24|         96|
    |samples_V_d1        |  15|          3|   24|         72|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 171|         33|  106|        308|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |brmerge40_demorgan_i_reg_507  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_517         |   1|   0|    1|          0|
    |carry_reg_484                 |   1|   0|    1|          0|
    |coeffs_load_reg_435           |  26|   0|   26|          0|
    |i_V_reg_420                   |   3|   0|    3|          0|
    |inData_V_read_reg_412         |  24|   0|   24|          0|
    |newsignbit_reg_478            |   1|   0|    1|          0|
    |p_0_reg_144                   |   3|   0|    3|          0|
    |p_38_i_i_reg_497              |   1|   0|    1|          0|
    |p_Val2_1_reg_450              |  49|   0|   49|          0|
    |p_Val2_2_reg_460              |  50|   0|   50|          0|
    |p_Val2_4_reg_472              |  24|   0|   24|          0|
    |p_Val2_s_reg_130              |  24|   0|   24|          0|
    |reg_155                       |  24|   0|   24|          0|
    |signbit_reg_465               |   1|   0|    1|          0|
    |tmp_8_reg_455                 |   1|   0|    1|          0|
    |tmp_9_reg_491                 |   2|   0|    2|          0|
    |tmp_s_reg_502                 |   1|   0|    1|          0|
    |underflow_reg_512             |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 248|   0|  248|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_biquadv2_AWVALID  |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_AWREADY  | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_AWADDR   |  in |    5|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WVALID   |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WREADY   | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WDATA    |  in |   32|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WSTRB    |  in |    4|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_ARVALID  |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_ARREADY  | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_ARADDR   |  in |    5|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RVALID   | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RREADY   |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RDATA    | out |   32|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RRESP    | out |    2|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_BVALID   | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_BREADY   |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_BRESP    | out |    2|    s_axi   |   biquadv2   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   biquadv2   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   biquadv2   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   biquadv2   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

