<div id="pf218" class="pf w0 h0" data-page-no="218"><div class="pc pc218 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg218.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">29.16<span class="_ _b"> </span>DAC interrupts</div><div class="t m0 x9 hf y151 ff3 fs5 fc0 sc0 ls0 ws0">This module has no interrupts.</div><div class="t m0 x9 hd y2f92 ff1 fs7 fc0 sc0 ls0 ws0">29.17<span class="_ _b"> </span>CMP Trigger Mode</div><div class="t m0 x9 hf y28f4 ff3 fs5 fc0 sc0 ls0 ws0">CMP and DAC are configured to CMP Trigger mode when CMP_CR1[TRIGM] is set to</div><div class="t m0 x9 hf y28f5 ff3 fs5 fc0 sc0 ls0 ws0">1. In addition, the CMP must be enabled. If the DAC is to be used as a reference to the</div><div class="t m0 x9 hf y28f6 ff3 fs5 fc0 sc0 ls0 ws0">CMP, it must also be enabled.</div><div class="t m0 x9 hf y2f93 ff3 fs5 fc0 sc0 ls0 ws0">CMP Trigger mode depends on an external timer resource to periodically enable the</div><div class="t m0 x9 hf y2f94 ff3 fs5 fc0 sc0 ls0 ws0">CMP and 6-bit DAC in order to generate a triggered compare.</div><div class="t m0 x9 hf y2f95 ff3 fs5 fc0 sc0 ls0 ws0">Upon setting TRIGM, the CMP and DAC are placed in a standby state until an external</div><div class="t m0 x9 hf y286a ff3 fs5 fc0 sc0 ls0 ws0">timer resource trigger is received.</div><div class="t m0 x9 hf y2f96 ff3 fs5 fc0 sc0 ls0 ws0">See the chip configuration chapter for details about the external timer resource.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">DAC interrupts</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">536<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
