// Seed: 3898259645
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2
);
  logic id_4;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_6 = 32'd2
) (
    input tri0 id_0,
    output tri1 _id_1,
    output wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wand _id_6,
    input supply0 id_7
    , id_12,
    input uwire id_8,
    input wire id_9,
    output tri1 id_10
);
  wire [-1 : ~  1 'b0] id_13;
  logic [id_1 : 1  >>  id_6] id_14;
  or primCall (id_10, id_13, id_3, id_15, id_12, id_7, id_9, id_8, id_16);
  wire id_15, id_16;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5
  );
endmodule
