# vivado-syn

Use Tcl script to synthesize simple verilog design in Vivado
