{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port uart_txd -pg 1 -y 600 -defaultsOSRD
preplace port base_ram_data -pg 1 -y -180 -defaultsOSRD
preplace port ext_ram_ce_n -pg 1 -y -240 -defaultsOSRD
preplace port clk_50M -pg 1 -y 220 -defaultsOSRD
preplace port base_ram_oe_n -pg 1 -y -100 -defaultsOSRD
preplace port ext_ram_we_n -pg 1 -y -200 -defaultsOSRD
preplace port uart_rxd -pg 1 -y 560 -defaultsOSRD
preplace port base_ram_ce_n -pg 1 -y -120 -defaultsOSRD
preplace port ext_ram_data -pg 1 -y -300 -defaultsOSRD
preplace port ext_ram_oe_n -pg 1 -y -220 -defaultsOSRD
preplace port base_ram_we_n -pg 1 -y -80 -defaultsOSRD
preplace port reset -pg 1 -y 180 -defaultsOSRD
preplace portBus base_ram_be_n -pg 1 -y -140 -defaultsOSRD
preplace portBus base_ram_addr -pg 1 -y -160 -defaultsOSRD
preplace portBus ext_ram_be_n -pg 1 -y -260 -defaultsOSRD
preplace portBus ext_ram_addr -pg 1 -y -280 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst rocketchip_wrapper_0 -pg 1 -lvl 5 -y 200 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -y 360 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -y 80 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -y 280 -defaultsOSRD
preplace inst sram_converter_base -pg 1 -lvl 5 -y -130 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 7 -y 390 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -y 180 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -y 260 -defaultsOSRD
preplace inst sram_converter_ext -pg 1 -lvl 4 -y -250 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 3 -y -170 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 500 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 8 -y 370 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 3 -y 70 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -y 190 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -y 80 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 6 2 NJ 180 2170
preplace netloc sram_converter_0_sram_oe_n 1 5 5 NJ -100 NJ -100 NJ -100 NJ -100 NJ
preplace netloc clk_wiz_0_sram_clk 1 2 4 450 470 N 470 1160 290 1530
preplace netloc xlconstant_1_dout 1 1 1 130
preplace netloc sin_0_1 1 0 9 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 1520J 640 NJ 640 NJ 640 2470
preplace netloc sram_converter_0_sram_we_n 1 5 5 NJ -80 NJ -80 NJ -80 NJ -80 NJ
preplace netloc clk_wiz_0_locked 1 2 1 460
preplace netloc axi_emc_base_EMC_INTF 1 3 2 860 -130 N
preplace netloc sram_converter_ext_sram_be_n 1 4 6 NJ -260 NJ -260 NJ -260 NJ -260 NJ -260 NJ
preplace netloc axi_mem_intercon_M03_AXI 1 2 5 470 590 NJ 590 NJ 590 NJ 590 1920
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 N
preplace netloc axi_emc_ext_EMC_INTF 1 3 1 860
preplace netloc proc_sys_reset_0_mb_reset 1 3 2 880 200 NJ
preplace netloc axi_uart16550_0_sout 1 8 2 NJ 380 2770J
preplace netloc sram_converter_ext_sram_addr 1 4 6 NJ -280 NJ -280 NJ -280 NJ -280 NJ -280 NJ
preplace netloc util_vector_logic_0_Res 1 2 1 460
preplace netloc jtag_axi_0_M_AXI 1 5 3 1570 600 NJ 600 2150
preplace netloc axi_mem_intercon_M00_AXI 1 6 2 1920 60 N
preplace netloc sram_converter_0_sram_ce_n 1 5 5 NJ -120 NJ -120 NJ -120 NJ -120 NJ
preplace netloc axi_mem_intercon_M02_AXI 1 2 5 480 610 NJ 610 NJ 610 NJ 610 1930
preplace netloc sram_converter_0_sram_be_n 1 5 5 NJ -140 NJ -140 NJ -140 NJ -140 NJ
preplace netloc vio_0_probe_out0 1 2 2 490 480 870
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 3 3 870J 180 1130 110 1530
preplace netloc rocketchip_wrapper_0_M_AXI 1 5 1 1550
preplace netloc rocketchip_wrapper_0_M_AXI_MMIO 1 5 1 1520
preplace netloc xlconstant_0_dout 1 4 2 1170 300 1510
preplace netloc clk_1 1 0 2 NJ 220 140
preplace netloc sram_converter_0_sram_data1 1 4 6 NJ -300 NJ -300 NJ -300 NJ -300 NJ -300 NJ
preplace netloc sram_converter_0_sram_addr 1 5 5 NJ -160 NJ -160 NJ -160 NJ -160 NJ
preplace netloc clk_wiz_0_clk_out1 1 2 6 440 460 N 460 1150 280 1560 620 1940J 460 2160J
preplace netloc sram_converter_0_sram_data 1 5 5 NJ -180 NJ -180 NJ -180 NJ -180 NJ
preplace netloc sram_converter_ext_sram_ce_n 1 4 6 1130J -250 NJ -250 NJ -250 NJ -250 NJ -250 2780J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 6 490 160 860J 190 1140 120 1540 630 1950J 470 2180J
preplace netloc sram_converter_ext_sram_we_n 1 4 6 1140J -270 NJ -270 NJ -270 NJ -270 NJ -270 2770J
preplace netloc reset_1 1 0 2 NJ 180 NJ
preplace netloc sram_converter_ext_sram_oe_n 1 4 6 1150J -240 NJ -240 NJ -240 NJ -240 NJ -240 2760J
levelinfo -pg 1 -50 50 290 680 1010 1330 1763 2050 2330 2630 2830 -top -500 -bot 860
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"3",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"1"
}
