$date
	Sun Oct 23 06:19:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1069639
b1100 !
1"
#1069642
b1100 &
b1100 %
1$
#1069643
0"
#1069646
b110 &
b110 %
#1069650
b11 &
b11 %
#1069654
b1010 &
b1010 %
#1069658
b101 &
b101 %
#1069662
b10000 &
b10000 %
#1069666
b1000 &
b1000 %
#1069670
b100 &
b100 %
#1069674
b10 &
b10 %
#1069678
b1 &
1#
b1 %
#1069682
b0 &
b0 %
0#
0$
#2010795
b1010 !
1"
#2010798
b1010 &
b1010 %
1$
#2010799
0"
#2010802
b101 &
b101 %
#2010806
b10000 &
b10000 %
#2010810
b1000 &
b1000 %
#2010814
b100 &
b100 %
#2010818
b10 &
b10 %
#2010822
b1 &
1#
b1 %
#2010826
b0 &
b0 %
0#
0$
#3006537
b1111 !
1"
#3006538
b1111 &
b1111 %
1$
#3006539
0"
#3006542
b101110 &
b101110 %
#3006546
b10111 &
b10111 %
#3006550
b1000110 &
b1000110 %
#3006554
b100011 &
b100011 %
#3006558
b1101010 &
b1101010 %
#3006562
b110101 &
b110101 %
#3006566
b10100000 &
b10100000 %
#3006570
b1010000 &
b1010000 %
#3006574
b101000 &
b101000 %
#3006578
b10100 &
b10100 %
#3006582
b1010 &
b1010 %
#3006586
b101 &
b101 %
#3006590
b10000 &
b10000 %
#3006594
b1000 &
b1000 %
#3006598
b100 &
b100 %
#3006602
b10 &
b10 %
#3006606
b1 &
1#
b1 %
#3006610
b0 &
b0 %
0#
0$
#4500012
