$date
  Thu Sep 22 04:00:01 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module andn $end
$var reg 4 ! a[3:0] $end
$var reg 1 " y $end
$var reg 4 # x[3:0] $end
$scope module gen(1) $end
$upscope $end
$scope module gen(2) $end
$upscope $end
$scope module gen(3) $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
b0000 #
#5000000
b0001 !
b0001 #
#10000000
b0010 !
b0000 #
#15000000
b0011 !
b0011 #
#20000000
b0100 !
b0000 #
#25000000
b0101 !
b0001 #
#30000000
b0110 !
b0000 #
#35000000
b0111 !
b0111 #
#40000000
b1000 !
0"
b0000 #
#45000000
b1001 !
b0001 #
#50000000
b1010 !
b0000 #
#55000000
b1011 !
b0011 #
#60000000
b1100 !
0"
b0000 #
#65000000
b1101 !
b0001 #
#70000000
b1110 !
0"
b0000 #
#75000000
b1111 !
1"
b1111 #
#80000000
