#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15a00b760 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x15a05a010_0 .var "clk", 0 0;
v0x15a05a0a0_0 .var "debug", 0 0;
v0x15a05a130_0 .var "rst", 0 0;
S_0x15a004420 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x15a00b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x15a00b8d0 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x15a059860_0 .net "clk", 0 0, v0x15a05a010_0;  1 drivers
v0x15a0598f0_0 .net "debug", 0 0, v0x15a05a0a0_0;  1 drivers
v0x15a059a00_0 .net "instr", 31 0, L_0x15a0642c0;  1 drivers
v0x15a059b10_0 .net "instr_addr", 31 0, L_0x15a05a2b0;  1 drivers
v0x15a059ba0_0 .net "mem_addr", 31 0, L_0x15a062350;  1 drivers
v0x15a059c30_0 .net "mem_read_data", 255 0, L_0x15a064e60;  1 drivers
v0x15a059cc0_0 .net "mem_read_request", 0 0, v0x15a0256b0_0;  1 drivers
v0x15a059d50_0 .net "mem_request_finish", 0 0, v0x15a0204c0_0;  1 drivers
v0x15a059de0_0 .net "mem_write_data", 255 0, L_0x15a0613a0;  1 drivers
v0x15a059ef0_0 .net "mem_write_request", 0 0, v0x15a025d10_0;  1 drivers
v0x15a059f80_0 .net "rst", 0 0, v0x15a05a130_0;  1 drivers
S_0x15a00c010 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x15a004420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x15a00c180 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x15a0642c0 .functor BUFZ 32, L_0x15a064060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a00c250_0 .net *"_ivl_0", 31 0, L_0x15a064060;  1 drivers
v0x15a01c2f0_0 .net *"_ivl_2", 31 0, L_0x15a064220;  1 drivers
v0x15a01c390_0 .net *"_ivl_4", 29 0, L_0x15a064100;  1 drivers
L_0x140041378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a01c420_0 .net *"_ivl_6", 1 0, L_0x140041378;  1 drivers
v0x15a01c4b0_0 .net "addr", 31 0, L_0x15a05a2b0;  alias, 1 drivers
v0x15a01c580_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a01c620_0 .net "data_out", 31 0, L_0x15a0642c0;  alias, 1 drivers
v0x15a01c6d0_0 .var/i "i", 31 0;
v0x15a01c780 .array "mem_core", 65535 0, 31 0;
L_0x15a064060 .array/port v0x15a01c780, L_0x15a064220;
L_0x15a064100 .part L_0x15a05a2b0, 2, 30;
L_0x15a064220 .concat [ 30 2 0 0], L_0x15a064100, L_0x140041378;
S_0x15a01c8d0 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x15a004420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x15a01ca90 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x15a01cad0 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x15a01cb10 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x15a01cb50 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x15a01cb90 .param/l "READ" 0 5 26, C4<10>;
P_0x15a01cbd0 .param/l "READY" 0 5 24, C4<00>;
P_0x15a01cc10 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x15a01cc50 .param/l "WRITE" 0 5 25, C4<01>;
P_0x15a01cc90 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x140041408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15a01f930_0 .net/2u *"_ivl_27", 31 0, L_0x140041408;  1 drivers
L_0x140041450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15a01f9c0_0 .net/2u *"_ivl_31", 31 0, L_0x140041450;  1 drivers
v0x15a01fa50_0 .net "addr", 31 0, L_0x15a062350;  alias, 1 drivers
v0x15a01faf0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a01fbc0_0 .net "debug", 0 0, v0x15a05a0a0_0;  alias, 1 drivers
v0x15a01fc90_0 .var/i "i", 31 0;
v0x15a01fd20_0 .var "mem_state", 1 0;
v0x15a01fdc0_0 .var "ram_addr", 31 0;
v0x15a01fe80_0 .net "ram_read_data", 31 0, L_0x15a0656f0;  1 drivers
v0x15a01ffb0_0 .var "ram_write", 0 0;
v0x15a020040_0 .var "ram_write_data", 31 0;
v0x15a0200d0_0 .net "read_data", 255 0, L_0x15a064e60;  alias, 1 drivers
v0x15a020160_0 .var "read_delay", 31 0;
v0x15a020210_0 .net "read_index", 31 0, L_0x15a0651f0;  1 drivers
v0x15a0202c0 .array "read_line", 7 0, 31 0;
v0x15a020420_0 .net "read_request", 0 0, v0x15a0256b0_0;  alias, 1 drivers
v0x15a0204c0_0 .var "request_finish", 0 0;
v0x15a020660_0 .net "rst", 0 0, v0x15a05a130_0;  alias, 1 drivers
v0x15a020700_0 .var "tmp_addr", 31 0;
v0x15a0207b0 .array "tmp_read_data", 7 0, 31 0;
v0x15a020850 .array "tmp_write_data", 7 0, 31 0;
v0x15a0208f0_0 .net "write_data", 255 0, L_0x15a0613a0;  alias, 1 drivers
v0x15a0209a0_0 .var "write_delay", 31 0;
v0x15a020a50_0 .net "write_index", 31 0, L_0x15a0652f0;  1 drivers
v0x15a020b00 .array "write_line", 7 0;
v0x15a020b00_0 .net v0x15a020b00 0, 31 0, L_0x15a064370; 1 drivers
v0x15a020b00_1 .net v0x15a020b00 1, 31 0, L_0x15a064480; 1 drivers
v0x15a020b00_2 .net v0x15a020b00 2, 31 0, L_0x15a0645d0; 1 drivers
v0x15a020b00_3 .net v0x15a020b00 3, 31 0, L_0x15a064760; 1 drivers
v0x15a020b00_4 .net v0x15a020b00 4, 31 0, L_0x15a064990; 1 drivers
v0x15a020b00_5 .net v0x15a020b00 5, 31 0, L_0x15a064ac0; 1 drivers
v0x15a020b00_6 .net v0x15a020b00 6, 31 0, L_0x15a064c30; 1 drivers
v0x15a020b00_7 .net v0x15a020b00 7, 31 0, L_0x15a064da0; 1 drivers
v0x15a020c60_0 .net "write_request", 0 0, v0x15a025d10_0;  alias, 1 drivers
L_0x1400413c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a020d00_0 .net "zeros", 31 0, L_0x1400413c0;  1 drivers
L_0x15a064370 .part L_0x15a0613a0, 224, 32;
L_0x15a064480 .part L_0x15a0613a0, 192, 32;
L_0x15a0645d0 .part L_0x15a0613a0, 160, 32;
L_0x15a064760 .part L_0x15a0613a0, 128, 32;
L_0x15a064990 .part L_0x15a0613a0, 96, 32;
L_0x15a064ac0 .part L_0x15a0613a0, 64, 32;
L_0x15a064c30 .part L_0x15a0613a0, 32, 32;
L_0x15a064da0 .part L_0x15a0613a0, 0, 32;
v0x15a0202c0_7 .array/port v0x15a0202c0, 7;
v0x15a0202c0_6 .array/port v0x15a0202c0, 6;
v0x15a0202c0_5 .array/port v0x15a0202c0, 5;
v0x15a0202c0_4 .array/port v0x15a0202c0, 4;
LS_0x15a064e60_0_0 .concat8 [ 32 32 32 32], v0x15a0202c0_7, v0x15a0202c0_6, v0x15a0202c0_5, v0x15a0202c0_4;
v0x15a0202c0_3 .array/port v0x15a0202c0, 3;
v0x15a0202c0_2 .array/port v0x15a0202c0, 2;
v0x15a0202c0_1 .array/port v0x15a0202c0, 1;
v0x15a0202c0_0 .array/port v0x15a0202c0, 0;
LS_0x15a064e60_0_4 .concat8 [ 32 32 32 32], v0x15a0202c0_3, v0x15a0202c0_2, v0x15a0202c0_1, v0x15a0202c0_0;
L_0x15a064e60 .concat8 [ 128 128 0 0], LS_0x15a064e60_0_0, LS_0x15a064e60_0_4;
L_0x15a0651f0 .arith/sub 32, v0x15a020160_0, L_0x140041408;
L_0x15a0652f0 .arith/sub 32, v0x15a0209a0_0, L_0x140041450;
S_0x15a01d190 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01d350 .param/l "line" 0 5 50, +C4<00>;
v0x15a01d3e0_0 .net *"_ivl_4", 31 0, v0x15a0202c0_0;  1 drivers
S_0x15a01d470 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01d5f0 .param/l "line" 0 5 50, +C4<01>;
v0x15a01d680_0 .net *"_ivl_4", 31 0, v0x15a0202c0_1;  1 drivers
S_0x15a01d730 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01d920 .param/l "line" 0 5 50, +C4<010>;
v0x15a01d9b0_0 .net *"_ivl_4", 31 0, v0x15a0202c0_2;  1 drivers
S_0x15a01da60 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01dc30 .param/l "line" 0 5 50, +C4<011>;
v0x15a01dcd0_0 .net *"_ivl_4", 31 0, v0x15a0202c0_3;  1 drivers
S_0x15a01dd80 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01df90 .param/l "line" 0 5 50, +C4<0100>;
v0x15a01e030_0 .net *"_ivl_4", 31 0, v0x15a0202c0_4;  1 drivers
S_0x15a01e0c0 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01e290 .param/l "line" 0 5 50, +C4<0101>;
v0x15a01e330_0 .net *"_ivl_4", 31 0, v0x15a0202c0_5;  1 drivers
S_0x15a01e3e0 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01e5b0 .param/l "line" 0 5 50, +C4<0110>;
v0x15a01e650_0 .net *"_ivl_4", 31 0, v0x15a0202c0_6;  1 drivers
S_0x15a01e700 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x15a01c8d0;
 .timescale -9 -9;
P_0x15a01e8d0 .param/l "line" 0 5 50, +C4<0111>;
v0x15a01e970_0 .net *"_ivl_4", 31 0, v0x15a0202c0_7;  1 drivers
S_0x15a01ea20 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x15a01c8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a01ec60 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x15a01eca0 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x15a0656f0 .functor BUFZ 32, L_0x15a065450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a01ef40_0 .net *"_ivl_0", 31 0, L_0x15a065450;  1 drivers
v0x15a01f000_0 .net *"_ivl_3", 15 0, L_0x15a0654f0;  1 drivers
v0x15a01edd0_0 .net *"_ivl_4", 17 0, L_0x15a065590;  1 drivers
L_0x140041498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a01f0b0_0 .net *"_ivl_7", 1 0, L_0x140041498;  1 drivers
v0x15a01f160_0 .net "addr", 31 0, v0x15a01fdc0_0;  1 drivers
v0x15a01f250_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a01f2e0_0 .net "data_in", 31 0, v0x15a020040_0;  1 drivers
v0x15a01f380_0 .net "data_out", 31 0, L_0x15a0656f0;  alias, 1 drivers
v0x15a01f430_0 .net "debug", 0 0, v0x15a05a0a0_0;  alias, 1 drivers
v0x15a01f550_0 .var/i "i", 31 0;
v0x15a01f600 .array "mem_core", 65535 0, 31 0;
v0x15a01f6a0_0 .var/i "out_file", 31 0;
v0x15a01f750_0 .var/i "ram_index", 31 0;
v0x15a01f800_0 .net "write_enable", 0 0, v0x15a01ffb0_0;  1 drivers
E_0x15a01ed10 .event posedge, v0x15a01c580_0;
L_0x15a065450 .array/port v0x15a01f600, L_0x15a065590;
L_0x15a0654f0 .part v0x15a01fdc0_0, 2, 16;
L_0x15a065590 .concat [ 16 2 0 0], L_0x15a0654f0, L_0x140041498;
S_0x15a020e90 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x15a004420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x15a01ff30 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x15a05a2b0 .functor BUFZ 32, v0x15a04e220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15a05a320 .functor BUFZ 32, L_0x15a05f680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15a05f180 .functor BUFZ 32, L_0x15a05f260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15a060080 .functor BUFZ 3, L_0x15a05fc80, C4<000>, C4<000>, C4<000>;
L_0x15a060170 .functor BUFZ 3, L_0x15a05fc80, C4<000>, C4<000>, C4<000>;
L_0x15a0657e0 .functor BUFT 32, L_0x15a0642c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140040dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a055040_0 .net/2u *"_ivl_14", 1 0, L_0x140040dd8;  1 drivers
v0x15a0550e0_0 .net *"_ivl_16", 0 0, L_0x15a0601e0;  1 drivers
L_0x140040e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x15a055180_0 .net/2u *"_ivl_18", 1 0, L_0x140040e20;  1 drivers
v0x15a055210_0 .net *"_ivl_20", 0 0, L_0x15a0602e0;  1 drivers
L_0x140040e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x15a0552a0_0 .net/2u *"_ivl_22", 1 0, L_0x140040e68;  1 drivers
v0x15a055390_0 .net *"_ivl_24", 0 0, L_0x15a0603e0;  1 drivers
v0x15a055430_0 .net *"_ivl_26", 31 0, L_0x15a0605c0;  1 drivers
v0x15a0554e0_0 .net *"_ivl_28", 31 0, L_0x15a060660;  1 drivers
v0x15a055590_0 .net "alu_result_ex", 31 0, v0x15a02e990_0;  1 drivers
v0x15a055720_0 .net "alu_result_mem", 31 0, L_0x15a05f260;  1 drivers
v0x15a055830_0 .net "alu_result_wb", 31 0, L_0x15a062860;  1 drivers
v0x15a0558c0_0 .net "alu_src1_ex", 0 0, L_0x15a05e2f0;  1 drivers
v0x15a0559d0_0 .net "alu_src1_id", 0 0, v0x15a042e90_0;  1 drivers
v0x15a055ae0_0 .net "alu_src2_ex", 0 0, L_0x15a05e840;  1 drivers
v0x15a055bf0_0 .net "alu_src2_id", 0 0, v0x15a042f80_0;  1 drivers
v0x15a055d00_0 .net "alu_type_ex", 3 0, L_0x15a05da90;  1 drivers
v0x15a055e10_0 .net "alu_type_id", 3 0, v0x15a043050_0;  1 drivers
v0x15a055fa0_0 .net "branch_id", 0 0, L_0x15a05ccd0;  1 drivers
v0x15a056030_0 .net "bubble_ex", 0 0, L_0x15a049030;  1 drivers
v0x15a0560c0_0 .net "bubble_id", 0 0, L_0x15a05e420;  1 drivers
L_0x1400412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a056150_0 .net "bubble_if", 0 0, L_0x1400412a0;  1 drivers
L_0x1400412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a0561e0_0 .net "bubble_mem", 0 0, L_0x1400412e8;  1 drivers
L_0x140041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a056270_0 .net "bubble_wb", 0 0, L_0x140041330;  1 drivers
v0x15a056300_0 .net "cache_addr", 31 0, L_0x15a05f180;  1 drivers
v0x15a056390_0 .net "cache_read_data", 31 0, v0x15a025f00_0;  1 drivers
v0x15a056420_0 .net "cache_read_mem", 0 0, L_0x15a05fb20;  1 drivers
v0x15a0564b0_0 .net "cache_write_data", 31 0, L_0x15a05a320;  1 drivers
v0x15a056540_0 .net "cache_write_mem", 0 0, L_0x15a05f820;  1 drivers
v0x15a0565d0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a056660_0 .net "debug", 0 0, v0x15a05a0a0_0;  alias, 1 drivers
v0x15a0566f0_0 .net "imm_ex", 31 0, L_0x15a05d270;  1 drivers
v0x15a056780_0 .net "imm_id", 31 0, v0x15a045e90_0;  1 drivers
v0x15a056810_0 .net "imm_mem", 31 0, L_0x15a05f520;  1 drivers
v0x15a055ea0_0 .net "imm_wb", 31 0, L_0x15a062a00;  1 drivers
v0x15a056aa0_0 .net "instr", 31 0, L_0x15a0642c0;  alias, 1 drivers
v0x15a056b30_0 .net "instr_addr", 31 0, L_0x15a05a2b0;  alias, 1 drivers
v0x15a056bc0_0 .net "instr_funct3_ex", 2 0, L_0x15a05dbf0;  1 drivers
v0x15a056cd0_0 .net "instr_funct3_id", 2 0, L_0x15a05cef0;  1 drivers
v0x15a056d60_0 .net "instr_funct3_mem", 2 0, L_0x15a05fc80;  1 drivers
v0x15a056df0_0 .net "instr_id", 31 0, L_0x15a05a420;  1 drivers
v0x15a056e80_0 .net "instr_if", 31 0, L_0x15a0657e0;  1 drivers
v0x15a056f10_0 .net "jal_id", 0 0, L_0x15a05cdc0;  1 drivers
v0x15a056fa0_0 .net "jalr_id", 0 0, L_0x15a05ce80;  1 drivers
v0x15a057030_0 .net "load_type_mem", 2 0, L_0x15a060170;  1 drivers
v0x15a0570c0_0 .net "mem2reg_data", 31 0, v0x15a04f180_0;  1 drivers
v0x15a057150_0 .net "mem2reg_data_wb", 31 0, L_0x15a0626e0;  1 drivers
v0x15a0571e0_0 .net "mem_addr", 31 0, L_0x15a062350;  alias, 1 drivers
v0x15a057270_0 .net "mem_read_data", 255 0, L_0x15a064e60;  alias, 1 drivers
v0x15a057300_0 .net "mem_read_ex", 0 0, L_0x15a05e6e0;  1 drivers
v0x15a057390_0 .net "mem_read_id", 0 0, v0x15a043ed0_0;  1 drivers
v0x15a0574a0_0 .net "mem_read_request", 0 0, v0x15a0256b0_0;  alias, 1 drivers
v0x15a057530_0 .net "mem_request_finish", 0 0, v0x15a0204c0_0;  alias, 1 drivers
v0x15a057600_0 .net "mem_write_data", 255 0, L_0x15a0613a0;  alias, 1 drivers
v0x15a0576d0_0 .net "mem_write_ex", 0 0, L_0x15a05deb0;  1 drivers
v0x15a0577e0_0 .net "mem_write_id", 0 0, v0x15a043fe0_0;  1 drivers
v0x15a0578f0_0 .net "mem_write_request", 0 0, v0x15a025d10_0;  alias, 1 drivers
v0x15a057980_0 .net "miss", 0 0, L_0x15a061b90;  1 drivers
v0x15a057a10_0 .net "new_pc", 31 0, v0x15a046b40_0;  1 drivers
o0x140013350 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15a057b20_0 .net "nxpc_wb", 31 0, o0x140013350;  0 drivers
v0x15a057bb0_0 .net "pc_ex", 31 0, L_0x15a05d0b0;  1 drivers
v0x15a057cc0_0 .net "pc_id", 31 0, L_0x15a05a560;  1 drivers
v0x15a057d50_0 .net "pc_if", 31 0, v0x15a04e220_0;  1 drivers
v0x15a057de0_0 .net "pc_plus4_ex", 31 0, L_0x15a05d190;  1 drivers
v0x15a057ef0_0 .net "pc_plus4_id", 31 0, L_0x15a05a6e0;  1 drivers
v0x15a057f80_0 .net "pc_plus4_if", 31 0, L_0x15a05a1c0;  1 drivers
v0x15a0568a0_0 .net "pc_plus4_mem", 31 0, L_0x15a05f3c0;  1 drivers
v0x15a0569b0_0 .net "pc_plus4_wb", 31 0, L_0x15a062ba0;  1 drivers
v0x15a058010_0 .net "pc_src", 0 0, v0x15a046e60_0;  1 drivers
v0x15a0580a0_0 .net "rd_ex", 4 0, L_0x15a05d5f0;  1 drivers
v0x15a058130_0 .net "rd_id", 4 0, L_0x15a05a790;  1 drivers
v0x15a0581c0_0 .net "rd_mem", 4 0, L_0x15a05fde0;  1 drivers
v0x15a058250_0 .net "rd_wb", 4 0, L_0x15a062d40;  1 drivers
v0x15a0582e0_0 .net "reg_src_ex", 1 0, L_0x15a05dd50;  1 drivers
v0x15a0583f0_0 .net "reg_src_id", 1 0, v0x15a044140_0;  1 drivers
v0x15a058500_0 .net "reg_src_mem", 1 0, L_0x15a05ffd0;  1 drivers
v0x15a058610_0 .net "reg_src_wb", 1 0, L_0x15a062580;  1 drivers
v0x15a0586a0_0 .net "reg_write_data_mem_tp", 31 0, L_0x15a060830;  1 drivers
v0x15a058730_0 .net "reg_write_data_wb_tp", 31 0, v0x15a054f30_0;  1 drivers
v0x15a0587c0_0 .net "reg_write_ex", 0 0, L_0x15a05e010;  1 drivers
v0x15a058850_0 .net "reg_write_id", 0 0, v0x15a0442a0_0;  1 drivers
v0x15a058960_0 .net "reg_write_mem", 0 0, L_0x15a05f9c0;  1 drivers
v0x15a0589f0_0 .net "reg_write_wb", 0 0, L_0x15a062ea0;  1 drivers
v0x15a058b00_0 .net "request_finish", 0 0, v0x15a0260f0_0;  1 drivers
v0x15a058b90_0 .net "rs1_data_ex", 31 0, L_0x15a05d350;  1 drivers
v0x15a058c20_0 .net "rs1_data_id", 31 0, L_0x15a05caf0;  1 drivers
v0x15a058cb0_0 .net "rs1_ex", 4 0, L_0x15a05d750;  1 drivers
v0x15a058d40_0 .net "rs1_fwd_ex", 1 0, v0x15a0324d0_0;  1 drivers
v0x15a058e50_0 .net "rs1_fwd_id", 1 0, v0x15a032e00_0;  1 drivers
v0x15a058ee0_0 .net "rs1_id", 4 0, L_0x15a05a880;  1 drivers
v0x15a058f70_0 .net "rs2_data_ex", 31 0, L_0x15a05d490;  1 drivers
v0x15a059000_0 .net "rs2_data_ex_new", 31 0, L_0x15a038390;  1 drivers
v0x15a059090_0 .net "rs2_data_id", 31 0, L_0x15a05cbe0;  1 drivers
v0x15a059120_0 .net "rs2_data_mem", 31 0, L_0x15a05f680;  1 drivers
v0x15a0591b0_0 .net "rs2_ex", 4 0, L_0x15a05d8f0;  1 drivers
v0x15a059240_0 .net "rs2_fwd_ex", 1 0, v0x15a032610_0;  1 drivers
v0x15a059350_0 .net "rs2_fwd_id", 1 0, v0x15a032f60_0;  1 drivers
v0x15a0593e0_0 .net "rs2_id", 4 0, L_0x15a05a900;  1 drivers
v0x15a059470_0 .net "rst", 0 0, v0x15a05a130_0;  alias, 1 drivers
L_0x1400411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a059500_0 .net "stall_ex", 0 0, L_0x1400411c8;  1 drivers
v0x15a059590_0 .net "stall_id", 0 0, L_0x15a063ff0;  1 drivers
v0x15a059620_0 .net "stall_if", 0 0, L_0x15a063ea0;  1 drivers
L_0x140041210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a0596b0_0 .net "stall_mem", 0 0, L_0x140041210;  1 drivers
L_0x140041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a059740_0 .net "stall_wb", 0 0, L_0x140041258;  1 drivers
v0x15a0597d0_0 .net "write_type", 2 0, L_0x15a060080;  1 drivers
L_0x15a0601e0 .cmp/eq 2, L_0x15a05ffd0, L_0x140040dd8;
L_0x15a0602e0 .cmp/eq 2, L_0x15a05ffd0, L_0x140040e20;
L_0x15a0603e0 .cmp/eq 2, L_0x15a05ffd0, L_0x140040e68;
L_0x15a0605c0 .functor MUXZ 32, L_0x15a05f3c0, L_0x15a05f520, L_0x15a0603e0, C4<>;
L_0x15a060660 .functor MUXZ 32, L_0x15a0605c0, v0x15a04f180_0, L_0x15a0602e0, C4<>;
L_0x15a060830 .functor MUXZ 32, L_0x15a060660, L_0x15a05f260, L_0x15a0601e0, C4<>;
S_0x15a021230 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x15a0213f0 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x15a021430 .param/l "LINE_SIZE" 1 8 31, +C4<00000000000000000000000000000001000>;
P_0x15a021470 .param/l "MEM_ADDR_LEN" 1 8 29, +C4<000000000000000000000000000001101>;
P_0x15a0214b0 .param/l "READY" 0 8 34, C4<00>;
P_0x15a0214f0 .param/l "REPLACE_IN" 0 8 36, C4<10>;
P_0x15a021530 .param/l "REPLACE_OUT" 0 8 35, C4<01>;
P_0x15a021570 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x15a0215b0 .param/l "SET_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x15a0215f0 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x15a021630 .param/l "UNUSED_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000000001110>;
P_0x15a021670 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x15a0216b0 .param/l "WORD_ADDR_LEN" 1 8 28, +C4<00000000000000000000000000000010>;
L_0x15a061c00 .functor OR 1, L_0x15a05fb20, L_0x15a05f820, C4<0>, C4<0>;
L_0x15a061d10 .functor AND 1, v0x15a024f20_0, L_0x15a061c70, C4<1>, C4<1>;
L_0x15a061b90 .functor AND 1, L_0x15a061c00, L_0x15a061d80, C4<1>, C4<1>;
v0x15a024100_0 .net *"_ivl_34", 0 0, L_0x15a061c00;  1 drivers
L_0x140040eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a0241b0_0 .net/2u *"_ivl_35", 1 0, L_0x140040eb0;  1 drivers
v0x15a024260_0 .net *"_ivl_37", 0 0, L_0x15a061c70;  1 drivers
v0x15a024310_0 .net *"_ivl_40", 0 0, L_0x15a061d10;  1 drivers
v0x15a0243b0_0 .net *"_ivl_42", 0 0, L_0x15a061d80;  1 drivers
v0x15a024490_0 .net *"_ivl_45", 31 0, L_0x15a061f60;  1 drivers
L_0x140040ef8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a024540_0 .net *"_ivl_48", 18 0, L_0x140040ef8;  1 drivers
v0x15a0245f0_0 .net *"_ivl_49", 31 0, L_0x15a062060;  1 drivers
L_0x140040f40 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a0246a0_0 .net *"_ivl_52", 18 0, L_0x140040f40;  1 drivers
L_0x140040f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a0247b0_0 .net/2u *"_ivl_53", 31 0, L_0x140040f88;  1 drivers
v0x15a024860_0 .net *"_ivl_55", 31 0, L_0x15a062230;  1 drivers
v0x15a024910_0 .net "addr", 31 0, L_0x15a05f180;  alias, 1 drivers
v0x15a0249c0_0 .var/i "age_max", 31 0;
v0x15a024a70_0 .var/i "age_max_way", 31 0;
v0x15a024b20 .array "cache_data", 255 0, 31 0;
v0x15a024bc0_0 .var "cache_state", 1 0;
v0x15a024c70_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a024e00_0 .net "debug", 0 0, v0x15a05a0a0_0;  alias, 1 drivers
v0x15a024e90 .array "dirty", 31 0, 0 0;
v0x15a024f20_0 .var "hit", 0 0;
v0x15a024fb0_0 .var/i "hit_way", 31 0;
v0x15a025040_0 .var/i "i", 31 0;
v0x15a0250d0_0 .var/i "j", 31 0;
v0x15a025160_0 .var/i "k", 31 0;
v0x15a025200_0 .net "line_addr", 2 0, L_0x15a061950;  1 drivers
v0x15a0252b0_0 .var/i "line_index", 31 0;
v0x15a025360_0 .net "mem_addr", 31 0, L_0x15a062350;  alias, 1 drivers
v0x15a025400_0 .var "mem_read_addr", 12 0;
v0x15a0254a0_0 .net "mem_read_data", 255 0, L_0x15a064e60;  alias, 1 drivers
v0x15a025560 .array "mem_read_line", 7 0;
v0x15a025560_0 .net v0x15a025560 0, 31 0, L_0x15a060980; 1 drivers
v0x15a025560_1 .net v0x15a025560 1, 31 0, L_0x15a060b10; 1 drivers
v0x15a025560_2 .net v0x15a025560 2, 31 0, L_0x15a060c20; 1 drivers
v0x15a025560_3 .net v0x15a025560 3, 31 0, L_0x15a060db0; 1 drivers
v0x15a025560_4 .net v0x15a025560 4, 31 0, L_0x15a060f20; 1 drivers
v0x15a025560_5 .net v0x15a025560 5, 31 0, L_0x15a061130; 1 drivers
v0x15a025560_6 .net v0x15a025560 6, 31 0, L_0x15a0612a0; 1 drivers
v0x15a025560_7 .net v0x15a025560 7, 31 0, L_0x15a061740; 1 drivers
v0x15a0256b0_0 .var "mem_read_request", 0 0;
v0x15a025760_0 .var "mem_read_set_addr", 2 0;
v0x15a025800_0 .var "mem_read_tag_addr", 9 0;
v0x15a024d20_0 .net "mem_request_finish", 0 0, v0x15a0204c0_0;  alias, 1 drivers
v0x15a025a90_0 .var "mem_write_addr", 12 0;
v0x15a025b20_0 .net "mem_write_data", 255 0, L_0x15a0613a0;  alias, 1 drivers
v0x15a025bd0 .array "mem_write_line", 7 0, 31 0;
v0x15a025d10_0 .var "mem_write_request", 0 0;
v0x15a025dc0_0 .net "miss", 0 0, L_0x15a061b90;  alias, 1 drivers
v0x15a025e50_0 .var/i "out_file", 31 0;
v0x15a025f00_0 .var "read_data", 31 0;
v0x15a025fb0_0 .net "read_request", 0 0, L_0x15a05fb20;  alias, 1 drivers
v0x15a026050 .array "replace_way", 7 0, 31 0;
v0x15a0260f0_0 .var "request_finish", 0 0;
v0x15a026190_0 .net "rst", 0 0, v0x15a05a130_0;  alias, 1 drivers
v0x15a026240_0 .net "set_addr", 2 0, L_0x15a061a50;  1 drivers
v0x15a0262e0_0 .var/i "set_index", 31 0;
v0x15a026390 .array "tag", 31 0, 9 0;
v0x15a026430_0 .net "tag_addr", 9 0, L_0x15a061af0;  1 drivers
v0x15a0264e0_0 .var "tag_to_compare", 9 0;
v0x15a026590 .array "valid", 31 0, 0 0;
v0x15a026620 .array "way_age", 31 0, 31 0;
v0x15a0266c0_0 .var/i "way_index", 31 0;
v0x15a026770_0 .net "word_addr", 1 0, L_0x15a061830;  1 drivers
v0x15a026820_0 .net "write_data", 31 0, L_0x15a05a320;  alias, 1 drivers
v0x15a0268d0_0 .var "write_data_temp", 31 0;
v0x15a026980_0 .net "write_request", 0 0, L_0x15a05f820;  alias, 1 drivers
v0x15a026a20_0 .net "write_type", 2 0, L_0x15a060080;  alias, 1 drivers
E_0x15a021dc0/0 .event negedge, v0x15a01c580_0;
E_0x15a021dc0/1 .event posedge, v0x15a01c580_0;
E_0x15a021dc0 .event/or E_0x15a021dc0/0, E_0x15a021dc0/1;
L_0x15a060980 .part L_0x15a064e60, 224, 32;
L_0x15a060b10 .part L_0x15a064e60, 192, 32;
L_0x15a060c20 .part L_0x15a064e60, 160, 32;
L_0x15a060db0 .part L_0x15a064e60, 128, 32;
L_0x15a060f20 .part L_0x15a064e60, 96, 32;
L_0x15a061130 .part L_0x15a064e60, 64, 32;
L_0x15a0612a0 .part L_0x15a064e60, 32, 32;
v0x15a025bd0_7 .array/port v0x15a025bd0, 7;
v0x15a025bd0_6 .array/port v0x15a025bd0, 6;
v0x15a025bd0_5 .array/port v0x15a025bd0, 5;
v0x15a025bd0_4 .array/port v0x15a025bd0, 4;
LS_0x15a0613a0_0_0 .concat8 [ 32 32 32 32], v0x15a025bd0_7, v0x15a025bd0_6, v0x15a025bd0_5, v0x15a025bd0_4;
v0x15a025bd0_3 .array/port v0x15a025bd0, 3;
v0x15a025bd0_2 .array/port v0x15a025bd0, 2;
v0x15a025bd0_1 .array/port v0x15a025bd0, 1;
v0x15a025bd0_0 .array/port v0x15a025bd0, 0;
LS_0x15a0613a0_0_4 .concat8 [ 32 32 32 32], v0x15a025bd0_3, v0x15a025bd0_2, v0x15a025bd0_1, v0x15a025bd0_0;
L_0x15a0613a0 .concat8 [ 128 128 0 0], LS_0x15a0613a0_0_0, LS_0x15a0613a0_0_4;
L_0x15a061740 .part L_0x15a064e60, 0, 32;
L_0x15a061830 .part L_0x15a05f180, 0, 2;
L_0x15a061950 .part L_0x15a05f180, 2, 3;
L_0x15a061a50 .part L_0x15a05f180, 5, 3;
L_0x15a061af0 .part L_0x15a05f180, 8, 10;
L_0x15a061c70 .cmp/eq 2, v0x15a024bc0_0, L_0x140040eb0;
L_0x15a061d80 .reduce/nor L_0x15a061d10;
L_0x15a061f60 .concat [ 13 19 0 0], v0x15a025400_0, L_0x140040ef8;
L_0x15a062060 .concat [ 13 19 0 0], v0x15a025a90_0, L_0x140040f40;
L_0x15a062230 .functor MUXZ 32, L_0x140040f88, L_0x15a062060, v0x15a025d10_0, C4<>;
L_0x15a062350 .functor MUXZ 32, L_0x15a062230, L_0x15a061f60, v0x15a0256b0_0, C4<>;
S_0x15a021e00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 86, 8 86 0, S_0x15a021230;
 .timescale -9 -9;
v0x15a021fd0_0 .var/i "way", 31 0;
S_0x15a022090 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 215, 8 215 0, S_0x15a021230;
 .timescale -9 -9;
v0x15a022260_0 .var/i "way", 31 0;
S_0x15a0222f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 220, 8 220 0, S_0x15a021230;
 .timescale -9 -9;
v0x15a022480_0 .var/i "way", 31 0;
S_0x15a022520 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 8 283, 8 283 0, S_0x15a021230;
 .timescale -9 -9;
v0x15a0226e0_0 .var/i "i", 31 0;
S_0x15a0227a0 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a0229b0 .param/l "line" 0 8 63, +C4<00>;
v0x15a022a50_0 .net *"_ivl_2", 31 0, v0x15a025bd0_0;  1 drivers
S_0x15a022ae0 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a022cb0 .param/l "line" 0 8 63, +C4<01>;
v0x15a022d50_0 .net *"_ivl_2", 31 0, v0x15a025bd0_1;  1 drivers
S_0x15a022e00 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a022fd0 .param/l "line" 0 8 63, +C4<010>;
v0x15a023070_0 .net *"_ivl_2", 31 0, v0x15a025bd0_2;  1 drivers
S_0x15a023120 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a0232f0 .param/l "line" 0 8 63, +C4<011>;
v0x15a023390_0 .net *"_ivl_2", 31 0, v0x15a025bd0_3;  1 drivers
S_0x15a023440 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a022970 .param/l "line" 0 8 63, +C4<0100>;
v0x15a0236f0_0 .net *"_ivl_2", 31 0, v0x15a025bd0_4;  1 drivers
S_0x15a0237a0 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a023970 .param/l "line" 0 8 63, +C4<0101>;
v0x15a023a10_0 .net *"_ivl_2", 31 0, v0x15a025bd0_5;  1 drivers
S_0x15a023ac0 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a023c90 .param/l "line" 0 8 63, +C4<0110>;
v0x15a023d30_0 .net *"_ivl_2", 31 0, v0x15a025bd0_6;  1 drivers
S_0x15a023de0 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 63, 8 63 0, S_0x15a021230;
 .timescale -9 -9;
P_0x15a023fb0 .param/l "line" 0 8 63, +C4<0111>;
v0x15a024050_0 .net *"_ivl_2", 31 0, v0x15a025bd0_7;  1 drivers
S_0x15a026c70 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x15a02cd60_0 .net "alu_result_ex", 31 0, v0x15a02e990_0;  alias, 1 drivers
v0x15a02ce10_0 .net "alu_result_mem", 31 0, L_0x15a05f260;  alias, 1 drivers
v0x15a02cea0_0 .net "bubble_mem", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a02cf50_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a02cfe0_0 .net "imm_ex", 31 0, L_0x15a05d270;  alias, 1 drivers
v0x15a02d0b0_0 .net "imm_mem", 31 0, L_0x15a05f520;  alias, 1 drivers
v0x15a02d160_0 .net "instr_funct3_ex", 2 0, L_0x15a05dbf0;  alias, 1 drivers
v0x15a02d210_0 .net "instr_funct3_mem", 2 0, L_0x15a05fc80;  alias, 1 drivers
v0x15a02d2c0_0 .net "mem_addr", 31 0, L_0x15a05f180;  alias, 1 drivers
v0x15a02d3f0_0 .net "mem_read_ex", 0 0, L_0x15a05e6e0;  alias, 1 drivers
v0x15a02d480_0 .net "mem_read_mem", 0 0, L_0x15a05fb20;  alias, 1 drivers
o0x14000b3a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a02d550_0 .net "mem_write", 0 0, o0x14000b3a0;  0 drivers
v0x15a02d5e0_0 .net "mem_write_ex", 0 0, L_0x15a05deb0;  alias, 1 drivers
v0x15a02d670_0 .net "mem_write_mem", 0 0, L_0x15a05f820;  alias, 1 drivers
v0x15a02d740_0 .net "pc_plus4_ex", 31 0, L_0x15a05d190;  alias, 1 drivers
v0x15a02d7d0_0 .net "pc_plus4_mem", 31 0, L_0x15a05f3c0;  alias, 1 drivers
v0x15a02d860_0 .net "rd_ex", 4 0, L_0x15a05d5f0;  alias, 1 drivers
v0x15a02da10_0 .net "rd_mem", 4 0, L_0x15a05fde0;  alias, 1 drivers
v0x15a02daa0_0 .net "reg_src_ex", 1 0, L_0x15a05dd50;  alias, 1 drivers
v0x15a02db30_0 .net "reg_src_mem", 1 0, L_0x15a05ffd0;  alias, 1 drivers
v0x15a02dbc0_0 .net "reg_write_ex", 0 0, L_0x15a05e010;  alias, 1 drivers
v0x15a02dc50_0 .net "reg_write_mem", 0 0, L_0x15a05f9c0;  alias, 1 drivers
v0x15a02dd00_0 .net "rs2_data_ex", 31 0, L_0x15a038390;  alias, 1 drivers
v0x15a02ddb0_0 .net "rs2_data_mem", 31 0, L_0x15a05f680;  alias, 1 drivers
v0x15a02de60_0 .net "stall_mem", 0 0, L_0x140041210;  alias, 1 drivers
v0x15a02def0_0 .net "write_data", 31 0, L_0x15a05a320;  alias, 1 drivers
v0x15a02dfa0_0 .net "write_type", 2 0, L_0x15a060080;  alias, 1 drivers
S_0x15a0271b0 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a021b60 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05f260 .functor BUFZ 32, v0x15a027820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a0274c0_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a027570_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a027610_0 .net "data_in", 31 0, v0x15a02e990_0;  alias, 1 drivers
v0x15a0276c0_0 .net "data_out", 31 0, L_0x15a05f260;  alias, 1 drivers
v0x15a027750_0 .net "data_out_wire", 31 0, v0x15a027820_0;  1 drivers
v0x15a027820_0 .var "data_reg", 31 0;
L_0x140040b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a0278d0_0 .net "default_val", 31 0, L_0x140040b08;  1 drivers
v0x15a027980_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a027ab0 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a027c70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05f520 .functor BUFZ 32, v0x15a028120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a027e30_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a027ee0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a027f70_0 .net "data_in", 31 0, L_0x15a05d270;  alias, 1 drivers
v0x15a028000_0 .net "data_out", 31 0, L_0x15a05f520;  alias, 1 drivers
v0x15a028090_0 .net "data_out_wire", 31 0, v0x15a028120_0;  1 drivers
v0x15a028120_0 .var "data_reg", 31 0;
L_0x140040b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a0281d0_0 .net "default_val", 31 0, L_0x140040b98;  1 drivers
v0x15a028280_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a028390 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x15a028570 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x15a05fc80 .functor BUFZ 3, v0x15a028a40_0, C4<000>, C4<000>, C4<000>;
v0x15a028730_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a028800_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a028890_0 .net "data_in", 2 0, L_0x15a05dbf0;  alias, 1 drivers
v0x15a028920_0 .net "data_out", 2 0, L_0x15a05fc80;  alias, 1 drivers
v0x15a0289b0_0 .net "data_out_wire", 2 0, v0x15a028a40_0;  1 drivers
v0x15a028a40_0 .var "data_reg", 2 0;
L_0x140040d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15a028af0_0 .net "default_val", 2 0, L_0x140040d00;  1 drivers
v0x15a028ba0_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a028ce0 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a028ea0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05fb20 .functor BUFZ 1, v0x15a029360_0, C4<0>, C4<0>, C4<0>;
v0x15a029030_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a0290d0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a029170_0 .net "data_in", 0 0, L_0x15a05e6e0;  alias, 1 drivers
v0x15a029200_0 .net "data_out", 0 0, L_0x15a05fb20;  alias, 1 drivers
v0x15a029290_0 .net "data_out_wire", 0 0, v0x15a029360_0;  1 drivers
v0x15a029360_0 .var "data_reg", 0 0;
L_0x140040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a0293f0_0 .net "default_val", 0 0, L_0x140040cb8;  1 drivers
v0x15a0294a0_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a0295c0 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a0297c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05f820 .functor BUFZ 1, v0x15a029d20_0, C4<0>, C4<0>, C4<0>;
v0x15a029950_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a0299e0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a029b70_0 .net "data_in", 0 0, L_0x15a05deb0;  alias, 1 drivers
v0x15a029c00_0 .net "data_out", 0 0, L_0x15a05f820;  alias, 1 drivers
v0x15a029c90_0 .net "data_out_wire", 0 0, v0x15a029d20_0;  1 drivers
v0x15a029d20_0 .var "data_reg", 0 0;
L_0x140040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a029db0_0 .net "default_val", 0 0, L_0x140040c28;  1 drivers
v0x15a029e60_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a029fe0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a028c30 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05f3c0 .functor BUFZ 32, v0x15a02a620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a02a310_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a02a3b0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a02a450_0 .net "data_in", 31 0, L_0x15a05d190;  alias, 1 drivers
v0x15a02a4e0_0 .net "data_out", 31 0, L_0x15a05f3c0;  alias, 1 drivers
v0x15a02a570_0 .net "data_out_wire", 31 0, v0x15a02a620_0;  1 drivers
v0x15a02a620_0 .var "data_reg", 31 0;
L_0x140040b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a02a6d0_0 .net "default_val", 31 0, L_0x140040b50;  1 drivers
v0x15a02a780_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a02a8a0 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15a02aa60 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x15a05fde0 .functor BUFZ 5, v0x15a02af00_0, C4<00000>, C4<00000>, C4<00000>;
v0x15a02abf0_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a02ac90_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a02ad30_0 .net "data_in", 4 0, L_0x15a05d5f0;  alias, 1 drivers
v0x15a02adc0_0 .net "data_out", 4 0, L_0x15a05fde0;  alias, 1 drivers
v0x15a02ae50_0 .net "data_out_wire", 4 0, v0x15a02af00_0;  1 drivers
v0x15a02af00_0 .var "data_reg", 4 0;
L_0x140040d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15a02afb0_0 .net "default_val", 4 0, L_0x140040d48;  1 drivers
v0x15a02b060_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a02b180 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x15a02b340 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x15a05ffd0 .functor BUFZ 2, v0x15a02b7e0_0, C4<00>, C4<00>, C4<00>;
v0x15a02b4d0_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a02b570_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a02b610_0 .net "data_in", 1 0, L_0x15a05dd50;  alias, 1 drivers
v0x15a02b6a0_0 .net "data_out", 1 0, L_0x15a05ffd0;  alias, 1 drivers
v0x15a02b730_0 .net "data_out_wire", 1 0, v0x15a02b7e0_0;  1 drivers
v0x15a02b7e0_0 .var "data_reg", 1 0;
L_0x140040d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a02b890_0 .net "default_val", 1 0, L_0x140040d90;  1 drivers
v0x15a02b940_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a02ba60 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a029780 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05f9c0 .functor BUFZ 1, v0x15a02c1d0_0, C4<0>, C4<0>, C4<0>;
v0x15a02bdf0_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a02bf90_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a02c020_0 .net "data_in", 0 0, L_0x15a05e010;  alias, 1 drivers
v0x15a02c0b0_0 .net "data_out", 0 0, L_0x15a05f9c0;  alias, 1 drivers
v0x15a02c140_0 .net "data_out_wire", 0 0, v0x15a02c1d0_0;  1 drivers
v0x15a02c1d0_0 .var "data_reg", 0 0;
L_0x140040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a02c260_0 .net "default_val", 0 0, L_0x140040c70;  1 drivers
v0x15a02c2f0_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a02c4e0 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x15a026c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a02c650 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05f680 .functor BUFZ 32, v0x15a02cae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a02c7e0_0 .net "bubble", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a02c870_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a02c910_0 .net "data_in", 31 0, L_0x15a038390;  alias, 1 drivers
v0x15a02c9a0_0 .net "data_out", 31 0, L_0x15a05f680;  alias, 1 drivers
v0x15a02ca30_0 .net "data_out_wire", 31 0, v0x15a02cae0_0;  1 drivers
v0x15a02cae0_0 .var "data_reg", 31 0;
L_0x140040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a02cb90_0 .net "default_val", 31 0, L_0x140040be0;  1 drivers
v0x15a02cc40_0 .net "stall", 0 0, L_0x140041210;  alias, 1 drivers
S_0x15a02e280 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x15a05f090 .functor BUFZ 32, v0x15a02e990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15a038390 .functor BUFZ 32, L_0x15a05eb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a030e00_0 .net "alu_result", 31 0, v0x15a02e990_0;  alias, 1 drivers
v0x15a030eb0_0 .net "alu_result_wire", 31 0, L_0x15a05f090;  1 drivers
v0x15a030f50_0 .net "alu_src1", 0 0, L_0x15a05e2f0;  alias, 1 drivers
v0x15a030fe0_0 .net "alu_src2", 0 0, L_0x15a05e840;  alias, 1 drivers
v0x15a031070_0 .net "alu_type", 3 0, L_0x15a05da90;  alias, 1 drivers
v0x15a031140_0 .net "imm", 31 0, L_0x15a05d270;  alias, 1 drivers
v0x15a0311d0_0 .net "less_than", 0 0, v0x15a02eb30_0;  1 drivers
v0x15a031280_0 .net "op1", 31 0, L_0x15a05ed20;  1 drivers
v0x15a031350_0 .net "op2", 31 0, L_0x15a05eeb0;  1 drivers
v0x15a031460_0 .net "pc", 31 0, L_0x15a05d0b0;  alias, 1 drivers
o0x14000c2d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a0314f0_0 .net "pc_src", 0 0, o0x14000c2d0;  0 drivers
v0x15a031580_0 .net "reg_write_data_mem", 31 0, L_0x15a060830;  alias, 1 drivers
v0x15a031610_0 .net "reg_write_data_wb", 31 0, v0x15a054f30_0;  alias, 1 drivers
v0x15a0316a0_0 .net "rs1_data", 31 0, L_0x15a05d350;  alias, 1 drivers
v0x15a031780_0 .net "rs1_data_new", 31 0, L_0x15a05ea90;  1 drivers
v0x15a031820_0 .net "rs1_fwd_ex", 1 0, v0x15a0324d0_0;  alias, 1 drivers
v0x15a0318f0_0 .net "rs2_data", 31 0, L_0x15a05d490;  alias, 1 drivers
v0x15a031ac0_0 .net "rs2_data_ex_new", 31 0, L_0x15a038390;  alias, 1 drivers
v0x15a031b50_0 .net "rs2_data_new", 31 0, L_0x15a05eb80;  1 drivers
v0x15a031be0_0 .net "rs2_fwd_ex", 1 0, v0x15a032610_0;  alias, 1 drivers
v0x15a031c70_0 .net "zero", 0 0, v0x15a02ec00_0;  1 drivers
S_0x15a02e5b0 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x15a02e280;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x15a02e830_0 .net "alu_in1", 31 0, L_0x15a05ed20;  alias, 1 drivers
v0x15a02e8e0_0 .net "alu_in2", 31 0, L_0x15a05eeb0;  alias, 1 drivers
v0x15a02e990_0 .var "alu_result", 31 0;
v0x15a02ea80_0 .net "alu_type", 3 0, L_0x15a05da90;  alias, 1 drivers
v0x15a02eb30_0 .var "less_than", 0 0;
v0x15a02ec00_0 .var "zero", 0 0;
E_0x15a02e7e0 .event edge, v0x15a02ea80_0, v0x15a02e830_0, v0x15a02e8e0_0, v0x15a027610_0;
S_0x15a02ed20 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x15a02e280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x15a05ea90 .functor BUFZ 32, v0x15a02f560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15a05eb80 .functor BUFZ 32, v0x15a02fc50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15a05ec70 .functor XNOR 1, L_0x15a05e2f0, L_0x140040a78, C4<0>, C4<0>;
L_0x140040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15a05ee00 .functor XNOR 1, L_0x15a05e840, L_0x140040ac0, C4<0>, C4<0>;
v0x15a02fe50_0 .net/2u *"_ivl_10", 0 0, L_0x140040ac0;  1 drivers
v0x15a02fef0_0 .net *"_ivl_12", 0 0, L_0x15a05ee00;  1 drivers
v0x15a02ff90_0 .net/2u *"_ivl_4", 0 0, L_0x140040a78;  1 drivers
v0x15a030020_0 .net *"_ivl_6", 0 0, L_0x15a05ec70;  1 drivers
v0x15a0300c0_0 .net "alu_src1", 0 0, L_0x15a05e2f0;  alias, 1 drivers
v0x15a0301a0_0 .net "alu_src2", 0 0, L_0x15a05e840;  alias, 1 drivers
v0x15a030240_0 .net "data_op1", 31 0, v0x15a02f560_0;  1 drivers
v0x15a0302e0_0 .net "data_op2", 31 0, v0x15a02fc50_0;  1 drivers
v0x15a030390_0 .net "fwd_ex1", 1 0, v0x15a0324d0_0;  alias, 1 drivers
v0x15a0304c0_0 .net "fwd_ex2", 1 0, v0x15a032610_0;  alias, 1 drivers
v0x15a030550_0 .net "imm", 31 0, L_0x15a05d270;  alias, 1 drivers
v0x15a030620_0 .net "op1", 31 0, L_0x15a05ed20;  alias, 1 drivers
v0x15a0306b0_0 .net "op2", 31 0, L_0x15a05eeb0;  alias, 1 drivers
v0x15a030760_0 .net "pc", 31 0, L_0x15a05d0b0;  alias, 1 drivers
v0x15a0307f0_0 .net "reg_write_data_mem", 31 0, L_0x15a060830;  alias, 1 drivers
v0x15a0308d0_0 .net "reg_write_data_wb", 31 0, v0x15a054f30_0;  alias, 1 drivers
v0x15a0309b0_0 .net "rs1_data", 31 0, L_0x15a05d350;  alias, 1 drivers
v0x15a030b40_0 .net "rs1_data_new", 31 0, L_0x15a05ea90;  alias, 1 drivers
v0x15a030bd0_0 .net "rs2_data", 31 0, L_0x15a05d490;  alias, 1 drivers
v0x15a030c60_0 .net "rs2_data_new", 31 0, L_0x15a05eb80;  alias, 1 drivers
L_0x15a05ed20 .functor MUXZ 32, L_0x15a05d0b0, v0x15a02f560_0, L_0x15a05ec70, C4<>;
L_0x15a05eeb0 .functor MUXZ 32, L_0x15a05d270, v0x15a02fc50_0, L_0x15a05ee00, C4<>;
S_0x15a02f0a0 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x15a02ed20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x15a02f330_0 .net "Data_EX", 31 0, L_0x15a05d350;  alias, 1 drivers
v0x15a02f3f0_0 .net "Data_MEM", 31 0, L_0x15a060830;  alias, 1 drivers
v0x15a02f4a0_0 .net "Data_WB", 31 0, v0x15a054f30_0;  alias, 1 drivers
v0x15a02f560_0 .var "Data_out", 31 0;
v0x15a02f610_0 .net "fwd_ex", 1 0, v0x15a0324d0_0;  alias, 1 drivers
E_0x15a02f2e0 .event edge, v0x15a02f610_0, v0x15a02f330_0, v0x15a02f3f0_0, v0x15a02f4a0_0;
S_0x15a02f780 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x15a02ed20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x15a02fa10_0 .net "Data_EX", 31 0, L_0x15a05d490;  alias, 1 drivers
v0x15a02fac0_0 .net "Data_MEM", 31 0, L_0x15a060830;  alias, 1 drivers
v0x15a02fb80_0 .net "Data_WB", 31 0, v0x15a054f30_0;  alias, 1 drivers
v0x15a02fc50_0 .var "Data_out", 31 0;
v0x15a02fce0_0 .net "fwd_ex", 1 0, v0x15a032610_0;  alias, 1 drivers
E_0x15a02f9c0 .event edge, v0x15a02fce0_0, v0x15a02fa10_0, v0x15a02f3f0_0, v0x15a02f4a0_0;
S_0x15a031e30 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x15a032160_0 .net "rd_mem", 4 0, L_0x15a05fde0;  alias, 1 drivers
v0x15a032250_0 .net "rd_wb", 4 0, L_0x15a062d40;  alias, 1 drivers
v0x15a0322e0_0 .net "reg_write_mem", 0 0, L_0x15a05f9c0;  alias, 1 drivers
v0x15a032370_0 .net "reg_write_wb", 0 0, L_0x15a062ea0;  alias, 1 drivers
v0x15a032400_0 .net "rs1_ex", 4 0, L_0x15a05d750;  alias, 1 drivers
v0x15a0324d0_0 .var "rs1_fwd_ex", 1 0;
v0x15a032560_0 .net "rs2_ex", 4 0, L_0x15a05d8f0;  alias, 1 drivers
v0x15a032610_0 .var "rs2_fwd_ex", 1 0;
E_0x15a0320f0/0 .event edge, v0x15a02c0b0_0, v0x15a02adc0_0, v0x15a032400_0, v0x15a032370_0;
E_0x15a0320f0/1 .event edge, v0x15a032250_0, v0x15a032560_0;
E_0x15a0320f0 .event/or E_0x15a0320f0/0, E_0x15a0320f0/1;
S_0x15a032770 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x15a032ac0_0 .net "branch_id", 0 0, L_0x15a05ccd0;  alias, 1 drivers
v0x15a032b60_0 .net "jal_id", 0 0, L_0x15a05cdc0;  alias, 1 drivers
v0x15a032c00_0 .net "jalr_id", 0 0, L_0x15a05ce80;  alias, 1 drivers
v0x15a032c90_0 .net "rd_mem", 4 0, L_0x15a05fde0;  alias, 1 drivers
v0x15a032d30_0 .net "reg_write_mem", 0 0, L_0x15a05f9c0;  alias, 1 drivers
v0x15a032e00_0 .var "rs1_fwd_id", 1 0;
v0x15a032eb0_0 .net "rs1_id", 4 0, L_0x15a05a880;  alias, 1 drivers
v0x15a032f60_0 .var "rs2_fwd_id", 1 0;
v0x15a033010_0 .net "rs2_id", 4 0, L_0x15a05a900;  alias, 1 drivers
E_0x15a032a60/0 .event edge, v0x15a02c0b0_0, v0x15a032ac0_0, v0x15a02adc0_0, v0x15a032eb0_0;
E_0x15a032a60/1 .event edge, v0x15a032c00_0, v0x15a033010_0;
E_0x15a032a60 .event/or E_0x15a032a60/0, E_0x15a032a60/1;
S_0x15a033200 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "miss";
    .port_info 13 /OUTPUT 1 "stall_if";
    .port_info 14 /OUTPUT 1 "bubble_if";
    .port_info 15 /OUTPUT 1 "stall_id";
    .port_info 16 /OUTPUT 1 "bubble_id";
    .port_info 17 /OUTPUT 1 "stall_ex";
    .port_info 18 /OUTPUT 1 "bubble_ex";
    .port_info 19 /OUTPUT 1 "stall_mem";
    .port_info 20 /OUTPUT 1 "bubble_mem";
    .port_info 21 /OUTPUT 1 "stall_wb";
    .port_info 22 /OUTPUT 1 "bubble_wb";
L_0x15a062f50 .functor OR 1, L_0x15a05ccd0, L_0x15a05ce80, C4<0>, C4<0>;
L_0x15a063280 .functor OR 1, L_0x15a063000, L_0x15a0630c0, C4<0>, C4<0>;
L_0x15a063330 .functor AND 1, L_0x15a05e010, L_0x15a063280, C4<1>, C4<1>;
L_0x15a063740 .functor OR 1, L_0x15a0633e0, L_0x15a0635a0, C4<0>, C4<0>;
L_0x15a0637b0 .functor AND 1, L_0x15a05fb20, L_0x15a063740, C4<1>, C4<1>;
L_0x15a063960 .functor OR 1, L_0x15a063330, L_0x15a0637b0, C4<0>, C4<0>;
L_0x15a0639d0 .functor AND 1, L_0x15a062f50, L_0x15a063960, C4<1>, C4<1>;
L_0x15a063b00 .functor OR 1, L_0x15a0639d0, L_0x15a061b90, C4<0>, C4<0>;
L_0x15a063c30 .functor OR 1, L_0x15a05ccd0, L_0x15a05ce80, C4<0>, C4<0>;
L_0x15a049790 .functor OR 1, L_0x15a063c30, L_0x15a05cdc0, C4<0>, C4<0>;
L_0x15a063ea0 .functor BUFZ 1, L_0x15a063b00, C4<0>, C4<0>, C4<0>;
L_0x15a063ff0 .functor BUFZ 1, L_0x15a063b00, C4<0>, C4<0>, C4<0>;
L_0x15a05e420 .functor BUFZ 1, L_0x15a049790, C4<0>, C4<0>, C4<0>;
L_0x15a049030 .functor BUFZ 1, L_0x15a063b00, C4<0>, C4<0>, C4<0>;
v0x15a033660_0 .net *"_ivl_1", 0 0, L_0x15a062f50;  1 drivers
v0x15a0336f0_0 .net *"_ivl_10", 0 0, L_0x15a0633e0;  1 drivers
v0x15a033780_0 .net *"_ivl_12", 0 0, L_0x15a0635a0;  1 drivers
v0x15a033830_0 .net *"_ivl_15", 0 0, L_0x15a063740;  1 drivers
v0x15a0338c0_0 .net *"_ivl_17", 0 0, L_0x15a0637b0;  1 drivers
v0x15a0339a0_0 .net *"_ivl_19", 0 0, L_0x15a063960;  1 drivers
v0x15a033a40_0 .net *"_ivl_2", 0 0, L_0x15a063000;  1 drivers
v0x15a033ae0_0 .net *"_ivl_21", 0 0, L_0x15a0639d0;  1 drivers
v0x15a033b80_0 .net *"_ivl_25", 0 0, L_0x15a063c30;  1 drivers
v0x15a033c90_0 .net *"_ivl_4", 0 0, L_0x15a0630c0;  1 drivers
v0x15a033d20_0 .net *"_ivl_7", 0 0, L_0x15a063280;  1 drivers
v0x15a033dc0_0 .net *"_ivl_9", 0 0, L_0x15a063330;  1 drivers
v0x15a033e60_0 .net "branch_id", 0 0, L_0x15a05ccd0;  alias, 1 drivers
v0x15a033f10_0 .net "bubble", 0 0, L_0x15a049790;  1 drivers
v0x15a033fa0_0 .net "bubble_ex", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a034030_0 .net "bubble_id", 0 0, L_0x15a05e420;  alias, 1 drivers
v0x15a0340c0_0 .net "bubble_if", 0 0, L_0x1400412a0;  alias, 1 drivers
v0x15a034250_0 .net "bubble_mem", 0 0, L_0x1400412e8;  alias, 1 drivers
v0x15a0342e0_0 .net "bubble_wb", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a034370_0 .net "jal_id", 0 0, L_0x15a05cdc0;  alias, 1 drivers
v0x15a034420_0 .net "jalr_id", 0 0, L_0x15a05ce80;  alias, 1 drivers
v0x15a0344b0_0 .net "mem_read_ex", 0 0, L_0x15a05e6e0;  alias, 1 drivers
v0x15a034540_0 .net "mem_read_mem", 0 0, L_0x15a05fb20;  alias, 1 drivers
v0x15a0345d0_0 .net "miss", 0 0, L_0x15a061b90;  alias, 1 drivers
v0x15a034660_0 .net "pc_src_id", 0 0, v0x15a046e60_0;  alias, 1 drivers
v0x15a0346f0_0 .net "rd_ex", 4 0, L_0x15a05d5f0;  alias, 1 drivers
v0x15a0347c0_0 .net "rd_mem", 4 0, L_0x15a05fde0;  alias, 1 drivers
v0x15a0348d0_0 .net "reg_write_ex", 0 0, L_0x15a05e010;  alias, 1 drivers
v0x15a034960_0 .net "rs1_id", 4 0, L_0x15a05a880;  alias, 1 drivers
v0x15a0349f0_0 .net "rs2_id", 4 0, L_0x15a05a900;  alias, 1 drivers
v0x15a034a80_0 .net "rst", 0 0, v0x15a05a130_0;  alias, 1 drivers
v0x15a034b50_0 .net "stall", 0 0, L_0x15a063b00;  1 drivers
v0x15a034be0_0 .net "stall_ex", 0 0, L_0x1400411c8;  alias, 1 drivers
v0x15a034150_0 .net "stall_id", 0 0, L_0x15a063ff0;  alias, 1 drivers
v0x15a034e70_0 .net "stall_if", 0 0, L_0x15a063ea0;  alias, 1 drivers
v0x15a034f00_0 .net "stall_mem", 0 0, L_0x140041210;  alias, 1 drivers
v0x15a034f90_0 .net "stall_wb", 0 0, L_0x140041258;  alias, 1 drivers
L_0x15a063000 .cmp/eq 5, L_0x15a05d5f0, L_0x15a05a880;
L_0x15a0630c0 .cmp/eq 5, L_0x15a05d5f0, L_0x15a05a900;
L_0x15a0633e0 .cmp/eq 5, L_0x15a05fde0, L_0x15a05a880;
L_0x15a0635a0 .cmp/eq 5, L_0x15a05fde0, L_0x15a05a900;
S_0x15a035210 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x15a040530_0 .net "alu_src1_ex", 0 0, L_0x15a05e2f0;  alias, 1 drivers
v0x15a0405c0_0 .net "alu_src1_id", 0 0, v0x15a042e90_0;  alias, 1 drivers
v0x15a040650_0 .net "alu_src2_ex", 0 0, L_0x15a05e840;  alias, 1 drivers
v0x15a040700_0 .net "alu_src2_id", 0 0, v0x15a042f80_0;  alias, 1 drivers
v0x15a0407b0_0 .net "alu_type_ex", 3 0, L_0x15a05da90;  alias, 1 drivers
v0x15a040880_0 .net "alu_type_id", 3 0, v0x15a043050_0;  alias, 1 drivers
v0x15a040910_0 .net "branch_ex", 0 0, L_0x15a05e5a0;  1 drivers
v0x15a0409a0_0 .net "branch_id", 0 0, L_0x15a05ccd0;  alias, 1 drivers
v0x15a040a30_0 .net "bubble_ex", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a040b40_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a040bd0_0 .net "imm_ex", 31 0, L_0x15a05d270;  alias, 1 drivers
v0x15a040c60_0 .net "imm_id", 31 0, v0x15a045e90_0;  alias, 1 drivers
v0x15a040d10_0 .net "instr_funct3_ex", 2 0, L_0x15a05dbf0;  alias, 1 drivers
v0x15a040da0_0 .net "instr_funct3_id", 2 0, L_0x15a05cef0;  alias, 1 drivers
v0x15a040e30_0 .net "jal_ex", 0 0, L_0x15a05e9a0;  1 drivers
v0x15a040ec0_0 .net "jal_id", 0 0, L_0x15a05cdc0;  alias, 1 drivers
v0x15a040f50_0 .net "jalr_ex", 0 0, L_0x15a05e170;  1 drivers
v0x15a041100_0 .net "jalr_id", 0 0, L_0x15a05ce80;  alias, 1 drivers
v0x15a041190_0 .net "mem_read_ex", 0 0, L_0x15a05e6e0;  alias, 1 drivers
v0x15a041220_0 .net "mem_read_id", 0 0, v0x15a043ed0_0;  alias, 1 drivers
v0x15a0412d0_0 .net "mem_write_ex", 0 0, L_0x15a05deb0;  alias, 1 drivers
v0x15a041360_0 .net "mem_write_id", 0 0, v0x15a043fe0_0;  alias, 1 drivers
v0x15a0413f0_0 .net "pc_ex", 31 0, L_0x15a05d0b0;  alias, 1 drivers
v0x15a041480_0 .net "pc_id", 31 0, L_0x15a05a560;  alias, 1 drivers
v0x15a041510_0 .net "pc_plus4_ex", 31 0, L_0x15a05d190;  alias, 1 drivers
v0x15a0415a0_0 .net "pc_plus4_id", 31 0, L_0x15a05a6e0;  alias, 1 drivers
v0x15a041650_0 .net "rd_ex", 4 0, L_0x15a05d5f0;  alias, 1 drivers
v0x15a041760_0 .net "rd_id", 4 0, L_0x15a05a790;  alias, 1 drivers
v0x15a041810_0 .net "reg_src_ex", 1 0, L_0x15a05dd50;  alias, 1 drivers
v0x15a0418a0_0 .net "reg_src_id", 1 0, v0x15a044140_0;  alias, 1 drivers
v0x15a041930_0 .net "reg_write_ex", 0 0, L_0x15a05e010;  alias, 1 drivers
v0x15a041a40_0 .net "reg_write_id", 0 0, v0x15a0442a0_0;  alias, 1 drivers
v0x15a041ad0_0 .net "rs1_data_ex", 31 0, L_0x15a05d350;  alias, 1 drivers
v0x15a041d60_0 .net "rs1_data_id", 31 0, L_0x15a05caf0;  alias, 1 drivers
v0x15a041df0_0 .net "rs1_ex", 4 0, L_0x15a05d750;  alias, 1 drivers
v0x15a041e80_0 .net "rs1_id", 4 0, L_0x15a05a880;  alias, 1 drivers
v0x15a041f10_0 .net "rs2_data_ex", 31 0, L_0x15a05d490;  alias, 1 drivers
v0x15a041fa0_0 .net "rs2_data_id", 31 0, L_0x15a05cbe0;  alias, 1 drivers
v0x15a042050_0 .net "rs2_ex", 4 0, L_0x15a05d8f0;  alias, 1 drivers
v0x15a0420e0_0 .net "rs2_id", 4 0, L_0x15a05a900;  alias, 1 drivers
v0x15a042170_0 .net "stall_ex", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a035890 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a035a50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05e2f0 .functor BUFZ 1, v0x15a035ea0_0, C4<0>, C4<0>, C4<0>;
v0x15a035b70_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a035c20_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a035cb0_0 .net "data_in", 0 0, v0x15a042e90_0;  alias, 1 drivers
v0x15a035d40_0 .net "data_out", 0 0, L_0x15a05e2f0;  alias, 1 drivers
v0x15a035dd0_0 .net "data_out_wire", 0 0, v0x15a035ea0_0;  1 drivers
v0x15a035ea0_0 .var "data_reg", 0 0;
L_0x140040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a035f40_0 .net "default_val", 0 0, L_0x140040910;  1 drivers
v0x15a035ff0_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a036100 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a0362d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05e840 .functor BUFZ 1, v0x15a036910_0, C4<0>, C4<0>, C4<0>;
v0x15a036490_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a036560_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a029a70_0 .net "data_in", 0 0, v0x15a042f80_0;  alias, 1 drivers
v0x15a0367f0_0 .net "data_out", 0 0, L_0x15a05e840;  alias, 1 drivers
v0x15a036880_0 .net "data_out_wire", 0 0, v0x15a036910_0;  1 drivers
v0x15a036910_0 .var "data_reg", 0 0;
L_0x1400409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a0369a0_0 .net "default_val", 0 0, L_0x1400409e8;  1 drivers
v0x15a036a30_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a036b50 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x15a036d10 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x15a05da90 .functor BUFZ 4, v0x15a0371e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x15a036ed0_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a036f60_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a036ff0_0 .net "data_in", 3 0, v0x15a043050_0;  alias, 1 drivers
v0x15a037080_0 .net "data_out", 3 0, L_0x15a05da90;  alias, 1 drivers
v0x15a037110_0 .net "data_out_wire", 3 0, v0x15a0371e0_0;  1 drivers
v0x15a0371e0_0 .var "data_reg", 3 0;
L_0x140040760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15a037280_0 .net "default_val", 3 0, L_0x140040760;  1 drivers
v0x15a037330_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a037450 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a037610 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05e5a0 .functor BUFZ 1, v0x15a037b10_0, C4<0>, C4<0>, C4<0>;
v0x15a0377a0_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a037840_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a0378e0_0 .net "data_in", 0 0, L_0x15a05ccd0;  alias, 1 drivers
v0x15a0379b0_0 .net "data_out", 0 0, L_0x15a05e5a0;  alias, 1 drivers
v0x15a037a40_0 .net "data_out_wire", 0 0, v0x15a037b10_0;  1 drivers
v0x15a037b10_0 .var "data_reg", 0 0;
L_0x140040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a037bb0_0 .net "default_val", 0 0, L_0x140040958;  1 drivers
v0x15a037c60_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a037de0 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a037fa0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05d270 .functor BUFZ 32, v0x15a0384a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a038130_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a0381d0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a038270_0 .net "data_in", 31 0, v0x15a045e90_0;  alias, 1 drivers
v0x15a038300_0 .net "data_out", 31 0, L_0x15a05d270;  alias, 1 drivers
v0x15a038410_0 .net "data_out_wire", 31 0, v0x15a0384a0_0;  1 drivers
v0x15a0384a0_0 .var "data_reg", 31 0;
L_0x1400405b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a038530_0 .net "default_val", 31 0, L_0x1400405b0;  1 drivers
v0x15a0385d0_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a0386f0 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x15a0388b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x15a05dbf0 .functor BUFZ 3, v0x15a038d70_0, C4<000>, C4<000>, C4<000>;
v0x15a038a40_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a038ae0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a038b80_0 .net "data_in", 2 0, L_0x15a05cef0;  alias, 1 drivers
v0x15a038c10_0 .net "data_out", 2 0, L_0x15a05dbf0;  alias, 1 drivers
v0x15a038ca0_0 .net "data_out_wire", 2 0, v0x15a038d70_0;  1 drivers
v0x15a038d70_0 .var "data_reg", 2 0;
L_0x1400407a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15a038e10_0 .net "default_val", 2 0, L_0x1400407a8;  1 drivers
v0x15a038ec0_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a038fe0 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a0391a0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05e9a0 .functor BUFZ 1, v0x15a039660_0, C4<0>, C4<0>, C4<0>;
v0x15a039330_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a0393d0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a039470_0 .net "data_in", 0 0, L_0x15a05cdc0;  alias, 1 drivers
v0x15a039500_0 .net "data_out", 0 0, L_0x15a05e9a0;  alias, 1 drivers
v0x15a039590_0 .net "data_out_wire", 0 0, v0x15a039660_0;  1 drivers
v0x15a039660_0 .var "data_reg", 0 0;
L_0x140040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a039700_0 .net "default_val", 0 0, L_0x140040a30;  1 drivers
v0x15a0397b0_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a0398d0 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a039a90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05e170 .functor BUFZ 1, v0x15a03a000_0, C4<0>, C4<0>, C4<0>;
v0x15a039c20_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a039dc0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a039e50_0 .net "data_in", 0 0, L_0x15a05ce80;  alias, 1 drivers
v0x15a039ee0_0 .net "data_out", 0 0, L_0x15a05e170;  alias, 1 drivers
v0x15a039f70_0 .net "data_out_wire", 0 0, v0x15a03a000_0;  1 drivers
v0x15a03a000_0 .var "data_reg", 0 0;
L_0x1400408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a03a090_0 .net "default_val", 0 0, L_0x1400408c8;  1 drivers
v0x15a03a120_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03a320 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a036ac0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05e6e0 .functor BUFZ 1, v0x15a03a950_0, C4<0>, C4<0>, C4<0>;
v0x15a03a660_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03a6f0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03a790_0 .net "data_in", 0 0, v0x15a043ed0_0;  alias, 1 drivers
v0x15a03a820_0 .net "data_out", 0 0, L_0x15a05e6e0;  alias, 1 drivers
v0x15a03a8b0_0 .net "data_out_wire", 0 0, v0x15a03a950_0;  1 drivers
v0x15a03a950_0 .var "data_reg", 0 0;
L_0x1400409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a03aa00_0 .net "default_val", 0 0, L_0x1400409a0;  1 drivers
v0x15a03aab0_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03abd0 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a03ad90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05deb0 .functor BUFZ 1, v0x15a03b250_0, C4<0>, C4<0>, C4<0>;
v0x15a03af20_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03afc0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03b060_0 .net "data_in", 0 0, v0x15a043fe0_0;  alias, 1 drivers
v0x15a03b0f0_0 .net "data_out", 0 0, L_0x15a05deb0;  alias, 1 drivers
v0x15a03b180_0 .net "data_out_wire", 0 0, v0x15a03b250_0;  1 drivers
v0x15a03b250_0 .var "data_reg", 0 0;
L_0x140040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a03b2f0_0 .net "default_val", 0 0, L_0x140040838;  1 drivers
v0x15a03b3a0_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03b4c0 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a03b680 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05d0b0 .functor BUFZ 32, v0x15a03bb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a03b810_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03b8b0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03b950_0 .net "data_in", 31 0, L_0x15a05a560;  alias, 1 drivers
v0x15a03b9e0_0 .net "data_out", 31 0, L_0x15a05d0b0;  alias, 1 drivers
v0x15a03ba70_0 .net "data_out_wire", 31 0, v0x15a03bb40_0;  1 drivers
v0x15a03bb40_0 .var "data_reg", 31 0;
L_0x140040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a03bbe0_0 .net "default_val", 31 0, L_0x140040520;  1 drivers
v0x15a03bc90_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03bdb0 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a03bf70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05d190 .functor BUFZ 32, v0x15a03c430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a03c100_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03c1a0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03c240_0 .net "data_in", 31 0, L_0x15a05a6e0;  alias, 1 drivers
v0x15a03c2d0_0 .net "data_out", 31 0, L_0x15a05d190;  alias, 1 drivers
v0x15a03c360_0 .net "data_out_wire", 31 0, v0x15a03c430_0;  1 drivers
v0x15a03c430_0 .var "data_reg", 31 0;
L_0x140040568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a03c4d0_0 .net "default_val", 31 0, L_0x140040568;  1 drivers
v0x15a03c580_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03c6a0 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15a03c860 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x15a05d5f0 .functor BUFZ 5, v0x15a03ccf0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15a03c9f0_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03ca90_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03cb30_0 .net "data_in", 4 0, L_0x15a05a790;  alias, 1 drivers
v0x15a03cbc0_0 .net "data_out", 4 0, L_0x15a05d5f0;  alias, 1 drivers
v0x15a03cc50_0 .net "data_out_wire", 4 0, v0x15a03ccf0_0;  1 drivers
v0x15a03ccf0_0 .var "data_reg", 4 0;
L_0x140040688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15a03cda0_0 .net "default_val", 4 0, L_0x140040688;  1 drivers
v0x15a03ce50_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03cf70 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x15a03d130 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x15a05dd50 .functor BUFZ 2, v0x15a03d5f0_0, C4<00>, C4<00>, C4<00>;
v0x15a03d2c0_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03d360_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03d400_0 .net "data_in", 1 0, v0x15a044140_0;  alias, 1 drivers
v0x15a03d490_0 .net "data_out", 1 0, L_0x15a05dd50;  alias, 1 drivers
v0x15a03d520_0 .net "data_out_wire", 1 0, v0x15a03d5f0_0;  1 drivers
v0x15a03d5f0_0 .var "data_reg", 1 0;
L_0x1400407f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a03d690_0 .net "default_val", 1 0, L_0x1400407f0;  1 drivers
v0x15a03d740_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03d860 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a03da20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a05e010 .functor BUFZ 1, v0x15a03deb0_0, C4<0>, C4<0>, C4<0>;
v0x15a03dbb0_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03dc50_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03dcf0_0 .net "data_in", 0 0, v0x15a0442a0_0;  alias, 1 drivers
v0x15a03dd80_0 .net "data_out", 0 0, L_0x15a05e010;  alias, 1 drivers
v0x15a03de10_0 .net "data_out_wire", 0 0, v0x15a03deb0_0;  1 drivers
v0x15a03deb0_0 .var "data_reg", 0 0;
L_0x140040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a03df60_0 .net "default_val", 0 0, L_0x140040880;  1 drivers
v0x15a03e010_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03e130 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15a03e2f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x15a05d750 .functor BUFZ 5, v0x15a03e8d0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15a03e480_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a039cc0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03e720_0 .net "data_in", 4 0, L_0x15a05a880;  alias, 1 drivers
v0x15a03e7b0_0 .net "data_out", 4 0, L_0x15a05d750;  alias, 1 drivers
v0x15a03e840_0 .net "data_out_wire", 4 0, v0x15a03e8d0_0;  1 drivers
v0x15a03e8d0_0 .var "data_reg", 4 0;
L_0x1400406d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15a03e960_0 .net "default_val", 4 0, L_0x1400406d0;  1 drivers
v0x15a03ea00_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03ec90 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a03ef00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05d350 .functor BUFZ 32, v0x15a03f2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a03f010_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03f0a0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a03f130_0 .net "data_in", 31 0, L_0x15a05caf0;  alias, 1 drivers
v0x15a03f1c0_0 .net "data_out", 31 0, L_0x15a05d350;  alias, 1 drivers
v0x15a03f250_0 .net "data_out_wire", 31 0, v0x15a03f2f0_0;  1 drivers
v0x15a03f2f0_0 .var "data_reg", 31 0;
L_0x1400405f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a03f3a0_0 .net "default_val", 31 0, L_0x1400405f8;  1 drivers
v0x15a03f450_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03f570 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15a03f730 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x15a05d8f0 .functor BUFZ 5, v0x15a03fa00_0, C4<00000>, C4<00000>, C4<00000>;
v0x15a03f8c0_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a03f960_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a0365f0_0 .net "data_in", 4 0, L_0x15a05a900;  alias, 1 drivers
v0x15a036680_0 .net "data_out", 4 0, L_0x15a05d8f0;  alias, 1 drivers
v0x15a036710_0 .net "data_out_wire", 4 0, v0x15a03fa00_0;  1 drivers
v0x15a03fa00_0 .var "data_reg", 4 0;
L_0x140040718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15a03fa90_0 .net "default_val", 4 0, L_0x140040718;  1 drivers
v0x15a03fb40_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a03fc60 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x15a035210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a03fe20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05d490 .functor BUFZ 32, v0x15a0402b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a03ffb0_0 .net "bubble", 0 0, L_0x15a049030;  alias, 1 drivers
v0x15a040050_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a0400f0_0 .net "data_in", 31 0, L_0x15a05cbe0;  alias, 1 drivers
v0x15a040180_0 .net "data_out", 31 0, L_0x15a05d490;  alias, 1 drivers
v0x15a040210_0 .net "data_out_wire", 31 0, v0x15a0402b0_0;  1 drivers
v0x15a0402b0_0 .var "data_reg", 31 0;
L_0x140040640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a040360_0 .net "default_val", 31 0, L_0x140040640;  1 drivers
v0x15a040410_0 .net "stall", 0 0, L_0x1400411c8;  alias, 1 drivers
S_0x15a042590 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x15a05a790 .functor BUFZ 5, v0x15a044210_0, C4<00000>, C4<00000>, C4<00000>;
L_0x15a05a880 .functor BUFZ 5, v0x15a044370_0, C4<00000>, C4<00000>, C4<00000>;
L_0x15a05a900 .functor BUFZ 5, v0x15a044400_0, C4<00000>, C4<00000>, C4<00000>;
L_0x15a05ab00 .functor OR 1, L_0x15a062ea0, L_0x15a05a9e0, C4<0>, C4<0>;
L_0x15a05ad10 .functor OR 1, L_0x15a05ab00, L_0x15a05abd0, C4<0>, C4<0>;
L_0x15a05caf0 .functor BUFZ 32, L_0x15a05b800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15a05cbe0 .functor BUFZ 32, L_0x15a05bd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15a05ccd0 .functor BUFZ 1, v0x15a043930_0, C4<0>, C4<0>, C4<0>;
L_0x15a05cdc0 .functor BUFZ 1, v0x15a043ce0_0, C4<0>, C4<0>, C4<0>;
L_0x15a05ce80 .functor BUFZ 1, v0x15a043d80_0, C4<0>, C4<0>, C4<0>;
L_0x15a05cef0 .functor BUFZ 3, v0x15a043c00_0, C4<000>, C4<000>, C4<000>;
v0x15a048760_0 .net "R_Addr1", 4 0, v0x15a044370_0;  1 drivers
v0x15a048810_0 .net "R_Addr2", 4 0, v0x15a044400_0;  1 drivers
v0x15a0488f0_0 .net "W_Addr", 4 0, v0x15a044210_0;  1 drivers
v0x15a048980_0 .net *"_ivl_11", 0 0, L_0x15a05ab00;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a048a10_0 .net/2u *"_ivl_12", 1 0, L_0x140040178;  1 drivers
v0x15a048b00_0 .net *"_ivl_14", 0 0, L_0x15a05abd0;  1 drivers
L_0x140040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a048ba0_0 .net/2u *"_ivl_6", 1 0, L_0x140040130;  1 drivers
v0x15a048c50_0 .net *"_ivl_8", 0 0, L_0x15a05a9e0;  1 drivers
v0x15a048cf0_0 .net "alu_src1", 0 0, v0x15a042e90_0;  alias, 1 drivers
v0x15a048e00_0 .net "alu_src2", 0 0, v0x15a042f80_0;  alias, 1 drivers
v0x15a048e90_0 .net "alu_type", 3 0, v0x15a043050_0;  alias, 1 drivers
v0x15a048fa0_0 .net "branch", 0 0, L_0x15a05ccd0;  alias, 1 drivers
v0x15a0490b0_0 .net "branch_inn", 0 0, v0x15a043930_0;  1 drivers
v0x15a049140_0 .net "branch_type", 2 0, L_0x15a05ae70;  1 drivers
v0x15a0491d0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a049260_0 .net "funct3_inn", 2 0, v0x15a043c00_0;  1 drivers
v0x15a0492f0_0 .net "imm", 31 0, v0x15a045e90_0;  alias, 1 drivers
v0x15a049480_0 .net "instr", 31 0, L_0x15a05a420;  alias, 1 drivers
v0x15a049510_0 .net "instr_funct3", 2 0, L_0x15a05cef0;  alias, 1 drivers
v0x15a0495e0_0 .net "jal", 0 0, L_0x15a05cdc0;  alias, 1 drivers
v0x15a049670_0 .net "jal_inn", 0 0, v0x15a043ce0_0;  1 drivers
v0x15a049700_0 .net "jalr", 0 0, L_0x15a05ce80;  alias, 1 drivers
v0x15a049810_0 .net "jalr_inn", 0 0, v0x15a043d80_0;  1 drivers
v0x15a0498a0_0 .net "less_than", 0 0, L_0x15a05c9d0;  1 drivers
v0x15a049970_0 .net "load_type", 2 0, L_0x15a05aee0;  1 drivers
v0x15a049a00_0 .net "mem_read", 0 0, v0x15a043ed0_0;  alias, 1 drivers
v0x15a049a90_0 .net "mem_write", 0 0, v0x15a043fe0_0;  alias, 1 drivers
v0x15a049b20_0 .net "new_pc", 31 0, v0x15a046b40_0;  alias, 1 drivers
v0x15a049bb0_0 .net "pc", 31 0, L_0x15a05a560;  alias, 1 drivers
v0x15a049c40_0 .net "pc_plus4", 31 0, L_0x15a05a6e0;  alias, 1 drivers
v0x15a049cd0_0 .net "pc_src", 0 0, v0x15a046e60_0;  alias, 1 drivers
v0x15a049da0_0 .net "rd", 4 0, L_0x15a05a790;  alias, 1 drivers
v0x15a049e70_0 .net "rd_wb", 4 0, L_0x15a062d40;  alias, 1 drivers
v0x15a0493c0_0 .net "reg_src", 1 0, v0x15a044140_0;  alias, 1 drivers
v0x15a04a100_0 .net "reg_write_data_mem", 31 0, L_0x15a060830;  alias, 1 drivers
v0x15a04a190_0 .net "reg_write_data_wb", 31 0, v0x15a054f30_0;  alias, 1 drivers
v0x15a04a220_0 .net "reg_write_enable", 0 0, L_0x15a05ad10;  1 drivers
v0x15a04a2b0_0 .net "reg_write_in", 0 0, L_0x15a062ea0;  alias, 1 drivers
v0x15a04a340_0 .net "reg_write_out", 0 0, v0x15a0442a0_0;  alias, 1 drivers
v0x15a04a3d0_0 .net "rs1", 4 0, L_0x15a05a880;  alias, 1 drivers
v0x15a04a4e0_0 .net "rs1_data", 31 0, L_0x15a05caf0;  alias, 1 drivers
v0x15a04a570_0 .net "rs1_data_new", 31 0, L_0x15a05bfd0;  1 drivers
v0x15a04a600_0 .net "rs1_data_old", 31 0, L_0x15a05b800;  1 drivers
v0x15a04a6d0_0 .net "rs1_fwd_id", 1 0, v0x15a032e00_0;  alias, 1 drivers
v0x15a04a7a0_0 .net "rs2", 4 0, L_0x15a05a900;  alias, 1 drivers
v0x15a04a8b0_0 .net "rs2_data", 31 0, L_0x15a05cbe0;  alias, 1 drivers
v0x15a04a940_0 .net "rs2_data_new", 31 0, L_0x15a05c210;  1 drivers
v0x15a04aa10_0 .net "rs2_data_old", 31 0, L_0x15a05bd90;  1 drivers
v0x15a04aae0_0 .net "rs2_fwd_id", 1 0, v0x15a032f60_0;  alias, 1 drivers
v0x15a04abb0_0 .net "store_type", 2 0, L_0x15a05afd0;  1 drivers
v0x15a04ac40_0 .net "zero", 0 0, L_0x15a05c470;  1 drivers
L_0x15a05a9e0 .cmp/ne 2, v0x15a032e00_0, L_0x140040130;
L_0x15a05abd0 .cmp/ne 2, v0x15a032f60_0, L_0x140040178;
S_0x15a042b00 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x15a042590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x15a042d20_0 .net "R_Data1", 31 0, L_0x15a05bfd0;  alias, 1 drivers
v0x15a042de0_0 .net "R_Data2", 31 0, L_0x15a05c210;  alias, 1 drivers
v0x15a042e90_0 .var "alu_src1", 0 0;
v0x15a042f80_0 .var "alu_src2", 0 0;
v0x15a043050_0 .var "alu_type", 3 0;
v0x15a043160_0 .net "funct3", 2 0, L_0x15a05b220;  1 drivers
v0x15a0431f0_0 .net "funct7", 6 0, L_0x15a05b2c0;  1 drivers
v0x15a043280_0 .net "imm", 31 0, v0x15a045e90_0;  alias, 1 drivers
v0x15a043350_0 .net "instr", 31 0, L_0x15a05a420;  alias, 1 drivers
v0x15a043460_0 .net "opcode", 6 0, L_0x15a05b080;  1 drivers
E_0x15a0354c0 .event edge, v0x15a043460_0, v0x15a043160_0, v0x15a0431f0_0;
L_0x15a05b080 .part L_0x15a05a420, 0, 7;
L_0x15a05b220 .part L_0x15a05a420, 12, 3;
L_0x15a05b2c0 .part L_0x15a05a420, 25, 7;
S_0x15a043550 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x15a042590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x15a05ae70 .functor BUFZ 3, v0x15a043a80_0, C4<000>, C4<000>, C4<000>;
L_0x15a05aee0 .functor BUFZ 3, v0x15a043a80_0, C4<000>, C4<000>, C4<000>;
L_0x15a05afd0 .functor BUFZ 3, v0x15a043a80_0, C4<000>, C4<000>, C4<000>;
v0x15a043930_0 .var "branch", 0 0;
v0x15a0439d0_0 .net "branch_type", 2 0, L_0x15a05ae70;  alias, 1 drivers
v0x15a043a80_0 .var "funct3", 2 0;
v0x15a043b40_0 .net "instr", 31 0, L_0x15a05a420;  alias, 1 drivers
v0x15a043c00_0 .var "instr_funct3", 2 0;
v0x15a043ce0_0 .var "jal", 0 0;
v0x15a043d80_0 .var "jalr", 0 0;
v0x15a043e20_0 .net "load_type", 2 0, L_0x15a05aee0;  alias, 1 drivers
v0x15a043ed0_0 .var "mem_read", 0 0;
v0x15a043fe0_0 .var "mem_write", 0 0;
v0x15a0440b0_0 .var "opcode", 6 0;
v0x15a044140_0 .var "reg_src", 1 0;
v0x15a044210_0 .var "reg_write_addr", 4 0;
v0x15a0442a0_0 .var "reg_write_enable", 0 0;
v0x15a044370_0 .var "rs1_read_addr", 4 0;
v0x15a044400_0 .var "rs2_read_addr", 4 0;
v0x15a0444a0_0 .net "store_type", 2 0, L_0x15a05afd0;  alias, 1 drivers
E_0x15a035480 .event edge, v0x15a043350_0, v0x15a043a80_0, v0x15a0440b0_0;
S_0x15a044720 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x15a042590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x15a05c750 .functor OR 1, L_0x15a05c610, L_0x15a05c6b0, C4<0>, C4<0>;
L_0x140040400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x15a044a20_0 .net/2u *"_ivl_0", 1 0, L_0x140040400;  1 drivers
L_0x140040490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x15a044ab0_0 .net/2u *"_ivl_14", 2 0, L_0x140040490;  1 drivers
v0x15a044b60_0 .net *"_ivl_16", 0 0, L_0x15a05c610;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x15a044c10_0 .net/2u *"_ivl_18", 2 0, L_0x1400404d8;  1 drivers
v0x15a044cc0_0 .net *"_ivl_2", 0 0, L_0x15a05bef0;  1 drivers
v0x15a044da0_0 .net *"_ivl_20", 0 0, L_0x15a05c6b0;  1 drivers
v0x15a044e40_0 .net *"_ivl_23", 0 0, L_0x15a05c750;  1 drivers
v0x15a044ee0_0 .net *"_ivl_24", 0 0, L_0x15a05c840;  1 drivers
v0x15a044f80_0 .net *"_ivl_26", 0 0, L_0x15a05c8e0;  1 drivers
L_0x140040448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x15a045090_0 .net/2u *"_ivl_6", 1 0, L_0x140040448;  1 drivers
v0x15a045130_0 .net *"_ivl_8", 0 0, L_0x15a05c170;  1 drivers
v0x15a0451d0_0 .net "alu_type", 3 0, v0x15a043050_0;  alias, 1 drivers
v0x15a045270_0 .net "branch", 0 0, v0x15a043930_0;  alias, 1 drivers
v0x15a045320_0 .net "funct3", 2 0, v0x15a043c00_0;  alias, 1 drivers
v0x15a0453b0_0 .net "less_than", 0 0, L_0x15a05c9d0;  alias, 1 drivers
v0x15a045440_0 .net "reg_write_data_mem", 31 0, L_0x15a060830;  alias, 1 drivers
v0x15a045550_0 .net "rs1_data", 31 0, L_0x15a05b800;  alias, 1 drivers
v0x15a0456e0_0 .net "rs1_data_update", 31 0, L_0x15a05bfd0;  alias, 1 drivers
v0x15a045770_0 .net "rs1_fwd_id", 1 0, v0x15a032e00_0;  alias, 1 drivers
v0x15a045800_0 .net "rs2_data", 31 0, L_0x15a05bd90;  alias, 1 drivers
v0x15a045890_0 .net "rs2_data_update", 31 0, L_0x15a05c210;  alias, 1 drivers
v0x15a045920_0 .net "rs2_fwd_id", 1 0, v0x15a032f60_0;  alias, 1 drivers
v0x15a0459b0_0 .net "zero", 0 0, L_0x15a05c470;  alias, 1 drivers
L_0x15a05bef0 .cmp/eq 2, v0x15a032e00_0, L_0x140040400;
L_0x15a05bfd0 .functor MUXZ 32, L_0x15a05b800, L_0x15a060830, L_0x15a05bef0, C4<>;
L_0x15a05c170 .cmp/eq 2, v0x15a032f60_0, L_0x140040448;
L_0x15a05c210 .functor MUXZ 32, L_0x15a05bd90, L_0x15a060830, L_0x15a05c170, C4<>;
L_0x15a05c470 .cmp/eq 32, L_0x15a05bfd0, L_0x15a05c210;
L_0x15a05c610 .cmp/eq 3, v0x15a043c00_0, L_0x140040490;
L_0x15a05c6b0 .cmp/eq 3, v0x15a043c00_0, L_0x1400404d8;
L_0x15a05c840 .cmp/gt 32, L_0x15a05c210, L_0x15a05bfd0;
L_0x15a05c8e0 .cmp/gt.s 32, L_0x15a05c210, L_0x15a05bfd0;
L_0x15a05c9d0 .functor MUXZ 1, L_0x15a05c8e0, L_0x15a05c840, L_0x15a05c750, C4<>;
S_0x15a045b60 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x15a042590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x15a045dd0_0 .var "funct3", 2 0;
v0x15a045e90_0 .var "imm", 31 0;
v0x15a045f30_0 .var "imm12", 11 0;
v0x15a045fc0_0 .var "imm20", 20 0;
v0x15a046050_0 .var "immtemp", 31 0;
v0x15a046130_0 .net "instr", 31 0, L_0x15a05a420;  alias, 1 drivers
v0x15a046210_0 .var "opcode", 6 0;
E_0x15a045d60/0 .event edge, v0x15a043350_0, v0x15a046210_0, v0x15a045dd0_0, v0x15a046050_0;
E_0x15a045d60/1 .event edge, v0x15a045f30_0, v0x15a045fc0_0;
E_0x15a045d60 .event/or E_0x15a045d60/0, E_0x15a045d60/1;
S_0x15a0462d0 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x15a042590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x15a0466e0_0 .net "branch", 0 0, v0x15a043930_0;  alias, 1 drivers
v0x15a0467b0_0 .net "branch_type", 2 0, L_0x15a05ae70;  alias, 1 drivers
v0x15a046840_0 .net "imm", 31 0, v0x15a045e90_0;  alias, 1 drivers
v0x15a046950_0 .net "jal", 0 0, v0x15a043ce0_0;  alias, 1 drivers
v0x15a046a00_0 .net "jalr", 0 0, v0x15a043d80_0;  alias, 1 drivers
v0x15a046a90_0 .net "less_than", 0 0, L_0x15a05c9d0;  alias, 1 drivers
v0x15a046b40_0 .var "new_pc", 31 0;
v0x15a046bd0_0 .var "new_pc_temp", 31 0;
v0x15a046c60_0 .net "pc", 31 0, L_0x15a05a560;  alias, 1 drivers
v0x15a046d80_0 .net "pc_plus4", 31 0, L_0x15a05a6e0;  alias, 1 drivers
v0x15a046e60_0 .var "pc_src", 0 0;
v0x15a046ef0_0 .net "rs1_data", 31 0, L_0x15a05bfd0;  alias, 1 drivers
v0x15a046fc0_0 .net "zero", 0 0, L_0x15a05c470;  alias, 1 drivers
E_0x15a046650/0 .event edge, v0x15a043ce0_0, v0x15a03b950_0, v0x15a038270_0, v0x15a043d80_0;
E_0x15a046650/1 .event edge, v0x15a042d20_0, v0x15a043930_0, v0x15a0439d0_0, v0x15a0459b0_0;
E_0x15a046650/2 .event edge, v0x15a046bd0_0, v0x15a03c240_0, v0x15a0453b0_0;
E_0x15a046650 .event/or E_0x15a046650/0, E_0x15a046650/1, E_0x15a046650/2;
S_0x15a047140 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x15a042590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x15a047450_0 .net *"_ivl_0", 31 0, L_0x15a05b360;  1 drivers
v0x15a047510_0 .net *"_ivl_10", 6 0, L_0x15a05b640;  1 drivers
L_0x140040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a0475b0_0 .net *"_ivl_13", 1 0, L_0x140040250;  1 drivers
L_0x140040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a047640_0 .net/2u *"_ivl_14", 31 0, L_0x140040298;  1 drivers
v0x15a0476d0_0 .net *"_ivl_18", 31 0, L_0x15a05b920;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a0477c0_0 .net *"_ivl_21", 26 0, L_0x1400402e0;  1 drivers
L_0x140040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a047870_0 .net/2u *"_ivl_22", 31 0, L_0x140040328;  1 drivers
v0x15a047920_0 .net *"_ivl_24", 0 0, L_0x15a05ba60;  1 drivers
v0x15a0479c0_0 .net *"_ivl_26", 31 0, L_0x15a05bba0;  1 drivers
v0x15a047ad0_0 .net *"_ivl_28", 6 0, L_0x15a05bc40;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a047b80_0 .net *"_ivl_3", 26 0, L_0x1400401c0;  1 drivers
L_0x140040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a047c30_0 .net *"_ivl_31", 1 0, L_0x140040370;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a047ce0_0 .net/2u *"_ivl_32", 31 0, L_0x1400403b8;  1 drivers
L_0x140040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a047d90_0 .net/2u *"_ivl_4", 31 0, L_0x140040208;  1 drivers
v0x15a047e40_0 .net *"_ivl_6", 0 0, L_0x15a05b480;  1 drivers
v0x15a047ee0_0 .net *"_ivl_8", 31 0, L_0x15a05b5a0;  1 drivers
v0x15a047f90_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a048120_0 .var/i "i", 31 0;
v0x15a0481b0_0 .net "read_addr1", 4 0, v0x15a044370_0;  alias, 1 drivers
v0x15a048260_0 .net "read_addr2", 4 0, v0x15a044400_0;  alias, 1 drivers
v0x15a0482f0_0 .net "read_data1", 31 0, L_0x15a05b800;  alias, 1 drivers
v0x15a048380_0 .net "read_data2", 31 0, L_0x15a05bd90;  alias, 1 drivers
v0x15a048410_0 .net "reg_write_addr", 4 0, L_0x15a062d40;  alias, 1 drivers
v0x15a0484a0_0 .net "reg_write_data", 31 0, v0x15a054f30_0;  alias, 1 drivers
v0x15a0485b0_0 .net "reg_write_enable", 0 0, L_0x15a05ad10;  alias, 1 drivers
v0x15a048640 .array "register_file", 31 0, 31 0;
E_0x15a047400 .event negedge, v0x15a01c580_0;
L_0x15a05b360 .concat [ 5 27 0 0], v0x15a044370_0, L_0x1400401c0;
L_0x15a05b480 .cmp/ne 32, L_0x15a05b360, L_0x140040208;
L_0x15a05b5a0 .array/port v0x15a048640, L_0x15a05b640;
L_0x15a05b640 .concat [ 5 2 0 0], v0x15a044370_0, L_0x140040250;
L_0x15a05b800 .functor MUXZ 32, L_0x140040298, L_0x15a05b5a0, L_0x15a05b480, C4<>;
L_0x15a05b920 .concat [ 5 27 0 0], v0x15a044400_0, L_0x1400402e0;
L_0x15a05ba60 .cmp/ne 32, L_0x15a05b920, L_0x140040328;
L_0x15a05bba0 .array/port v0x15a048640, L_0x15a05bc40;
L_0x15a05bc40 .concat [ 5 2 0 0], v0x15a044400_0, L_0x140040370;
L_0x15a05bd90 .functor MUXZ 32, L_0x1400403b8, L_0x15a05bba0, L_0x15a05ba60, C4<>;
S_0x15a04af70 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x15a04cd80_0 .net "bubble_id", 0 0, L_0x15a05e420;  alias, 1 drivers
v0x15a04ce90_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a04cf20_0 .net "instr_id", 31 0, L_0x15a05a420;  alias, 1 drivers
v0x15a04cfb0_0 .net "instr_if", 31 0, L_0x15a0642c0;  alias, 1 drivers
v0x15a04d040_0 .net "pc_id", 31 0, L_0x15a05a560;  alias, 1 drivers
v0x15a04d110_0 .net "pc_if", 31 0, v0x15a04e220_0;  alias, 1 drivers
v0x15a04d1a0_0 .net "pc_plus4_id", 31 0, L_0x15a05a6e0;  alias, 1 drivers
v0x15a04d230_0 .net "pc_plus4_if", 31 0, L_0x15a05a1c0;  alias, 1 drivers
v0x15a04d2e0_0 .net "stall_id", 0 0, L_0x15a063ff0;  alias, 1 drivers
S_0x15a04b210 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x15a04af70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a031ff0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05a420 .functor BUFZ 32, v0x15a04b8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a04b550_0 .net "bubble", 0 0, L_0x15a05e420;  alias, 1 drivers
v0x15a04b600_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a04b690_0 .net "data_in", 31 0, L_0x15a0642c0;  alias, 1 drivers
v0x15a04b720_0 .net "data_out", 31 0, L_0x15a05a420;  alias, 1 drivers
v0x15a04b830_0 .net "data_out_wire", 31 0, v0x15a04b8c0_0;  1 drivers
v0x15a04b8c0_0 .var "data_reg", 31 0;
L_0x140040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a04b950_0 .net "default_val", 31 0, L_0x140040058;  1 drivers
v0x15a04b9e0_0 .net "stall", 0 0, L_0x15a063ff0;  alias, 1 drivers
S_0x15a04baf0 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x15a04af70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a04bcc0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05a560 .functor BUFZ 32, v0x15a04c210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a04be80_0 .net "bubble", 0 0, L_0x15a05e420;  alias, 1 drivers
v0x15a04bf50_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a04bfe0_0 .net "data_in", 31 0, v0x15a04e220_0;  alias, 1 drivers
v0x15a04c070_0 .net "data_out", 31 0, L_0x15a05a560;  alias, 1 drivers
v0x15a04c180_0 .net "data_out_wire", 31 0, v0x15a04c210_0;  1 drivers
v0x15a04c210_0 .var "data_reg", 31 0;
L_0x1400400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a04c2a0_0 .net "default_val", 31 0, L_0x1400400a0;  1 drivers
v0x15a04c330_0 .net "stall", 0 0, L_0x15a063ff0;  alias, 1 drivers
S_0x15a04c460 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x15a04af70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a04c620 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a05a6e0 .functor BUFZ 32, v0x15a04cb30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a04c7e0_0 .net "bubble", 0 0, L_0x15a05e420;  alias, 1 drivers
v0x15a04c870_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a04c900_0 .net "data_in", 31 0, L_0x15a05a1c0;  alias, 1 drivers
v0x15a04c990_0 .net "data_out", 31 0, L_0x15a05a6e0;  alias, 1 drivers
v0x15a04caa0_0 .net "data_out_wire", 31 0, v0x15a04cb30_0;  1 drivers
v0x15a04cb30_0 .var "data_reg", 31 0;
L_0x1400400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a04cbc0_0 .net "default_val", 31 0, L_0x1400400e8;  1 drivers
v0x15a04cc60_0 .net "stall", 0 0, L_0x15a063ff0;  alias, 1 drivers
S_0x15a04d500 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x15a05a1c0 .functor BUFZ 32, v0x15a04dc60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a04e5e0_0 .net "bubble_if", 0 0, L_0x1400412a0;  alias, 1 drivers
v0x15a04e680_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a04e720_0 .net "new_pc", 31 0, v0x15a046b40_0;  alias, 1 drivers
v0x15a04e7b0_0 .net "pc", 31 0, v0x15a04e220_0;  alias, 1 drivers
L_0x140040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15a04e8c0_0 .net "pc_incre", 31 0, L_0x140040010;  1 drivers
v0x15a04e960_0 .net "pc_plus4", 31 0, L_0x15a05a1c0;  alias, 1 drivers
v0x15a04ea30_0 .net "pc_plus4_inn", 31 0, v0x15a04dc60_0;  1 drivers
v0x15a04eb10_0 .net "pc_src", 0 0, v0x15a046e60_0;  alias, 1 drivers
v0x15a04ec20_0 .net "rst", 0 0, v0x15a05a130_0;  alias, 1 drivers
v0x15a04edb0_0 .net "stall_if", 0 0, L_0x15a063ea0;  alias, 1 drivers
S_0x15a04d730 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x15a04d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x15a04d900 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x15a04dae0_0 .net "op_num1", 31 0, v0x15a04e220_0;  alias, 1 drivers
v0x15a04dbd0_0 .net "op_num2", 31 0, L_0x140040010;  alias, 1 drivers
v0x15a04dc60_0 .var "res", 31 0;
E_0x15a04da90 .event edge, v0x15a04bfe0_0, v0x15a04dbd0_0;
S_0x15a04dcf0 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x15a04d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x15a04dff0_0 .net "bubble_if", 0 0, L_0x1400412a0;  alias, 1 drivers
v0x15a04e0a0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a04e130_0 .net "new_pc", 31 0, v0x15a046b40_0;  alias, 1 drivers
v0x15a04e220_0 .var "pc", 31 0;
v0x15a04e2b0_0 .net "pc_plus4", 31 0, v0x15a04dc60_0;  alias, 1 drivers
v0x15a04e380_0 .net "pc_src", 0 0, v0x15a046e60_0;  alias, 1 drivers
v0x15a04e410_0 .net "rst", 0 0, v0x15a05a130_0;  alias, 1 drivers
v0x15a04e4a0_0 .net "stall_if", 0 0, L_0x15a063ea0;  alias, 1 drivers
E_0x15a04dfc0 .event posedge, v0x15a020660_0, v0x15a01c580_0;
S_0x15a04ee40 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x15a04f0c0_0 .net "load_type", 2 0, L_0x15a060170;  alias, 1 drivers
v0x15a04f180_0 .var "mem2reg_data", 31 0;
v0x15a04f220_0 .net "mem_read", 0 0, L_0x15a05fb20;  alias, 1 drivers
v0x15a04f330_0 .net "mem_read_data", 31 0, v0x15a025f00_0;  alias, 1 drivers
v0x15a04f3e0_0 .var "temp", 31 0;
E_0x15a04f060 .event edge, v0x15a025fb0_0, v0x15a04f0c0_0, v0x15a025f00_0, v0x15a04f3e0_0;
S_0x15a04f4b0 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x15a053880_0 .net "alu_result_mem", 31 0, L_0x15a05f260;  alias, 1 drivers
v0x15a053910_0 .net "alu_result_wb", 31 0, L_0x15a062860;  alias, 1 drivers
v0x15a0539b0_0 .net "bubble_wb", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a053b60_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a053bf0_0 .net "imm_mem", 31 0, L_0x15a05f520;  alias, 1 drivers
v0x15a053cc0_0 .net "imm_wb", 31 0, L_0x15a062a00;  alias, 1 drivers
v0x15a053d50_0 .net "mem2reg_data_mem", 31 0, v0x15a04f180_0;  alias, 1 drivers
v0x15a053de0_0 .net "mem2reg_data_wb", 31 0, L_0x15a0626e0;  alias, 1 drivers
v0x15a053e70_0 .net "nxpc_wb", 31 0, o0x140013350;  alias, 0 drivers
v0x15a053f80_0 .net "pc_plus4_mem", 31 0, L_0x15a05f3c0;  alias, 1 drivers
v0x15a054010_0 .net "pc_plus4_wb", 31 0, L_0x15a062ba0;  alias, 1 drivers
v0x15a0540c0_0 .net "rd_mem", 4 0, L_0x15a05fde0;  alias, 1 drivers
v0x15a054150_0 .net "rd_wb", 4 0, L_0x15a062d40;  alias, 1 drivers
v0x15a054260_0 .net "reg_src_mem", 1 0, L_0x15a05ffd0;  alias, 1 drivers
v0x15a0542f0_0 .net "reg_src_wb", 1 0, L_0x15a062580;  alias, 1 drivers
v0x15a054380_0 .net "reg_write_mem", 0 0, L_0x15a05f9c0;  alias, 1 drivers
v0x15a054410_0 .net "reg_write_wb", 0 0, L_0x15a062ea0;  alias, 1 drivers
v0x15a0545a0_0 .net "stall_wb", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a04f8b0 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x15a04f4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a04fa80 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a062860 .functor BUFZ 32, v0x15a04ff80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a04fc40_0 .net "bubble", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a04fd00_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a04fd90_0 .net "data_in", 31 0, L_0x15a05f260;  alias, 1 drivers
v0x15a04fe20_0 .net "data_out", 31 0, L_0x15a062860;  alias, 1 drivers
v0x15a04feb0_0 .net "data_out_wire", 31 0, v0x15a04ff80_0;  1 drivers
v0x15a04ff80_0 .var "data_reg", 31 0;
L_0x140041060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a050020_0 .net "default_val", 31 0, L_0x140041060;  1 drivers
v0x15a0500d0_0 .net "stall", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a0501e0 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x15a04f4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a0503b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a062a00 .functor BUFZ 32, v0x15a0508c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a050570_0 .net "bubble", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a050640_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a0506d0_0 .net "data_in", 31 0, L_0x15a05f520;  alias, 1 drivers
v0x15a050760_0 .net "data_out", 31 0, L_0x15a062a00;  alias, 1 drivers
v0x15a0507f0_0 .net "data_out_wire", 31 0, v0x15a0508c0_0;  1 drivers
v0x15a0508c0_0 .var "data_reg", 31 0;
L_0x1400410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a050950_0 .net "default_val", 31 0, L_0x1400410a8;  1 drivers
v0x15a0509f0_0 .net "stall", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a050b30 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x15a04f4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a050cf0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a0626e0 .functor BUFZ 32, v0x15a0511a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a050eb0_0 .net "bubble", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a050f40_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a050fd0_0 .net "data_in", 31 0, v0x15a04f180_0;  alias, 1 drivers
v0x15a051060_0 .net "data_out", 31 0, L_0x15a0626e0;  alias, 1 drivers
v0x15a0510f0_0 .net "data_out_wire", 31 0, v0x15a0511a0_0;  1 drivers
v0x15a0511a0_0 .var "data_reg", 31 0;
L_0x140041018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a051250_0 .net "default_val", 31 0, L_0x140041018;  1 drivers
v0x15a051300_0 .net "stall", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a051420 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x15a04f4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x15a0515e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x15a062ba0 .functor BUFZ 32, v0x15a051ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a051770_0 .net "bubble", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a051810_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a0518b0_0 .net "data_in", 31 0, L_0x15a05f3c0;  alias, 1 drivers
v0x15a051980_0 .net "data_out", 31 0, L_0x15a062ba0;  alias, 1 drivers
v0x15a051a10_0 .net "data_out_wire", 31 0, v0x15a051ae0_0;  1 drivers
v0x15a051ae0_0 .var "data_reg", 31 0;
L_0x1400410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a051b80_0 .net "default_val", 31 0, L_0x1400410f0;  1 drivers
v0x15a051c30_0 .net "stall", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a051db0 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x15a04f4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x15a051f70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x15a062d40 .functor BUFZ 5, v0x15a0523f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x15a052100_0 .net "bubble", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a0521a0_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a052240_0 .net "data_in", 4 0, L_0x15a05fde0;  alias, 1 drivers
v0x15a0522d0_0 .net "data_out", 4 0, L_0x15a062d40;  alias, 1 drivers
v0x15a052360_0 .net "data_out_wire", 4 0, v0x15a0523f0_0;  1 drivers
v0x15a0523f0_0 .var "data_reg", 4 0;
L_0x140041138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15a0524a0_0 .net "default_val", 4 0, L_0x140041138;  1 drivers
v0x15a052550_0 .net "stall", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a052670 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x15a04f4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x15a052830 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x15a062580 .functor BUFZ 2, v0x15a052cf0_0, C4<00>, C4<00>, C4<00>;
v0x15a0529c0_0 .net "bubble", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a052a60_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a052b00_0 .net "data_in", 1 0, L_0x15a05ffd0;  alias, 1 drivers
v0x15a052b90_0 .net "data_out", 1 0, L_0x15a062580;  alias, 1 drivers
v0x15a052c20_0 .net "data_out_wire", 1 0, v0x15a052cf0_0;  1 drivers
v0x15a052cf0_0 .var "data_reg", 1 0;
L_0x140040fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15a052d90_0 .net "default_val", 1 0, L_0x140040fd0;  1 drivers
v0x15a052e40_0 .net "stall", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a052f60 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x15a04f4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x15a053120 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x15a062ea0 .functor BUFZ 1, v0x15a053620_0, C4<0>, C4<0>, C4<0>;
v0x15a0532b0_0 .net "bubble", 0 0, L_0x140041330;  alias, 1 drivers
v0x15a053350_0 .net "clk", 0 0, v0x15a05a010_0;  alias, 1 drivers
v0x15a0533f0_0 .net "data_in", 0 0, L_0x15a05f9c0;  alias, 1 drivers
v0x15a053500_0 .net "data_out", 0 0, L_0x15a062ea0;  alias, 1 drivers
v0x15a053590_0 .net "data_out_wire", 0 0, v0x15a053620_0;  1 drivers
v0x15a053620_0 .var "data_reg", 0 0;
L_0x140041180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a0536b0_0 .net "default_val", 0 0, L_0x140041180;  1 drivers
v0x15a053760_0 .net "stall", 0 0, L_0x140041258;  alias, 1 drivers
S_0x15a054810 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x15a020e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x15a04f670_0 .net "alu_result", 31 0, L_0x15a062860;  alias, 1 drivers
v0x15a054b10_0 .net "imm", 31 0, L_0x15a062a00;  alias, 1 drivers
v0x15a054bf0_0 .net "mem2reg_data", 31 0, L_0x15a0626e0;  alias, 1 drivers
v0x15a054cc0_0 .net "nxpc", 31 0, o0x140013350;  alias, 0 drivers
v0x15a054d50_0 .net "pc_plus4", 31 0, L_0x15a062ba0;  alias, 1 drivers
v0x15a054e60_0 .net "reg_src", 1 0, L_0x15a062580;  alias, 1 drivers
v0x15a054f30_0 .var "reg_write_data", 31 0;
E_0x15a051d10/0 .event edge, v0x15a052b90_0, v0x15a04fe20_0, v0x15a051060_0, v0x15a050760_0;
E_0x15a051d10/1 .event edge, v0x15a051980_0;
E_0x15a051d10 .event/or E_0x15a051d10/0, E_0x15a051d10/1;
    .scope S_0x15a04dcf0;
T_0 ;
    %wait E_0x15a04dfc0;
    %load/vec4 v0x15a04e410_0;
    %flag_set/vec4 8;
    %load/vec4 v0x15a04dff0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a04e220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15a04e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x15a04e220_0;
    %assign/vec4 v0x15a04e220_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x15a04e380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x15a04e130_0;
    %assign/vec4 v0x15a04e220_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x15a04e2b0_0;
    %assign/vec4 v0x15a04e220_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15a04d730;
T_1 ;
    %wait E_0x15a04da90;
    %load/vec4 v0x15a04dae0_0;
    %load/vec4 v0x15a04dbd0_0;
    %add;
    %store/vec4 v0x15a04dc60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15a04b210;
T_2 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a04b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x15a04b830_0;
    %assign/vec4 v0x15a04b8c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15a04b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x15a04b950_0;
    %assign/vec4 v0x15a04b8c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x15a04b690_0;
    %assign/vec4 v0x15a04b8c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15a04baf0;
T_3 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a04c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x15a04c180_0;
    %assign/vec4 v0x15a04c210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15a04be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15a04c2a0_0;
    %assign/vec4 v0x15a04c210_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x15a04bfe0_0;
    %assign/vec4 v0x15a04c210_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15a04c460;
T_4 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a04cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x15a04caa0_0;
    %assign/vec4 v0x15a04cb30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15a04c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x15a04cbc0_0;
    %assign/vec4 v0x15a04cb30_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x15a04c900_0;
    %assign/vec4 v0x15a04cb30_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15a045b60;
T_5 ;
    %wait E_0x15a045d60;
    %load/vec4 v0x15a046130_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x15a045dd0_0, 0, 3;
    %load/vec4 v0x15a046130_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x15a046210_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a046050_0, 0, 32;
    %load/vec4 v0x15a046210_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x15a045dd0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x15a045dd0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x15a046130_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 12;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 5;
    %load/vec4 v0x15a046050_0;
    %store/vec4 v0x15a045e90_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 7;
    %load/vec4 v0x15a046130_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 5;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 12;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045f30_0, 4, 1;
    %load/vec4 v0x15a046130_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045f30_0, 4, 6;
    %load/vec4 v0x15a046130_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045f30_0, 4, 1;
    %load/vec4 v0x15a046130_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045f30_0, 4, 4;
    %load/vec4 v0x15a045f30_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 12;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 20;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 20;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045fc0_0, 4, 1;
    %load/vec4 v0x15a046130_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045fc0_0, 4, 8;
    %load/vec4 v0x15a046130_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045fc0_0, 4, 1;
    %load/vec4 v0x15a046130_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a045fc0_0, 4, 10;
    %load/vec4 v0x15a045fc0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 20;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x15a046130_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a046050_0, 4, 12;
    %load/vec4 v0x15a046050_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a045e90_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15a043550;
T_6 ;
    %wait E_0x15a035480;
    %load/vec4 v0x15a043b40_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x15a0440b0_0, 0, 7;
    %load/vec4 v0x15a043b40_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x15a043a80_0, 0, 3;
    %load/vec4 v0x15a043b40_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x15a044370_0, 0, 5;
    %load/vec4 v0x15a043b40_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x15a044400_0, 0, 5;
    %load/vec4 v0x15a043b40_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x15a044210_0, 0, 5;
    %load/vec4 v0x15a043a80_0;
    %store/vec4 v0x15a043c00_0, 0, 3;
    %load/vec4 v0x15a0440b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a043d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a043fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a0442a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15a044140_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15a042b00;
T_7 ;
    %wait E_0x15a0354c0;
    %load/vec4 v0x15a043460_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %load/vec4 v0x15a043160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x15a0431f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x15a0431f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %load/vec4 v0x15a043160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x15a0431f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %load/vec4 v0x15a043160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a042e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a042f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15a043050_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15a047140;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15a048120_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x15a048120_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x15a048120_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x15a048640, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a048120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a048120_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x15a047140;
T_9 ;
    %wait E_0x15a047400;
    %load/vec4 v0x15a0485b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15a0484a0_0;
    %load/vec4 v0x15a048410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a048640, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15a0462d0;
T_10 ;
    %wait E_0x15a046650;
    %load/vec4 v0x15a046950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15a046c60_0;
    %load/vec4 v0x15a046840_0;
    %add;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a046e60_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15a046a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x15a046ef0_0;
    %load/vec4 v0x15a046840_0;
    %add;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a046e60_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x15a0466e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x15a046c60_0;
    %load/vec4 v0x15a046840_0;
    %add;
    %store/vec4 v0x15a046bd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a046e60_0, 0, 1;
    %load/vec4 v0x15a0467b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x15a046d80_0;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x15a046fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x15a046bd0_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x15a046d80_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x15a046fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x15a046bd0_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x15a046d80_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x15a046a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x15a046bd0_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x15a046d80_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x15a046a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x15a046bd0_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x15a046d80_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x15a046a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x15a046bd0_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x15a046d80_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x15a046a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x15a046bd0_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x15a046d80_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x15a046b40_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a046e60_0, 0, 1;
    %load/vec4 v0x15a046d80_0;
    %store/vec4 v0x15a046b40_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x15a03b4c0;
T_11 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x15a03ba70_0;
    %assign/vec4 v0x15a03bb40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15a03b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x15a03bbe0_0;
    %assign/vec4 v0x15a03bb40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x15a03b950_0;
    %assign/vec4 v0x15a03bb40_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15a03bdb0;
T_12 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x15a03c360_0;
    %assign/vec4 v0x15a03c430_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x15a03c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x15a03c4d0_0;
    %assign/vec4 v0x15a03c430_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x15a03c240_0;
    %assign/vec4 v0x15a03c430_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15a037de0;
T_13 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a0385d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x15a038410_0;
    %assign/vec4 v0x15a0384a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x15a038130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x15a038530_0;
    %assign/vec4 v0x15a0384a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x15a038270_0;
    %assign/vec4 v0x15a0384a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15a03ec90;
T_14 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x15a03f250_0;
    %assign/vec4 v0x15a03f2f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x15a03f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x15a03f3a0_0;
    %assign/vec4 v0x15a03f2f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x15a03f130_0;
    %assign/vec4 v0x15a03f2f0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x15a03fc60;
T_15 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a040410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x15a040210_0;
    %assign/vec4 v0x15a0402b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x15a03ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x15a040360_0;
    %assign/vec4 v0x15a0402b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x15a0400f0_0;
    %assign/vec4 v0x15a0402b0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15a03c6a0;
T_16 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x15a03cc50_0;
    %assign/vec4 v0x15a03ccf0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x15a03c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x15a03cda0_0;
    %assign/vec4 v0x15a03ccf0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x15a03cb30_0;
    %assign/vec4 v0x15a03ccf0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15a03e130;
T_17 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x15a03e840_0;
    %assign/vec4 v0x15a03e8d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x15a03e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x15a03e960_0;
    %assign/vec4 v0x15a03e8d0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x15a03e720_0;
    %assign/vec4 v0x15a03e8d0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15a03f570;
T_18 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x15a036710_0;
    %assign/vec4 v0x15a03fa00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x15a03f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x15a03fa90_0;
    %assign/vec4 v0x15a03fa00_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x15a0365f0_0;
    %assign/vec4 v0x15a03fa00_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x15a036b50;
T_19 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a037330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x15a037110_0;
    %assign/vec4 v0x15a0371e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x15a036ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x15a037280_0;
    %assign/vec4 v0x15a0371e0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x15a036ff0_0;
    %assign/vec4 v0x15a0371e0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15a0386f0;
T_20 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a038ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x15a038ca0_0;
    %assign/vec4 v0x15a038d70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x15a038a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x15a038e10_0;
    %assign/vec4 v0x15a038d70_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x15a038b80_0;
    %assign/vec4 v0x15a038d70_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x15a03cf70;
T_21 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x15a03d520_0;
    %assign/vec4 v0x15a03d5f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x15a03d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x15a03d690_0;
    %assign/vec4 v0x15a03d5f0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x15a03d400_0;
    %assign/vec4 v0x15a03d5f0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15a03abd0;
T_22 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x15a03b180_0;
    %assign/vec4 v0x15a03b250_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x15a03af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x15a03b2f0_0;
    %assign/vec4 v0x15a03b250_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x15a03b060_0;
    %assign/vec4 v0x15a03b250_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x15a03d860;
T_23 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x15a03de10_0;
    %assign/vec4 v0x15a03deb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x15a03dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x15a03df60_0;
    %assign/vec4 v0x15a03deb0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x15a03dcf0_0;
    %assign/vec4 v0x15a03deb0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15a0398d0;
T_24 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03a120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x15a039f70_0;
    %assign/vec4 v0x15a03a000_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x15a039c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x15a03a090_0;
    %assign/vec4 v0x15a03a000_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x15a039e50_0;
    %assign/vec4 v0x15a03a000_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x15a035890;
T_25 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a035ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x15a035dd0_0;
    %assign/vec4 v0x15a035ea0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x15a035b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x15a035f40_0;
    %assign/vec4 v0x15a035ea0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x15a035cb0_0;
    %assign/vec4 v0x15a035ea0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x15a037450;
T_26 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a037c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x15a037a40_0;
    %assign/vec4 v0x15a037b10_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x15a0377a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x15a037bb0_0;
    %assign/vec4 v0x15a037b10_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x15a0378e0_0;
    %assign/vec4 v0x15a037b10_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x15a03a320;
T_27 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a03aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x15a03a8b0_0;
    %assign/vec4 v0x15a03a950_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x15a03a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x15a03aa00_0;
    %assign/vec4 v0x15a03a950_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x15a03a790_0;
    %assign/vec4 v0x15a03a950_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x15a036100;
T_28 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a036a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x15a036880_0;
    %assign/vec4 v0x15a036910_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x15a036490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x15a0369a0_0;
    %assign/vec4 v0x15a036910_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x15a029a70_0;
    %assign/vec4 v0x15a036910_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x15a038fe0;
T_29 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a0397b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x15a039590_0;
    %assign/vec4 v0x15a039660_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x15a039330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x15a039700_0;
    %assign/vec4 v0x15a039660_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x15a039470_0;
    %assign/vec4 v0x15a039660_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x15a02f0a0;
T_30 ;
    %wait E_0x15a02f2e0;
    %load/vec4 v0x15a02f610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x15a02f330_0;
    %store/vec4 v0x15a02f560_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x15a02f330_0;
    %store/vec4 v0x15a02f560_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x15a02f3f0_0;
    %store/vec4 v0x15a02f560_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x15a02f4a0_0;
    %store/vec4 v0x15a02f560_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x15a02f780;
T_31 ;
    %wait E_0x15a02f9c0;
    %load/vec4 v0x15a02fce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x15a02fa10_0;
    %store/vec4 v0x15a02fc50_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x15a02fa10_0;
    %store/vec4 v0x15a02fc50_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x15a02fac0_0;
    %store/vec4 v0x15a02fc50_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x15a02fb80_0;
    %store/vec4 v0x15a02fc50_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x15a02e5b0;
T_32 ;
    %wait E_0x15a02e7e0;
    %load/vec4 v0x15a02ea80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %add;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x15a02e830_0;
    %ix/getv 4, v0x15a02e8e0_0;
    %shiftl 4;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %xor;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x15a02e830_0;
    %ix/getv 4, v0x15a02e8e0_0;
    %shiftr 4;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %or;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %and;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %sub;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x15a02e830_0;
    %ix/getv 4, v0x15a02e8e0_0;
    %shiftr/s 4;
    %store/vec4 v0x15a02e990_0, 0, 32;
    %load/vec4 v0x15a02e990_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x15a02ec00_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x15a02e830_0;
    %load/vec4 v0x15a02e8e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x15a02eb30_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x15a0271b0;
T_33 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a027980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x15a027750_0;
    %assign/vec4 v0x15a027820_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x15a0274c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x15a0278d0_0;
    %assign/vec4 v0x15a027820_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x15a027610_0;
    %assign/vec4 v0x15a027820_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x15a029fe0;
T_34 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a02a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x15a02a570_0;
    %assign/vec4 v0x15a02a620_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x15a02a310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x15a02a6d0_0;
    %assign/vec4 v0x15a02a620_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x15a02a450_0;
    %assign/vec4 v0x15a02a620_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x15a027ab0;
T_35 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a028280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x15a028090_0;
    %assign/vec4 v0x15a028120_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x15a027e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x15a0281d0_0;
    %assign/vec4 v0x15a028120_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x15a027f70_0;
    %assign/vec4 v0x15a028120_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x15a02c4e0;
T_36 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a02cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x15a02ca30_0;
    %assign/vec4 v0x15a02cae0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x15a02c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x15a02cb90_0;
    %assign/vec4 v0x15a02cae0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x15a02c910_0;
    %assign/vec4 v0x15a02cae0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x15a0295c0;
T_37 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a029e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x15a029c90_0;
    %assign/vec4 v0x15a029d20_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x15a029950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x15a029db0_0;
    %assign/vec4 v0x15a029d20_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x15a029b70_0;
    %assign/vec4 v0x15a029d20_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x15a02ba60;
T_38 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a02c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x15a02c140_0;
    %assign/vec4 v0x15a02c1d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x15a02bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x15a02c260_0;
    %assign/vec4 v0x15a02c1d0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x15a02c020_0;
    %assign/vec4 v0x15a02c1d0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x15a028ce0;
T_39 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a0294a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x15a029290_0;
    %assign/vec4 v0x15a029360_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x15a029030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x15a0293f0_0;
    %assign/vec4 v0x15a029360_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x15a029170_0;
    %assign/vec4 v0x15a029360_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x15a028390;
T_40 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a028ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x15a0289b0_0;
    %assign/vec4 v0x15a028a40_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x15a028730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x15a028af0_0;
    %assign/vec4 v0x15a028a40_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x15a028890_0;
    %assign/vec4 v0x15a028a40_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x15a02a8a0;
T_41 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a02b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x15a02ae50_0;
    %assign/vec4 v0x15a02af00_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x15a02abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x15a02afb0_0;
    %assign/vec4 v0x15a02af00_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x15a02ad30_0;
    %assign/vec4 v0x15a02af00_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x15a02b180;
T_42 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a02b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x15a02b730_0;
    %assign/vec4 v0x15a02b7e0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x15a02b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x15a02b890_0;
    %assign/vec4 v0x15a02b7e0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x15a02b610_0;
    %assign/vec4 v0x15a02b7e0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x15a04ee40;
T_43 ;
    %wait E_0x15a04f060;
    %load/vec4 v0x15a04f220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a04f180_0, 0, 32;
    %load/vec4 v0x15a04f0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a04f180_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x15a04f330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a04f3e0_0, 4, 8;
    %load/vec4 v0x15a04f3e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a04f180_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x15a04f330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a04f3e0_0, 4, 8;
    %load/vec4 v0x15a04f3e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15a04f180_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x15a04f330_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a04f3e0_0, 4, 16;
    %load/vec4 v0x15a04f3e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x15a04f180_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x15a04f330_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a04f3e0_0, 4, 16;
    %load/vec4 v0x15a04f3e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15a04f180_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x15a04f330_0;
    %store/vec4 v0x15a04f180_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x15a021230;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15a024fb0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15a025760_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x15a025800_0, 0, 10;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x15a025400_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x15a025a90_0, 0, 13;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a0268d0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x15a021230;
T_45 ;
    %wait E_0x15a021dc0;
    %fork t_1, S_0x15a021e00;
    %jmp t_0;
    .scope S_0x15a021e00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a021fd0_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x15a021fd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a021fd0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026590, 4;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a021fd0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026390, 4;
    %load/vec4 v0x15a026430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a021fd0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026390, 4;
    %store/vec4 v0x15a0264e0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a024f20_0, 0, 1;
    %load/vec4 v0x15a021fd0_0;
    %store/vec4 v0x15a024fb0_0, 0, 32;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a021fd0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026390, 4;
    %store/vec4 v0x15a0264e0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a024f20_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15a024fb0_0, 0, 32;
T_45.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a021fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a021fd0_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %end;
    .scope S_0x15a021230;
t_0 %join;
    %jmp T_45;
    .thread T_45;
    .scope S_0x15a021230;
T_46 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a026190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a0260f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a025f00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a024bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a025040_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x15a025040_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15a025040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a0250d0_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x15a0250d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15a025040_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x15a0250d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026590, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15a025040_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x15a0250d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024e90, 0, 4;
    %pushi/vec4 2147483647, 0, 32;
    %load/vec4 v0x15a025040_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x15a0250d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026620, 0, 4;
    %load/vec4 v0x15a0250d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a0250d0_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x15a025040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a025040_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a025160_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x15a025160_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15a025160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a025bd0, 0, 4;
    %load/vec4 v0x15a025160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a025160_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x15a024bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x15a024f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x15a025fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a024b20, 4;
    %assign/vec4 v0x15a025f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a0260f0_0, 0;
    %jmp T_46.15;
T_46.14 ;
    %load/vec4 v0x15a026980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x15a026a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %jmp T_46.21;
T_46.18 ;
    %load/vec4 v0x15a026770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %jmp T_46.26;
T_46.22 ;
    %load/vec4 v0x15a026820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 4, 5;
    %jmp T_46.26;
T_46.23 ;
    %load/vec4 v0x15a026820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 4, 5;
    %jmp T_46.26;
T_46.24 ;
    %load/vec4 v0x15a026820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 4, 5;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x15a026820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 0, 4;
    %jmp T_46.26;
T_46.26 ;
    %pop/vec4 1;
    %jmp T_46.21;
T_46.19 ;
    %load/vec4 v0x15a026770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %jmp T_46.29;
T_46.27 ;
    %load/vec4 v0x15a026820_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 4, 5;
    %jmp T_46.29;
T_46.28 ;
    %load/vec4 v0x15a026820_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 0, 4;
    %jmp T_46.29;
T_46.29 ;
    %pop/vec4 1;
    %jmp T_46.21;
T_46.20 ;
    %load/vec4 v0x15a026820_0;
    %load/vec4 v0x15a026240_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a025200_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 0, 4;
    %jmp T_46.21;
T_46.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a024fb0_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024e90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a0260f0_0, 0;
    %jmp T_46.17;
T_46.16 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a025f00_0, 0;
T_46.17 ;
T_46.15 ;
    %load/vec4 v0x15a025fb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x15a026980_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.30, 9;
    %fork t_3, S_0x15a022090;
    %jmp t_2;
    .scope S_0x15a022090;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a022260_0, 0, 32;
T_46.32 ;
    %load/vec4 v0x15a022260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.33, 5;
    %load/vec4 v0x15a022260_0;
    %load/vec4 v0x15a024fb0_0;
    %cmp/e;
    %jmp/0xz  T_46.34, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a022260_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026620, 0, 4;
    %jmp T_46.35;
T_46.34 ;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a022260_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026590, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.36, 8;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a022260_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026620, 4;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a022260_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026620, 0, 4;
T_46.36 ;
T_46.35 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a022260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a022260_0, 0, 32;
    %jmp T_46.32;
T_46.33 ;
    %end;
    .scope S_0x15a021230;
t_2 %join;
    %fork t_5, S_0x15a0222f0;
    %jmp t_4;
    .scope S_0x15a0222f0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a022480_0, 0, 32;
T_46.38 ;
    %load/vec4 v0x15a022480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.39, 5;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a022480_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026590, 4;
    %load/vec4 v0x15a0249c0_0;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a022480_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026620, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.40, 8;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a022480_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026620, 4;
    %store/vec4 v0x15a0249c0_0, 0, 32;
    %load/vec4 v0x15a022480_0;
    %store/vec4 v0x15a024a70_0, 0, 32;
T_46.40 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a022480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a022480_0, 0, 32;
    %jmp T_46.38;
T_46.39 ;
    %end;
    .scope S_0x15a021230;
t_4 %join;
    %load/vec4 v0x15a024a70_0;
    %load/vec4 v0x15a026240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a024a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a0249c0_0, 0;
T_46.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a024bc0_0, 0;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x15a026980_0;
    %flag_set/vec4 8;
    %load/vec4 v0x15a025fb0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.42, 9;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a026240_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x15a026050, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026590, 4;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a026240_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x15a026050, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a024e90, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.44, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15a024bc0_0, 0;
    %jmp T_46.45;
T_46.44 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15a024bc0_0, 0;
T_46.45 ;
    %load/vec4 v0x15a025fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a0256b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a025d10_0, 0;
    %load/vec4 v0x15a026430_0;
    %assign/vec4 v0x15a025800_0, 0;
    %load/vec4 v0x15a026240_0;
    %assign/vec4 v0x15a025760_0, 0;
    %load/vec4 v0x15a025800_0;
    %load/vec4 v0x15a025760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15a025400_0, 0;
    %jmp T_46.47;
T_46.46 ;
    %load/vec4 v0x15a026980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.48, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a0256b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a025d10_0, 0;
    %load/vec4 v0x15a026240_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a026240_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x15a026050, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15a026390, 4;
    %load/vec4 v0x15a026240_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15a025a90_0, 0;
T_46.48 ;
T_46.47 ;
T_46.42 ;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x15a024d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.50, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15a024bc0_0, 0;
T_46.50 ;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x15a024d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.52, 8;
    %fork t_7, S_0x15a022520;
    %jmp t_6;
    .scope S_0x15a022520;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a0226e0_0, 0, 32;
T_46.54 ;
    %load/vec4 v0x15a0226e0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.55, 5;
    %ix/getv/s 4, v0x15a0226e0_0;
    %load/vec4a v0x15a025560, 4;
    %load/vec4 v0x15a025760_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x15a025760_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15a026050, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x15a0226e0_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024b20, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a0226e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a0226e0_0, 0, 32;
    %jmp T_46.54;
T_46.55 ;
    %end;
    .scope S_0x15a021230;
t_6 %join;
    %load/vec4 v0x15a025800_0;
    %load/vec4 v0x15a025760_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a025760_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15a026050, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026390, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x15a025760_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a025760_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15a026050, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a026590, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15a025760_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x15a025760_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15a026050, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a024e90, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a024bc0_0, 0;
T_46.52 ;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x15a021230;
T_47 ;
    %vpi_func 8 326 "$fopen" 32, "cache_else0.txt", "w" {0 0 0};
    %store/vec4 v0x15a025e50_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x15a021230;
T_48 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a024e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a0262e0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x15a0262e0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a0266c0_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x15a0266c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x15a0262e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x15a0266c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15a026590, 4;
    %load/vec4 v0x15a0262e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x15a0266c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15a024e90, 4;
    %load/vec4 v0x15a0262e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x15a0266c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15a026390, 4;
    %vpi_call 8 364 "$fwrite", v0x15a025e50_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %load/vec4 v0x15a0262e0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x15a0266c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15a026620, 4;
    %vpi_call 8 366 "$fwrite", v0x15a025e50_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a0252b0_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x15a0252b0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x15a0262e0_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x15a0266c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x15a0252b0_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15a024b20, 4;
    %vpi_call 8 370 "$fwrite", v0x15a025e50_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x15a0252b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a0252b0_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 372 "$fwrite", v0x15a025e50_0, "\012" {0 0 0};
    %load/vec4 v0x15a0266c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a0266c0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 374 "$fwrite", v0x15a025e50_0, "\012" {0 0 0};
    %load/vec4 v0x15a0262e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a0262e0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x15a052670;
T_49 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a052e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x15a052c20_0;
    %assign/vec4 v0x15a052cf0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x15a0529c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x15a052d90_0;
    %assign/vec4 v0x15a052cf0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x15a052b00_0;
    %assign/vec4 v0x15a052cf0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x15a050b30;
T_50 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a051300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x15a0510f0_0;
    %assign/vec4 v0x15a0511a0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x15a050eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x15a051250_0;
    %assign/vec4 v0x15a0511a0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x15a050fd0_0;
    %assign/vec4 v0x15a0511a0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x15a04f8b0;
T_51 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a0500d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x15a04feb0_0;
    %assign/vec4 v0x15a04ff80_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x15a04fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x15a050020_0;
    %assign/vec4 v0x15a04ff80_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x15a04fd90_0;
    %assign/vec4 v0x15a04ff80_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x15a0501e0;
T_52 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a0509f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x15a0507f0_0;
    %assign/vec4 v0x15a0508c0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x15a050570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x15a050950_0;
    %assign/vec4 v0x15a0508c0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x15a0506d0_0;
    %assign/vec4 v0x15a0508c0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x15a051420;
T_53 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a051c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x15a051a10_0;
    %assign/vec4 v0x15a051ae0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x15a051770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x15a051b80_0;
    %assign/vec4 v0x15a051ae0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x15a0518b0_0;
    %assign/vec4 v0x15a051ae0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x15a051db0;
T_54 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a052550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x15a052360_0;
    %assign/vec4 v0x15a0523f0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x15a052100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x15a0524a0_0;
    %assign/vec4 v0x15a0523f0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x15a052240_0;
    %assign/vec4 v0x15a0523f0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x15a052f60;
T_55 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a053760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x15a053590_0;
    %assign/vec4 v0x15a053620_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x15a0532b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x15a0536b0_0;
    %assign/vec4 v0x15a053620_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x15a0533f0_0;
    %assign/vec4 v0x15a053620_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x15a054810;
T_56 ;
    %wait E_0x15a051d10;
    %load/vec4 v0x15a054e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a054f30_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x15a04f670_0;
    %store/vec4 v0x15a054f30_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x15a054bf0_0;
    %store/vec4 v0x15a054f30_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x15a054b10_0;
    %store/vec4 v0x15a054f30_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x15a054d50_0;
    %store/vec4 v0x15a054f30_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x15a032770;
T_57 ;
    %wait E_0x15a032a60;
    %load/vec4 v0x15a032d30_0;
    %load/vec4 v0x15a032ac0_0;
    %and;
    %load/vec4 v0x15a032c90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15a032c90_0;
    %load/vec4 v0x15a032eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15a032e00_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x15a032d30_0;
    %load/vec4 v0x15a032c00_0;
    %and;
    %load/vec4 v0x15a032c90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15a032c90_0;
    %load/vec4 v0x15a032eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15a032e00_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a032e00_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x15a032d30_0;
    %load/vec4 v0x15a032ac0_0;
    %and;
    %load/vec4 v0x15a032c90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15a032c90_0;
    %load/vec4 v0x15a033010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15a032f60_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a032f60_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x15a031e30;
T_58 ;
    %wait E_0x15a0320f0;
    %load/vec4 v0x15a0322e0_0;
    %load/vec4 v0x15a032160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15a032160_0;
    %load/vec4 v0x15a032400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15a0324d0_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x15a032370_0;
    %load/vec4 v0x15a032160_0;
    %load/vec4 v0x15a032400_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15a032250_0;
    %load/vec4 v0x15a032400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15a0324d0_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a0324d0_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x15a0322e0_0;
    %load/vec4 v0x15a032160_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15a032160_0;
    %load/vec4 v0x15a032560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15a032610_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x15a032370_0;
    %load/vec4 v0x15a032160_0;
    %load/vec4 v0x15a032560_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x15a032250_0;
    %load/vec4 v0x15a032560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15a032610_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15a032610_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x15a00c010;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15a01c6d0_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x15a01c6d0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x15a01c6d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x15a01c780, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a01c6d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a01c6d0_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 37 "$readmemh", "test_codes/4_naive_test/inst_data.hex", v0x15a01c780 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x15a01ea20;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a01f750_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x15a01ea20;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15a01f550_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x15a01f550_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x15a01f550_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x15a01f600, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a01f550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a01f550_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 47 "$readmemh", "test_codes/4_naive_test/mem_data.hex", v0x15a01f600 {0 0 0};
    %vpi_func 6 48 "$fopen" 32, "mem_else0.txt", "w" {0 0 0};
    %store/vec4 v0x15a01f6a0_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x15a01ea20;
T_62 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a01f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a01f550_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x15a01f550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 127 "$fwrite", v0x15a01f6a0_0, "%8h\012", &A<v0x15a01f600, v0x15a01f550_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a01f550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15a01f550_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x15a01ea20;
T_63 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a01f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x15a01f2e0_0;
    %load/vec4 v0x15a01f160_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a01f600, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x15a01c8d0;
T_64 ;
    %wait E_0x15a01ed10;
    %load/vec4 v0x15a020660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a01fd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a020160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a0209a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a0204c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a020700_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x15a01fc90_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15a01fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a0202c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15a01fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a0207b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15a01fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a020850, 0, 4;
    %load/vec4 v0x15a01fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a01ffb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a01fdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a020040_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x15a01fd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a01ffb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a0204c0_0, 0;
    %load/vec4 v0x15a01fa50_0;
    %assign/vec4 v0x15a020700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a020160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a0209a0_0, 0;
    %load/vec4 v0x15a020420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15a01fd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x15a01fc90_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15a01fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a0207b0, 0, 4;
    %load/vec4 v0x15a01fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x15a020c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15a01fd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x15a01fc90_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x15a01fc90_0;
    %load/vec4a v0x15a020b00, 4;
    %ix/getv/s 3, v0x15a01fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a020850, 0, 4;
    %load/vec4 v0x15a01fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a020160_0, 0;
    %load/vec4 v0x15a0209a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15a0209a0_0, 0;
    %load/vec4 v0x15a0209a0_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a0204c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15a0209a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x15a0209a0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a01ffb0_0, 0;
    %load/vec4 v0x15a020d00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15a020700_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15a020d00_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x15a020a50_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x15a01fdc0_0, 0;
    %load/vec4 v0x15a020a50_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15a020850, 4;
    %assign/vec4 v0x15a020040_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a01ffb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a01fdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a020040_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a01ffb0_0, 0;
    %load/vec4 v0x15a0209a0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a0204c0_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a0204c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a01fd20_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a01ffb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15a0209a0_0, 0;
    %load/vec4 v0x15a020160_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15a020160_0, 0;
    %load/vec4 v0x15a020160_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x15a020160_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x15a020d00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15a020700_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15a020d00_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x15a020210_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x15a01fdc0_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x15a020160_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x15a020160_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x15a01fe80_0;
    %load/vec4 v0x15a020160_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a0207b0, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x15a020160_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x15a01fc90_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x15a01fc90_0;
    %load/vec4a v0x15a0207b0, 4;
    %ix/getv/s 3, v0x15a01fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a0202c0, 0, 4;
    %load/vec4 v0x15a01fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a0204c0_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a0204c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x15a01fc90_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15a01fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a0202c0, 0, 4;
    %load/vec4 v0x15a01fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a01fc90_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a01fd20_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x15a00b760;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15a00b760 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x15a00b760;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a05a010_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x15a00b760;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x15a05a010_0;
    %inv;
    %store/vec4 v0x15a05a010_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x15a00b760;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a05a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a05a0a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a05a130_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a05a0a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a05a0a0_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
