

================================================================
== Vivado HLS Report for 'hls_ComputeIntegrals'
================================================================
* Date:           Mon Mar  1 13:00:55 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  37636|  691204|  37636|  691204|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  37633|  691201|         5|          3|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	8  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%nIdx_2 = alloca i32"   --->   Operation 9 'alloca' 'nIdx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zIdx_1_i = alloca i32"   --->   Operation 10 'alloca' 'zIdx_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i39"   --->   Operation 11 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%height_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %height)"   --->   Operation 12 'read' 'height_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%width_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %width)"   --->   Operation 13 'read' 'width_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %height_out, i16 %height_read)"   --->   Operation 14 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %width_out, i16 %width_read)"   --->   Operation 15 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "store i32 -11, i32* %zIdx_1_i"   --->   Operation 16 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "store i32 0, i32* %nIdx_2"   --->   Operation 17 'store' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %B2_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str373, i32 0, i32 0, [1 x i8]* @p_str374, [1 x i8]* @p_str375, [1 x i8]* @p_str376, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str377, [1 x i8]* @p_str378)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %B1_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str367, i32 0, i32 0, [1 x i8]* @p_str368, [1 x i8]* @p_str369, [1 x i8]* @p_str370, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str371, [1 x i8]* @p_str372)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A22_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A12_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A11_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str349, i32 0, i32 0, [1 x i8]* @p_str350, [1 x i8]* @p_str351, [1 x i8]* @p_str352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str353, [1 x i8]* @p_str354)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %It_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str343, i32 0, i32 0, [1 x i8]* @p_str344, [1 x i8]* @p_str345, [1 x i8]* @p_str346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str347, [1 x i8]* @p_str348)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %Iy_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str337, i32 0, i32 0, [1 x i8]* @p_str338, [1 x i8]* @p_str339, [1 x i8]* @p_str340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str341, [1 x i8]* @p_str342)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %Ix_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str331, i32 0, i32 0, [1 x i8]* @p_str332, [1 x i8]* @p_str333, [1 x i8]* @p_str334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str335, [1 x i8]* @p_str336)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str171, i32 0, i32 0, [1 x i8]* @p_str172, [1 x i8]* @p_str173, [1 x i8]* @p_str174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str175, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str181, i32 0, i32 0, [1 x i8]* @p_str182, [1 x i8]* @p_str183, [1 x i8]* @p_str184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str185, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @csIxix, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:739]   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @csIxiy, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:740]   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @csIyiy, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:741]   --->   Operation 32 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @csDix, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:742]   --->   Operation 33 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @csDiy, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:743]   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @cbIxix, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:744]   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @cbIxiy, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:745]   --->   Operation 36 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @cbIyiy, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:746]   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @cbDix, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:747]   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([480 x i32]* @cbDiy, [1 x i8]* @p_str3, [12 x i8]* @p_str8, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [LKof_hls_opt.cpp:748]   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i16 %height_read to i17" [LKof_hls_opt.cpp:766]   --->   Operation 40 'zext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node bound)   --->   "%tmp_77_i = add i17 %tmp_cast_i, 5" [LKof_hls_opt.cpp:766]   --->   Operation 41 'add' 'tmp_77_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_78_i = zext i16 %width_read to i32" [LKof_hls_opt.cpp:769]   --->   Operation 42 'zext' 'tmp_78_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_78_cast_i = zext i16 %width_read to i17" [LKof_hls_opt.cpp:769]   --->   Operation 43 'zext' 'tmp_78_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.85ns)   --->   "%tmp_79_i = add i17 %tmp_78_cast_i, 5" [LKof_hls_opt.cpp:769]   --->   Operation 44 'add' 'tmp_79_i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into DSP with root node bound)   --->   "%cast = zext i17 %tmp_77_i to i34" [LKof_hls_opt.cpp:766]   --->   Operation 45 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%cast1 = zext i17 %tmp_79_i to i34" [LKof_hls_opt.cpp:769]   --->   Operation 46 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i34 %cast1, %cast" [LKof_hls_opt.cpp:769]   --->   Operation 47 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.65ns)   --->   "br label %0" [LKof_hls_opt.cpp:766]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge1572.i ]"   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%row_i = phi i16 [ 0, %entry ], [ %row_i_mid2, %._crit_edge1572.i ]" [LKof_hls_opt.cpp:769]   --->   Operation 50 'phi' 'row_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_01072_1_i = phi i34 [ undef, %entry ], [ %p_01072_2_i_52, %._crit_edge1572.i ]" [LKof_hls_opt.cpp:843]   --->   Operation 51 'phi' 'p_01072_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_01064_1_i = phi i34 [ undef, %entry ], [ %p_01064_2_i_53, %._crit_edge1572.i ]" [LKof_hls_opt.cpp:843]   --->   Operation 52 'phi' 'p_01064_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_01056_1_i = phi i34 [ undef, %entry ], [ %p_01056_2_i_54, %._crit_edge1572.i ]" [LKof_hls_opt.cpp:843]   --->   Operation 53 'phi' 'p_01056_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_01048_1_i = phi i34 [ undef, %entry ], [ %p_01048_2_i_55, %._crit_edge1572.i ]" [LKof_hls_opt.cpp:843]   --->   Operation 54 'phi' 'p_01048_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_01040_1_i = phi i34 [ undef, %entry ], [ %p_01040_2_i_56, %._crit_edge1572.i ]" [LKof_hls_opt.cpp:843]   --->   Operation 55 'phi' 'p_01040_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%col_i = phi i16 [ 0, %entry ], [ %col, %._crit_edge1572.i ]"   --->   Operation 56 'phi' 'col_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten_cast = zext i33 %indvar_flatten to i34" [LKof_hls_opt.cpp:769]   --->   Operation 57 'zext' 'indvar_flatten_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_87_cast_i = zext i16 %col_i to i17" [LKof_hls_opt.cpp:769]   --->   Operation 58 'zext' 'tmp_87_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.09ns)   --->   "%tmp_88_i = icmp ult i17 %tmp_87_cast_i, %tmp_79_i" [LKof_hls_opt.cpp:769]   --->   Operation 59 'icmp' 'tmp_88_i' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.02ns)   --->   "%exitcond_flatten = icmp eq i34 %indvar_flatten_cast, %bound" [LKof_hls_opt.cpp:769]   --->   Operation 60 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.01ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 61 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.reset" [LKof_hls_opt.cpp:769]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.35ns)   --->   "%col_i_mid2 = select i1 %tmp_88_i, i16 %col_i, i16 0" [LKof_hls_opt.cpp:769]   --->   Operation 63 'select' 'col_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.85ns)   --->   "%row = add i16 %row_i, 1" [LKof_hls_opt.cpp:766]   --->   Operation 64 'add' 'row' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.10ns)   --->   "%tmp_82_i_mid1 = icmp ult i16 %row, %height_read" [LKof_hls_opt.cpp:779]   --->   Operation 65 'icmp' 'tmp_82_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.10ns)   --->   "%tmp_82_i = icmp ult i16 %row_i, %height_read" [LKof_hls_opt.cpp:779]   --->   Operation 66 'icmp' 'tmp_82_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.17ns)   --->   "%tmp_82_i_mid2 = select i1 %tmp_88_i, i1 %tmp_82_i, i1 %tmp_82_i_mid1" [LKof_hls_opt.cpp:779]   --->   Operation 67 'select' 'tmp_82_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.10ns)   --->   "%ult1 = icmp ult i16 %row, %height_read" [LKof_hls_opt.cpp:843]   --->   Operation 68 'icmp' 'ult1' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.10ns)   --->   "%ult2 = icmp ult i16 %row_i, %height_read" [LKof_hls_opt.cpp:843]   --->   Operation 69 'icmp' 'ult2' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.10ns)   --->   "%tmp_89_i = icmp ult i16 %col_i_mid2, %width_read" [LKof_hls_opt.cpp:775]   --->   Operation 70 'icmp' 'tmp_89_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_89_i, label %.preheader.preheader.i, label %.loopexit.i" [LKof_hls_opt.cpp:775]   --->   Operation 71 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_90_i = zext i16 %col_i_mid2 to i64" [LKof_hls_opt.cpp:777]   --->   Operation 72 'zext' 'tmp_90_i' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_11 = getelementptr [480 x i39]* @packed3_lines_buffer_10, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 73 'getelementptr' 'packed3_lines_buffer_11' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.23ns)   --->   "%packed3_column_0_V = load i39* %packed3_lines_buffer_11, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 74 'load' 'packed3_column_0_V' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_12 = getelementptr [480 x i39]* @packed3_lines_buffer_7, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 75 'getelementptr' 'packed3_lines_buffer_12' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_13 = load i39* %packed3_lines_buffer_12, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 76 'load' 'packed3_lines_buffer_13' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_14 = getelementptr [480 x i39]* @packed3_lines_buffer_6, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 77 'getelementptr' 'packed3_lines_buffer_14' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_15 = load i39* %packed3_lines_buffer_14, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 78 'load' 'packed3_lines_buffer_15' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_16 = getelementptr [480 x i39]* @packed3_lines_buffer_5, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 79 'getelementptr' 'packed3_lines_buffer_16' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_17 = load i39* %packed3_lines_buffer_16, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 80 'load' 'packed3_lines_buffer_17' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_18 = getelementptr [480 x i39]* @packed3_lines_buffer_4, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 81 'getelementptr' 'packed3_lines_buffer_18' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_19 = load i39* %packed3_lines_buffer_18, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 82 'load' 'packed3_lines_buffer_19' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_20 = getelementptr [480 x i39]* @packed3_lines_buffer_3, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 83 'getelementptr' 'packed3_lines_buffer_20' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_21 = load i39* %packed3_lines_buffer_20, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 84 'load' 'packed3_lines_buffer_21' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_22 = getelementptr [480 x i39]* @packed3_lines_buffer_2, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 85 'getelementptr' 'packed3_lines_buffer_22' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_23 = load i39* %packed3_lines_buffer_22, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 86 'load' 'packed3_lines_buffer_23' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_24 = getelementptr [480 x i39]* @packed3_lines_buffer_1, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 87 'getelementptr' 'packed3_lines_buffer_24' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_25 = load i39* %packed3_lines_buffer_24, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 88 'load' 'packed3_lines_buffer_25' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_26 = getelementptr [480 x i39]* @packed3_lines_buffer, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 89 'getelementptr' 'packed3_lines_buffer_26' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_27 = load i39* %packed3_lines_buffer_26, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 90 'load' 'packed3_lines_buffer_27' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_28 = getelementptr [480 x i39]* @packed3_lines_buffer_9, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 91 'getelementptr' 'packed3_lines_buffer_28' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_29 = load i39* %packed3_lines_buffer_28, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 92 'load' 'packed3_lines_buffer_29' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_30 = getelementptr [480 x i39]* @packed3_lines_buffer_8, i64 0, i64 %tmp_90_i" [LKof_hls_opt.cpp:777]   --->   Operation 93 'getelementptr' 'packed3_lines_buffer_30' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (1.23ns)   --->   "%packed3_lines_buffer_31 = load i39* %packed3_lines_buffer_30, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 94 'load' 'packed3_lines_buffer_31' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_3 : Operation 95 [1/1] (0.28ns)   --->   "%tmp_91_i = and i1 %tmp_89_i, %tmp_82_i_mid2" [LKof_hls_opt.cpp:779]   --->   Operation 95 'and' 'tmp_91_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.10ns)   --->   "%ult = icmp ult i16 %col_i_mid2, %width_read" [LKof_hls_opt.cpp:843]   --->   Operation 96 'icmp' 'ult' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 97 [1/2] (1.23ns)   --->   "%packed3_column_0_V = load i39* %packed3_lines_buffer_11, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 97 'load' 'packed3_column_0_V' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 98 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_13 = load i39* %packed3_lines_buffer_12, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 98 'load' 'packed3_lines_buffer_13' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 99 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_13, i39* %packed3_lines_buffer_11, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 99 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 100 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_15 = load i39* %packed3_lines_buffer_14, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 100 'load' 'packed3_lines_buffer_15' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 101 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_15, i39* %packed3_lines_buffer_12, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 101 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 102 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_17 = load i39* %packed3_lines_buffer_16, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 102 'load' 'packed3_lines_buffer_17' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 103 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_17, i39* %packed3_lines_buffer_14, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 103 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 104 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_19 = load i39* %packed3_lines_buffer_18, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 104 'load' 'packed3_lines_buffer_19' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 105 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_19, i39* %packed3_lines_buffer_16, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 105 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 106 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_21 = load i39* %packed3_lines_buffer_20, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 106 'load' 'packed3_lines_buffer_21' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 107 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_21, i39* %packed3_lines_buffer_18, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 107 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 108 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_23 = load i39* %packed3_lines_buffer_22, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 108 'load' 'packed3_lines_buffer_23' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 109 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_23, i39* %packed3_lines_buffer_20, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 109 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 110 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_25 = load i39* %packed3_lines_buffer_24, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 110 'load' 'packed3_lines_buffer_25' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 111 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_25, i39* %packed3_lines_buffer_22, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 111 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 112 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_27 = load i39* %packed3_lines_buffer_26, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 112 'load' 'packed3_lines_buffer_27' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 113 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_27, i39* %packed3_lines_buffer_24, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 114 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_29 = load i39* %packed3_lines_buffer_28, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 114 'load' 'packed3_lines_buffer_29' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 115 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_29, i39* %packed3_lines_buffer_26, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 115 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 116 [1/2] (1.23ns)   --->   "%packed3_lines_buffer_31 = load i39* %packed3_lines_buffer_30, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 116 'load' 'packed3_lines_buffer_31' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 117 [1/1] (1.23ns)   --->   "store i39 %packed3_lines_buffer_31, i39* %packed3_lines_buffer_28, align 8" [LKof_hls_opt.cpp:777]   --->   Operation 117 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "store i39 %packed3_column_0_V, i39* %p_Val2_s" [LKof_hls_opt.cpp:777]   --->   Operation 118 'store' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 119 'br' <Predicate = (!exitcond_flatten & tmp_89_i)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%nIdx_2_load = load i32* %nIdx_2" [LKof_hls_opt.cpp:839]   --->   Operation 120 'load' 'nIdx_2_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zIdx_1_i_load = load i32* %zIdx_1_i" [LKof_hls_opt.cpp:838]   --->   Operation 121 'load' 'zIdx_1_i_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.83ns)   --->   "%x_der_V = call i13 @_ssdm_op_Read.ap_fifo.volatile.i13P(i13* %Ix_img_V)" [LKof_hls_opt.cpp:781]   --->   Operation 122 'read' 'x_der_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 123 [1/1] (1.83ns)   --->   "%y_der_V = call i13 @_ssdm_op_Read.ap_fifo.volatile.i13P(i13* %Iy_img_V)" [LKof_hls_opt.cpp:781]   --->   Operation 123 'read' 'y_der_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 124 [1/1] (1.83ns)   --->   "%t_der_V = call i13 @_ssdm_op_Read.ap_fifo.volatile.i13P(i13* %It_img_V)" [LKof_hls_opt.cpp:781]   --->   Operation 124 'read' 't_der_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_s = call i39 @_ssdm_op_BitConcatenate.i39.i13.i13.i13(i13 %t_der_V, i13 %y_der_V, i13 %x_der_V)" [LKof_hls_opt.cpp:786]   --->   Operation 125 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_94_i = zext i16 %col_i_mid2 to i64" [LKof_hls_opt.cpp:787]   --->   Operation 126 'zext' 'tmp_94_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%packed3_lines_buffer_32 = getelementptr [480 x i39]* @packed3_lines_buffer_8, i64 0, i64 %tmp_94_i" [LKof_hls_opt.cpp:787]   --->   Operation 127 'getelementptr' 'packed3_lines_buffer_32' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.23ns)   --->   "store i39 %p_Result_s, i39* %packed3_lines_buffer_32, align 8" [LKof_hls_opt.cpp:787]   --->   Operation 128 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 480> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %zIdx_1_i_load, i32 31)" [LKof_hls_opt.cpp:792]   --->   Operation 129 'bitselect' 'tmp' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_96_i = zext i32 %zIdx_1_i_load to i64" [LKof_hls_opt.cpp:794]   --->   Operation 130 'zext' 'tmp_96_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%csIxix_addr = getelementptr inbounds [480 x i32]* @csIxix, i64 0, i64 %tmp_96_i" [LKof_hls_opt.cpp:794]   --->   Operation 131 'getelementptr' 'csIxix_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (1.23ns)   --->   "%csIxixL = load i32* %csIxix_addr, align 4" [LKof_hls_opt.cpp:794]   --->   Operation 132 'load' 'csIxixL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%csIxiy_addr = getelementptr inbounds [480 x i32]* @csIxiy, i64 0, i64 %tmp_96_i" [LKof_hls_opt.cpp:794]   --->   Operation 133 'getelementptr' 'csIxiy_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 134 [2/2] (1.23ns)   --->   "%csIxiyL = load i32* %csIxiy_addr, align 4" [LKof_hls_opt.cpp:794]   --->   Operation 134 'load' 'csIxiyL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%csIyiy_addr = getelementptr inbounds [480 x i32]* @csIyiy, i64 0, i64 %tmp_96_i" [LKof_hls_opt.cpp:794]   --->   Operation 135 'getelementptr' 'csIyiy_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (1.23ns)   --->   "%csIyiyL = load i32* %csIyiy_addr, align 4" [LKof_hls_opt.cpp:794]   --->   Operation 136 'load' 'csIyiyL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%csDix_addr = getelementptr inbounds [480 x i32]* @csDix, i64 0, i64 %tmp_96_i" [LKof_hls_opt.cpp:795]   --->   Operation 137 'getelementptr' 'csDix_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (1.23ns)   --->   "%csDixL = load i32* %csDix_addr, align 4" [LKof_hls_opt.cpp:795]   --->   Operation 138 'load' 'csDixL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%csDiy_addr = getelementptr inbounds [480 x i32]* @csDiy, i64 0, i64 %tmp_96_i" [LKof_hls_opt.cpp:795]   --->   Operation 139 'getelementptr' 'csDiy_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (1.23ns)   --->   "%csDiyL = load i32* %csDiy_addr, align 4" [LKof_hls_opt.cpp:795]   --->   Operation 140 'load' 'csDiyL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_100_i = sext i13 %x_der_V to i26" [LKof_hls_opt.cpp:812]   --->   Operation 141 'sext' 'tmp_100_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_101_i = sext i13 %y_der_V to i26" [LKof_hls_opt.cpp:812]   --->   Operation 142 'sext' 'tmp_101_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (2.53ns) (root node of the DSP)   --->   "%bot_Iyy_V = mul i26 %tmp_101_i, %tmp_101_i" [LKof_hls_opt.cpp:812]   --->   Operation 143 'mul' 'bot_Iyy_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [1/1] (2.53ns) (root node of the DSP)   --->   "%bot_Ixy_V = mul i26 %tmp_101_i, %tmp_100_i" [LKof_hls_opt.cpp:813]   --->   Operation 144 'mul' 'bot_Ixy_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_102_i = sext i13 %t_der_V to i26" [LKof_hls_opt.cpp:813]   --->   Operation 145 'sext' 'tmp_102_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (2.53ns) (root node of the DSP)   --->   "%bot_Itx_V = mul i26 %tmp_102_i, %tmp_100_i" [LKof_hls_opt.cpp:813]   --->   Operation 146 'mul' 'bot_Itx_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (2.53ns) (root node of the DSP)   --->   "%bot_Ity_V = mul i26 %tmp_102_i, %tmp_101_i" [LKof_hls_opt.cpp:814]   --->   Operation 147 'mul' 'bot_Ity_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_103_i = sext i32 %nIdx_2_load to i64" [LKof_hls_opt.cpp:817]   --->   Operation 148 'sext' 'tmp_103_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%cbIxix_addr = getelementptr inbounds [480 x i32]* @cbIxix, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:817]   --->   Operation 149 'getelementptr' 'cbIxix_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (1.23ns)   --->   "%cbIxix_load = load i32* %cbIxix_addr, align 4" [LKof_hls_opt.cpp:817]   --->   Operation 150 'load' 'cbIxix_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%cbIxiy_addr = getelementptr inbounds [480 x i32]* @cbIxiy, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:817]   --->   Operation 151 'getelementptr' 'cbIxiy_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (1.23ns)   --->   "%cbIxiy_load = load i32* %cbIxiy_addr, align 4" [LKof_hls_opt.cpp:817]   --->   Operation 152 'load' 'cbIxiy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%cbIyiy_addr = getelementptr inbounds [480 x i32]* @cbIyiy, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:817]   --->   Operation 153 'getelementptr' 'cbIyiy_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (1.23ns)   --->   "%cbIyiy_load = load i32* %cbIyiy_addr, align 4" [LKof_hls_opt.cpp:817]   --->   Operation 154 'load' 'cbIyiy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%cbDix_addr = getelementptr inbounds [480 x i32]* @cbDix, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:818]   --->   Operation 155 'getelementptr' 'cbDix_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 156 [2/2] (1.23ns)   --->   "%cbDix_load = load i32* %cbDix_addr, align 4" [LKof_hls_opt.cpp:818]   --->   Operation 156 'load' 'cbDix_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%cbDiy_addr = getelementptr inbounds [480 x i32]* @cbDiy, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:818]   --->   Operation 157 'getelementptr' 'cbDiy_addr' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_4 : Operation 158 [2/2] (1.23ns)   --->   "%cbDiy_load = load i32* %cbDiy_addr, align 4" [LKof_hls_opt.cpp:818]   --->   Operation 158 'load' 'cbDiy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 159 [1/1] (1.01ns)   --->   "%zIdx = add nsw i32 1, %zIdx_1_i_load" [LKof_hls_opt.cpp:838]   --->   Operation 159 'add' 'zIdx' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.99ns)   --->   "%tmp_124_i = icmp eq i32 %zIdx, %tmp_78_i" [LKof_hls_opt.cpp:838]   --->   Operation 160 'icmp' 'tmp_124_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.44ns)   --->   "%p_i = select i1 %tmp_124_i, i32 0, i32 %zIdx" [LKof_hls_opt.cpp:838]   --->   Operation 161 'select' 'p_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (1.01ns)   --->   "%nIdx = add nsw i32 1, %nIdx_2_load" [LKof_hls_opt.cpp:839]   --->   Operation 162 'add' 'nIdx' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.99ns)   --->   "%tmp_125_i = icmp eq i32 %nIdx, %tmp_78_i" [LKof_hls_opt.cpp:839]   --->   Operation 163 'icmp' 'tmp_125_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.44ns)   --->   "%nIdx_1 = select i1 %tmp_125_i, i32 0, i32 %nIdx" [LKof_hls_opt.cpp:839]   --->   Operation 164 'select' 'nIdx_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.65ns)   --->   "store i32 %p_i, i32* %zIdx_1_i" [LKof_hls_opt.cpp:838]   --->   Operation 165 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.65>
ST_4 : Operation 166 [1/1] (0.65ns)   --->   "store i32 %nIdx_1, i32* %nIdx_2" [LKof_hls_opt.cpp:839]   --->   Operation 166 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 167 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 230400, i64 0)"   --->   Operation 168 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.10ns)   --->   "%tmp_84_i_mid1 = icmp ult i16 %row, 5" [LKof_hls_opt.cpp:843]   --->   Operation 169 'icmp' 'tmp_84_i_mid1' <Predicate = (!exitcond_flatten & !tmp_88_i)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.10ns)   --->   "%tmp_84_i = icmp ult i16 %row_i, 5" [LKof_hls_opt.cpp:843]   --->   Operation 170 'icmp' 'tmp_84_i' <Predicate = (!exitcond_flatten & tmp_88_i)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.17ns)   --->   "%tmp_84_i_mid2 = select i1 %tmp_88_i, i1 %tmp_84_i, i1 %tmp_84_i_mid1" [LKof_hls_opt.cpp:843]   --->   Operation 171 'select' 'tmp_84_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i_mid2)   --->   "%rev1 = xor i1 %ult1, true" [LKof_hls_opt.cpp:843]   --->   Operation 172 'xor' 'rev1' <Predicate = (!exitcond_flatten & !tmp_88_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i_mid2)   --->   "%rev2 = xor i1 %ult2, true" [LKof_hls_opt.cpp:843]   --->   Operation 173 'xor' 'rev2' <Predicate = (!exitcond_flatten & tmp_88_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_85_i_mid2 = select i1 %tmp_88_i, i1 %rev2, i1 %rev1" [LKof_hls_opt.cpp:843]   --->   Operation 174 'select' 'tmp_85_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (1.10ns)   --->   "%tmp_86_i_mid1 = icmp ugt i16 %row, 4" [LKof_hls_opt.cpp:846]   --->   Operation 175 'icmp' 'tmp_86_i_mid1' <Predicate = (!exitcond_flatten & !tmp_88_i)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (1.10ns)   --->   "%tmp_86_i = icmp ugt i16 %row_i, 4" [LKof_hls_opt.cpp:846]   --->   Operation 176 'icmp' 'tmp_86_i' <Predicate = (!exitcond_flatten & tmp_88_i)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.17ns)   --->   "%tmp_86_i_mid2 = select i1 %tmp_88_i, i1 %tmp_86_i, i1 %tmp_86_i_mid1" [LKof_hls_opt.cpp:846]   --->   Operation 177 'select' 'tmp_86_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.35ns)   --->   "%row_i_mid2 = select i1 %tmp_88_i, i16 %row_i, i16 %row" [LKof_hls_opt.cpp:769]   --->   Operation 178 'select' 'row_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind" [LKof_hls_opt.cpp:770]   --->   Operation 179 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_39_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1)" [LKof_hls_opt.cpp:770]   --->   Operation 180 'specregionbegin' 'tmp_39_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [LKof_hls_opt.cpp:771]   --->   Operation 181 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.65ns)   --->   "br i1 %tmp_91_i, label %_ifconv, label %.loopexit._crit_edge.i" [LKof_hls_opt.cpp:779]   --->   Operation 182 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%p_Val2_load = load i39* %p_Val2_s" [LKof_hls_opt.cpp:800]   --->   Operation 183 'load' 'p_Val2_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 184 [1/2] (1.23ns)   --->   "%csIxixL = load i32* %csIxix_addr, align 4" [LKof_hls_opt.cpp:794]   --->   Operation 184 'load' 'csIxixL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 185 [1/2] (1.23ns)   --->   "%csIxiyL = load i32* %csIxiy_addr, align 4" [LKof_hls_opt.cpp:794]   --->   Operation 185 'load' 'csIxiyL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 186 [1/2] (1.23ns)   --->   "%csIyiyL = load i32* %csIyiy_addr, align 4" [LKof_hls_opt.cpp:794]   --->   Operation 186 'load' 'csIyiyL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 187 [1/2] (1.23ns)   --->   "%csDixL = load i32* %csDix_addr, align 4" [LKof_hls_opt.cpp:795]   --->   Operation 187 'load' 'csDixL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 188 [1/2] (1.23ns)   --->   "%csDiyL = load i32* %csDiy_addr, align 4" [LKof_hls_opt.cpp:795]   --->   Operation 188 'load' 'csDiyL' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%x_der_V_1 = trunc i39 %p_Val2_load to i13" [LKof_hls_opt.cpp:800]   --->   Operation 189 'trunc' 'x_der_V_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%y_der_V_1 = call i13 @_ssdm_op_PartSelect.i13.i39.i32.i32(i39 %p_Val2_load, i32 13, i32 25)" [LKof_hls_opt.cpp:801]   --->   Operation 190 'partselect' 'y_der_V_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%t_der_V_1 = call i13 @_ssdm_op_PartSelect.i13.i39.i32.i32(i39 %p_Val2_load, i32 26, i32 38)" [LKof_hls_opt.cpp:802]   --->   Operation 191 'partselect' 't_der_V_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_97_i = sext i13 %x_der_V_1 to i26" [LKof_hls_opt.cpp:803]   --->   Operation 192 'sext' 'tmp_97_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.49ns) (grouped into DSP with root node tmp_106_i)   --->   "%top_Ixx_V = mul i26 %tmp_97_i, %tmp_97_i" [LKof_hls_opt.cpp:803]   --->   Operation 193 'mul' 'top_Ixx_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_98_i = sext i13 %y_der_V_1 to i26" [LKof_hls_opt.cpp:803]   --->   Operation 194 'sext' 'tmp_98_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.49ns) (grouped into DSP with root node tmp_112_i)   --->   "%top_Iyy_V = mul i26 %tmp_98_i, %tmp_98_i" [LKof_hls_opt.cpp:803]   --->   Operation 195 'mul' 'top_Iyy_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.49ns) (grouped into DSP with root node tmp_109_i)   --->   "%top_Ixy_V = mul i26 %tmp_98_i, %tmp_97_i" [LKof_hls_opt.cpp:804]   --->   Operation 196 'mul' 'top_Ixy_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_99_i = sext i13 %t_der_V_1 to i26" [LKof_hls_opt.cpp:804]   --->   Operation 197 'sext' 'tmp_99_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.49ns) (grouped into DSP with root node tmp_115_i)   --->   "%top_Itx_V = mul i26 %tmp_99_i, %tmp_97_i" [LKof_hls_opt.cpp:804]   --->   Operation 198 'mul' 'top_Itx_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/1] (0.49ns) (grouped into DSP with root node tmp_118_i)   --->   "%top_Ity_V = mul i26 %tmp_99_i, %tmp_98_i" [LKof_hls_opt.cpp:805]   --->   Operation 199 'mul' 'top_Ity_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [1/2] (1.23ns)   --->   "%cbIxix_load = load i32* %cbIxix_addr, align 4" [LKof_hls_opt.cpp:817]   --->   Operation 200 'load' 'cbIxix_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node tmp_106_i)   --->   "%tmp_105_i = sext i26 %top_Ixx_V to i32" [LKof_hls_opt.cpp:817]   --->   Operation 201 'sext' 'tmp_105_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp_106_i = sub i32 %cbIxix_load, %tmp_105_i" [LKof_hls_opt.cpp:817]   --->   Operation 202 'sub' 'tmp_106_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/2] (1.23ns)   --->   "%cbIxiy_load = load i32* %cbIxiy_addr, align 4" [LKof_hls_opt.cpp:817]   --->   Operation 203 'load' 'cbIxiy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 204 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp_109_i = sub i26 %bot_Ixy_V, %top_Ixy_V" [LKof_hls_opt.cpp:817]   --->   Operation 204 'sub' 'tmp_109_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [1/2] (1.23ns)   --->   "%cbIyiy_load = load i32* %cbIyiy_addr, align 4" [LKof_hls_opt.cpp:817]   --->   Operation 205 'load' 'cbIyiy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 206 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp_112_i = sub i26 %bot_Iyy_V, %top_Iyy_V" [LKof_hls_opt.cpp:817]   --->   Operation 206 'sub' 'tmp_112_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/2] (1.23ns)   --->   "%cbDix_load = load i32* %cbDix_addr, align 4" [LKof_hls_opt.cpp:818]   --->   Operation 207 'load' 'cbDix_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 208 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp_115_i = sub i26 %bot_Itx_V, %top_Itx_V" [LKof_hls_opt.cpp:818]   --->   Operation 208 'sub' 'tmp_115_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/2] (1.23ns)   --->   "%cbDiy_load = load i32* %cbDiy_addr, align 4" [LKof_hls_opt.cpp:818]   --->   Operation 209 'load' 'cbDiy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_5 : Operation 210 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp_118_i = sub i26 %bot_Ity_V, %top_Ity_V" [LKof_hls_opt.cpp:818]   --->   Operation 210 'sub' 'tmp_118_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/1] (1.10ns)   --->   "%tmp_126_i = icmp ult i16 %col_i_mid2, 5" [LKof_hls_opt.cpp:843]   --->   Operation 211 'icmp' 'tmp_126_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%rev = xor i1 %ult, true" [LKof_hls_opt.cpp:843]   --->   Operation 212 'xor' 'rev' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%tmp1 = and i1 %tmp_126_i, %tmp_85_i_mid2" [LKof_hls_opt.cpp:843]   --->   Operation 213 'and' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%tmp2 = and i1 %tmp_84_i_mid2, %rev" [LKof_hls_opt.cpp:843]   --->   Operation 214 'and' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_130_i = and i1 %tmp2, %tmp1" [LKof_hls_opt.cpp:843]   --->   Operation 215 'and' 'tmp_130_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (1.10ns)   --->   "%tmp_131_i = icmp ugt i16 %col_i_mid2, 4" [LKof_hls_opt.cpp:846]   --->   Operation 216 'icmp' 'tmp_131_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.28ns)   --->   "%tmp_132_i = and i1 %tmp_86_i_mid2, %tmp_131_i" [LKof_hls_opt.cpp:846]   --->   Operation 217 'and' 'tmp_132_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %tmp_132_i, label %1, label %._crit_edge1572.i" [LKof_hls_opt.cpp:846]   --->   Operation 218 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_39_i)" [LKof_hls_opt.cpp:856]   --->   Operation 219 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.85ns)   --->   "%col = add i16 %col_i_mid2, 1" [LKof_hls_opt.cpp:769]   --->   Operation 220 'add' 'col' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "br label %0" [LKof_hls_opt.cpp:769]   --->   Operation 221 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.77>
ST_6 : Operation 222 [1/1] (0.44ns)   --->   "%csIxixL1_i = select i1 %tmp, i32 0, i32 %csIxixL" [LKof_hls_opt.cpp:792]   --->   Operation 222 'select' 'csIxixL1_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.44ns)   --->   "%csIxiyL1_i = select i1 %tmp, i32 0, i32 %csIxiyL" [LKof_hls_opt.cpp:792]   --->   Operation 223 'select' 'csIxiyL1_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.44ns)   --->   "%csIyiyL1_i = select i1 %tmp, i32 0, i32 %csIyiyL" [LKof_hls_opt.cpp:792]   --->   Operation 224 'select' 'csIyiyL1_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.44ns)   --->   "%csDixL1_i = select i1 %tmp, i32 0, i32 %csDixL" [LKof_hls_opt.cpp:792]   --->   Operation 225 'select' 'csDixL1_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.44ns)   --->   "%csDiyL1_i = select i1 %tmp, i32 0, i32 %csDiyL" [LKof_hls_opt.cpp:792]   --->   Operation 226 'select' 'csDiyL1_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.49ns) (grouped into DSP with root node csIxixR)   --->   "%bot_Ixx_V = mul i26 %tmp_100_i, %tmp_100_i" [LKof_hls_opt.cpp:812]   --->   Operation 227 'mul' 'bot_Ixx_V' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node csIxixR)   --->   "%tmp_104_i = sext i26 %bot_Ixx_V to i32" [LKof_hls_opt.cpp:817]   --->   Operation 228 'sext' 'tmp_104_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (2.03ns) (root node of the DSP)   --->   "%csIxixR = add i32 %tmp_104_i, %tmp_106_i" [LKof_hls_opt.cpp:817]   --->   Operation 229 'add' 'csIxixR' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_109_cast_i = sext i26 %tmp_109_i to i32" [LKof_hls_opt.cpp:817]   --->   Operation 230 'sext' 'tmp_109_cast_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (1.01ns)   --->   "%csIxiyR = add i32 %tmp_109_cast_i, %cbIxiy_load" [LKof_hls_opt.cpp:817]   --->   Operation 231 'add' 'csIxiyR' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_112_cast_i = sext i26 %tmp_112_i to i32" [LKof_hls_opt.cpp:817]   --->   Operation 232 'sext' 'tmp_112_cast_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (1.01ns)   --->   "%csIyiyR = add i32 %tmp_112_cast_i, %cbIyiy_load" [LKof_hls_opt.cpp:817]   --->   Operation 233 'add' 'csIyiyR' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_115_cast_i = sext i26 %tmp_115_i to i32" [LKof_hls_opt.cpp:818]   --->   Operation 234 'sext' 'tmp_115_cast_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (1.01ns)   --->   "%csDixR = add i32 %tmp_115_cast_i, %cbDix_load" [LKof_hls_opt.cpp:818]   --->   Operation 235 'add' 'csDixR' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_118_cast_i = sext i26 %tmp_118_i to i32" [LKof_hls_opt.cpp:818]   --->   Operation 236 'sext' 'tmp_118_cast_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (1.01ns)   --->   "%csDiyR = add i32 %tmp_118_cast_i, %cbDiy_load" [LKof_hls_opt.cpp:818]   --->   Operation 237 'add' 'csDiyR' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%sum_Ixx_load = load i32* @sum_Ixx, align 4" [LKof_hls_opt.cpp:823]   --->   Operation 238 'load' 'sum_Ixx_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_119_i = sub i32 %csIxixR, %csIxixL1_i" [LKof_hls_opt.cpp:823]   --->   Operation 239 'sub' 'tmp_119_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%val_assign = add i32 %tmp_119_i, %sum_Ixx_load" [LKof_hls_opt.cpp:823]   --->   Operation 240 'add' 'val_assign' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "store i32 %val_assign, i32* @sum_Ixx, align 4" [LKof_hls_opt.cpp:823]   --->   Operation 241 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sum_Ixy_load = load i32* @sum_Ixy, align 4" [LKof_hls_opt.cpp:823]   --->   Operation 242 'load' 'sum_Ixy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_120_i = sub i32 %csIxiyR, %csIxiyL1_i" [LKof_hls_opt.cpp:823]   --->   Operation 243 'sub' 'tmp_120_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%val_assign_4 = add i32 %tmp_120_i, %sum_Ixy_load" [LKof_hls_opt.cpp:823]   --->   Operation 244 'add' 'val_assign_4' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "store i32 %val_assign_4, i32* @sum_Ixy, align 4" [LKof_hls_opt.cpp:823]   --->   Operation 245 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sum_Iyy_load = load i32* @sum_Iyy, align 4" [LKof_hls_opt.cpp:823]   --->   Operation 246 'load' 'sum_Iyy_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_121_i = sub i32 %csIyiyR, %csIyiyL1_i" [LKof_hls_opt.cpp:823]   --->   Operation 247 'sub' 'tmp_121_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%val_assign_5 = add i32 %tmp_121_i, %sum_Iyy_load" [LKof_hls_opt.cpp:823]   --->   Operation 248 'add' 'val_assign_5' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "store i32 %val_assign_5, i32* @sum_Iyy, align 4" [LKof_hls_opt.cpp:823]   --->   Operation 249 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sum_Itx_load = load i32* @sum_Itx, align 4" [LKof_hls_opt.cpp:824]   --->   Operation 250 'load' 'sum_Itx_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_122_i = sub i32 %csDixR, %csDixL1_i" [LKof_hls_opt.cpp:824]   --->   Operation 251 'sub' 'tmp_122_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%val_assign_6 = add i32 %tmp_122_i, %sum_Itx_load" [LKof_hls_opt.cpp:824]   --->   Operation 252 'add' 'val_assign_6' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "store i32 %val_assign_6, i32* @sum_Itx, align 4" [LKof_hls_opt.cpp:824]   --->   Operation 253 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%sum_Ity_load = load i32* @sum_Ity, align 4" [LKof_hls_opt.cpp:824]   --->   Operation 254 'load' 'sum_Ity_load' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_123_i = sub i32 %csDiyR, %csDiyL1_i" [LKof_hls_opt.cpp:824]   --->   Operation 255 'sub' 'tmp_123_i' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%val_assign_7 = add i32 %tmp_123_i, %sum_Ity_load" [LKof_hls_opt.cpp:824]   --->   Operation 256 'add' 'val_assign_7' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "store i32 %val_assign_7, i32* @sum_Ity, align 4" [LKof_hls_opt.cpp:824]   --->   Operation 257 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%a11_V = sext i32 %val_assign to i34" [LKof_hls_opt.cpp:827]   --->   Operation 258 'sext' 'a11_V' <Predicate = (!exitcond_flatten & tmp_91_i & !tmp_130_i)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%a12_V = sext i32 %val_assign_4 to i34" [LKof_hls_opt.cpp:827]   --->   Operation 259 'sext' 'a12_V' <Predicate = (!exitcond_flatten & tmp_91_i & !tmp_130_i)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%a22_V = sext i32 %val_assign_5 to i34" [LKof_hls_opt.cpp:827]   --->   Operation 260 'sext' 'a22_V' <Predicate = (!exitcond_flatten & tmp_91_i & !tmp_130_i)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%b1_V = sext i32 %val_assign_6 to i34" [LKof_hls_opt.cpp:828]   --->   Operation 261 'sext' 'b1_V' <Predicate = (!exitcond_flatten & tmp_91_i & !tmp_130_i)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%b2_V = sext i32 %val_assign_7 to i34" [LKof_hls_opt.cpp:828]   --->   Operation 262 'sext' 'b2_V' <Predicate = (!exitcond_flatten & tmp_91_i & !tmp_130_i)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (1.23ns)   --->   "store i32 %csIxixR, i32* %cbIxix_addr, align 4" [LKof_hls_opt.cpp:831]   --->   Operation 263 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 264 [1/1] (1.23ns)   --->   "store i32 %csIxiyR, i32* %cbIxiy_addr, align 4" [LKof_hls_opt.cpp:831]   --->   Operation 264 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 265 [1/1] (1.23ns)   --->   "store i32 %csIyiyR, i32* %cbIyiy_addr, align 4" [LKof_hls_opt.cpp:832]   --->   Operation 265 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 266 [1/1] (1.23ns)   --->   "store i32 %csDixR, i32* %cbDix_addr, align 4" [LKof_hls_opt.cpp:832]   --->   Operation 266 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 267 [1/1] (1.23ns)   --->   "store i32 %csDiyR, i32* %cbDiy_addr, align 4" [LKof_hls_opt.cpp:832]   --->   Operation 267 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%csIxix_addr_1 = getelementptr inbounds [480 x i32]* @csIxix, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:834]   --->   Operation 268 'getelementptr' 'csIxix_addr_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (1.23ns)   --->   "store i32 %csIxixR, i32* %csIxix_addr_1, align 4" [LKof_hls_opt.cpp:834]   --->   Operation 269 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%csIxiy_addr_1 = getelementptr inbounds [480 x i32]* @csIxiy, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:834]   --->   Operation 270 'getelementptr' 'csIxiy_addr_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (1.23ns)   --->   "store i32 %csIxiyR, i32* %csIxiy_addr_1, align 4" [LKof_hls_opt.cpp:834]   --->   Operation 271 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%csIyiy_addr_1 = getelementptr inbounds [480 x i32]* @csIyiy, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:835]   --->   Operation 272 'getelementptr' 'csIyiy_addr_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (1.23ns)   --->   "store i32 %csIyiyR, i32* %csIyiy_addr_1, align 4" [LKof_hls_opt.cpp:835]   --->   Operation 273 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%csDix_addr_1 = getelementptr inbounds [480 x i32]* @csDix, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:835]   --->   Operation 274 'getelementptr' 'csDix_addr_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (1.23ns)   --->   "store i32 %csDixR, i32* %csDix_addr_1, align 4" [LKof_hls_opt.cpp:835]   --->   Operation 275 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%csDiy_addr_1 = getelementptr inbounds [480 x i32]* @csDiy, i64 0, i64 %tmp_103_i" [LKof_hls_opt.cpp:835]   --->   Operation 276 'getelementptr' 'csDiy_addr_1' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (1.23ns)   --->   "store i32 %csDiyR, i32* %csDiy_addr_1, align 4" [LKof_hls_opt.cpp:835]   --->   Operation 277 'store' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_6 : Operation 278 [1/1] (0.65ns)   --->   "br label %.loopexit._crit_edge.i" [LKof_hls_opt.cpp:841]   --->   Operation 278 'br' <Predicate = (!exitcond_flatten & tmp_91_i)> <Delay = 0.65>

State 7 <SV = 6> <Delay = 2.25>
ST_7 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node p_01072_2_i_52)   --->   "%p_01072_2_i = phi i34 [ %a11_V, %_ifconv ], [ %p_01072_1_i, %.loopexit.i ]"   --->   Operation 279 'phi' 'p_01072_2_i' <Predicate = (!exitcond_flatten & !tmp_130_i)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node p_01064_2_i_53)   --->   "%p_01064_2_i = phi i34 [ %a12_V, %_ifconv ], [ %p_01064_1_i, %.loopexit.i ]"   --->   Operation 280 'phi' 'p_01064_2_i' <Predicate = (!exitcond_flatten & !tmp_130_i)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_01056_2_i_54)   --->   "%p_01056_2_i = phi i34 [ %a22_V, %_ifconv ], [ %p_01056_1_i, %.loopexit.i ]"   --->   Operation 281 'phi' 'p_01056_2_i' <Predicate = (!exitcond_flatten & !tmp_130_i)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node p_01048_2_i_55)   --->   "%p_01048_2_i = phi i34 [ %b1_V, %_ifconv ], [ %p_01048_1_i, %.loopexit.i ]"   --->   Operation 282 'phi' 'p_01048_2_i' <Predicate = (!exitcond_flatten & !tmp_130_i)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_01040_2_i_56)   --->   "%p_01040_2_i = phi i34 [ %b2_V, %_ifconv ], [ %p_01040_1_i, %.loopexit.i ]"   --->   Operation 283 'phi' 'p_01040_2_i' <Predicate = (!exitcond_flatten & !tmp_130_i)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_01072_2_i_52 = select i1 %tmp_130_i, i34 0, i34 %p_01072_2_i" [LKof_hls_opt.cpp:843]   --->   Operation 284 'select' 'p_01072_2_i_52' <Predicate = (!exitcond_flatten)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_01064_2_i_53 = select i1 %tmp_130_i, i34 0, i34 %p_01064_2_i" [LKof_hls_opt.cpp:843]   --->   Operation 285 'select' 'p_01064_2_i_53' <Predicate = (!exitcond_flatten)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 286 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_01056_2_i_54 = select i1 %tmp_130_i, i34 0, i34 %p_01056_2_i" [LKof_hls_opt.cpp:843]   --->   Operation 286 'select' 'p_01056_2_i_54' <Predicate = (!exitcond_flatten)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_01048_2_i_55 = select i1 %tmp_130_i, i34 0, i34 %p_01048_2_i" [LKof_hls_opt.cpp:843]   --->   Operation 287 'select' 'p_01048_2_i_55' <Predicate = (!exitcond_flatten)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_01040_2_i_56 = select i1 %tmp_130_i, i34 0, i34 %p_01040_2_i" [LKof_hls_opt.cpp:843]   --->   Operation 288 'select' 'p_01040_2_i_56' <Predicate = (!exitcond_flatten)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i34P(i34* %A11_img_V, i34 %p_01072_2_i_52)" [LKof_hls_opt.cpp:849]   --->   Operation 289 'write' <Predicate = (tmp_132_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 290 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i34P(i34* %A12_img_V, i34 %p_01064_2_i_53)" [LKof_hls_opt.cpp:850]   --->   Operation 290 'write' <Predicate = (tmp_132_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 291 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i34P(i34* %A22_img_V, i34 %p_01056_2_i_54)" [LKof_hls_opt.cpp:851]   --->   Operation 291 'write' <Predicate = (tmp_132_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 292 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i34P(i34* %B1_img_V, i34 %p_01048_2_i_55)" [LKof_hls_opt.cpp:852]   --->   Operation 292 'write' <Predicate = (tmp_132_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 293 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i34P(i34* %B2_img_V, i34 %p_01040_2_i_56)" [LKof_hls_opt.cpp:853]   --->   Operation 293 'write' <Predicate = (tmp_132_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "br label %._crit_edge1572.i" [LKof_hls_opt.cpp:854]   --->   Operation 294 'br' <Predicate = (tmp_132_i)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 295 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'height' [52]  (1.84 ns)
	fifo write on port 'height_out' [55]  (1.84 ns)

 <State 2>: 3.39ns
The critical path consists of the following:
	'add' operation ('tmp_79_i', LKof_hls_opt.cpp:769) [72]  (0.853 ns)
	'mul' operation of DSP[75] ('bound', LKof_hls_opt.cpp:769) [75]  (2.53 ns)

 <State 3>: 3.13ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', LKof_hls_opt.cpp:769) [87]  (0 ns)
	'icmp' operation ('tmp_88_i', LKof_hls_opt.cpp:769) [90]  (1.1 ns)
	'select' operation ('col_i_mid2', LKof_hls_opt.cpp:769) [97]  (0.357 ns)
	'icmp' operation ('tmp_89_i', LKof_hls_opt.cpp:775) [117]  (1.1 ns)
	'and' operation ('tmp_91_i', LKof_hls_opt.cpp:779) [156]  (0.287 ns)
	blocking operation 0.287 ns on control path)

 <State 4>: 4.37ns
The critical path consists of the following:
	fifo read on port 'Ix_img_V' (LKof_hls_opt.cpp:781) [162]  (1.84 ns)
	'mul' operation of DSP[201] ('bot_Ixy.V', LKof_hls_opt.cpp:813) [201]  (2.53 ns)

 <State 5>: 3.28ns
The critical path consists of the following:
	'load' operation ('i_op', LKof_hls_opt.cpp:817) on array 'cbIxix' [207]  (1.24 ns)
	'sub' operation of DSP[210] ('tmp_106_i', LKof_hls_opt.cpp:817) [210]  (2.04 ns)

 <State 6>: 3.77ns
The critical path consists of the following:
	'mul' operation of DSP[211] ('bot_Ixx.V', LKof_hls_opt.cpp:812) [198]  (0.494 ns)
	'add' operation of DSP[211] ('csIxixR', LKof_hls_opt.cpp:817) [211]  (2.04 ns)
	'store' operation (LKof_hls_opt.cpp:831) of variable 'csIxixR', LKof_hls_opt.cpp:817 on array 'cbIxix' [257]  (1.24 ns)

 <State 7>: 2.25ns
The critical path consists of the following:
	'phi' operation ('a11.V') with incoming values : ('a11.V', LKof_hls_opt.cpp:827) ('p_01072_2_i_52', LKof_hls_opt.cpp:843) [282]  (0 ns)
	'select' operation ('p_01072_2_i_52', LKof_hls_opt.cpp:843) [293]  (0.414 ns)
	fifo write on port 'A11_img_V' (LKof_hls_opt.cpp:849) [302]  (1.84 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
