// Seed: 2583151461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  logic [-1 : 1] id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_4 = 32'd88
) (
    input uwire   id_0,
    input supply0 _id_1
);
  logic [-1 : id_1] id_3;
  ;
  logic _id_4 = (id_1);
  wire [id_4 : 1  -  1] id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_3,
      id_3,
      id_5
  );
endmodule
