digraph "CFG for '_Z20kernel_update_modelsP15HIP_vector_typeIfLj4EES1_i' function" {
	label="CFG for '_Z20kernel_update_modelsP15HIP_vector_typeIfLj4EES1_i' function";

	Node0x501be20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = zext i32 %12 to i64\l  %14 = sext i32 %2 to i64\l  %15 = icmp ult i64 %13, %14\l  br i1 %15, label %16, label %29\l|{<s0>T|<s1>F}}"];
	Node0x501be20:s0 -> Node0x501ddd0;
	Node0x501be20:s1 -> Node0x501de60;
	Node0x501ddd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 0, i64 0\l  %18 = load float, float addrspace(1)* %17, align 16, !tbaa !7,\l... !amdgpu.noclobber !6\l  %19 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 0, i64 1\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %21 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 0, i64 2\l  %22 = load float, float addrspace(1)* %21, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %23 = insertelement \<4 x float\> \<float poison, float poison, float poison,\l... float 1.000000e+00\>, float %18, i64 0\l  %24 = insertelement \<4 x float\> %23, float %20, i64 1\l  %25 = insertelement \<4 x float\> %24, float %22, i64 2\l  %26 = shl nuw nsw i64 %13, 2\l  %27 = add nuw nsw i64 %26, 3\l  %28 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %27, i32 0, i32 0, i32 0\l  store \<4 x float\> %25, \<4 x float\> addrspace(1)* %28, align 16\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %29\l}"];
	Node0x501ddd0 -> Node0x501de60;
	Node0x501de60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
