Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TESTBED_behav xil_defaultlib.TESTBED xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ba_stall' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/cmd_scheduler.v:105]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 11 for port 'tREF_counter' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/Ctrl.v:461]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'ba_cmd_pm' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/TESTBED.v:70]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 11 for port 'tREF_counter' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/Ctrl.v:474]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 11 for port 'tREF_counter' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/Ctrl.v:487]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 11 for port 'tREF_counter' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/Ctrl.v:500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ba_stall' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/cmd_scheduler.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ba_stall' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/cmd_scheduler.v:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ba_stall' [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/cmd_scheduler.v:126]
WARNING: [VRFC 10-3027] 'tREF_counter' was previously declared with a different range [C:/Users/jacky/Desktop/Senior_3D_DRAM/Memory_Controller/tP_counter.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_default
Compiling module xil_defaultlib.bank_FSM
Compiling module xil_defaultlib.bx_counter
Compiling module xil_defaultlib.check_or_state
Compiling module xil_defaultlib.counter_compare
Compiling module xil_defaultlib.cmd_scheduler
Compiling module xil_defaultlib.tP_counter
Compiling module xil_defaultlib.issue_FIFO
Compiling module xil_defaultlib.wdata_FIFO
Compiling module xil_defaultlib.OUT_FIFO
Compiling module xil_defaultlib.Ctrl_default
Compiling module xil_defaultlib.Package_default
Compiling module xil_defaultlib.PATTERN_default
Compiling module xil_defaultlib.TESTBED
Compiling module xil_defaultlib.glbl
Built simulation snapshot TESTBED_behav
