digraph "CFG for '_Z37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiii' function" {
	label="CFG for '_Z37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiii' function";

	Node0x60a55f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%13:\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %16 = mul i32 %15, %7\l  %17 = zext i32 %16 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %5, i64 %17\l  %19 = mul i32 %15, %10\l  %20 = zext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %14\l  store float 0.000000e+00, float addrspace(3)* %22, align 4, !tbaa !5\l  %23 = icmp ult i32 %14, %7\l  br i1 %23, label %24, label %31\l|{<s0>T|<s1>F}}"];
	Node0x60a55f0:s0 -> Node0x60a8510;
	Node0x60a55f0:s1 -> Node0x60a85a0;
	Node0x60a8510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%24:\l24:                                               \l  %25 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %26 = getelementptr i8, i8 addrspace(4)* %25, i64 4\l  %27 = bitcast i8 addrspace(4)* %26 to i16 addrspace(4)*\l  %28 = load i16, i16 addrspace(4)* %27, align 4, !range !9, !invariant.load\l... !10\l  %29 = zext i16 %28 to i32\l  br label %33\l}"];
	Node0x60a8510 -> Node0x60a8dd0;
	Node0x60a8ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%30:\l30:                                               \l  store float %42, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %31\l}"];
	Node0x60a8ed0 -> Node0x60a85a0;
	Node0x60a85a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%31:\l31:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %32 = icmp ult i32 %14, 64\l  br i1 %32, label %45, label %51\l|{<s0>T|<s1>F}}"];
	Node0x60a85a0:s0 -> Node0x60a6da0;
	Node0x60a85a0:s1 -> Node0x60a6e30;
	Node0x60a8dd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = phi float [ 0.000000e+00, %24 ], [ %42, %33 ]\l  %35 = phi i32 [ %14, %24 ], [ %43, %33 ]\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %18, i64 %36\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !5,\l... !amdgpu.noclobber !10\l  %39 = add nuw i32 %35, 1\l  %40 = uitofp i32 %39 to float\l  %41 = fmul contract float %38, %40\l  %42 = fadd contract float %34, %41\l  %43 = add i32 %35, %29\l  %44 = icmp ult i32 %43, %7\l  br i1 %44, label %33, label %30, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x60a8dd0:s0 -> Node0x60a8dd0;
	Node0x60a8dd0:s1 -> Node0x60a8ed0;
	Node0x60a6da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%45:\l45:                                               \l  %46 = add nuw nsw i32 %14, 64\l  %47 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %46\l  %48 = load float, float addrspace(3)* %47, align 4, !tbaa !5\l  %49 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %50 = fadd contract float %48, %49\l  store float %50, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %51\l}"];
	Node0x60a6da0 -> Node0x60a6e30;
	Node0x60a6e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%51:\l51:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %52 = icmp ult i32 %14, 32\l  br i1 %52, label %53, label %59\l|{<s0>T|<s1>F}}"];
	Node0x60a6e30:s0 -> Node0x60ab150;
	Node0x60a6e30:s1 -> Node0x60ab1a0;
	Node0x60ab150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%53:\l53:                                               \l  %54 = add nuw nsw i32 %14, 32\l  %55 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %54\l  %56 = load float, float addrspace(3)* %55, align 4, !tbaa !5\l  %57 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %58 = fadd contract float %56, %57\l  store float %58, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %59\l}"];
	Node0x60ab150 -> Node0x60ab1a0;
	Node0x60ab1a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%59:\l59:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %60 = icmp ult i32 %14, 16\l  br i1 %60, label %61, label %67\l|{<s0>T|<s1>F}}"];
	Node0x60ab1a0:s0 -> Node0x60ab860;
	Node0x60ab1a0:s1 -> Node0x60ab8b0;
	Node0x60ab860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%61:\l61:                                               \l  %62 = add nuw nsw i32 %14, 16\l  %63 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %62\l  %64 = load float, float addrspace(3)* %63, align 4, !tbaa !5\l  %65 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %66 = fadd contract float %64, %65\l  store float %66, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %67\l}"];
	Node0x60ab860 -> Node0x60ab8b0;
	Node0x60ab8b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%67:\l67:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %68 = icmp ult i32 %14, 8\l  br i1 %68, label %69, label %75\l|{<s0>T|<s1>F}}"];
	Node0x60ab8b0:s0 -> Node0x60ac1a0;
	Node0x60ab8b0:s1 -> Node0x60ac1f0;
	Node0x60ac1a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%69:\l69:                                               \l  %70 = add nuw nsw i32 %14, 8\l  %71 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %70\l  %72 = load float, float addrspace(3)* %71, align 4, !tbaa !5\l  %73 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %74 = fadd contract float %72, %73\l  store float %74, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %75\l}"];
	Node0x60ac1a0 -> Node0x60ac1f0;
	Node0x60ac1f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%75:\l75:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %76 = icmp ult i32 %14, 4\l  br i1 %76, label %77, label %83\l|{<s0>T|<s1>F}}"];
	Node0x60ac1f0:s0 -> Node0x60ac8e0;
	Node0x60ac1f0:s1 -> Node0x60ac930;
	Node0x60ac8e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%77:\l77:                                               \l  %78 = add nuw nsw i32 %14, 4\l  %79 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %78\l  %80 = load float, float addrspace(3)* %79, align 4, !tbaa !5\l  %81 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %82 = fadd contract float %80, %81\l  store float %82, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %83\l}"];
	Node0x60ac8e0 -> Node0x60ac930;
	Node0x60ac930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%83:\l83:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %84 = icmp ult i32 %14, 2\l  br i1 %84, label %85, label %91\l|{<s0>T|<s1>F}}"];
	Node0x60ac930:s0 -> Node0x60ad020;
	Node0x60ac930:s1 -> Node0x60ad070;
	Node0x60ad020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%85:\l85:                                               \l  %86 = add nuw nsw i32 %14, 2\l  %87 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %86\l  %88 = load float, float addrspace(3)* %87, align 4, !tbaa !5\l  %89 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %90 = fadd contract float %88, %89\l  store float %90, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %91\l}"];
	Node0x60ad020 -> Node0x60ad070;
	Node0x60ad070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%91:\l91:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %92 = icmp eq i32 %14, 0\l  br i1 %92, label %93, label %149\l|{<s0>T|<s1>F}}"];
	Node0x60ad070:s0 -> Node0x60ad760;
	Node0x60ad070:s1 -> Node0x60ad7b0;
	Node0x60ad760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%93:\l93:                                               \l  %94 = add nuw nsw i32 %14, 1\l  %95 = getelementptr inbounds [129 x float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 %94\l  %96 = load float, float addrspace(3)* %95, align 4, !tbaa !5\l  %97 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %98 = fadd contract float %96, %97\l  store float %98, float addrspace(3)* %22, align 4, !tbaa !5\l  %99 = load float, float addrspace(3)* getelementptr inbounds ([129 x float],\l... [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 0), align 16, !tbaa !5\l  %100 = sitofp i32 %7 to float\l  %101 = fdiv contract float %99, %100\l  %102 = zext i32 %15 to i64\l  %103 = getelementptr inbounds float, float addrspace(1)* %2, i64 %102\l  store float %101, float addrspace(1)* %103, align 4, !tbaa !5\l  %104 = icmp eq i32 %12, 0\l  br i1 %104, label %111, label %105\l|{<s0>T|<s1>F}}"];
	Node0x60ad760:s0 -> Node0x60ae240;
	Node0x60ad760:s1 -> Node0x60ae290;
	Node0x60ae290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%105:\l105:                                              \l  %106 = getelementptr inbounds float, float addrspace(1)* %6, i64 %102\l  %107 = load float, float addrspace(1)* %106, align 4, !tbaa !5\l  %108 = fadd contract float %101, %107\l  %109 = tail call float @llvm.maxnum.f32(float %108, float 0.000000e+00)\l  %110 = tail call float @llvm.minnum.f32(float %109, float 1.000000e+00)\l  br label %111\l}"];
	Node0x60ae290 -> Node0x60ae240;
	Node0x60ae240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%111:\l111:                                              \l  %112 = phi float [ %110, %105 ], [ %101, %93 ]\l  %113 = sitofp i32 %8 to float\l  %114 = fmul contract float %112, %113\l  %115 = fdiv contract float %114, %100\l  %116 = fpext float %115 to double\l  %117 = sitofp i32 %9 to float\l  %118 = fpext float %117 to double\l  %119 = fmul contract double %118, 5.000000e-01\l  %120 = fsub contract double %116, %119\l  %121 = fptrunc double %120 to float\l  %122 = fpext float %114 to double\l  %123 = sitofp i32 %10 to float\l  %124 = fpext float %123 to double\l  %125 = fmul contract double %124, 5.000000e-01\l  %126 = fsub contract double %122, %125\l  %127 = fptrunc double %126 to float\l  %128 = add i32 %7, 1\l  %129 = sub i32 %128, %9\l  %130 = sitofp i32 %129 to float\l  %131 = tail call float @llvm.minnum.f32(float %121, float %130)\l  %132 = tail call float @llvm.maxnum.f32(float %131, float 1.000000e+00)\l  %133 = add i32 %8, 1\l  %134 = sub i32 %133, %10\l  %135 = sitofp i32 %134 to float\l  %136 = tail call float @llvm.minnum.f32(float %127, float %135)\l  %137 = tail call float @llvm.maxnum.f32(float %136, float 1.000000e+00)\l  %138 = tail call float @llvm.ceil.f32(float %132)\l  %139 = tail call float @llvm.ceil.f32(float %137)\l  %140 = fadd contract float %139, -1.000000e+00\l  %141 = fsub contract float %114, %140\l  %142 = fptosi float %138 to i32\l  %143 = sitofp i32 %142 to float\l  %144 = getelementptr inbounds float, float addrspace(1)* %3, i64 %102\l  store float %143, float addrspace(1)* %144, align 4, !tbaa !5\l  %145 = fptosi float %139 to i32\l  %146 = sitofp i32 %145 to float\l  %147 = getelementptr inbounds float, float addrspace(1)* %4, i64 %102\l  store float %146, float addrspace(1)* %147, align 4, !tbaa !5\l  %148 = getelementptr inbounds float, float addrspace(1)* %1, i64 %102\l  store float %141, float addrspace(1)* %148, align 4, !tbaa !5\l  store float %138, float addrspace(3)* getelementptr inbounds ([129 x float],\l... [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 128), align 16, !tbaa !5\l  br label %149\l}"];
	Node0x60ae240 -> Node0x60ad7b0;
	Node0x60ad7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%149:\l149:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %150 = load float, float addrspace(3)* getelementptr inbounds ([129 x\l... float], [129 x float] addrspace(3)*\l... @_ZZ37cunnx_WindowGate2_updateOutput_kernelPfS_S_S_S_PKfS1_iiiiiiE6buffer,\l... i32 0, i32 128), align 16, !tbaa !5\l  %151 = fptosi float %150 to i32\l  %152 = sext i32 %151 to i64\l  %153 = getelementptr inbounds float, float addrspace(1)* %18, i64 %152\l  %154 = icmp slt i32 %14, %10\l  br i1 %154, label %155, label %162\l|{<s0>T|<s1>F}}"];
	Node0x60ad7b0:s0 -> Node0x60b0d40;
	Node0x60ad7b0:s1 -> Node0x60b0d90;
	Node0x60b0d40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%155:\l155:                                              \l  %156 = sitofp i32 %11 to float\l  %157 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %158 = getelementptr i8, i8 addrspace(4)* %157, i64 4\l  %159 = bitcast i8 addrspace(4)* %158 to i16 addrspace(4)*\l  %160 = load i16, i16 addrspace(4)* %159, align 4, !range !9, !invariant.load\l... !10\l  %161 = zext i16 %160 to i32\l  br label %163\l}"];
	Node0x60b0d40 -> Node0x60b1810;
	Node0x60b0d90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%162:\l162:                                              \l  ret void\l}"];
	Node0x60b1810 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%163:\l163:                                              \l  %164 = phi i32 [ %14, %155 ], [ %174, %163 ]\l  %165 = sitofp i32 %164 to float\l  %166 = fdiv contract float %165, %156\l  %167 = tail call float @llvm.floor.f32(float %166)\l  %168 = fptosi float %167 to i32\l  %169 = sext i32 %168 to i64\l  %170 = getelementptr inbounds float, float addrspace(1)* %153, i64 %169\l  %171 = load float, float addrspace(1)* %170, align 4, !tbaa !5\l  %172 = sext i32 %164 to i64\l  %173 = getelementptr inbounds float, float addrspace(1)* %21, i64 %172\l  store float %171, float addrspace(1)* %173, align 4, !tbaa !5\l  %174 = add i32 %164, %161\l  %175 = icmp slt i32 %174, %10\l  br i1 %175, label %163, label %162, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x60b1810:s0 -> Node0x60b1810;
	Node0x60b1810:s1 -> Node0x60b0d90;
}
