
optiboot_atmega1284p.elf:     Dateiformat elf32-avr

Sektionen:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  0001ff16  000003aa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000316  0001fc00  0001fc00  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  0001fffe  0001fffe  000003aa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .stab         00000df8  00000000  00000000  000003ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000010fd  00000000  00000000  000011a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  000022a1  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

0001fc00 <pre_main>:
/* everything that needs to run VERY early */
void pre_main(void) {
  // Allow convenient way of calling do_spm function - jump table, so
  //   entry to this function will always be here, independent of
  //   compilation, features etc
  asm volatile (
   1fc00:	01 c0       	rjmp	.+2      	; 0x1fc04 <main>
   1fc02:	1f c1       	rjmp	.+574    	; 0x1fe42 <do_spm>

0001fc04 <main>:
   1fc04:	11 24       	eor	r1, r1
   1fc06:	84 b7       	in	r24, 0x34	; 52
   1fc08:	88 23       	and	r24, r24
   1fc0a:	69 f0       	breq	.+26     	; 0x1fc26 <main+0x22>
   1fc0c:	98 2f       	mov	r25, r24
   1fc0e:	9a 70       	andi	r25, 0x0A	; 10
   1fc10:	92 30       	cpi	r25, 0x02	; 2
   1fc12:	49 f0       	breq	.+18     	; 0x1fc26 <main+0x22>
   1fc14:	81 ff       	sbrs	r24, 1
   1fc16:	02 c0       	rjmp	.+4      	; 0x1fc1c <main+0x18>
   1fc18:	97 ef       	ldi	r25, 0xF7	; 247
   1fc1a:	94 bf       	out	0x34, r25	; 52
   1fc1c:	28 2e       	mov	r2, r24
   1fc1e:	80 e0       	ldi	r24, 0x00	; 0
   1fc20:	fb d0       	rcall	.+502    	; 0x1fe18 <watchdogConfig>
   1fc22:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>
   1fc26:	85 e0       	ldi	r24, 0x05	; 5
   1fc28:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
   1fc2c:	82 e0       	ldi	r24, 0x02	; 2
   1fc2e:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
   1fc32:	88 e1       	ldi	r24, 0x18	; 24
   1fc34:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
   1fc38:	86 e0       	ldi	r24, 0x06	; 6
   1fc3a:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
   1fc3e:	80 e1       	ldi	r24, 0x10	; 16
   1fc40:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
   1fc44:	8e e0       	ldi	r24, 0x0E	; 14
   1fc46:	e8 d0       	rcall	.+464    	; 0x1fe18 <watchdogConfig>
   1fc48:	27 9a       	sbi	0x04, 7	; 4
   1fc4a:	86 e0       	ldi	r24, 0x06	; 6
   1fc4c:	20 e3       	ldi	r18, 0x30	; 48
   1fc4e:	3c ef       	ldi	r19, 0xFC	; 252
   1fc50:	91 e0       	ldi	r25, 0x01	; 1
   1fc52:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
   1fc56:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
   1fc5a:	96 bb       	out	0x16, r25	; 22
   1fc5c:	b0 9b       	sbis	0x16, 0	; 22
   1fc5e:	fe cf       	rjmp	.-4      	; 0x1fc5c <main+0x58>
   1fc60:	1f 9a       	sbi	0x03, 7	; 3
   1fc62:	a8 95       	wdr
   1fc64:	40 91 c0 00 	lds	r20, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
   1fc68:	47 fd       	sbrc	r20, 7
   1fc6a:	02 c0       	rjmp	.+4      	; 0x1fc70 <main+0x6c>
   1fc6c:	81 50       	subi	r24, 0x01	; 1
   1fc6e:	89 f7       	brne	.-30     	; 0x1fc52 <main+0x4e>
   1fc70:	ff 24       	eor	r15, r15
   1fc72:	f3 94       	inc	r15
   1fc74:	41 e1       	ldi	r20, 0x11	; 17
   1fc76:	e4 2e       	mov	r14, r20
   1fc78:	c3 d0       	rcall	.+390    	; 0x1fe00 <getch>
   1fc7a:	81 34       	cpi	r24, 0x41	; 65
   1fc7c:	71 f4       	brne	.+28     	; 0x1fc9a <main+0x96>
   1fc7e:	c0 d0       	rcall	.+384    	; 0x1fe00 <getch>
   1fc80:	c8 2f       	mov	r28, r24
   1fc82:	d0 d0       	rcall	.+416    	; 0x1fe24 <verifySpace>
   1fc84:	c2 38       	cpi	r28, 0x82	; 130
   1fc86:	11 f4       	brne	.+4      	; 0x1fc8c <main+0x88>
   1fc88:	82 e0       	ldi	r24, 0x02	; 2
   1fc8a:	05 c0       	rjmp	.+10     	; 0x1fc96 <main+0x92>
   1fc8c:	c1 38       	cpi	r28, 0x81	; 129
   1fc8e:	11 f4       	brne	.+4      	; 0x1fc94 <main+0x90>
   1fc90:	88 e0       	ldi	r24, 0x08	; 8
   1fc92:	01 c0       	rjmp	.+2      	; 0x1fc96 <main+0x92>
   1fc94:	83 e0       	ldi	r24, 0x03	; 3
   1fc96:	ad d0       	rcall	.+346    	; 0x1fdf2 <putch>
   1fc98:	a9 c0       	rjmp	.+338    	; 0x1fdec <main+0x1e8>
   1fc9a:	82 34       	cpi	r24, 0x42	; 66
   1fc9c:	11 f4       	brne	.+4      	; 0x1fca2 <main+0x9e>
   1fc9e:	84 e1       	ldi	r24, 0x14	; 20
   1fca0:	03 c0       	rjmp	.+6      	; 0x1fca8 <main+0xa4>
   1fca2:	85 34       	cpi	r24, 0x45	; 69
   1fca4:	19 f4       	brne	.+6      	; 0x1fcac <main+0xa8>
   1fca6:	85 e0       	ldi	r24, 0x05	; 5
   1fca8:	c5 d0       	rcall	.+394    	; 0x1fe34 <getNch>
   1fcaa:	a0 c0       	rjmp	.+320    	; 0x1fdec <main+0x1e8>
   1fcac:	85 35       	cpi	r24, 0x55	; 85
   1fcae:	79 f4       	brne	.+30     	; 0x1fcce <main+0xca>
   1fcb0:	a7 d0       	rcall	.+334    	; 0x1fe00 <getch>
   1fcb2:	08 2f       	mov	r16, r24
   1fcb4:	a5 d0       	rcall	.+330    	; 0x1fe00 <getch>
   1fcb6:	18 2f       	mov	r17, r24
   1fcb8:	87 ff       	sbrs	r24, 7
   1fcba:	03 c0       	rjmp	.+6      	; 0x1fcc2 <main+0xbe>
   1fcbc:	8b b7       	in	r24, 0x3b	; 59
   1fcbe:	81 60       	ori	r24, 0x01	; 1
   1fcc0:	02 c0       	rjmp	.+4      	; 0x1fcc6 <main+0xc2>
   1fcc2:	8b b7       	in	r24, 0x3b	; 59
   1fcc4:	8e 7f       	andi	r24, 0xFE	; 254
   1fcc6:	8b bf       	out	0x3b, r24	; 59
   1fcc8:	00 0f       	add	r16, r16
   1fcca:	11 1f       	adc	r17, r17
   1fccc:	8e c0       	rjmp	.+284    	; 0x1fdea <main+0x1e6>
   1fcce:	86 35       	cpi	r24, 0x56	; 86
   1fcd0:	81 f4       	brne	.+32     	; 0x1fcf2 <main+0xee>
   1fcd2:	96 d0       	rcall	.+300    	; 0x1fe00 <getch>
   1fcd4:	8d 34       	cpi	r24, 0x4D	; 77
   1fcd6:	49 f4       	brne	.+18     	; 0x1fcea <main+0xe6>
   1fcd8:	93 d0       	rcall	.+294    	; 0x1fe00 <getch>
   1fcda:	cb b7       	in	r28, 0x3b	; 59
   1fcdc:	91 d0       	rcall	.+290    	; 0x1fe00 <getch>
   1fcde:	c1 70       	andi	r28, 0x01	; 1
   1fce0:	88 0f       	add	r24, r24
   1fce2:	c8 2b       	or	r28, r24
   1fce4:	cb bf       	out	0x3b, r28	; 59
   1fce6:	81 e0       	ldi	r24, 0x01	; 1
   1fce8:	01 c0       	rjmp	.+2      	; 0x1fcec <main+0xe8>
   1fcea:	83 e0       	ldi	r24, 0x03	; 3
   1fcec:	a3 d0       	rcall	.+326    	; 0x1fe34 <getNch>
   1fcee:	80 e0       	ldi	r24, 0x00	; 0
   1fcf0:	d2 cf       	rjmp	.-92     	; 0x1fc96 <main+0x92>
   1fcf2:	84 36       	cpi	r24, 0x64	; 100
   1fcf4:	09 f0       	breq	.+2      	; 0x1fcf8 <main+0xf4>
   1fcf6:	47 c0       	rjmp	.+142    	; 0x1fd86 <main+0x182>
   1fcf8:	83 d0       	rcall	.+262    	; 0x1fe00 <getch>
   1fcfa:	c8 2f       	mov	r28, r24
   1fcfc:	d0 e0       	ldi	r29, 0x00	; 0
   1fcfe:	dc 2f       	mov	r29, r28
   1fd00:	cc 27       	eor	r28, r28
   1fd02:	7e d0       	rcall	.+252    	; 0x1fe00 <getch>
   1fd04:	c8 2b       	or	r28, r24
   1fd06:	7c d0       	rcall	.+248    	; 0x1fe00 <getch>
   1fd08:	98 2e       	mov	r9, r24
   1fd0a:	6e 01       	movw	r12, r28
   1fd0c:	a1 2c       	mov	r10, r1
   1fd0e:	bb 24       	eor	r11, r11
   1fd10:	b3 94       	inc	r11
   1fd12:	76 d0       	rcall	.+236    	; 0x1fe00 <getch>
   1fd14:	f5 01       	movw	r30, r10
   1fd16:	81 93       	st	Z+, r24
   1fd18:	5f 01       	movw	r10, r30
   1fd1a:	f1 e0       	ldi	r31, 0x01	; 1
   1fd1c:	cf 1a       	sub	r12, r31
   1fd1e:	d1 08       	sbc	r13, r1
   1fd20:	c1 f7       	brne	.-16     	; 0x1fd12 <main+0x10e>
   1fd22:	80 d0       	rcall	.+256    	; 0x1fe24 <verifySpace>
   1fd24:	85 e4       	ldi	r24, 0x45	; 69
   1fd26:	98 12       	cpse	r9, r24
   1fd28:	10 c0       	rjmp	.+32     	; 0x1fd4a <main+0x146>
   1fd2a:	5e 01       	movw	r10, r28
   1fd2c:	b3 94       	inc	r11
   1fd2e:	68 01       	movw	r12, r16
   1fd30:	c0 e0       	ldi	r28, 0x00	; 0
   1fd32:	d1 e0       	ldi	r29, 0x01	; 1
   1fd34:	ca 15       	cp	r28, r10
   1fd36:	db 05       	cpc	r29, r11
   1fd38:	09 f4       	brne	.+2      	; 0x1fd3c <main+0x138>
   1fd3a:	58 c0       	rjmp	.+176    	; 0x1fdec <main+0x1e8>
   1fd3c:	69 91       	ld	r22, Y+
   1fd3e:	c6 01       	movw	r24, r12
   1fd40:	98 d0       	rcall	.+304    	; 0x1fe72 <eeprom_write_byte>
   1fd42:	ff ef       	ldi	r31, 0xFF	; 255
   1fd44:	cf 1a       	sub	r12, r31
   1fd46:	df 0a       	sbc	r13, r31
   1fd48:	f5 cf       	rjmp	.-22     	; 0x1fd34 <main+0x130>
   1fd4a:	83 e0       	ldi	r24, 0x03	; 3
   1fd4c:	f8 01       	movw	r30, r16
   1fd4e:	87 bf       	out	0x37, r24	; 55
   1fd50:	e8 95       	spm
   1fd52:	07 b6       	in	r0, 0x37	; 55
   1fd54:	00 fc       	sbrc	r0, 0
   1fd56:	fd cf       	rjmp	.-6      	; 0x1fd52 <main+0x14e>
   1fd58:	a0 e0       	ldi	r26, 0x00	; 0
   1fd5a:	b1 e0       	ldi	r27, 0x01	; 1
   1fd5c:	f8 01       	movw	r30, r16
   1fd5e:	8d 91       	ld	r24, X+
   1fd60:	9d 91       	ld	r25, X+
   1fd62:	0c 01       	movw	r0, r24
   1fd64:	f7 be       	out	0x37, r15	; 55
   1fd66:	e8 95       	spm
   1fd68:	11 24       	eor	r1, r1
   1fd6a:	22 97       	sbiw	r28, 0x02	; 2
   1fd6c:	32 96       	adiw	r30, 0x02	; 2
   1fd6e:	20 97       	sbiw	r28, 0x00	; 0
   1fd70:	b1 f7       	brne	.-20     	; 0x1fd5e <main+0x15a>
   1fd72:	85 e0       	ldi	r24, 0x05	; 5
   1fd74:	f8 01       	movw	r30, r16
   1fd76:	87 bf       	out	0x37, r24	; 55
   1fd78:	e8 95       	spm
   1fd7a:	07 b6       	in	r0, 0x37	; 55
   1fd7c:	00 fc       	sbrc	r0, 0
   1fd7e:	fd cf       	rjmp	.-6      	; 0x1fd7a <main+0x176>
   1fd80:	e7 be       	out	0x37, r14	; 55
   1fd82:	e8 95       	spm
   1fd84:	33 c0       	rjmp	.+102    	; 0x1fdec <main+0x1e8>
   1fd86:	84 37       	cpi	r24, 0x74	; 116
   1fd88:	19 f5       	brne	.+70     	; 0x1fdd0 <main+0x1cc>
   1fd8a:	3a d0       	rcall	.+116    	; 0x1fe00 <getch>
   1fd8c:	c8 2f       	mov	r28, r24
   1fd8e:	d0 e0       	ldi	r29, 0x00	; 0
   1fd90:	dc 2f       	mov	r29, r28
   1fd92:	cc 27       	eor	r28, r28
   1fd94:	35 d0       	rcall	.+106    	; 0x1fe00 <getch>
   1fd96:	6e 01       	movw	r12, r28
   1fd98:	c8 2a       	or	r12, r24
   1fd9a:	32 d0       	rcall	.+100    	; 0x1fe00 <getch>
   1fd9c:	b8 2e       	mov	r11, r24
   1fd9e:	42 d0       	rcall	.+132    	; 0x1fe24 <verifySpace>
   1fda0:	e8 01       	movw	r28, r16
   1fda2:	f5 e4       	ldi	r31, 0x45	; 69
   1fda4:	bf 12       	cpse	r11, r31
   1fda6:	0b c0       	rjmp	.+22     	; 0x1fdbe <main+0x1ba>
   1fda8:	ce 01       	movw	r24, r28
   1fdaa:	5b d0       	rcall	.+182    	; 0x1fe62 <eeprom_read_byte>
   1fdac:	22 d0       	rcall	.+68     	; 0x1fdf2 <putch>
   1fdae:	81 e0       	ldi	r24, 0x01	; 1
   1fdb0:	c8 1a       	sub	r12, r24
   1fdb2:	d1 08       	sbc	r13, r1
   1fdb4:	21 96       	adiw	r28, 0x01	; 1
   1fdb6:	c1 14       	cp	r12, r1
   1fdb8:	d1 04       	cpc	r13, r1
   1fdba:	b1 f7       	brne	.-20     	; 0x1fda8 <main+0x1a4>
   1fdbc:	17 c0       	rjmp	.+46     	; 0x1fdec <main+0x1e8>
   1fdbe:	fe 01       	movw	r30, r28
   1fdc0:	87 91       	elpm	r24, Z+
   1fdc2:	ef 01       	movw	r28, r30
   1fdc4:	16 d0       	rcall	.+44     	; 0x1fdf2 <putch>
   1fdc6:	e1 e0       	ldi	r30, 0x01	; 1
   1fdc8:	ce 1a       	sub	r12, r30
   1fdca:	d1 08       	sbc	r13, r1
   1fdcc:	c1 f7       	brne	.-16     	; 0x1fdbe <main+0x1ba>
   1fdce:	0e c0       	rjmp	.+28     	; 0x1fdec <main+0x1e8>
   1fdd0:	85 37       	cpi	r24, 0x75	; 117
   1fdd2:	39 f4       	brne	.+14     	; 0x1fde2 <main+0x1de>
   1fdd4:	27 d0       	rcall	.+78     	; 0x1fe24 <verifySpace>
   1fdd6:	8e e1       	ldi	r24, 0x1E	; 30
   1fdd8:	0c d0       	rcall	.+24     	; 0x1fdf2 <putch>
   1fdda:	87 e9       	ldi	r24, 0x97	; 151
   1fddc:	0a d0       	rcall	.+20     	; 0x1fdf2 <putch>
   1fdde:	85 e0       	ldi	r24, 0x05	; 5
   1fde0:	5a cf       	rjmp	.-332    	; 0x1fc96 <main+0x92>
   1fde2:	81 35       	cpi	r24, 0x51	; 81
   1fde4:	11 f4       	brne	.+4      	; 0x1fdea <main+0x1e6>
   1fde6:	88 e0       	ldi	r24, 0x08	; 8
   1fde8:	17 d0       	rcall	.+46     	; 0x1fe18 <watchdogConfig>
   1fdea:	1c d0       	rcall	.+56     	; 0x1fe24 <verifySpace>
   1fdec:	80 e1       	ldi	r24, 0x10	; 16
   1fdee:	01 d0       	rcall	.+2      	; 0x1fdf2 <putch>
   1fdf0:	43 cf       	rjmp	.-378    	; 0x1fc78 <main+0x74>

0001fdf2 <putch>:
  RS485_PORT |= _BV(RS485_BIT);
# else
  RS485_PORT &= ~_BV(RS485_BIT);
# endif
#else //not RS485
  while (!(UART_SRA & _BV(UDRE0))) {  /* Spin */ }
   1fdf2:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
   1fdf6:	95 ff       	sbrs	r25, 5
   1fdf8:	fc cf       	rjmp	.-8      	; 0x1fdf2 <putch>
  UART_UDR = ch;
   1fdfa:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
   1fdfe:	08 95       	ret

0001fe00 <getch>:
    :
    "r25"
    );
#else
#ifndef LIN_UART
  while (!(UART_SRA & _BV(RXC0)))  {  /* Spin */ }
   1fe00:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
   1fe04:	87 ff       	sbrs	r24, 7
   1fe06:	fc cf       	rjmp	.-8      	; 0x1fe00 <getch>
  if (!(UART_SRA & _BV(FE0))) {
   1fe08:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
   1fe0c:	84 fd       	sbrc	r24, 4
   1fe0e:	01 c0       	rjmp	.+2      	; 0x1fe12 <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
   1fe10:	a8 95       	wdr
  while (!(LINSIR & _BV(LRXOK)))  {  /* Spin */ }
  if (!(LINSIR & _BV(LFERR))) {
    watchdogReset();  /* Eventually abort if wrong speed */
  }
#endif
  ch = UART_UDR;
   1fe12:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if LED_DATA_FLASH
  toggle_led();
#endif

  return ch;
}
   1fe16:	08 95       	ret

0001fe18 <watchdogConfig>:
}

void watchdogConfig(uint8_t x) {
#ifdef WDCE //does it have a Watchdog Change Enable?
#ifdef WDTCSR
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fe18:	e0 e6       	ldi	r30, 0x60	; 96
   1fe1a:	f0 e0       	ldi	r31, 0x00	; 0
   1fe1c:	98 e1       	ldi	r25, 0x18	; 24
   1fe1e:	90 83       	st	Z, r25
#else //then it must be one of those newfangled ones that use CCP
  CCP=0xD8; //so write this magic number to CCP
#endif

#ifdef WDTCSR
  WDTCSR = x;
   1fe20:	80 83       	st	Z, r24
   1fe22:	08 95       	ret

0001fe24 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
   1fe24:	ed df       	rcall	.-38     	; 0x1fe00 <getch>
   1fe26:	80 32       	cpi	r24, 0x20	; 32
   1fe28:	19 f0       	breq	.+6      	; 0x1fe30 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
   1fe2a:	88 e0       	ldi	r24, 0x08	; 8
   1fe2c:	f5 df       	rcall	.-22     	; 0x1fe18 <watchdogConfig>
   1fe2e:	ff cf       	rjmp	.-2      	; 0x1fe2e <verifySpace+0xa>
    while (1)                         // and busy-loop so that WD causes
      ;                               //  a reset and app start.
  }
  putch(STK_INSYNC);
   1fe30:	84 e1       	ldi	r24, 0x14	; 20
   1fe32:	df cf       	rjmp	.-66     	; 0x1fdf2 <putch>

0001fe34 <getNch>:
    ::[count] "M" (UART_B_VALUE)
    );
}
#endif

void getNch(uint8_t count) {
   1fe34:	cf 93       	push	r28
   1fe36:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
   1fe38:	e3 df       	rcall	.-58     	; 0x1fe00 <getch>
   1fe3a:	c1 50       	subi	r28, 0x01	; 1
   1fe3c:	e9 f7       	brne	.-6      	; 0x1fe38 <getNch+0x4>
  verifySpace();
}
   1fe3e:	cf 91       	pop	r28
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
   1fe40:	f1 cf       	rjmp	.-30     	; 0x1fe24 <verifySpace>

0001fe42 <do_spm>:
 *   data=0 in WRITE
 */
static void do_spm(uint16_t address, uint8_t command, uint16_t data)  __attribute__ ((used));
static void do_spm(uint16_t address, uint8_t command, uint16_t data) {
  // Do spm stuff
  asm volatile (
   1fe42:	fc 01       	movw	r30, r24
   1fe44:	0a 01       	movw	r0, r20
   1fe46:	67 bf       	out	0x37, r22	; 55
   1fe48:	e8 95       	spm
   1fe4a:	11 24       	eor	r1, r1
    );

  // wait for spm to complete
  //   it doesn't have much sense for __BOOT_PAGE_FILL,
  //   but it doesn't hurt and saves some bytes on 'if'
  boot_spm_busy_wait();
   1fe4c:	07 b6       	in	r0, 0x37	; 55
   1fe4e:	00 fc       	sbrc	r0, 0
   1fe50:	fd cf       	rjmp	.-6      	; 0x1fe4c <do_spm+0xa>
#if defined(RWWSRE)
  // this 'if' condition should be: (command == __BOOT_PAGE_WRITE || command == __BOOT_PAGE_ERASE)...
  // but it's tweaked a little assuming that in every command we are interested in here, there
  // must be also SELFPRGEN set. If we skip checking this bit, we save here 4B
  if ((command & (_BV(PGWRT)|_BV(PGERS))) && (data == 0) ) {
   1fe52:	66 70       	andi	r22, 0x06	; 6
   1fe54:	29 f0       	breq	.+10     	; 0x1fe60 <do_spm+0x1e>
   1fe56:	45 2b       	or	r20, r21
   1fe58:	19 f4       	brne	.+6      	; 0x1fe60 <do_spm+0x1e>
    // Reenable read access to flash
    __boot_rww_enable_short();
   1fe5a:	81 e1       	ldi	r24, 0x11	; 17
   1fe5c:	87 bf       	out	0x37, r24	; 55
   1fe5e:	e8 95       	spm
   1fe60:	08 95       	ret

0001fe62 <eeprom_read_byte>:
   1fe62:	f9 99       	sbic	0x1f, 1	; 31
   1fe64:	fe cf       	rjmp	.-4      	; 0x1fe62 <eeprom_read_byte>
   1fe66:	92 bd       	out	0x22, r25	; 34
   1fe68:	81 bd       	out	0x21, r24	; 33
   1fe6a:	f8 9a       	sbi	0x1f, 0	; 31
   1fe6c:	99 27       	eor	r25, r25
   1fe6e:	80 b5       	in	r24, 0x20	; 32
   1fe70:	08 95       	ret

0001fe72 <eeprom_write_byte>:
   1fe72:	26 2f       	mov	r18, r22

0001fe74 <eeprom_write_r18>:
   1fe74:	f9 99       	sbic	0x1f, 1	; 31
   1fe76:	fe cf       	rjmp	.-4      	; 0x1fe74 <eeprom_write_r18>
   1fe78:	1f ba       	out	0x1f, r1	; 31
   1fe7a:	92 bd       	out	0x22, r25	; 34
   1fe7c:	81 bd       	out	0x21, r24	; 33
   1fe7e:	20 bd       	out	0x20, r18	; 32
   1fe80:	0f b6       	in	r0, 0x3f	; 63
   1fe82:	f8 94       	cli
   1fe84:	fa 9a       	sbi	0x1f, 2	; 31
   1fe86:	f9 9a       	sbi	0x1f, 1	; 31
   1fe88:	0f be       	out	0x3f, r0	; 63
   1fe8a:	01 96       	adiw	r24, 0x01	; 1
   1fe8c:	08 95       	ret

0001fe8e <f_delimit>:
   1fe8e:	ff                                                  .

0001fe8f <f_version>:
   1fe8f:	56 65 72 73 69 6f 6e 3d 38 2e 32 00                 Version=8.2.

0001fe9b <f_device>:
   1fe9b:	44 65 76 69 63 65 3d 61 74 6d 65 67 61 31 32 38     Device=atmega128
   1feab:	34 70 00                                            4p.

0001feae <fF_CPU>:
   1feae:	46 5f 43 50 55 3d 31 36 30 30 30 30 30 30 4c 00     F_CPU=16000000L.

0001febe <fBIGBOOT>:
   1febe:	42 49 47 42 4f 4f 54 3d 31 00                       BIGBOOT=1.

0001fec8 <f_date>:
   1fec8:	42 75 69 6c 74 3a 4a 75 6c 20 31 38 20 32 30 32     Built:Jul 18 202
   1fed8:	31 3a 31 34 3a 30 33 3a 34 39 00                    1:14:03:49.

0001fee3 <fUART>:
   1fee3:	55 41 52 54 3d 30 00                                UART=0.

0001feea <fBAUD_RATE>:
   1feea:	42 41 55 44 5f 52 41 54 45 3d 31 31 35 32 30 30     BAUD_RATE=115200
	...

0001fefb <f_LED>:
   1fefb:	4c 45 44 3d 42 37 00                                LED=B7.

0001ff02 <fLED_START_FLASHES>:
   1ff02:	4c 45 44 5f 53 54 41 52 54 5f 46 4c 41 53 48 45     LED_START_FLASHE
   1ff12:	53 3d 33 00                                         S=3.
