<html><body><samp><pre>
<!@TC:1726818328>
#Build: Synplify Pro (R) S-2021.09M, Build 223R, Feb 23 2022
#install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
#OS: Linux 
#Hostname: xoc1.ewi.utwente.nl

# Fri Sep 20 09:45:28 2024

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
OS: Rocky Linux 8.9 (Green Obsidian)
Hostname: xoc1.ewi.utwente.nl
max virtual memory: unlimited (bytes)
max user processes: 513019
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:48:52, @4155246</a>

@N: : <!@TM:1726818333> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
OS: Rocky Linux 8.9 (Green Obsidian)
Hostname: xoc1.ewi.utwente.nl
max virtual memory: unlimited (bytes)
max user processes: 513019
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:48:52, @4155246</a>

@N: : <!@TM:1726818333> | Running in 64-bit mode 
@N: : <!@TM:1726818333> | stack limit increased to max 
@N: : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top/top.vhd:17:7:17:10:@N::@XP_MSG">top.vhd(17)</a><!@TM:1726818333> | Top entity is set to top.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/WB2AHBL.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_package.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/CCC_0/top_sb_CCC_0_FCCC.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS_syn.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_decompressor.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_pmp.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.entity.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_bootloader_image.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_boot_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cfs.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_crc.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dcache.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_debug_dm.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_debug_dtm.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dma.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gptmr.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_icache.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_imem.entity.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_imem.default.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_neoled.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_onewire.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_pwm.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sdi.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_slink.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_spi.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_trng.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_twi.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wdt.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_xip.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_xirq.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/top_sb.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1726818333> | Using the VHDL 2008 Standard for file '/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top/top.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1726818333> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top/top.vhd:17:7:17:10:@N:CD630:@XP_MSG">top.vhd(17)</a><!@TM:1726818333> | Synthesizing work.top.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/WB2AHBL.vhd:29:7:29:14:@N:CD630:@XP_MSG">WB2AHBL.vhd(29)</a><!@TM:1726818333> | Synthesizing work.wb2ahbl.rtl.
Post processing for work.wb2ahbl.rtl
Running optimization stage 1 on WB2AHBL .......
Finished optimization stage 1 on WB2AHBL (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/top_sb.vhd:20:7:20:13:@N:CD630:@XP_MSG">top_sb.vhd(20)</a><!@TM:1726818333> | Synthesizing work.top_sb.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS.vhd:17:7:17:18:@N:CD630:@XP_MSG">top_sb_HPMS.vhd(17)</a><!@TM:1726818333> | Synthesizing work.top_sb_hpms.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">top_sb_HPMS_syn.vhd(10)</a><!@TM:1726818333> | Synthesizing work.mss_010.def_arch.
Post processing for work.mss_010.def_arch
Post processing for work.top_sb_hpms.rtl
Running optimization stage 1 on top_sb_HPMS .......
Finished optimization stage 1 on top_sb_HPMS (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/smartfusion2.vhd:790:10:790:18:@N:CD630:@XP_MSG">smartfusion2.vhd(790)</a><!@TM:1726818333> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd:8:7:8:26:@N:CD630:@XP_MSG">top_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1726818333> | Synthesizing work.top_sb_fabosc_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1726818333> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1726818333> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1726818333> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.top_sb_fabosc_0_osc.def_arch
Running optimization stage 1 on top_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">top_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1726818333> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">top_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1726818333> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">top_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1726818333> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">top_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1726818333> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on top_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1726818333> | Synthesizing work.coreresetp.rtl.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1726818333> | Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1726818333> | Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1726818333> | Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1726818333> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1726818333> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1726818333> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1726818333> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1726818333> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1726818333> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1726818333> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1726818333> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1726818333> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1726818333> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1726818333> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1726818333> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.coreresetp.rtl
Running optimization stage 1 on CoreResetP .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1726818333> | Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1726818333> | Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1726818333> | Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1726818333> | Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1726818333> | Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1726818333> | Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1726818333> | Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1726818333> | Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1726818333> | Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1726818333> | Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818333> | Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1331:8:1331:10:@W:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1726818333> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1726818333> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818333> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1726818333> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1726818333> | Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1726818333> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1726818333> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:27:7:27:18:@N:CD630:@XP_MSG">coreahblite.vhd(27)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite.coreahblite_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:25:7:25:29:@N:CD630:@XP_MSG">coreahblite_matrix4x16.vhd(25)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd:24:7:24:29:@N:CD630:@XP_MSG">coreahblite_slavestage.vhd(24)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_slavestage.trans.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:22:7:22:31:@N:CD630:@XP_MSG">coreahblite_slavearbiter.vhd(22)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:391:12:391:26:@N:CD604:@XP_MSG">coreahblite_slavearbiter.vhd(391)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER .......
Finished optimization stage 1 on COREAHBLITE_SLAVEARBITER (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Post processing for coreahblite_lib.coreahblite_slavestage.trans
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE .......
Finished optimization stage 1 on COREAHBLITE_SLAVESTAGE (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:339:8:339:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(339)</a><!@TM:1726818333> | Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:340:8:340:14:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(340)</a><!@TM:1726818333> | Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:341:8:341:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1726818333> | Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:341:20:341:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1726818333> | Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:342:8:342:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1726818333> | Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:342:20:342:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1726818333> | Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1726818333> | Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1726818333> | Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1726818333> | Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1726818333> | Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1726818333> | Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1726818333> | Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1726818333> | Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1726818333> | Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1726818333> | Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1726818333> | Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1726818333> | Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1726818333> | Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1726818333> | Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1726818333> | Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1726818333> | Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1726818333> | Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1726818333> | Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1726818333> | Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1726818333> | Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1726818333> | Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1726818333> | Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1726818333> | Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1726818333> | Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1726818333> | Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1726818333> | Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1726818333> | Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1726818333> | Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1726818333> | Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:357:8:357:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1726818333> | Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:357:20:357:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1726818333> | Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:637:12:637:26:@N:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd:22:7:22:33:@N:CD630:@XP_MSG">coreahblite_defaultslavesm.vhd(22)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd:63:12:63:26:@N:CD604:@XP_MSG">coreahblite_defaultslavesm.vhd(63)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM .......
Finished optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Running optimization stage 1 on COREAHBLITE_ADDRDEC .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:644:8:644:10:@W:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1726818333> | Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 207MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:341:8:341:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1726818333> | Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:341:20:341:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1726818333> | Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:342:8:342:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1726818333> | Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:342:20:342:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1726818333> | Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1726818333> | Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1726818333> | Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1726818333> | Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1726818333> | Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1726818333> | Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1726818333> | Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1726818333> | Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1726818333> | Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1726818333> | Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1726818333> | Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1726818333> | Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1726818333> | Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1726818333> | Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1726818333> | Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1726818333> | Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1726818333> | Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1726818333> | Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1726818333> | Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1726818333> | Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1726818333> | Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1726818333> | Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1726818333> | Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1726818333> | Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1726818333> | Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1726818333> | Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1726818333> | Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1726818333> | Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1726818333> | Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:637:12:637:26:@N:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1726818333> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Running optimization stage 1 on COREAHBLITE_ADDRDEC .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:644:8:644:10:@W:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1726818333> | Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Running optimization stage 1 on COREAHBLITE_MATRIX4X16 .......
Finished optimization stage 1 on COREAHBLITE_MATRIX4X16 (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
Running optimization stage 1 on CoreAHBLite .......
Finished optimization stage 1 on CoreAHBLite (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/CCC_0/top_sb_CCC_0_FCCC.vhd:8:7:8:24:@N:CD630:@XP_MSG">top_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1726818333> | Synthesizing work.top_sb_ccc_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/smartfusion2.vhd:798:10:798:13:@N:CD630:@XP_MSG">smartfusion2.vhd(798)</a><!@TM:1726818333> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1726818333> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1726818333> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.top_sb_ccc_0_fccc.def_arch
Running optimization stage 1 on top_sb_CCC_0_FCCC .......
Finished optimization stage 1 on top_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
Post processing for work.top_sb.rtl
Running optimization stage 1 on top_sb .......
Finished optimization stage 1 on top_sb (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/smartfusion2.vhd:207:10:207:13:@N:CD630:@XP_MSG">smartfusion2.vhd(207)</a><!@TM:1726818333> | Synthesizing smartfusion2.or2.syn_black_box.
Post processing for smartfusion2.or2.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:41:7:41:35:@N:CD630:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(41)</a><!@TM:1726818333> | Synthesizing work.neorv32_processortop_minimal.neorv32_processortop_minimal_rtl.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port fencei_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port fence_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CD326:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:47:7:47:18:@N:CD630:@XP_MSG">neorv32_top.vhd(47)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_top.neorv32_top_rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:317:20:317:22:@N:CD231:@XP_MSG">neorv32_top.vhd(317)</a><!@TM:1726818333> | Using onehot encoding for type io_devices_t. For example, enumeration iodev_ocd is mapped to "100000000000000000000".
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:294:9:294:16:@W:CD638:@XP_MSG">neorv32_top.vhd(294)</a><!@TM:1726818333> | Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:294:9:294:16:@W:CD638:@XP_MSG">neorv32_top.vhd(294)</a><!@TM:1726818333> | Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:294:9:294:16:@W:CD638:@XP_MSG">neorv32_top.vhd(294)</a><!@TM:1726818333> | Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:295:9:295:16:@W:CD638:@XP_MSG">neorv32_top.vhd(295)</a><!@TM:1726818333> | Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:295:9:295:16:@W:CD638:@XP_MSG">neorv32_top.vhd(295)</a><!@TM:1726818333> | Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CD638:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CD638:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CD638:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CD638:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:45:7:45:22:@N:CD630:@XP_MSG">neorv32_sysinfo.vhd(45)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl.
Post processing for neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl
Running optimization stage 1 on neorv32_sysinfo .......
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL111:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL190:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL279:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bits 31 to 26 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL260:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bit 24 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL279:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bits 22 to 21 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL260:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bit 18 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL279:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bits 14 to 13 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL279:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bits 6 to 4 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL260:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bit 2 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL260:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bit 0 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on neorv32_sysinfo (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:60:7:60:19:@N:CD630:@XP_MSG">neorv32_uart.vhd(60)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_uart.neorv32_uart_rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:42:7:42:19:@N:CD630:@XP_MSG">neorv32_fifo.vhd(42)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:89:9:89:19:@W:CD638:@XP_MSG">neorv32_fifo.vhd(89)</a><!@TM:1726818333> | Signal level_diff is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for neorv32.neorv32_fifo.neorv32_fifo_rtl
Running optimization stage 1 on neorv32_fifo .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:207:6:207:8:@W:CL177:@XP_MSG">neorv32_fifo.vhd(207)</a><!@TM:1726818333> | Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on neorv32_fifo (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Post processing for neorv32.neorv32_uart.neorv32_uart_rtl
Running optimization stage 1 on neorv32_uart .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:350:4:350:6:@W:CL169:@XP_MSG">neorv32_uart.vhd(350)</a><!@TM:1726818333> | Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:421:4:421:6:@W:CL265:@XP_MSG">neorv32_uart.vhd(421)</a><!@TM:1726818333> | Removing unused bit 0 of rx_engine.sreg_5(9 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:187:4:187:6:@W:CL111:@XP_MSG">neorv32_uart.vhd(187)</a><!@TM:1726818333> | All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:187:4:187:6:@W:CL111:@XP_MSG">neorv32_uart.vhd(187)</a><!@TM:1726818333> | All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:187:4:187:6:@W:CL111:@XP_MSG">neorv32_uart.vhd(187)</a><!@TM:1726818333> | All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:187:4:187:6:@W:CL111:@XP_MSG">neorv32_uart.vhd(187)</a><!@TM:1726818333> | All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Finished optimization stage 1 on neorv32_uart (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:45:7:45:20:@N:CD630:@XP_MSG">neorv32_mtime.vhd(45)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_mtime.neorv32_mtime_rtl.
Post processing for neorv32.neorv32_mtime.neorv32_mtime_rtl
Running optimization stage 1 on neorv32_mtime .......
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:81:4:81:6:@W:CL111:@XP_MSG">neorv32_mtime.vhd(81)</a><!@TM:1726818333> | All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Finished optimization stage 1 on neorv32_mtime (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:42:7:42:19:@N:CD630:@XP_MSG">neorv32_gpio.vhd(42)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_gpio.neorv32_gpio_rtl.
Post processing for neorv32.neorv32_gpio.neorv32_gpio_rtl
Running optimization stage 1 on neorv32_gpio .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:121:4:121:6:@W:CL271:@XP_MSG">neorv32_gpio.vhd(121)</a><!@TM:1726818333> | Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL111:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL190:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL279:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:66:4:66:6:@W:CL279:@XP_MSG">neorv32_gpio.vhd(66)</a><!@TM:1726818333> | Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on neorv32_gpio (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:445:7:445:28:@N:CD630:@XP_MSG">neorv32_intercon.vhd(445)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl.
Post processing for neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl
Running optimization stage 1 on neorv32_bus_io_switch .......
Finished optimization stage 1 on neorv32_bus_io_switch (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:49:7:49:23:@N:CD630:@XP_MSG">neorv32_wishbone.vhd(49)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_wishbone.neorv32_wishbone_rtl.
Post processing for neorv32.neorv32_wishbone.neorv32_wishbone_rtl
Running optimization stage 1 on neorv32_wishbone .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:140:4:140:6:@W:CL169:@XP_MSG">neorv32_wishbone.vhd(140)</a><!@TM:1726818333> | Pruning unused register ctrl.state_ff_2. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on neorv32_wishbone (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.entity.vhd:42:7:42:19:@N:CD630:@XP_MSG">neorv32_dmem.entity.vhd(42)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_dmem.neorv32_dmem_rtl.
Post processing for neorv32.neorv32_dmem.neorv32_dmem_rtl
Running optimization stage 1 on neorv32_dmem .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:45:53:55:@N:CL134:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818333> | Found RAM mem_ram_b3, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:33:53:43:@N:CL134:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818333> | Found RAM mem_ram_b2, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:21:53:31:@N:CL134:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818333> | Found RAM mem_ram_b1, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:9:53:19:@N:CL134:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818333> | Found RAM mem_ram_b0, depth=2048, width=8
Finished optimization stage 1 on neorv32_dmem (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:235:7:235:26:@N:CD630:@XP_MSG">neorv32_intercon.vhd(235)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl.
Post processing for neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl
Running optimization stage 1 on neorv32_bus_gateway .......
Finished optimization stage 1 on neorv32_bus_gateway (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:45:7:45:25:@N:CD630:@XP_MSG">neorv32_intercon.vhd(45)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:65:23:65:25:@N:CD233:@XP_MSG">neorv32_intercon.vhd(65)</a><!@TM:1726818333> | Using sequential encoding for type arbiter_state_t.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:134:6:134:20:@N:CD604:@XP_MSG">neorv32_intercon.vhd(134)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
Post processing for neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl
Running optimization stage 1 on neorv32_bus_switch .......
Finished optimization stage 1 on neorv32_bus_switch (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu.vhd:42:7:42:18:@N:CD630:@XP_MSG">neorv32_cpu.vhd(42)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_cpu.neorv32_cpu_rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:42:7:42:22:@N:CD630:@XP_MSG">neorv32_cpu_lsu.vhd(42)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl.
Post processing for neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl
Running optimization stage 1 on neorv32_cpu_lsu .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:105:4:105:6:@W:CL190:@XP_MSG">neorv32_cpu_lsu.vhd(105)</a><!@TM:1726818333> | Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:105:4:105:6:@W:CL169:@XP_MSG">neorv32_cpu_lsu.vhd(105)</a><!@TM:1726818333> | Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on neorv32_cpu_lsu (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:44:7:44:22:@N:CD630:@XP_MSG">neorv32_cpu_alu.vhd(44)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:149:6:149:27:@N:CD604:@XP_MSG">neorv32_cpu_alu.vhd(149)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:45:7:45:29:@N:CD630:@XP_MSG">neorv32_cpu_cp_shifter.vhd(45)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:78:9:78:17:@W:CD638:@XP_MSG">neorv32_cpu_cp_shifter.vhd(78)</a><!@TM:1726818333> | Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:79:9:79:17:@W:CD638:@XP_MSG">neorv32_cpu_cp_shifter.vhd(79)</a><!@TM:1726818333> | Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:80:9:80:18:@W:CD638:@XP_MSG">neorv32_cpu_cp_shifter.vhd(80)</a><!@TM:1726818333> | Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl
Running optimization stage 1 on neorv32_cpu_cp_shifter .......
Finished optimization stage 1 on neorv32_cpu_cp_shifter (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
Post processing for neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl
Running optimization stage 1 on neorv32_cpu_alu .......
Finished optimization stage 1 on neorv32_cpu_alu (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:51:7:51:26:@N:CD630:@XP_MSG">neorv32_cpu_regfile.vhd(51)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:104:6:104:26:@N:CD604:@XP_MSG">neorv32_cpu_regfile.vhd(104)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:88:9:88:18:@W:CD638:@XP_MSG">neorv32_cpu_regfile.vhd(88)</a><!@TM:1726818333> | Signal rf_we_sel is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:91:9:91:17:@W:CD638:@XP_MSG">neorv32_cpu_regfile.vhd(91)</a><!@TM:1726818333> | Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl
Running optimization stage 1 on neorv32_cpu_regfile .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:83:9:83:17:@N:CL134:@XP_MSG">neorv32_cpu_regfile.vhd(83)</a><!@TM:1726818333> | Found RAM reg_file, depth=32, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:83:9:83:17:@N:CL134:@XP_MSG">neorv32_cpu_regfile.vhd(83)</a><!@TM:1726818333> | Found RAM reg_file, depth=32, width=32
Finished optimization stage 1 on neorv32_cpu_regfile (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:53:7:53:26:@N:CD630:@XP_MSG">neorv32_cpu_control.vhd(53)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:135:28:135:30:@N:CD233:@XP_MSG">neorv32_cpu_control.vhd(135)</a><!@TM:1726818333> | Using sequential encoding for type fetch_engine_state_t.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:189:30:189:32:@N:CD231:@XP_MSG">neorv32_cpu_control.vhd(189)</a><!@TM:1726818333> | Using onehot encoding for type execute_engine_state_t. For example, enumeration dispatch is mapped to "1000000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:407:8:407:22:@N:CD604:@XP_MSG">neorv32_cpu_control.vhd(407)</a><!@TM:1726818333> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:811:74:811:90:@W:CD434:@XP_MSG">neorv32_cpu_control.vhd(811)</a><!@TM:1726818333> | Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:170:9:170:21:@W:CD638:@XP_MSG">neorv32_cpu_control.vhd(170)</a><!@TM:1726818333> | Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:170:9:170:21:@W:CD638:@XP_MSG">neorv32_cpu_control.vhd(170)</a><!@TM:1726818333> | Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:170:9:170:21:@W:CD638:@XP_MSG">neorv32_cpu_control.vhd(170)</a><!@TM:1726818333> | Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:305:9:305:17:@W:CD638:@XP_MSG">neorv32_cpu_control.vhd(305)</a><!@TM:1726818333> | Signal hpmevent.cfg is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:42:7:42:19:@N:CD630:@XP_MSG">neorv32_fifo.vhd(42)</a><!@TM:1726818333> | Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.
Post processing for neorv32.neorv32_fifo.neorv32_fifo_rtl
Running optimization stage 1 on neorv32_fifo .......
Finished optimization stage 1 on neorv32_fifo (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 218MB)
Post processing for neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl
Running optimization stage 1 on neorv32_cpu_control .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:170:9:170:21:@W:CL240:@XP_MSG">neorv32_cpu_control.vhd(170)</a><!@TM:1726818333> | Signal issue_engine.align_clr is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:170:9:170:21:@W:CL240:@XP_MSG">neorv32_cpu_control.vhd(170)</a><!@TM:1726818333> | Signal issue_engine.align_set is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:170:9:170:21:@W:CL240:@XP_MSG">neorv32_cpu_control.vhd(170)</a><!@TM:1726818333> | Signal issue_engine.align is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2186:6:2186:8:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(2186)</a><!@TM:1726818333> | Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2186:6:2186:8:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(2186)</a><!@TM:1726818333> | Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2186:6:2186:8:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(2186)</a><!@TM:1726818333> | Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.tdata1_hit_clr_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.rf_rs3_2(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:363:4:363:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(363)</a><!@TM:1726818333> | Pruning unused register fetch_engine.unaligned_5. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2296:4:2296:6:@W:CL271:@XP_MSG">neorv32_cpu_control.vhd(2296)</a><!@TM:1726818333> | Pruning unused bits 15 to 3 of cnt.inc_4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2296:4:2296:6:@W:CL265:@XP_MSG">neorv32_cpu_control.vhd(2296)</a><!@TM:1726818333> | Removing unused bit 1 of cnt.inc_4(15 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1488:4:1488:6:@W:CL265:@XP_MSG">neorv32_cpu_control.vhd(1488)</a><!@TM:1726818333> | Removing unused bit 5 of trap_ctrl.cause_35(6 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:CL271:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818333> | Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_24(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL265:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL265:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818333> | All reachable assignments to trap_ctrl.irq_buf(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818333> | All reachable assignments to trap_ctrl.irq_buf(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818333> | All reachable assignments to trap_ctrl.exc_buf(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818333> | All reachable assignments to trap_ctrl.exc_buf(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL111:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | All reachable assignments to ctrl.cpu_priv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL190:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL190:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL190:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL260:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL260:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL260:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on neorv32_cpu_control (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 228MB)
Post processing for neorv32.neorv32_cpu.neorv32_cpu_rtl
Running optimization stage 1 on neorv32_cpu .......
Finished optimization stage 1 on neorv32_cpu (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 228MB)
Post processing for neorv32.neorv32_top.neorv32_top_rtl
Running optimization stage 1 on neorv32_top .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL240:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Signal dma_rsp.err is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL240:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Signal dma_rsp.ack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 0 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 1 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 2 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 3 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 4 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 5 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 6 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 7 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 8 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 9 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 10 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 11 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 12 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 13 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 14 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 15 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 16 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 17 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 18 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 19 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 20 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 21 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 22 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 23 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 24 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 25 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 26 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 27 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 28 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 29 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 30 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:310:30:310:37:@W:CL252:@XP_MSG">neorv32_top.vhd(310)</a><!@TM:1726818333> | Bit 31 of signal dma_rsp.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL240:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.rvso is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL240:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.priv is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL240:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.src is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL240:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.rw is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL240:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Signal dma_req.stb is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 0 of signal dma_req.ben is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 1 of signal dma_req.ben is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 2 of signal dma_req.ben is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 3 of signal dma_req.ben is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 0 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 1 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 2 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 3 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 4 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 5 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 6 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 7 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 8 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 9 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 10 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 11 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 12 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 13 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 14 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 15 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 16 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 17 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 18 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 19 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 20 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 21 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 22 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 23 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 24 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 25 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 26 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 27 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 28 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 29 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 30 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 31 of signal dma_req.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 0 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 1 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 2 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 3 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 4 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 5 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 6 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 7 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 8 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 9 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 10 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 11 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 12 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 13 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 14 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 15 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 16 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 17 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 18 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 19 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 20 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 21 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 22 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 23 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 24 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 25 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 26 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 27 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 28 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 29 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 30 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:309:30:309:37:@W:CL252:@XP_MSG">neorv32_top.vhd(309)</a><!@TM:1726818333> | Bit 31 of signal dma_req.addr is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:295:9:295:16:@W:CL240:@XP_MSG">neorv32_top.vhd(295)</a><!@TM:1726818333> | Signal dmi_rsp.ack is floating; a simulation mismatch is possible.</font>

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synlog/top_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:427:6:427:8:@W:CL169:@XP_MSG">neorv32_top.vhd(427)</a><!@TM:1726818333> | Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:403:6:403:8:@W:CL169:@XP_MSG">neorv32_top.vhd(403)</a><!@TM:1726818333> | Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:403:6:403:8:@W:CL169:@XP_MSG">neorv32_top.vhd(403)</a><!@TM:1726818333> | Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:443:6:443:8:@W:CL271:@XP_MSG">neorv32_top.vhd(443)</a><!@TM:1726818333> | Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:443:6:443:8:@W:CL271:@XP_MSG">neorv32_top.vhd(443)</a><!@TM:1726818333> | Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on neorv32_top (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 228MB)
Post processing for work.neorv32_processortop_minimal.neorv32_processortop_minimal_rtl
Running optimization stage 1 on neorv32_ProcessorTop_Minimal .......
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input jtag_trst_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input jtag_tck_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input jtag_tdi_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input jtag_tms_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 0 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 1 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 2 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 3 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 4 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 5 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 6 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 7 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 8 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 9 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 10 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 11 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 12 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 13 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 14 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 15 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 16 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 17 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 18 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 19 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 20 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 21 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 22 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 23 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 24 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 25 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 26 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 27 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 28 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 29 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 30 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 31 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 0 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 1 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 2 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 3 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 4 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 5 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 6 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 7 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 8 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 9 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 10 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 11 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 12 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 13 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 14 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 15 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 16 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 17 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 18 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 19 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 20 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 21 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 22 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 23 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 24 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 25 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 26 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 27 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 28 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 29 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 30 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 31 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 32 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 33 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 34 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 35 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 36 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 37 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 38 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 39 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 40 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 41 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 42 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 43 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 44 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 45 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 46 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 47 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 48 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 49 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 50 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 51 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 52 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 53 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 54 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 55 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 56 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 57 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 58 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 59 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 60 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 61 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 62 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 63 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input uart1_rxd_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input spi_dat_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input sdi_clk_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL167:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Input sdi_dat_i of instance neorv32_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 0 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 1 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 2 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd:106:23:106:42:@W:CL245:@XP_MSG">neorv32_ProcessorTop_Minimal.vhd(106)</a><!@TM:1726818333> | Bit 3 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synlog/top_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on neorv32_ProcessorTop_Minimal (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 228MB)
Post processing for work.top.rtl
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 228MB)
Running optimization stage 2 on neorv32_fifo_2_17_false_false .......
Finished optimization stage 2 on neorv32_fifo_2_17_false_false (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 228MB)
Running optimization stage 2 on neorv32_cpu_control .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:363:4:363:6:@W:CL190:@XP_MSG">neorv32_cpu_control.vhd(363)</a><!@TM:1726818333> | Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:363:4:363:6:@W:CL190:@XP_MSG">neorv32_cpu_control.vhd(363)</a><!@TM:1726818333> | Optimizing register bit fetch_engine.pc(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:363:4:363:6:@W:CL279:@XP_MSG">neorv32_cpu_control.vhd(363)</a><!@TM:1726818333> | Pruning register bits 1 to 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL260:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning register bit 2 of ctrl.alu_cp_trig(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@N:CL189:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Register bit ctrl.alu_cp_trig(1) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@W:CL260:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@W:CL169:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818333> | Pruning unused register csr.mstatus_mpp. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@N:CL201:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818333> | Trying to extract state machine for register trap_ctrl.irq_buf.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@N:CL201:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818333> | Trying to extract state machine for register trap_ctrl.irq_pnd.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@N:CL201:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818333> | Trying to extract state machine for register execute_engine.state.
Extracted state machine for register execute_engine.state
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:363:4:363:6:@N:CL201:@XP_MSG">neorv32_cpu_control.vhd(363)</a><!@TM:1726818333> | Trying to extract state machine for register fetch_engine.state.
Extracted state machine for register fetch_engine.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:99:4:99:13:@W:CL247:@XP_MSG">neorv32_cpu_control.vhd(99)</a><!@TM:1726818333> | Input port bit 0 of alu_add_i(31 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:113:4:113:17:@N:CL159:@XP_MSG">neorv32_cpu_control.vhd(113)</a><!@TM:1726818333> | Input db_halt_req_i is unused.
Finished optimization stage 2 on neorv32_cpu_control (CPU Time 0h:00m:01s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_cpu_regfile .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:62:4:62:10:@W:CL246:@XP_MSG">neorv32_cpu_regfile.vhd(62)</a><!@TM:1726818333> | Input port bits 66 to 24 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:62:4:62:10:@W:CL246:@XP_MSG">neorv32_cpu_regfile.vhd(62)</a><!@TM:1726818333> | Input port bits 15 to 11 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:61:4:61:10:@N:CL159:@XP_MSG">neorv32_cpu_regfile.vhd(61)</a><!@TM:1726818333> | Input rstn_i is unused.
Finished optimization stage 2 on neorv32_cpu_regfile (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_cpu_cp_shifter .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:53:4:53:10:@W:CL247:@XP_MSG">neorv32_cpu_cp_shifter.vhd(53)</a><!@TM:1726818333> | Input port bit 66 of ctrl_i(66 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:53:4:53:10:@W:CL246:@XP_MSG">neorv32_cpu_cp_shifter.vhd(53)</a><!@TM:1726818333> | Input port bits 64 to 55 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:53:4:53:10:@W:CL246:@XP_MSG">neorv32_cpu_cp_shifter.vhd(53)</a><!@TM:1726818333> | Input port bits 53 to 44 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:53:4:53:10:@W:CL246:@XP_MSG">neorv32_cpu_cp_shifter.vhd(53)</a><!@TM:1726818333> | Input port bits 42 to 0 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_cpu_cp_shifter (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_cpu_alu .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:62:4:62:12:@N:CL159:@XP_MSG">neorv32_cpu_alu.vhd(62)</a><!@TM:1726818333> | Input csr_we_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:63:4:63:14:@N:CL159:@XP_MSG">neorv32_cpu_alu.vhd(63)</a><!@TM:1726818333> | Input csr_addr_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:64:4:64:15:@N:CL159:@XP_MSG">neorv32_cpu_alu.vhd(64)</a><!@TM:1726818333> | Input csr_wdata_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:69:4:69:9:@N:CL159:@XP_MSG">neorv32_cpu_alu.vhd(69)</a><!@TM:1726818333> | Input rs3_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:70:4:70:9:@N:CL159:@XP_MSG">neorv32_cpu_alu.vhd(70)</a><!@TM:1726818333> | Input rs4_i is unused.
Finished optimization stage 2 on neorv32_cpu_alu (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_cpu_lsu .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:50:4:50:10:@W:CL247:@XP_MSG">neorv32_cpu_lsu.vhd(50)</a><!@TM:1726818333> | Input port bit 66 of ctrl_i(66 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:50:4:50:10:@W:CL246:@XP_MSG">neorv32_cpu_lsu.vhd(50)</a><!@TM:1726818333> | Input port bits 64 to 44 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:50:4:50:10:@W:CL246:@XP_MSG">neorv32_cpu_lsu.vhd(50)</a><!@TM:1726818333> | Input port bits 39 to 38 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:50:4:50:10:@W:CL246:@XP_MSG">neorv32_cpu_lsu.vhd(50)</a><!@TM:1726818333> | Input port bits 34 to 0 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_cpu_lsu (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_cpu .......
@N:<a href="@N:Z100:@XP_HELP">Z100</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu.vhd:143:2:143:8:@N:Z100:@XP_MSG">neorv32_cpu.vhd(143)</a><!@TM:1726818333> | "[NEORV32] CPU ISA: rv32i_zicsr_zicntr_zifencei"
@N:<a href="@N:Z100:@XP_HELP">Z100</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu.vhd:164:2:164:8:@N:Z100:@XP_MSG">neorv32_cpu.vhd(164)</a><!@TM:1726818333> | "[NEORV32] CPU tuning options: "
Finished optimization stage 2 on neorv32_cpu (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_bus_switch .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:85:4:85:6:@N:CL201:@XP_MSG">neorv32_intercon.vhd(85)</a><!@TM:1726818333> | Trying to extract state machine for register arbiter.state.
Extracted state machine for register arbiter.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:55:4:55:11:@W:CL246:@XP_MSG">neorv32_intercon.vhd(55)</a><!@TM:1726818333> | Input port bits 67 to 32 of b_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_bus_switch (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_bus_gateway .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:270:4:270:14:@N:CL159:@XP_MSG">neorv32_intercon.vhd(270)</a><!@TM:1726818333> | Input imem_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:274:4:274:13:@N:CL159:@XP_MSG">neorv32_intercon.vhd(274)</a><!@TM:1726818333> | Input xip_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:276:4:276:14:@N:CL159:@XP_MSG">neorv32_intercon.vhd(276)</a><!@TM:1726818333> | Input boot_rsp_i is unused.
Finished optimization stage 2 on neorv32_bus_gateway (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_dmem .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.entity.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_dmem.entity.vhd(49)</a><!@TM:1726818333> | Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.entity.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_dmem.entity.vhd(49)</a><!@TM:1726818333> | Input port bits 31 to 13 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.entity.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_dmem.entity.vhd(49)</a><!@TM:1726818333> | Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_dmem (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_wishbone .......
@N:<a href="@N:Z100:@XP_HELP">Z100</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:118:2:118:8:@N:Z100:@XP_MSG">neorv32_wishbone.vhd(118)</a><!@TM:1726818333> | "[NEORV32] Ext. Bus Interface (WISHBONE) - CLASSIC/STANDARD Wishbone protocol, auto-timeout, LITTLE-endian byte order, registered RX, registered TX"
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:61:4:61:13:@W:CL247:@XP_MSG">neorv32_wishbone.vhd(61)</a><!@TM:1726818333> | Input port bit 72 of bus_req_i(72 downto 0) is unused </font>
Finished optimization stage 2 on neorv32_wishbone (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_bus_io_switch .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:476:34:476:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(476)</a><!@TM:1726818333> | Input dev_00_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:478:34:478:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(478)</a><!@TM:1726818333> | Input dev_02_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:480:34:480:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(480)</a><!@TM:1726818333> | Input dev_04_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:481:34:481:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(481)</a><!@TM:1726818333> | Input dev_05_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:482:34:482:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(482)</a><!@TM:1726818333> | Input dev_06_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:483:34:483:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(483)</a><!@TM:1726818333> | Input dev_07_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:484:34:484:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(484)</a><!@TM:1726818333> | Input dev_08_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:485:34:485:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(485)</a><!@TM:1726818333> | Input dev_09_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:488:34:488:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(488)</a><!@TM:1726818333> | Input dev_12_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:489:34:489:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(489)</a><!@TM:1726818333> | Input dev_13_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:490:34:490:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(490)</a><!@TM:1726818333> | Input dev_14_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:491:34:491:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(491)</a><!@TM:1726818333> | Input dev_15_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:492:34:492:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(492)</a><!@TM:1726818333> | Input dev_16_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:493:34:493:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(493)</a><!@TM:1726818333> | Input dev_17_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:494:34:494:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(494)</a><!@TM:1726818333> | Input dev_18_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:495:34:495:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(495)</a><!@TM:1726818333> | Input dev_19_rsp_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:496:34:496:46:@N:CL159:@XP_MSG">neorv32_intercon.vhd(496)</a><!@TM:1726818333> | Input dev_20_rsp_i is unused.
Finished optimization stage 2 on neorv32_bus_io_switch (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_gpio .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_gpio.vhd(49)</a><!@TM:1726818333> | Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_gpio.vhd(49)</a><!@TM:1726818333> | Input port bits 67 to 40 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_gpio.vhd(49)</a><!@TM:1726818333> | Input port bits 31 to 4 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_gpio.vhd(49)</a><!@TM:1726818333> | Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd:52:4:52:10:@W:CL246:@XP_MSG">neorv32_gpio.vhd(52)</a><!@TM:1726818333> | Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_gpio (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 274MB)
Running optimization stage 2 on neorv32_mtime .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_mtime.vhd(49)</a><!@TM:1726818333> | Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_mtime.vhd(49)</a><!@TM:1726818333> | Input port bits 67 to 64 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_mtime.vhd(49)</a><!@TM:1726818333> | Input port bits 31 to 4 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:49:4:49:13:@W:CL246:@XP_MSG">neorv32_mtime.vhd(49)</a><!@TM:1726818333> | Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_mtime (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on neorv32_fifo_1_8_true_true .......
Finished optimization stage 2 on neorv32_fifo_1_8_true_true (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on neorv32_uart .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:421:4:421:6:@N:CL201:@XP_MSG">neorv32_uart.vhd(421)</a><!@TM:1726818333> | Trying to extract state machine for register rx_engine.state.
Extracted state machine for register rx_engine.state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:350:4:350:6:@N:CL201:@XP_MSG">neorv32_uart.vhd(350)</a><!@TM:1726818333> | Trying to extract state machine for register tx_engine.state.
Extracted state machine for register tx_engine.state
State machine has 6 reachable states with original encodings of:
   000
   001
   011
   100
   101
   111
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:69:4:69:13:@W:CL246:@XP_MSG">neorv32_uart.vhd(69)</a><!@TM:1726818333> | Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:69:4:69:13:@W:CL246:@XP_MSG">neorv32_uart.vhd(69)</a><!@TM:1726818333> | Input port bits 67 to 59 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:69:4:69:13:@W:CL246:@XP_MSG">neorv32_uart.vhd(69)</a><!@TM:1726818333> | Input port bits 53 to 48 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:69:4:69:13:@W:CL246:@XP_MSG">neorv32_uart.vhd(69)</a><!@TM:1726818333> | Input port bits 31 to 3 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:69:4:69:13:@W:CL246:@XP_MSG">neorv32_uart.vhd(69)</a><!@TM:1726818333> | Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_uart (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on neorv32_sysinfo .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL260:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bit 20 of bus_rsp_o.data(20 downto 19). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL260:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bit 17 of bus_rsp_o.data(17 downto 15). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL279:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bits 12 to 11 of bus_rsp_o.data(12 downto 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL260:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning register bit 9 of bus_rsp_o.data(12 downto 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL169:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning unused register bus_rsp_o.data(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL169:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning unused register bus_rsp_o.data(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL169:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning unused register bus_rsp_o.data(19). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL169:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning unused register bus_rsp_o.data(23). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:177:4:177:6:@W:CL169:@XP_MSG">neorv32_sysinfo.vhd(177)</a><!@TM:1726818333> | Pruning unused register bus_rsp_o.data(25). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:96:4:96:13:@W:CL246:@XP_MSG">neorv32_sysinfo.vhd(96)</a><!@TM:1726818333> | Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:96:4:96:13:@W:CL246:@XP_MSG">neorv32_sysinfo.vhd(96)</a><!@TM:1726818333> | Input port bits 67 to 4 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd:96:4:96:13:@W:CL246:@XP_MSG">neorv32_sysinfo.vhd(96)</a><!@TM:1726818333> | Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on neorv32_sysinfo (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on neorv32_top .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:443:6:443:8:@W:CL260:@XP_MSG">neorv32_top.vhd(443)</a><!@TM:1726818333> | Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:Z100:@XP_HELP">Z100</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:344:4:344:10:@N:Z100:@XP_MSG">neorv32_top.vhd(344)</a><!@TM:1726818333> | "The NEORV32 RISC-V Processor by Stephan Nolting, version 0x01090200, github.com/stnolting/neorv32"
@N:<a href="@N:Z100:@XP_HELP">Z100</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:350:4:350:10:@N:Z100:@XP_MSG">neorv32_top.vhd(350)</a><!@TM:1726818333> | "[NEORV32] Processor Configuration: DMEM WISHBONE GPIO MTIME UART0 SYSINFO "
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:159:4:159:15:@N:CL159:@XP_MSG">neorv32_top.vhd(159)</a><!@TM:1726818333> | Input jtag_trst_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:160:4:160:14:@N:CL159:@XP_MSG">neorv32_top.vhd(160)</a><!@TM:1726818333> | Input jtag_tck_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:163:4:163:14:@N:CL159:@XP_MSG">neorv32_top.vhd(163)</a><!@TM:1726818333> | Input jtag_tms_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:178:4:178:18:@N:CL159:@XP_MSG">neorv32_top.vhd(178)</a><!@TM:1726818333> | Input slink_rx_dat_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:179:4:179:18:@N:CL159:@XP_MSG">neorv32_top.vhd(179)</a><!@TM:1726818333> | Input slink_rx_val_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:183:4:183:18:@N:CL159:@XP_MSG">neorv32_top.vhd(183)</a><!@TM:1726818333> | Input slink_tx_rdy_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:192:4:192:13:@N:CL159:@XP_MSG">neorv32_top.vhd(192)</a><!@TM:1726818333> | Input xip_dat_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:207:4:207:15:@N:CL159:@XP_MSG">neorv32_top.vhd(207)</a><!@TM:1726818333> | Input uart1_rxd_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:209:4:209:15:@N:CL159:@XP_MSG">neorv32_top.vhd(209)</a><!@TM:1726818333> | Input uart1_cts_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:214:4:214:13:@N:CL159:@XP_MSG">neorv32_top.vhd(214)</a><!@TM:1726818333> | Input spi_dat_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:218:4:218:13:@N:CL159:@XP_MSG">neorv32_top.vhd(218)</a><!@TM:1726818333> | Input sdi_clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:220:4:220:13:@N:CL159:@XP_MSG">neorv32_top.vhd(220)</a><!@TM:1726818333> | Input sdi_dat_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:221:4:221:13:@N:CL159:@XP_MSG">neorv32_top.vhd(221)</a><!@TM:1726818333> | Input sdi_csn_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:224:4:224:13:@N:CL159:@XP_MSG">neorv32_top.vhd(224)</a><!@TM:1726818333> | Input twi_sda_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:226:4:226:13:@N:CL159:@XP_MSG">neorv32_top.vhd(226)</a><!@TM:1726818333> | Input twi_scl_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:230:4:230:13:@N:CL159:@XP_MSG">neorv32_top.vhd(230)</a><!@TM:1726818333> | Input onewire_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:237:4:237:12:@N:CL159:@XP_MSG">neorv32_top.vhd(237)</a><!@TM:1726818333> | Input cfs_in_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:244:4:244:10:@N:CL159:@XP_MSG">neorv32_top.vhd(244)</a><!@TM:1726818333> | Input xirq_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:247:4:247:15:@N:CL159:@XP_MSG">neorv32_top.vhd(247)</a><!@TM:1726818333> | Input mtime_irq_i is unused.
Finished optimization stage 2 on neorv32_top (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on neorv32_ProcessorTop_Minimal .......
Finished optimization stage 2 on neorv32_ProcessorTop_Minimal (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on top_sb_CCC_0_FCCC .......
Finished optimization stage 2 on top_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_65536_85 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_65536_85 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:45:8:45:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1726818333> | Input port bits 15 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:46:8:46:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1726818333> | Input port bits 15 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:55:8:55:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(55)</a><!@TM:1726818333> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:56:8:56:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(56)</a><!@TM:1726818333> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:57:8:57:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1726818333> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:58:8:58:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1726818333> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:59:8:59:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1726818333> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:60:8:60:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1726818333> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:61:8:61:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1726818333> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:62:8:62:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1726818333> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:63:8:63:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1726818333> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:64:8:64:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1726818333> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:65:8:65:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1726818333> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:66:8:66:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1726818333> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:67:8:67:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1726818333> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:68:8:68:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1726818333> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:69:8:69:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1726818333> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:70:8:70:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1726818333> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:71:8:71:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1726818333> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:72:8:72:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1726818333> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:73:8:73:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1726818333> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:74:8:74:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1726818333> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:75:8:75:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1726818333> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:76:8:76:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1726818333> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:77:8:77:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1726818333> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:78:8:78:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1726818333> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:79:8:79:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1726818333> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:80:8:80:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1726818333> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:81:8:81:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1726818333> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:82:8:82:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1726818333> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:83:8:83:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1726818333> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:84:8:84:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1726818333> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:85:8:85:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1726818333> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:86:8:86:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1726818333> | Input HREADYOUT_S15 is unused.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_0_85 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_0_85 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM .......
Finished optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:45:8:45:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1726818333> | Input SDATAREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:46:8:46:14:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1726818333> | Input SHRESP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:55:8:55:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(55)</a><!@TM:1726818333> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:56:8:56:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(56)</a><!@TM:1726818333> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:57:8:57:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1726818333> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:58:8:58:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1726818333> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:59:8:59:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1726818333> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:60:8:60:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1726818333> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:61:8:61:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1726818333> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:62:8:62:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1726818333> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:63:8:63:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1726818333> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:64:8:64:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1726818333> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:65:8:65:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1726818333> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:66:8:66:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1726818333> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:67:8:67:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1726818333> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:68:8:68:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1726818333> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:69:8:69:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1726818333> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:70:8:70:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1726818333> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:71:8:71:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1726818333> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:72:8:72:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1726818333> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:73:8:73:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1726818333> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:74:8:74:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1726818333> | Input HREADYOUT_S9 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synlog/top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818333> | Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Finished optimization stage 2 on COREAHBLITE_SLAVEARBITER (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE .......
Finished optimization stage 2 on COREAHBLITE_SLAVESTAGE (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on COREAHBLITE_MATRIX4X16 .......
Finished optimization stage 2 on COREAHBLITE_MATRIX4X16 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on CoreAHBLite .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:124:0:124:9:@W:CL247:@XP_MSG">coreahblite.vhd(124)</a><!@TM:1726818333> | Input port bit 0 of htrans_m0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:135:0:135:9:@W:CL247:@XP_MSG">coreahblite.vhd(135)</a><!@TM:1726818333> | Input port bit 0 of htrans_m1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:146:0:146:9:@W:CL247:@XP_MSG">coreahblite.vhd(146)</a><!@TM:1726818333> | Input port bit 0 of htrans_m2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:157:0:157:9:@W:CL247:@XP_MSG">coreahblite.vhd(157)</a><!@TM:1726818333> | Input port bit 0 of htrans_m3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:167:0:167:8:@W:CL247:@XP_MSG">coreahblite.vhd(167)</a><!@TM:1726818333> | Input port bit 1 of hresp_s0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:180:0:180:8:@W:CL247:@XP_MSG">coreahblite.vhd(180)</a><!@TM:1726818333> | Input port bit 1 of hresp_s1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:193:0:193:8:@W:CL247:@XP_MSG">coreahblite.vhd(193)</a><!@TM:1726818333> | Input port bit 1 of hresp_s2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:206:0:206:8:@W:CL247:@XP_MSG">coreahblite.vhd(206)</a><!@TM:1726818333> | Input port bit 1 of hresp_s3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:219:0:219:8:@W:CL247:@XP_MSG">coreahblite.vhd(219)</a><!@TM:1726818333> | Input port bit 1 of hresp_s4(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:232:0:232:8:@W:CL247:@XP_MSG">coreahblite.vhd(232)</a><!@TM:1726818333> | Input port bit 1 of hresp_s5(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:245:0:245:8:@W:CL247:@XP_MSG">coreahblite.vhd(245)</a><!@TM:1726818333> | Input port bit 1 of hresp_s6(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:258:0:258:8:@W:CL247:@XP_MSG">coreahblite.vhd(258)</a><!@TM:1726818333> | Input port bit 1 of hresp_s7(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:271:0:271:8:@W:CL247:@XP_MSG">coreahblite.vhd(271)</a><!@TM:1726818333> | Input port bit 1 of hresp_s8(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:284:0:284:8:@W:CL247:@XP_MSG">coreahblite.vhd(284)</a><!@TM:1726818333> | Input port bit 1 of hresp_s9(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:297:0:297:9:@W:CL247:@XP_MSG">coreahblite.vhd(297)</a><!@TM:1726818333> | Input port bit 1 of hresp_s10(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:310:0:310:9:@W:CL247:@XP_MSG">coreahblite.vhd(310)</a><!@TM:1726818333> | Input port bit 1 of hresp_s11(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:323:0:323:9:@W:CL247:@XP_MSG">coreahblite.vhd(323)</a><!@TM:1726818333> | Input port bit 1 of hresp_s12(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:336:0:336:9:@W:CL247:@XP_MSG">coreahblite.vhd(336)</a><!@TM:1726818333> | Input port bit 1 of hresp_s13(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:349:0:349:9:@W:CL247:@XP_MSG">coreahblite.vhd(349)</a><!@TM:1726818333> | Input port bit 1 of hresp_s14(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:362:0:362:9:@W:CL247:@XP_MSG">coreahblite.vhd(362)</a><!@TM:1726818333> | Input port bit 1 of hresp_s15(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd:375:0:375:9:@W:CL247:@XP_MSG">coreahblite.vhd(375)</a><!@TM:1726818333> | Input port bit 1 of hresp_s16(1 downto 0) is unused </font>
Finished optimization stage 2 on CoreAHBLite (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on CoreResetP .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818333> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1726818333> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1726818333> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1726818333> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1726818333> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818333> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on CoreResetP (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on top_sb_FABOSC_0_OSC .......
Finished optimization stage 2 on top_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on top_sb_HPMS .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS.vhd:26:8:26:26:@W:CL247:@XP_MSG">top_sb_HPMS.vhd(26)</a><!@TM:1726818333> | Input port bit 0 of fic_0_ahb_s_htrans(1 downto 0) is unused </font>
Finished optimization stage 2 on top_sb_HPMS (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on top_sb .......
Finished optimization stage 2 on top_sb (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on WB2AHBL .......
Finished optimization stage 2 on WB2AHBL (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 274MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 248MB peak: 274MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Fri Sep 20 09:45:33 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
OS: Rocky Linux 8.9 (Green Obsidian)
Hostname: xoc1.ewi.utwente.nl
max virtual memory: unlimited (bytes)
max user processes: 513019
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:48:52, @4155246</a>

@N: : <!@TM:1726818333> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 09:45:33 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synwork/top_comp.rt.csv:@XP_FILE">top_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 56MB peak: 56MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Fri Sep 20 09:45:33 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726818328>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
OS: Rocky Linux 8.9 (Green Obsidian)
Hostname: xoc1.ewi.utwente.nl
max virtual memory: unlimited (bytes)
max user processes: 513019
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:48:52, @4155246</a>

@N: : <!@TM:1726818335> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 195MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 09:45:35 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726818328>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726818328>
# Fri Sep 20 09:45:35 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
OS: Rocky Linux 8.9 (Green Obsidian)
Hostname: xoc1.ewi.utwente.nl
max virtual memory: unlimited (bytes)
max user processes: 513019
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:46:51, @4155246</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 235MB peak: 235MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 247MB)

Reading constraint file: /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc
Linked File:  <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top_scck.rpt:@XP_FILE">top_scck.rpt</a>
See clock summary report "/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top_scck.rpt"
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc:8:0:8:1:@W:BN544:@XP_MSG">synthesis.fdc(8)</a><!@TM:1726818337> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1726818337> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1726818337> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1726818337> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 302MB peak: 302MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 302MB peak: 302MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 303MB peak: 303MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 307MB peak: 307MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:5268:4:5268:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5268)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:5214:4:5214:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5214)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:5160:4:5160:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5160)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:5106:4:5106:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5106)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:5052:4:5052:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5052)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4944:4:4944:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4944)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4890:4:4890:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4890)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4836:4:4836:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4836)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4782:4:4782:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4782)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4728:4:4728:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4728)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4674:4:4674:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4674)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4620:4:4620:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4620)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4566:4:4566:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4566)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4998:4:4998:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4998)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4512:4:4512:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4512)</a><!@TM:1726818337> | Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818337> | Removing sequential instance top_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance top_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 341MB peak: 341MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 341MB peak: 341MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1331:8:1331:10:@W:MO129:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1726818337> | Sequential instance top_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:658:4:658:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(658)</a><!@TM:1726818337> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:277:4:277:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(277)</a><!@TM:1726818337> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:658:4:658:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(658)</a><!@TM:1726818337> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:277:4:277:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(277)</a><!@TM:1726818337> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:658:4:658:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(658)</a><!@TM:1726818337> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:277:4:277:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(277)</a><!@TM:1726818337> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4238:4:4238:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4238)</a><!@TM:1726818337> | Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4311:4:4311:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4311)</a><!@TM:1726818337> | Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4384:4:4384:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4384)</a><!@TM:1726818337> | Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818337> | Removing sequential instance ctrl\.alu_cp_trig[4:3] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818337> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818337> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818337> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1726818337> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1726818337> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1726818337> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1726818337> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1726818337> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1726818337> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1726818337> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1726818337> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1726818337> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:492:4:492:6:@N:BN362:@XP_MSG">neorv32_uart.vhd(492)</a><!@TM:1726818337> | Removing sequential instance uart_rts_o (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd:4458:4:4458:16:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4458)</a><!@TM:1726818337> | Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818337> | Removing sequential instance ctrl\.lsu_fence (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:629:4:629:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(629)</a><!@TM:1726818337> | Removing sequential instance ctrl\.lsu_fencei (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1726818337> | Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1726818337> | Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1726818337> | Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1726818337> | Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:140:4:140:6:@N:BN362:@XP_MSG">neorv32_wishbone.vhd(140)</a><!@TM:1726818337> | Removing sequential instance ctrl\.priv (in view: neorv32.neorv32_wishbone(neorv32_wishbone_rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:140:4:140:6:@N:BN362:@XP_MSG">neorv32_wishbone.vhd(140)</a><!@TM:1726818337> | Removing sequential instance ctrl\.src (in view: neorv32.neorv32_wishbone(neorv32_wishbone_rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1726818337> | Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1726818337> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1726818337> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1726818337> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1726818337> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd:137:4:137:17:@N:BN115:@XP_MSG">coreahblite_slavestage.vhd(137)</a><!@TM:1726818337> | Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1726818337> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1726818337> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1726818337> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1726818337> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818337> | Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd:105:4:105:6:@N:BN362:@XP_MSG">neorv32_cpu_lsu.vhd(105)</a><!@TM:1726818337> | Removing sequential instance bus_req_o\.priv (in view: neorv32.neorv32_cpu_lsu(neorv32_cpu_lsu_rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1726818337> | Applying syn_allowed_resources blockrams=21 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 341MB peak: 341MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                         Requested     Requested     Clock        Clock                     Clock
Level     Clock                                         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
0 -       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared     default_clkgroup          15   
                                                                                                                                
0 -       System                                        100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                
0 -       top_sb_CCC_0_FCCC|GL0_net_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     1679 
================================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                        Clock Pin                                      Non-clock Pin                                         Non-clock Pin                                                         
Clock                                         Load      Pin                                                           Seq Example                                    Seq Example                                           Comb Example                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     top_sb_0.CORERESETP_0.release_sdif0_core.C     -                                                     top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)          
                                                                                                                                                                                                                                                                                                 
System                                        0         -                                                             -                                              -                                                     -                                                                     
                                                                                                                                                                                                                                                                                                 
top_sb_CCC_0_FCCC|GL0_net_inferred_clock      1679      top_sb_0.CCC_0.CCC_INST.GL0(CCC)                              WB2AHBL_0.stb_i_dl.C                           top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST.F_FM0_WRITE     top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.un1_maddrsel.I[0](inv)
=================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:103:4:103:6:@W:MT530:@XP_MSG">neorv32_fifo.vhd(103)</a><!@TM:1726818337> | Found inferred clock top_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 1679 sequential elements including neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.fifo\.w_pnt[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1726818337> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1726818337> | Writing default property annotation file /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 341MB peak: 341MB)

Encoding state machine execute_engine\.state[0:12] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
Encoding state machine fetch_engine\.state[0:2] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine arbiter\.state[0:2] (in view: neorv32.neorv32_bus_switch(neorv32_bus_switch_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:421:4:421:6:@N:MO225:@XP_MSG">neorv32_uart.vhd(421)</a><!@TM:1726818337> | There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.
Encoding state machine tx_engine\.state[0:5] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   011 -> 000100
   100 -> 001000
   101 -> 010000
   111 -> 100000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:350:4:350:6:@N:BN362:@XP_MSG">neorv32_uart.vhd(350)</a><!@TM:1726818337> | Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:350:4:350:6:@N:BN362:@XP_MSG">neorv32_uart.vhd(350)</a><!@TM:1726818337> | Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 341MB peak: 341MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1726818337> | Found issues with constraints. Please check constraint checker report "/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 341MB peak: 341MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 341MB peak: 341MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Sep 20 09:45:37 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726818328>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726818328>
# Fri Sep 20 09:45:37 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro
OS: Rocky Linux 8.9 (Green Obsidian)
Hostname: xoc1.ewi.utwente.nl
max virtual memory: unlimited (bytes)
max user processes: 513019
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:46:51, @4155246</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 235MB peak: 235MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1726818352> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1726818352> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1726818352> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 247MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 247MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 247MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 282MB peak: 282MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:936:8:936:10:@W:BN132:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:922:8:922:10:@W:BN132:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:922:8:922:10:@W:BN132:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:908:8:908:10:@W:BN132:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)

@N:<a href="@N:FX106:@XP_HELP">FX106</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:45:53:55:@N:FX106:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | Using block RAM for single-port RAM
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:45:53:55:@W:FX107:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b3[31:24] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX106:@XP_HELP">FX106</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:33:53:43:@N:FX106:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | Using block RAM for single-port RAM
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:33:53:43:@W:FX107:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b2[23:16] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX106:@XP_HELP">FX106</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:21:53:31:@N:FX106:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | Using block RAM for single-port RAM
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:21:53:31:@W:FX107:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b1[15:8] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX106:@XP_HELP">FX106</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:9:53:19:@N:FX106:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | Using block RAM for single-port RAM
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd:53:9:53:19:@W:FX107:@XP_MSG">neorv32_dmem.default.vhd(53)</a><!@TM:1726818352> | RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b0[7:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:83:9:83:17:@N:FX403:@XP_MSG">neorv32_cpu_regfile.vhd(83)</a><!@TM:1726818352> | Property "block_ram" or "no_rw_check" found for RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file_1[31:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:83:9:83:17:@W:FX107:@XP_MSG">neorv32_cpu_regfile.vhd(83)</a><!@TM:1726818352> | RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file_1[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd:83:9:83:17:@W:FX107:@XP_MSG">neorv32_cpu_regfile.vhd(83)</a><!@TM:1726818352> | RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:140:4:140:6:@N:MO231:@XP_MSG">neorv32_wishbone.vhd(140)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance memory_system\.neorv32_wishbone_inst_true\.neorv32_wishbone_inst.ctrl\.timeout[8:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:443:6:443:8:@N:MO231:@XP_MSG">neorv32_top.vhd(443)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance clk_div[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:371:4:371:6:@N:MO231:@XP_MSG">neorv32_intercon.vhd(371)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance neorv32_bus_gateway_inst.keeper\.cnt[4:0] 
Encoding state machine execute_engine\.state[0:12] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
Encoding state machine fetch_engine\.state[0:2] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:363:4:363:6:@N:MO231:@XP_MSG">neorv32_cpu_control.vhd(363)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance fetch_engine\.pc[31:2] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2186:6:2186:8:@N:MO231:@XP_MSG">neorv32_cpu_control.vhd(2186)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_2[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2186:6:2186:8:@N:MO231:@XP_MSG">neorv32_cpu_control.vhd(2186)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_0[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2186:6:2186:8:@N:MO231:@XP_MSG">neorv32_cpu_control.vhd(2186)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_2[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2186:6:2186:8:@N:MO231:@XP_MSG">neorv32_cpu_control.vhd(2186)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_0[31:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[2] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[0] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[18] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[17] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[16] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[15] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[14] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[13] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[12] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[11] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[10] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[9] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[8] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[7] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[4] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_pnd[3] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[18] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[17] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[16] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[15] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[14] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[13] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[12] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[11] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[10] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[9] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[8] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[7] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[4] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1389:4:1389:6:@W:MO160:@XP_MSG">neorv32_cpu_control.vhd(1389)</a><!@TM:1726818352> | Register bit trap_ctrl\.irq_buf[3] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[1] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[14] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[13] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[10] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[5] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[4] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[12] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[11] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[8] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[15] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[9] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[7] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[6] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:1613:4:1613:6:@N:BN362:@XP_MSG">neorv32_cpu_control.vhd(1613)</a><!@TM:1726818352> | Removing sequential instance csr\.mip_firq_nclr[0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd:113:32:113:45:@N:MF179:@XP_MSG">neorv32_cpu_alu.vhd(113)</a><!@TM:1726818352> | Found 32 by 32 bit equality operator ('==') un1_cmp (in view: neorv32.neorv32_cpu_alu(neorv32_cpu_cpu_rtl))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd:91:6:91:8:@N:MO231:@XP_MSG">neorv32_cpu_cp_shifter.vhd(91)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_cpu_cp_shifter(neorv32_cpu_cp_shifter_rtl) instance shifter\.cnt[4:0] 
Encoding state machine arbiter\.state[0:2] (in view: neorv32.neorv32_bus_switch(neorv32_bus_switch_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:81:4:81:6:@N:MO231:@XP_MSG">neorv32_mtime.vhd(81)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_lo[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:81:4:81:6:@N:MO231:@XP_MSG">neorv32_mtime.vhd(81)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_hi[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd:164:25:164:55:@N:MF179:@XP_MSG">neorv32_mtime.vhd(164)</a><!@TM:1726818352> | Found 32 by 32 bit equality operator ('==') un2_cmp_hi_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))
Encoding state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:421:4:421:6:@N:MO225:@XP_MSG">neorv32_uart.vhd(421)</a><!@TM:1726818352> | There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.
Encoding state machine tx_engine\.state[0:5] (in view: neorv32.neorv32_uart(neorv32_uart_rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   011 -> 000100
   100 -> 001000
   101 -> 010000
   111 -> 100000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:350:4:350:6:@N:BN362:@XP_MSG">neorv32_uart.vhd(350)</a><!@TM:1726818352> | Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:350:4:350:6:@N:BN362:@XP_MSG">neorv32_uart.vhd(350)</a><!@TM:1726818352> | Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:421:4:421:6:@N:MO231:@XP_MSG">neorv32_uart.vhd(421)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance rx_engine\.baudcnt[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:350:4:350:6:@N:MO231:@XP_MSG">neorv32_uart.vhd(350)</a><!@TM:1726818352> | Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance tx_engine\.baudcnt[9:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:187:4:187:6:@W:BN132:@XP_MSG">neorv32_uart.vhd(187)</a><!@TM:1726818352> | Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[20] because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd:187:4:187:6:@W:BN132:@XP_MSG">neorv32_uart.vhd(187)</a><!@TM:1726818352> | Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[23] because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:305:8:305:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(305)</a><!@TM:1726818352> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:305:8:305:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(305)</a><!@TM:1726818352> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:305:8:305:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(305)</a><!@TM:1726818352> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd:305:8:305:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(305)</a><!@TM:1726818352> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd:443:6:443:8:@W:BN132:@XP_MSG">neorv32_top.vhd(443)</a><!@TM:1726818352> | Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.clk_gen_en_ff because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine.state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 355MB peak: 355MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd:2140:4:2140:6:@W:BN132:@XP_MSG">neorv32_cpu_control.vhd(2140)</a><!@TM:1726818352> | Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex.neorv32_cpu_inst.neorv32_cpu_control_inst.csr.re because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex.neorv32_cpu_inst.neorv32_cpu_control_inst.execute_engine.state[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd:122:8:122:10:@W:BN132:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1726818352> | Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd:122:8:122:10:@W:BN132:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1726818352> | Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1] (in view: work.top(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0] (in view: work.top(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.top(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 364MB peak: 364MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1726818352> | Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] (in view: work.top(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 364MB peak: 364MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 364MB peak: 364MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 364MB peak: 364MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 364MB peak: 364MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 390MB peak: 390MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -5.08ns		2877 /      1412
   2		0h:00m:08s		    -5.08ns		2687 /      1412
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd:164:12:164:31:@N:FX271:@XP_MSG">neorv32_wishbone.vhd(164)</a><!@TM:1726818352> | Replicating instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.memory_system\.neorv32_wishbone_inst_true\.neorv32_wishbone_inst.ctrl\.priv_m1_e (in view: work.top(rtl)) with 69 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd:106:4:106:8:@N:FX271:@XP_MSG">neorv32_intercon.vhd(106)</a><!@TM:1726818352> | Replicating instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.sel_0_a3_1 (in view: work.top(rtl)) with 45 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:103:4:103:6:@N:FX271:@XP_MSG">neorv32_fifo.vhd(103)</a><!@TM:1726818352> | Replicating instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.fifo\.r_pnt[0] (in view: work.top(rtl)) with 21 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:103:4:103:6:@N:FX271:@XP_MSG">neorv32_fifo.vhd(103)</a><!@TM:1726818352> | Replicating instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.fifo\.r_pnt[0] (in view: work.top(rtl)) with 19 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:103:4:103:6:@N:FX271:@XP_MSG">neorv32_fifo.vhd(103)</a><!@TM:1726818352> | Replicating instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.fifo\.w_pnt[0] (in view: work.top(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd:103:4:103:6:@N:FX271:@XP_MSG">neorv32_fifo.vhd(103)</a><!@TM:1726818352> | Replicating instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.fifo\.w_pnt[0] (in view: work.top(rtl)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   3		0h:00m:09s		    -2.80ns		2701 /      1416
   4		0h:00m:09s		    -2.57ns		2708 /      1416
   5		0h:00m:09s		    -2.44ns		2713 /      1416
   6		0h:00m:09s		    -2.05ns		2716 /      1416
   7		0h:00m:09s		    -2.05ns		2717 /      1416


   8		0h:00m:09s		    -1.68ns		2715 /      1416
   9		0h:00m:09s		    -1.52ns		2717 /      1416
  10		0h:00m:09s		    -1.48ns		2723 /      1416
  11		0h:00m:09s		    -1.53ns		2725 /      1416
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1726818352> | Promoting Net neorv32_ProcessorTop_Minimal_0.neorv32_inst.rstn_sys on CLKINT  I_610  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1726818352> | Promoting Net top_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_611  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1726818352> | Promoting Net top_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_612  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 392MB peak: 392MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 393MB peak: 393MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1419 clock pin(s) of sequential element(s)
0 instances converted, 1419 sequential instances remain driven by gated/generated clocks

========================================================== Non-Gated/Non-Generated Clocks ===========================================================
Clock Tree ID     Driving Element                        Drive Element Type                     Fanout     Sample Instance                           
-----------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     clock definition on RCOSC_25_50MHZ     9          top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc
=====================================================================================================================================================
============================================================================== Gated/Generated Clocks ===============================================================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance                           Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:top_sb_0.CCC_0.CCC_INST@|E:top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       top_sb_0.CCC_0.CCC_INST     CCC                    1419       top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_010
=====================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 393MB peak: 393MB)

Writing Analyst data base /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synwork/top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 393MB peak: 393MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1726818352> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1726818352> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1726818352> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 393MB peak: 393MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 393MB peak: 393MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 393MB peak: 393MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/CCC_0/top_sb_CCC_0_FCCC.vhd:106:4:106:12:@W:MT246:@XP_MSG">top_sb_CCC_0_FCCC.vhd(106)</a><!@TM:1726818352> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1726818352> | Found clock top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1726818352> | Found inferred clock top_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_sb_0.CCC_0.GL0_net.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Sep 20 09:45:51 2024
#


Top view:               top
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1726818352> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1726818352> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 0.260

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      808.3 MHz     20.000        1.237         18.763     declared     default_clkgroup     
top_sb_CCC_0_FCCC|GL0_net_inferred_clock      100.0 MHz     102.7 MHz     10.000        9.740         0.260      inferred     Inferred_clkgroup_0_1
System                                        100.0 MHz     233.1 MHz     10.000        4.291         5.709      system       system_clkgroup      
===================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     top_sb_CCC_0_FCCC|GL0_net_inferred_clock   |  10.000      5.709   |  No paths    -      |  No paths    -      |  No paths    -    
top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  20.000      18.763  |  No paths    -      |  No paths    -      |  No paths    -    
top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  top_sb_CCC_0_FCCC|GL0_net_inferred_clock   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
top_sb_CCC_0_FCCC|GL0_net_inferred_clock   top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
top_sb_CCC_0_FCCC|GL0_net_inferred_clock   top_sb_CCC_0_FCCC|GL0_net_inferred_clock   |  10.000      0.260   |  10.000      8.709  |  5.000       3.761  |  5.000       1.236
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                  Starting                                                                                   Arrival           
Instance                                          Reference                                     Type     Pin     Net                         Time        Slack 
                                                  Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc        top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif0_areset_n_rcosc        0.108       18.763
top_sb_0.CORERESETP_0.sm0_areset_n_rcosc          top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc          0.108       18.775
top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif0_areset_n_rcosc_q1     0.087       19.409
top_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc_q1       0.087       19.409
===============================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                   Required           
Instance                                       Reference                                     Type     Pin     Net                         Time         Slack 
                                               Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.CORERESETP_0.release_sdif0_core       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif0_areset_n_rcosc        20.000       18.763
top_sb_0.CORERESETP_0.release_sdif1_core       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif0_areset_n_rcosc        20.000       18.763
top_sb_0.CORERESETP_0.release_sdif2_core       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif0_areset_n_rcosc        20.000       18.763
top_sb_0.CORERESETP_0.release_sdif3_core       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif0_areset_n_rcosc        20.000       18.763
top_sb_0.CORERESETP_0.ddr_settled              top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc          20.000       18.775
top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif0_areset_n_rcosc_q1     19.745       19.409
top_sb_0.CORERESETP_0.sm0_areset_n_rcosc       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sm0_areset_n_rcosc_q1       19.745       19.409
=============================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.srr:srsf/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.srs:fp:324720:325038:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.000

    - Propagation time:                      1.237
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.763

    Number of logic level(s):                0
    Starting point:                          top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc / Q
    Ending point:                            top_sb_0.CORERESETP_0.release_sdif0_core / ALn
    The start point is clocked by            top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     SLE      Q        Out     0.108     0.108 f     -         
sdif0_areset_n_rcosc                           Net      -        -       1.129     -           4         
top_sb_0.CORERESETP_0.release_sdif0_core       SLE      ALn      In      -         1.237 f     -         
=========================================================================================================
Total path delay (propagation time + setup) of 1.237 is 0.108(8.8%) logic and 1.129(91.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: top_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                     Starting                                                                                                         Arrival          
Instance                                                                                                                                                             Reference                                    Type        Pin                Net                                  Time        Slack
                                                                                                                                                                     Clock                                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_lsu_inst.misaligned                                                           top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  misaligned                           0.108       0.260
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.ctrl\.lsu_req                                                    top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  lsu_req                              0.108       0.576
top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST                                                                                                                                top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     3.630       0.681
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.fifo\.r_pnt[1]          top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  r_pnt[1]                             0.108       0.750
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.fifo\.w_pnt[1]          top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  w_pnt[1]                             0.108       0.850
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.a_req                                                                top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  a_req                                0.108       0.902
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.fifo\.r_pnt[1]          top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  r_pnt[1]                             0.108       0.949
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.fifo\.r_pnt_fast[0]     top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  r_pnt_fast[0]                        0.108       1.050
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.1\.prefetch_buffer_inst.fifo\.w_pnt[1]          top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  w_pnt[1]                             0.108       1.111
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_control_inst.prefetch_buffer\.0\.prefetch_buffer_inst.fifo\.r_pnt_fast[0]     top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  r_pnt_fast[0]                        0.108       1.160
=======================================================================================================================================================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                           Starting                                                                           Required          
Instance                                                                                                                   Reference                                    Type     Pin     Net                  Time         Slack
                                                                                                                           Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_rsp_o\.data[3]      top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_32_i               9.745        0.260
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_rsp_o\.data[7]      top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       data_28[4]           9.745        0.260
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_rsp_o\.data[8]      top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       data_28[5]           9.745        0.260
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_rsp_o\.data[10]     top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       data_28[7]           9.745        0.260
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_mtime_inst_true\.neorv32_mtime_inst.mtime_lo_we             top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       mtime_lo_we2         9.745        0.324
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.ctrl\.baud[0]           top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      enable_N_3_mux_0     9.662        0.361
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.ctrl\.baud[1]           top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      enable_N_3_mux_0     9.662        0.361
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.ctrl\.baud[2]           top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      enable_N_3_mux_0     9.662        0.361
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.ctrl\.baud[3]           top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      enable_N_3_mux_0     9.662        0.361
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.ctrl\.baud[4]           top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      enable_N_3_mux_0     9.662        0.361
================================================================================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.srr:srsf/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.srs:fp:335187:340614:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.260

    Number of logic level(s):                8
    Starting point:                          neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_lsu_inst.misaligned / Q
    Ending point:                            neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_rsp_o\.data[7] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_cpu_inst.neorv32_cpu_lsu_inst.misaligned                                    SLE      Q        Out     0.108     0.108 f     -         
misaligned                                                                                                                                    Net      -        -       0.745     -           3         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter_sync\.arbiter\.sel2                            CFG3     C        In      -         0.854 f     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter_sync\.arbiter\.sel2                            CFG3     Y        Out     0.223     1.077 r     -         
sel2                                                                                                                                          Net      -        -       1.119     -           13        
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.sel_0_a3_1_0                                  CFG4     D        In      -         2.195 r     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.sel_0_a3_1_0                                  CFG4     Y        Out     0.326     2.521 f     -         
sel_0_a3_1_0                                                                                                                                  Net      -        -       0.936     -           7         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.sel_0_a3_1_rep2                               CFG4     B        In      -         3.458 f     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.arbiter\.sel_0_a3_1_rep2                               CFG4     Y        Out     0.164     3.622 f     -         
sel_rep2                                                                                                                                      Net      -        -       1.058     -           10        
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.x_req_o\.addr[8]                                       CFG3     C        In      -         4.680 f     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex\.neorv32_core_bus_switch_inst.x_req_o\.addr[8]                                       CFG3     Y        Out     0.226     4.905 r     -         
addr_1[8]                                                                                                                                     Net      -        -       1.173     -           15        
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_bus_io_switch_inst.dev_req_10\.stb_0_0                                         CFG3     C        In      -         6.078 r     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_bus_io_switch_inst.dev_req_10\.stb_0_0                                         CFG3     Y        Out     0.203     6.282 r     -         
stb_0_0                                                                                                                                       Net      -        -       0.248     -           1         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_bus_io_switch_inst.dev_req_10\.stb                                             CFG4     C        In      -         6.530 r     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_bus_io_switch_inst.dev_req_10\.stb                                             CFG4     Y        Out     0.203     6.733 r     -         
un1_neorv32_bus_io_switch_inst_11[68]                                                                                                         Net      -        -       1.270     -           38        
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_access\.bus_rsp_o\.data_28_i_o3[1]     CFG2     A        In      -         8.004 r     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_access\.bus_rsp_o\.data_28_i_o3[1]     CFG2     Y        Out     0.100     8.104 f     -         
N_66                                                                                                                                          Net      -        -       0.815     -           4         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_access\.bus_rsp_o\.data_28[4]          CFG4     D        In      -         8.918 f     -         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_access\.bus_rsp_o\.data_28[4]          CFG4     Y        Out     0.317     9.236 r     -         
data_28[4]                                                                                                                                    Net      -        -       0.248     -           1         
neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system\.neorv32_uart0_inst_true\.neorv32_uart0_inst.bus_rsp_o\.data[7]                         SLE      D        In      -         9.484 r     -         
========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.740 is 2.127(21.8%) logic and 7.613(78.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                     Arrival          
Instance                    Reference     Type     Pin     Net           Time        Slack
                            Clock                                                         
------------------------------------------------------------------------------------------
top_sb_0.CCC_0.CCC_INST     System        CCC      GL0     GL0_net_i     0.000       5.709
==========================================================================================



<a name=worstPaths23></a>Worst Path Information</a>
<a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.srr:srsf/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.srs:fp:343226:346304:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.273
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.727

    - Propagation time:                      3.018
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.709

    Number of logic level(s):                5
    Starting point:                          top_sb_0.CCC_0.CCC_INST / GL0
    Ending point:                            top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_ADDR[4]
    The start point is clocked by            System [rising]
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                                                  Pin               Pin               Arrival     No. of    
Name                                                                                                Type        Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.CCC_0.CCC_INST                                                                             CCC         GL0               Out     0.000     0.000 r     -         
GL0_net_i                                                                                           Net         -                 -       1.830     -           1         
top_sb_0.CCC_0.GL0_INST                                                                             CLKINT      A                 In      -         1.830 r     -         
top_sb_0.CCC_0.GL0_INST                                                                             CLKINT      Y                 Out     0.387     2.217 r     -         
top_sb_0_FIC_0_CLK                                                                                  Net         -                 -       0.000     -           1418      
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHMASTLOCK                                      CFG3        B                 In      -         2.217 r     -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHMASTLOCK                                      CFG3        Y                 Out     0.165     2.382 r     -         
CoreAHBLite_0_AHBmslave16_HMASTLOCK_2                                                               Net         -                 -       0.000     -           6         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIGP8O1[2]      CFG4        D                 In      -         2.382 r     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIGP8O1[2]      CFG4        Y                 Out     0.326     2.708 r     -         
N_121_i_1_0                                                                                         Net         -                 -       0.000     -           1         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNI1LNB6[12]     CFG4        A                 In      -         2.708 r     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNI1LNB6[12]     CFG4        Y                 Out     0.100     2.808 f     -         
CoreAHBLite_0_AHBmslave16_HSELx                                                                     Net         -                 -       0.000     -           40        
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNI1DPM6[4]                                CFG4        C                 In      -         2.808 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNI1DPM6[4]                                CFG4        Y                 Out     0.210     3.018 f     -         
CoreAHBLite_0_AHBmslave16_HADDR[4]                                                                  Net         -                 -       0.000     -           1         
top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST                                                               MSS_010     F_FM0_ADDR[4]     In      -         3.018 f     -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 4.291 is 2.461(57.4%) logic and 1.830(42.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc:9:0:9:1:@W:MT447:@XP_MSG">synthesis.fdc(9)</a><!@TM:1726818352> | Timing constraint (through [get_nets { top_sb_0.CORERESETP_0.ddr_settled top_sb_0.CORERESETP_0.count_ddr_enable top_sb_0.CORERESETP_0.release_sdif*_core top_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because no matching path was synchronous </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc:10:0:10:1:@W:MT447:@XP_MSG">synthesis.fdc(10)</a><!@TM:1726818352> | Timing constraint (from [get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { top_sb_0.CORERESETP_0.sm0_areset_n_rcosc top_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because no matching path was synchronous </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc:11:0:11:1:@W:MT447:@XP_MSG">synthesis.fdc(11)</a><!@TM:1726818352> | Timing constraint (from [get_cells { top_sb_0.CORERESETP_0.MSS_HPMS_READY_int top_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { top_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because no matching path was synchronous </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc:12:0:12:1:@W:MT447:@XP_MSG">synthesis.fdc(12)</a><!@TM:1726818352> | Timing constraint (through [get_nets { top_sb_0.CORERESETP_0.CONFIG1_DONE top_sb_0.CORERESETP_0.CONFIG2_DONE top_sb_0.CORERESETP_0.SDIF*_PERST_N top_sb_0.CORERESETP_0.SDIF*_PSEL top_sb_0.CORERESETP_0.SDIF*_PWRITE top_sb_0.CORERESETP_0.SDIF*_PRDATA[*] top_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT top_sb_0.CORERESETP_0.SOFT_RESET_F2M top_sb_0.CORERESETP_0.SOFT_M3_RESET top_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET top_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc:13:0:13:1:@W:MT447:@XP_MSG">synthesis.fdc(13)</a><!@TM:1726818352> | Timing constraint (through [get_pins { top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 393MB peak: 393MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 393MB peak: 393MB)

---------------------------------------
<a name=resourceUsage24></a>Resource Usage Report for top </a>

Mapping to part: m2gl010vf400std
Cell usage:
CCC             1 use
CLKINT          5 uses
MSS_010         1 use
OR2             1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           4 uses
CFG2           342 uses
CFG3           692 uses
CFG4           1020 uses

Carry cells:
ARI1            474 uses - used for arithmetic functions
ARI1            62 uses - used for Wide-Mux implementation
Total ARI1      536 uses


Sequential Cells: 
SLE            1417 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 11
I/O primitives: 10
INBUF          1 use
OUTBUF         9 uses


Global Clock Buffers: 5

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 4 of 21 (19%)
Total Block RAMs (RAM64x18) : 2 of 22 (9%)

Total LUTs:    2594

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K18  Interface Logic : SLEs = 144; LUTs = 144;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1417 + 72 + 144 + 0 = 1633;
Total number of LUTs after P&R:  2594 + 72 + 144 + 0 = 2810;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 393MB peak: 393MB)

Process took 0h:00m:14s realtime, 0h:00m:12s cputime
# Fri Sep 20 09:45:52 2024

###########################################################]

</pre></samp></body></html>
