{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484066719496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484066719496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 17:45:19 2017 " "Processing started: Tue Jan 10 17:45:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484066719496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484066719496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler " "Command: quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484066719496 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484066719842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teiler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484066719879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484066719879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teiler " "Elaborating entity \"teiler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484066719902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter64 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter64\"" {  } { { "teiler.tdf" "counter64" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484066719935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter64 " "Elaborated megafunction instantiation \"lpm_counter:counter64\"" {  } { { "teiler.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484066719936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter64 " "Instantiated megafunction \"lpm_counter:counter64\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484066719936 ""}  } { { "teiler.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484066719936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1gg " "Found entity 1: cntr_1gg" {  } { { "db/cntr_1gg.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/db/cntr_1gg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484066719994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484066719994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1gg lpm_counter:counter64\|cntr_1gg:auto_generated " "Elaborating entity \"cntr_1gg\" for hierarchy \"lpm_counter:counter64\|cntr_1gg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484066719995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "counter12" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 12 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484066720007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter12 " "Elaborated megafunction instantiation \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 12 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484066720021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter12 " "Instantiated megafunction \"lpm_counter:counter12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484066720021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 3906 " "Parameter \"LPM_SVALUE\" = \"3906\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484066720021 ""}  } { { "teiler.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 12 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484066720021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_psh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_psh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_psh " "Found entity 1: cntr_psh" {  } { { "db/cntr_psh.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/db/cntr_psh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484066720075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484066720075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_psh lpm_counter:counter12\|cntr_psh:auto_generated " "Elaborating entity \"cntr_psh\" for hierarchy \"lpm_counter:counter12\|cntr_psh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484066720076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out GND " "Pin \"out\" is stuck at GND" {  } { { "teiler.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 23 2 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484066720789 "|teiler|out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484066720789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484066720826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484066720976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484066720976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "teiler.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler/teiler.tdf" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484066721063 "|teiler|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484066721063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484066721063 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484066721063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484066721063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484066721093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 17:45:21 2017 " "Processing ended: Tue Jan 10 17:45:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484066721093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484066721093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484066721093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484066721093 ""}
