

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Fri Jan 24 14:42:31 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1055|     1055|  10.550 us|  10.550 us|  1055|  1055|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |     1053|     1053|       271|          1|          1|   784|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 271


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 271
* Pipeline : 1
  Pipeline-0 : II = 1, D = 271, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 274 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%pr = alloca i32 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 275 'alloca' 'pr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 276 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 277 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 278 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 279 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 280 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 282 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 283 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 0, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 283 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 284 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 284 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 285 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 0, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 285 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 286 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 287 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 0, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 288 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln20 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 289 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 290 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (1.73ns)   --->   "%icmp_ln20 = icmp_eq  i10 %indvar_flatten31_load, i10 784" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 291 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (1.73ns)   --->   "%add_ln20_3 = add i10 %indvar_flatten31_load, i10 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 292 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc48, void %for.end50" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 293 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 294 'load' 'indvar_flatten11_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (1.87ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten11_load, i7 56" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 295 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (1.87ns)   --->   "%add_ln22_3 = add i7 %indvar_flatten11_load, i7 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 296 'add' 'add_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.99ns)   --->   "%select_ln22_6 = select i1 %icmp_ln22, i7 1, i7 %add_ln22_3" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 297 'select' 'select_ln22_6' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (1.58ns)   --->   "%store_ln20 = store i10 %add_ln20_3, i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 298 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_1 : Operation 299 [1/1] (1.58ns)   --->   "%store_ln22 = store i7 %select_ln22_6, i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 299 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 300 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.97ns)   --->   "%xor_ln20 = xor i1 %icmp_ln22, i1 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 301 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %indvar_flatten_load, i4 4" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 302 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.97ns)   --->   "%and_ln20_3 = and i1 %icmp_ln26, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 303 'and' 'and_ln20_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.97ns)   --->   "%or_ln22 = or i1 %and_ln20_3, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 304 'or' 'or_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 %indvar_flatten_load, i4 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 305 'add' 'add_ln26_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (1.02ns)   --->   "%select_ln26_6 = select i1 %or_ln22, i4 1, i4 %add_ln26_3" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 306 'select' 'select_ln26_6' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 %select_ln26_6, i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 307 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%pc_load = load i2 %pc" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 308 'load' 'pc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%pr_load = load i2 %pr" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 309 'load' 'pr_load' <Predicate = (!or_ln22)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 310 'load' 'c_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 311 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %r_load, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 312 'add' 'add_ln20' <Predicate = (icmp_ln22)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i5 0, i5 %c_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 313 'select' 'select_ln20' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (1.56ns)   --->   "%icmp_ln28 = icmp_eq  i2 %pc_load, i2 2" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 314 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (1.21ns)   --->   "%select_ln20_3 = select i1 %icmp_ln22, i5 %add_ln20, i5 %r_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 315 'select' 'select_ln20_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %select_ln20, i5 2" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 316 'add' 'add_ln22' <Predicate = (and_ln20_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.99ns)   --->   "%select_ln22 = select i1 %or_ln22, i2 0, i2 %pr_load" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 317 'select' 'select_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln26, i1 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 318 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22_3 = or i1 %icmp_ln22, i1 %xor_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 319 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%and_ln20 = and i1 %or_ln22_3, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 320 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %and_ln20, i1 %icmp_ln28" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 321 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (1.21ns)   --->   "%select_ln22_5 = select i1 %and_ln20_3, i5 %add_ln22, i5 %select_ln20" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 322 'select' 'select_ln22_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (1.56ns)   --->   "%add_ln26 = add i2 %select_ln22, i2 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 323 'add' 'add_ln26' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln22, i1 %and_ln20_3" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 324 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26_3 = or i1 %or_ln26, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 325 'or' 'or_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26_3, i2 0, i2 %pc_load" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 326 'select' 'select_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.99ns)   --->   "%select_ln26_5 = select i1 %and_ln22, i2 %add_ln26, i2 %select_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 327 'select' 'select_ln26_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_5" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 328 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln20_3, i5 %zext_ln26" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 329 'add' 'empty' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %select_ln26, i2 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 330 'add' 'add_ln28' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 %select_ln20_3, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 331 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 %select_ln22_5, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 332 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26_5, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 333 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 334 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 334 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 335 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (1.78ns)   --->   "%empty_51 = add i6 %p_cast, i6 6" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 336 'add' 'empty_51' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [10/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 337 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln26" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 338 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (1.78ns)   --->   "%empty_52 = add i5 %select_ln22_5, i5 %zext_ln28" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 339 'add' 'empty_52' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [9/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 340 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [9/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 341 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i5 %empty" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 342 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (3.74ns)   --->   "%mul_ln17_6 = mul i11 %zext_ln17_10, i11 57" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 343 'mul' 'mul_ln17_6' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln17_6, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 344 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (1.78ns)   --->   "%empty_53 = add i5 %empty, i5 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 345 'add' 'empty_53' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [9/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 346 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i5 %empty_53" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 347 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (3.74ns)   --->   "%mul_ln17_7 = mul i11 %zext_ln17_11, i11 57" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 348 'mul' 'mul_ln17_7' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln17_7, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 349 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (1.78ns)   --->   "%empty_54 = add i5 %empty, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 350 'add' 'empty_54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [9/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 351 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i5 %empty_54" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 352 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (3.74ns)   --->   "%mul_ln17_8 = mul i11 %zext_ln17_12, i11 57" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 353 'mul' 'mul_ln17_8' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln17_8, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 354 'partselect' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (1.78ns)   --->   "%empty_55 = add i5 %empty, i5 3" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 355 'add' 'empty_55' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [9/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 356 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i5 %empty_55" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 357 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (3.74ns)   --->   "%mul_ln17_9 = mul i11 %zext_ln17_13, i11 57" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 358 'mul' 'mul_ln17_9' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln17_9, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 359 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (1.78ns)   --->   "%empty_56 = add i5 %empty, i5 4" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 360 'add' 'empty_56' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [9/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 361 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i5 %empty_56" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 362 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (3.74ns)   --->   "%mul_ln17_10 = mul i11 %zext_ln17_14, i11 57" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 363 'mul' 'mul_ln17_10' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln17_10, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 364 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (1.78ns)   --->   "%empty_57 = add i6 %p_cast, i6 5" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 365 'add' 'empty_57' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [10/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 366 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i6 %empty_57" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 367 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (4.17ns)   --->   "%mul_ln17_11 = mul i13 %zext_ln17_15, i13 114" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 368 'mul' 'mul_ln17_11' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %mul_ln17_11, i32 10, i32 11" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 369 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i6 %empty_51" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 370 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (4.17ns)   --->   "%mul_ln17_12 = mul i13 %zext_ln17_16, i13 114" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 371 'mul' 'mul_ln17_12' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %mul_ln17_12, i32 10, i32 11" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 372 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.04>
ST_5 : Operation 373 [9/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 373 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [8/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 374 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [8/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 375 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [8/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 376 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [8/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 377 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [8/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 378 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [8/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 379 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [9/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 380 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.04>
ST_6 : Operation 381 [8/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 381 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [7/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 382 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [7/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 383 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [7/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 384 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [7/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 385 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [7/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 386 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [7/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 387 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [8/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 388 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.04>
ST_7 : Operation 389 [7/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 389 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [6/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 390 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [6/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 391 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [6/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 392 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [6/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 393 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [6/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 394 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [6/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 395 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [7/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 396 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.04>
ST_8 : Operation 397 [6/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 397 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [5/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 398 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [5/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 399 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [5/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 400 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [5/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 401 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 402 [5/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 402 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [5/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 403 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 404 [6/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 404 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.04>
ST_9 : Operation 405 [5/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 405 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [4/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 406 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [4/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 407 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [4/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 408 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [4/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 409 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [4/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 410 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [4/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 411 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [5/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 412 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.04>
ST_10 : Operation 413 [4/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 413 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %empty_52" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 414 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_10)   --->   "%add_ln17 = add i6 %zext_ln17, i6 6" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 415 'add' 'add_ln17' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 416 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_9)   --->   "%add_ln17_1 = add i6 %zext_ln17, i6 5" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 416 'add' 'add_ln17_1' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 417 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_8)   --->   "%add_ln17_2 = add i6 %zext_ln17, i6 4" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 417 'add' 'add_ln17_2' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 418 [3/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 418 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 419 [3/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 419 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 420 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_8)   --->   "%zext_ln39_146 = zext i6 %add_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 420 'zext' 'zext_ln39_146' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_146, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 421 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 422 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_9)   --->   "%zext_ln39_150 = zext i6 %add_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 422 'zext' 'zext_ln39_150' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_150, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 423 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 424 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_10)   --->   "%zext_ln39_154 = zext i6 %add_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 424 'zext' 'zext_ln39_154' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_154, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 425 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 426 [3/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 426 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 427 [3/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 427 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [3/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 428 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [3/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 429 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [4/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 430 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.04>
ST_11 : Operation 431 [3/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 431 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [2/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 432 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [2/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 433 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 434 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_146, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 434 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 435 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_150, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 435 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 436 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_154, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 436 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 437 [2/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 437 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 438 [2/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 438 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 439 [2/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 439 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [2/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 440 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [3/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 441 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 442 [2/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 442 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (1.78ns)   --->   "%add_ln17_3 = add i5 %empty_52, i5 3" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 443 'add' 'add_ln17_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (1.78ns)   --->   "%add_ln17_4 = add i5 %empty_52, i5 2" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 444 'add' 'add_ln17_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (1.78ns)   --->   "%add_ln17_5 = add i5 %empty_52, i5 1" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 445 'add' 'add_ln17_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i5 %empty_52" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 446 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (3.74ns)   --->   "%mul_ln17 = mul i11 %zext_ln17_9, i11 37" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 447 'mul' 'mul_ln17' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_538 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln17, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 448 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 449 [1/9] (3.20ns)   --->   "%urem_ln17_1 = urem i5 %empty_52, i5 7" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 449 'urem' 'urem_ln17_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i3 %urem_ln17_1" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 450 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 451 [1/9] (3.20ns)   --->   "%urem_ln17_2 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 451 'urem' 'urem_ln17_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = trunc i5 %urem_ln17_2" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 452 'trunc' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln39_132 = zext i5 %urem_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 453 'zext' 'zext_ln39_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_539 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln17_7, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 454 'bitconcatenate' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (1.82ns)   --->   "%add_ln39_113 = add i6 %tmp_539, i6 %zext_ln39_132" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 455 'add' 'add_ln39_113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln39_134 = zext i5 %add_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 456 'zext' 'zext_ln39_134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (3.74ns)   --->   "%mul_ln39 = mul i11 %zext_ln39_134, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 457 'mul' 'mul_ln39' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 458 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln39_138 = zext i5 %add_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 459 'zext' 'zext_ln39_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (3.74ns)   --->   "%mul_ln39_6 = mul i11 %zext_ln39_138, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 460 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_545 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39_6, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 461 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln39_142 = zext i5 %add_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 462 'zext' 'zext_ln39_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (3.74ns)   --->   "%mul_ln39_7 = mul i11 %zext_ln39_142, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 463 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_546 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39_7, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 464 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 465 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_146, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 465 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 466 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_150, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 466 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 467 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_154, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 467 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 468 [1/9] (3.20ns)   --->   "%urem_ln17_3 = urem i5 %empty_53, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 468 'urem' 'urem_ln17_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = trunc i5 %urem_ln17_3" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 469 'trunc' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln39_158 = zext i5 %urem_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 470 'zext' 'zext_ln39_158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_540 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln17_8, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 471 'bitconcatenate' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (1.82ns)   --->   "%add_ln39_127 = add i6 %tmp_540, i6 %zext_ln39_158" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 472 'add' 'add_ln39_127' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [1/9] (3.20ns)   --->   "%urem_ln17_4 = urem i5 %empty_54, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 473 'urem' 'urem_ln17_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = trunc i5 %urem_ln17_4" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 474 'trunc' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln39_166 = zext i5 %urem_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 475 'zext' 'zext_ln39_166' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_541 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln17_9, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 476 'bitconcatenate' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (1.82ns)   --->   "%add_ln39_135 = add i6 %tmp_541, i6 %zext_ln39_166" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 477 'add' 'add_ln39_135' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 478 [1/9] (3.20ns)   --->   "%urem_ln17_5 = urem i5 %empty_55, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 478 'urem' 'urem_ln17_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln17_10 = trunc i5 %urem_ln17_5" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 479 'trunc' 'trunc_ln17_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln39_174 = zext i5 %urem_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 480 'zext' 'zext_ln39_174' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_542 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln17_10, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 481 'bitconcatenate' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (1.82ns)   --->   "%add_ln39_143 = add i6 %tmp_542, i6 %zext_ln39_174" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 482 'add' 'add_ln39_143' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 483 [1/9] (3.20ns)   --->   "%urem_ln17_6 = urem i5 %empty_56, i5 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 483 'urem' 'urem_ln17_6' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln17_11 = trunc i5 %urem_ln17_6" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 484 'trunc' 'trunc_ln17_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln39_182 = zext i5 %urem_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 485 'zext' 'zext_ln39_182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_543 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln17_11, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 486 'bitconcatenate' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 487 [1/1] (1.82ns)   --->   "%add_ln39_151 = add i6 %tmp_543, i6 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 487 'add' 'add_ln39_151' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 488 [2/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 488 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 489 [1/10] (4.04ns)   --->   "%urem_ln17 = urem i6 %empty_51, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 489 'urem' 'urem_ln17' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %tmp_538" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 490 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 491 [1/1] (1.82ns)   --->   "%add_ln39_114 = add i6 %add_ln39_113, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 491 'add' 'add_ln39_114' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln39_133 = zext i6 %add_ln39_114" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 492 'zext' 'zext_ln39_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 493 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 493 'getelementptr' 'pad_img_0_0_addr' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 0.00>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 494 'getelementptr' 'pad_img_0_1_addr' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 0.00>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 495 'getelementptr' 'pad_img_0_2_addr' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 496 'getelementptr' 'pad_img_0_3_addr' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 497 'getelementptr' 'pad_img_0_4_addr' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 0.00>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 498 'getelementptr' 'pad_img_0_5_addr' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 499 'getelementptr' 'pad_img_0_6_addr' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 0.00>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 500 'getelementptr' 'pad_img_1_0_addr' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 501 'getelementptr' 'pad_img_1_1_addr' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 502 'getelementptr' 'pad_img_1_2_addr' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 503 'getelementptr' 'pad_img_1_3_addr' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 504 'getelementptr' 'pad_img_1_4_addr' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 505 'getelementptr' 'pad_img_1_5_addr' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 506 'getelementptr' 'pad_img_1_6_addr' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 507 'getelementptr' 'pad_img_2_0_addr' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 508 'getelementptr' 'pad_img_2_1_addr' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 509 'getelementptr' 'pad_img_2_2_addr' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 510 'getelementptr' 'pad_img_2_3_addr' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 511 'getelementptr' 'pad_img_2_4_addr' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 512 'getelementptr' 'pad_img_2_5_addr' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 513 'getelementptr' 'pad_img_2_6_addr' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 514 'getelementptr' 'pad_img_3_0_addr' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 515 'getelementptr' 'pad_img_3_1_addr' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 516 'getelementptr' 'pad_img_3_2_addr' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 517 'getelementptr' 'pad_img_3_3_addr' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 518 'getelementptr' 'pad_img_3_4_addr' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 519 'getelementptr' 'pad_img_3_5_addr' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 520 'getelementptr' 'pad_img_3_6_addr' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 521 [2/2] (3.25ns)   --->   "%pad_img_0_0_load = load i6 %pad_img_0_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 521 'load' 'pad_img_0_0_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 522 [2/2] (3.25ns)   --->   "%pad_img_0_1_load = load i6 %pad_img_0_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 522 'load' 'pad_img_0_1_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 523 [2/2] (3.25ns)   --->   "%pad_img_0_2_load = load i6 %pad_img_0_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 523 'load' 'pad_img_0_2_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 524 [2/2] (3.25ns)   --->   "%pad_img_0_3_load = load i6 %pad_img_0_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 524 'load' 'pad_img_0_3_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 525 [2/2] (3.25ns)   --->   "%pad_img_0_4_load = load i6 %pad_img_0_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 525 'load' 'pad_img_0_4_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 526 [2/2] (3.25ns)   --->   "%pad_img_0_5_load = load i6 %pad_img_0_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 526 'load' 'pad_img_0_5_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 527 [2/2] (3.25ns)   --->   "%pad_img_0_6_load = load i6 %pad_img_0_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 527 'load' 'pad_img_0_6_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 528 [2/2] (3.25ns)   --->   "%pad_img_1_0_load = load i6 %pad_img_1_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 528 'load' 'pad_img_1_0_load' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 529 [2/2] (3.25ns)   --->   "%pad_img_1_1_load = load i6 %pad_img_1_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 529 'load' 'pad_img_1_1_load' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 530 [2/2] (3.25ns)   --->   "%pad_img_1_2_load = load i6 %pad_img_1_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 530 'load' 'pad_img_1_2_load' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 531 [2/2] (3.25ns)   --->   "%pad_img_1_3_load = load i6 %pad_img_1_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 531 'load' 'pad_img_1_3_load' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 532 [2/2] (3.25ns)   --->   "%pad_img_1_4_load = load i6 %pad_img_1_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 532 'load' 'pad_img_1_4_load' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 533 [2/2] (3.25ns)   --->   "%pad_img_1_5_load = load i6 %pad_img_1_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 533 'load' 'pad_img_1_5_load' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 534 [2/2] (3.25ns)   --->   "%pad_img_1_6_load = load i6 %pad_img_1_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 534 'load' 'pad_img_1_6_load' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 535 [2/2] (3.25ns)   --->   "%pad_img_2_0_load = load i6 %pad_img_2_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 535 'load' 'pad_img_2_0_load' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 536 [2/2] (3.25ns)   --->   "%pad_img_2_1_load = load i6 %pad_img_2_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 536 'load' 'pad_img_2_1_load' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 537 [2/2] (3.25ns)   --->   "%pad_img_2_2_load = load i6 %pad_img_2_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 537 'load' 'pad_img_2_2_load' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 538 [2/2] (3.25ns)   --->   "%pad_img_2_3_load = load i6 %pad_img_2_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 538 'load' 'pad_img_2_3_load' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 539 [2/2] (3.25ns)   --->   "%pad_img_2_4_load = load i6 %pad_img_2_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 539 'load' 'pad_img_2_4_load' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 540 [2/2] (3.25ns)   --->   "%pad_img_2_5_load = load i6 %pad_img_2_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 540 'load' 'pad_img_2_5_load' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 541 [2/2] (3.25ns)   --->   "%pad_img_2_6_load = load i6 %pad_img_2_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 541 'load' 'pad_img_2_6_load' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 542 [2/2] (3.25ns)   --->   "%pad_img_3_0_load = load i6 %pad_img_3_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 542 'load' 'pad_img_3_0_load' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 543 [2/2] (3.25ns)   --->   "%pad_img_3_1_load = load i6 %pad_img_3_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 543 'load' 'pad_img_3_1_load' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 544 [2/2] (3.25ns)   --->   "%pad_img_3_2_load = load i6 %pad_img_3_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 544 'load' 'pad_img_3_2_load' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 545 [2/2] (3.25ns)   --->   "%pad_img_3_3_load = load i6 %pad_img_3_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 545 'load' 'pad_img_3_3_load' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 546 [2/2] (3.25ns)   --->   "%pad_img_3_4_load = load i6 %pad_img_3_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 546 'load' 'pad_img_3_4_load' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 547 [2/2] (3.25ns)   --->   "%pad_img_3_5_load = load i6 %pad_img_3_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 547 'load' 'pad_img_3_5_load' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 548 [2/2] (3.25ns)   --->   "%pad_img_3_6_load = load i6 %pad_img_3_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 548 'load' 'pad_img_3_6_load' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln39_135 = zext i3 %tmp_544" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 549 'zext' 'zext_ln39_135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (1.82ns)   --->   "%add_ln39_115 = add i6 %add_ln39_113, i6 %zext_ln39_135" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 550 'add' 'add_ln39_115' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln39_136 = zext i6 %add_ln39_115" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 551 'zext' 'zext_ln39_136' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_49 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 552 'getelementptr' 'pad_img_0_0_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_49 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 553 'getelementptr' 'pad_img_0_1_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_49 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 554 'getelementptr' 'pad_img_0_2_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 0.00>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_49 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 555 'getelementptr' 'pad_img_0_3_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_49 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 556 'getelementptr' 'pad_img_0_4_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_49 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 557 'getelementptr' 'pad_img_0_5_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 0.00>
ST_13 : Operation 558 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_49 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 558 'getelementptr' 'pad_img_0_6_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 0.00>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_49 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 559 'getelementptr' 'pad_img_1_0_addr_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_49 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 560 'getelementptr' 'pad_img_1_1_addr_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 561 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_49 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 561 'getelementptr' 'pad_img_1_2_addr_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_49 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 562 'getelementptr' 'pad_img_1_3_addr_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 563 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_49 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 563 'getelementptr' 'pad_img_1_4_addr_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_49 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 564 'getelementptr' 'pad_img_1_5_addr_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_49 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 565 'getelementptr' 'pad_img_1_6_addr_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 566 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_49 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 566 'getelementptr' 'pad_img_2_0_addr_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 567 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_49 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 567 'getelementptr' 'pad_img_2_1_addr_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 568 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_49 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 568 'getelementptr' 'pad_img_2_2_addr_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 569 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_49 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 569 'getelementptr' 'pad_img_2_3_addr_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 570 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_49 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 570 'getelementptr' 'pad_img_2_4_addr_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 571 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_49 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 571 'getelementptr' 'pad_img_2_5_addr_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 572 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_49 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 572 'getelementptr' 'pad_img_2_6_addr_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 573 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_49 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 573 'getelementptr' 'pad_img_3_0_addr_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 574 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_49 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 574 'getelementptr' 'pad_img_3_1_addr_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 575 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_49 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 575 'getelementptr' 'pad_img_3_2_addr_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 576 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_49 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 576 'getelementptr' 'pad_img_3_3_addr_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_49 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 577 'getelementptr' 'pad_img_3_4_addr_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 578 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_49 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 578 'getelementptr' 'pad_img_3_5_addr_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 579 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_49 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 579 'getelementptr' 'pad_img_3_6_addr_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 580 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_49 = load i6 %pad_img_0_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 580 'load' 'pad_img_0_0_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 581 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_49 = load i6 %pad_img_0_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 581 'load' 'pad_img_0_1_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 582 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_49 = load i6 %pad_img_0_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 582 'load' 'pad_img_0_2_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 583 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_49 = load i6 %pad_img_0_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 583 'load' 'pad_img_0_3_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 584 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_49 = load i6 %pad_img_0_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 584 'load' 'pad_img_0_4_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 585 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_49 = load i6 %pad_img_0_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 585 'load' 'pad_img_0_5_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 586 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_49 = load i6 %pad_img_0_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 586 'load' 'pad_img_0_6_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 587 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_49 = load i6 %pad_img_1_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 587 'load' 'pad_img_1_0_load_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 588 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_49 = load i6 %pad_img_1_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 588 'load' 'pad_img_1_1_load_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 589 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_49 = load i6 %pad_img_1_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 589 'load' 'pad_img_1_2_load_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 590 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_49 = load i6 %pad_img_1_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 590 'load' 'pad_img_1_3_load_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 591 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_49 = load i6 %pad_img_1_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 591 'load' 'pad_img_1_4_load_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 592 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_49 = load i6 %pad_img_1_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 592 'load' 'pad_img_1_5_load_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 593 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_49 = load i6 %pad_img_1_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 593 'load' 'pad_img_1_6_load_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 594 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_49 = load i6 %pad_img_2_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 594 'load' 'pad_img_2_0_load_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 595 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_49 = load i6 %pad_img_2_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 595 'load' 'pad_img_2_1_load_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 596 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_49 = load i6 %pad_img_2_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 596 'load' 'pad_img_2_2_load_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 597 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_49 = load i6 %pad_img_2_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 597 'load' 'pad_img_2_3_load_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 598 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_49 = load i6 %pad_img_2_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 598 'load' 'pad_img_2_4_load_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 599 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_49 = load i6 %pad_img_2_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 599 'load' 'pad_img_2_5_load_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 600 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_49 = load i6 %pad_img_2_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 600 'load' 'pad_img_2_6_load_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 601 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_49 = load i6 %pad_img_3_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 601 'load' 'pad_img_3_0_load_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 602 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_49 = load i6 %pad_img_3_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 602 'load' 'pad_img_3_1_load_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 603 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_49 = load i6 %pad_img_3_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 603 'load' 'pad_img_3_2_load_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 604 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_49 = load i6 %pad_img_3_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 604 'load' 'pad_img_3_3_load_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 605 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_49 = load i6 %pad_img_3_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 605 'load' 'pad_img_3_4_load_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 606 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_49 = load i6 %pad_img_3_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 606 'load' 'pad_img_3_5_load_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 607 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_49 = load i6 %pad_img_3_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 607 'load' 'pad_img_3_6_load_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln39_139 = zext i3 %tmp_545" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 608 'zext' 'zext_ln39_139' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 609 [1/1] (1.82ns)   --->   "%add_ln39_117 = add i6 %add_ln39_113, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 609 'add' 'add_ln39_117' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln39_140 = zext i6 %add_ln39_117" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 610 'zext' 'zext_ln39_140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 611 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_50 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 611 'getelementptr' 'pad_img_0_0_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 0.00>
ST_13 : Operation 612 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_50 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 612 'getelementptr' 'pad_img_0_1_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 0.00>
ST_13 : Operation 613 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_50 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 613 'getelementptr' 'pad_img_0_2_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 0.00>
ST_13 : Operation 614 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_50 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 614 'getelementptr' 'pad_img_0_3_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 0.00>
ST_13 : Operation 615 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_50 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 615 'getelementptr' 'pad_img_0_4_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_13 : Operation 616 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_50 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 616 'getelementptr' 'pad_img_0_5_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 0.00>
ST_13 : Operation 617 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_50 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 617 'getelementptr' 'pad_img_0_6_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 0.00>
ST_13 : Operation 618 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_50 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 618 'getelementptr' 'pad_img_1_0_addr_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 619 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_50 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 619 'getelementptr' 'pad_img_1_1_addr_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 620 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_50 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 620 'getelementptr' 'pad_img_1_2_addr_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 621 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_50 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 621 'getelementptr' 'pad_img_1_3_addr_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 622 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_50 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 622 'getelementptr' 'pad_img_1_4_addr_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 623 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_50 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 623 'getelementptr' 'pad_img_1_5_addr_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 624 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_50 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 624 'getelementptr' 'pad_img_1_6_addr_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 625 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_50 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 625 'getelementptr' 'pad_img_2_0_addr_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 626 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_50 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 626 'getelementptr' 'pad_img_2_1_addr_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 627 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_50 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 627 'getelementptr' 'pad_img_2_2_addr_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 628 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_50 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 628 'getelementptr' 'pad_img_2_3_addr_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 629 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_50 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 629 'getelementptr' 'pad_img_2_4_addr_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 630 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_50 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 630 'getelementptr' 'pad_img_2_5_addr_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 631 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_50 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 631 'getelementptr' 'pad_img_2_6_addr_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 632 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_50 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 632 'getelementptr' 'pad_img_3_0_addr_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 633 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_50 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 633 'getelementptr' 'pad_img_3_1_addr_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 634 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_50 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 634 'getelementptr' 'pad_img_3_2_addr_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 635 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_50 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 635 'getelementptr' 'pad_img_3_3_addr_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 636 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_50 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 636 'getelementptr' 'pad_img_3_4_addr_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 637 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_50 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 637 'getelementptr' 'pad_img_3_5_addr_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 638 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_50 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 638 'getelementptr' 'pad_img_3_6_addr_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 639 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_50 = load i6 %pad_img_0_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 639 'load' 'pad_img_0_0_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 640 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_50 = load i6 %pad_img_0_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 640 'load' 'pad_img_0_1_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 641 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_50 = load i6 %pad_img_0_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 641 'load' 'pad_img_0_2_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 642 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_50 = load i6 %pad_img_0_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 642 'load' 'pad_img_0_3_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 643 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_50 = load i6 %pad_img_0_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 643 'load' 'pad_img_0_4_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 644 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_50 = load i6 %pad_img_0_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 644 'load' 'pad_img_0_5_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 645 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_50 = load i6 %pad_img_0_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 645 'load' 'pad_img_0_6_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 646 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_50 = load i6 %pad_img_1_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 646 'load' 'pad_img_1_0_load_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 647 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_50 = load i6 %pad_img_1_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 647 'load' 'pad_img_1_1_load_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 648 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_50 = load i6 %pad_img_1_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 648 'load' 'pad_img_1_2_load_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 649 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_50 = load i6 %pad_img_1_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 649 'load' 'pad_img_1_3_load_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 650 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_50 = load i6 %pad_img_1_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 650 'load' 'pad_img_1_4_load_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 651 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_50 = load i6 %pad_img_1_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 651 'load' 'pad_img_1_5_load_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 652 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_50 = load i6 %pad_img_1_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 652 'load' 'pad_img_1_6_load_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 653 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_50 = load i6 %pad_img_2_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 653 'load' 'pad_img_2_0_load_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 654 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_50 = load i6 %pad_img_2_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 654 'load' 'pad_img_2_1_load_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 655 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_50 = load i6 %pad_img_2_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 655 'load' 'pad_img_2_2_load_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 656 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_50 = load i6 %pad_img_2_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 656 'load' 'pad_img_2_3_load_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 657 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_50 = load i6 %pad_img_2_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 657 'load' 'pad_img_2_4_load_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 658 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_50 = load i6 %pad_img_2_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 658 'load' 'pad_img_2_5_load_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 659 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_50 = load i6 %pad_img_2_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 659 'load' 'pad_img_2_6_load_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 660 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_50 = load i6 %pad_img_3_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 660 'load' 'pad_img_3_0_load_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 661 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_50 = load i6 %pad_img_3_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 661 'load' 'pad_img_3_1_load_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 662 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_50 = load i6 %pad_img_3_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 662 'load' 'pad_img_3_2_load_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 663 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_50 = load i6 %pad_img_3_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 663 'load' 'pad_img_3_3_load_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 664 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_50 = load i6 %pad_img_3_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 664 'load' 'pad_img_3_4_load_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 665 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_50 = load i6 %pad_img_3_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 665 'load' 'pad_img_3_5_load_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 666 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_50 = load i6 %pad_img_3_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 666 'load' 'pad_img_3_6_load_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln39_143 = zext i3 %tmp_546" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 667 'zext' 'zext_ln39_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 668 [1/1] (1.82ns)   --->   "%add_ln39_119 = add i6 %add_ln39_113, i6 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 668 'add' 'add_ln39_119' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln39_144 = zext i6 %add_ln39_119" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 669 'zext' 'zext_ln39_144' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_51 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 670 'getelementptr' 'pad_img_0_0_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 0.00>
ST_13 : Operation 671 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_51 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 671 'getelementptr' 'pad_img_0_1_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 0.00>
ST_13 : Operation 672 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_51 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 672 'getelementptr' 'pad_img_0_2_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 0.00>
ST_13 : Operation 673 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_51 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 673 'getelementptr' 'pad_img_0_3_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 0.00>
ST_13 : Operation 674 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_51 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 674 'getelementptr' 'pad_img_0_4_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 0.00>
ST_13 : Operation 675 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_51 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 675 'getelementptr' 'pad_img_0_5_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_13 : Operation 676 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_51 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 676 'getelementptr' 'pad_img_0_6_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 0.00>
ST_13 : Operation 677 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_51 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 677 'getelementptr' 'pad_img_1_0_addr_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 678 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_51 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 678 'getelementptr' 'pad_img_1_1_addr_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 679 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_51 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 679 'getelementptr' 'pad_img_1_2_addr_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 680 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_51 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 680 'getelementptr' 'pad_img_1_3_addr_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 681 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_51 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 681 'getelementptr' 'pad_img_1_4_addr_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 682 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_51 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 682 'getelementptr' 'pad_img_1_5_addr_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 683 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_51 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 683 'getelementptr' 'pad_img_1_6_addr_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 684 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_51 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 684 'getelementptr' 'pad_img_2_0_addr_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 685 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_51 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 685 'getelementptr' 'pad_img_2_1_addr_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 686 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_51 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 686 'getelementptr' 'pad_img_2_2_addr_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 687 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_51 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 687 'getelementptr' 'pad_img_2_3_addr_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 688 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_51 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 688 'getelementptr' 'pad_img_2_4_addr_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 689 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_51 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 689 'getelementptr' 'pad_img_2_5_addr_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 690 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_51 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 690 'getelementptr' 'pad_img_2_6_addr_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 691 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_51 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 691 'getelementptr' 'pad_img_3_0_addr_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 692 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_51 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 692 'getelementptr' 'pad_img_3_1_addr_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 693 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_51 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 693 'getelementptr' 'pad_img_3_2_addr_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 694 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_51 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 694 'getelementptr' 'pad_img_3_3_addr_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 695 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_51 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 695 'getelementptr' 'pad_img_3_4_addr_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 696 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_51 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 696 'getelementptr' 'pad_img_3_5_addr_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 697 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_51 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 697 'getelementptr' 'pad_img_3_6_addr_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 698 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_51 = load i6 %pad_img_0_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 698 'load' 'pad_img_0_0_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 699 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_51 = load i6 %pad_img_0_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 699 'load' 'pad_img_0_1_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 700 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_51 = load i6 %pad_img_0_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 700 'load' 'pad_img_0_2_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 701 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_51 = load i6 %pad_img_0_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 701 'load' 'pad_img_0_3_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 702 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_51 = load i6 %pad_img_0_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 702 'load' 'pad_img_0_4_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 703 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_51 = load i6 %pad_img_0_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 703 'load' 'pad_img_0_5_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 704 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_51 = load i6 %pad_img_0_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 704 'load' 'pad_img_0_6_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 705 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_51 = load i6 %pad_img_1_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 705 'load' 'pad_img_1_0_load_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 706 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_51 = load i6 %pad_img_1_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 706 'load' 'pad_img_1_1_load_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 707 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_51 = load i6 %pad_img_1_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 707 'load' 'pad_img_1_2_load_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 708 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_51 = load i6 %pad_img_1_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 708 'load' 'pad_img_1_3_load_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 709 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_51 = load i6 %pad_img_1_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 709 'load' 'pad_img_1_4_load_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 710 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_51 = load i6 %pad_img_1_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 710 'load' 'pad_img_1_5_load_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 711 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_51 = load i6 %pad_img_1_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 711 'load' 'pad_img_1_6_load_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 712 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_51 = load i6 %pad_img_2_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 712 'load' 'pad_img_2_0_load_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 713 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_51 = load i6 %pad_img_2_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 713 'load' 'pad_img_2_1_load_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 714 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_51 = load i6 %pad_img_2_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 714 'load' 'pad_img_2_2_load_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 715 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_51 = load i6 %pad_img_2_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 715 'load' 'pad_img_2_3_load_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 716 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_51 = load i6 %pad_img_2_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 716 'load' 'pad_img_2_4_load_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 717 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_51 = load i6 %pad_img_2_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 717 'load' 'pad_img_2_5_load_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 718 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_51 = load i6 %pad_img_2_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 718 'load' 'pad_img_2_6_load_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 719 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_51 = load i6 %pad_img_3_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 719 'load' 'pad_img_3_0_load_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 720 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_51 = load i6 %pad_img_3_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 720 'load' 'pad_img_3_1_load_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 721 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_51 = load i6 %pad_img_3_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 721 'load' 'pad_img_3_2_load_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 722 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_51 = load i6 %pad_img_3_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 722 'load' 'pad_img_3_3_load_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 723 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_51 = load i6 %pad_img_3_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 723 'load' 'pad_img_3_4_load_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 724 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_51 = load i6 %pad_img_3_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 724 'load' 'pad_img_3_5_load_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 725 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_51 = load i6 %pad_img_3_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 725 'load' 'pad_img_3_6_load_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 726 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_146, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 726 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln39_8, i32 9, i32 12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 727 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln39_147 = zext i4 %tmp_547" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 728 'zext' 'zext_ln39_147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 729 [1/1] (1.82ns)   --->   "%add_ln39_121 = add i6 %add_ln39_113, i6 %zext_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 729 'add' 'add_ln39_121' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln39_148 = zext i6 %add_ln39_121" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 730 'zext' 'zext_ln39_148' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_52 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 731 'getelementptr' 'pad_img_0_0_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 0.00>
ST_13 : Operation 732 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_52 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 732 'getelementptr' 'pad_img_0_1_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 0.00>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_52 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 733 'getelementptr' 'pad_img_0_2_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 0.00>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_52 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 734 'getelementptr' 'pad_img_0_3_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_52 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 735 'getelementptr' 'pad_img_0_4_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_52 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 736 'getelementptr' 'pad_img_0_5_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_52 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 737 'getelementptr' 'pad_img_0_6_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_52 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 738 'getelementptr' 'pad_img_1_0_addr_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_52 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 739 'getelementptr' 'pad_img_1_1_addr_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 740 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_52 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 740 'getelementptr' 'pad_img_1_2_addr_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 741 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_52 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 741 'getelementptr' 'pad_img_1_3_addr_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 742 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_52 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 742 'getelementptr' 'pad_img_1_4_addr_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 743 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_52 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 743 'getelementptr' 'pad_img_1_5_addr_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_52 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 744 'getelementptr' 'pad_img_1_6_addr_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_52 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 745 'getelementptr' 'pad_img_2_0_addr_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_52 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 746 'getelementptr' 'pad_img_2_1_addr_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_52 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 747 'getelementptr' 'pad_img_2_2_addr_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 748 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_52 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 748 'getelementptr' 'pad_img_2_3_addr_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 749 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_52 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 749 'getelementptr' 'pad_img_2_4_addr_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 750 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_52 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 750 'getelementptr' 'pad_img_2_5_addr_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 751 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_52 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 751 'getelementptr' 'pad_img_2_6_addr_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 752 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_52 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 752 'getelementptr' 'pad_img_3_0_addr_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 753 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_52 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 753 'getelementptr' 'pad_img_3_1_addr_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 754 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_52 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 754 'getelementptr' 'pad_img_3_2_addr_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 755 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_52 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 755 'getelementptr' 'pad_img_3_3_addr_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 756 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_52 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 756 'getelementptr' 'pad_img_3_4_addr_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 757 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_52 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 757 'getelementptr' 'pad_img_3_5_addr_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 758 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_52 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 758 'getelementptr' 'pad_img_3_6_addr_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 759 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_52 = load i6 %pad_img_0_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 759 'load' 'pad_img_0_0_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 760 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_52 = load i6 %pad_img_0_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 760 'load' 'pad_img_0_1_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 761 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_52 = load i6 %pad_img_0_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 761 'load' 'pad_img_0_2_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 762 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_52 = load i6 %pad_img_0_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 762 'load' 'pad_img_0_3_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 763 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_52 = load i6 %pad_img_0_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 763 'load' 'pad_img_0_4_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 764 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_52 = load i6 %pad_img_0_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 764 'load' 'pad_img_0_5_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 765 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_52 = load i6 %pad_img_0_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 765 'load' 'pad_img_0_6_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 766 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_52 = load i6 %pad_img_1_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 766 'load' 'pad_img_1_0_load_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 767 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_52 = load i6 %pad_img_1_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 767 'load' 'pad_img_1_1_load_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 768 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_52 = load i6 %pad_img_1_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 768 'load' 'pad_img_1_2_load_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 769 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_52 = load i6 %pad_img_1_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 769 'load' 'pad_img_1_3_load_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 770 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_52 = load i6 %pad_img_1_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 770 'load' 'pad_img_1_4_load_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 771 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_52 = load i6 %pad_img_1_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 771 'load' 'pad_img_1_5_load_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 772 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_52 = load i6 %pad_img_1_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 772 'load' 'pad_img_1_6_load_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 773 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_52 = load i6 %pad_img_2_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 773 'load' 'pad_img_2_0_load_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 774 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_52 = load i6 %pad_img_2_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 774 'load' 'pad_img_2_1_load_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 775 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_52 = load i6 %pad_img_2_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 775 'load' 'pad_img_2_2_load_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 776 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_52 = load i6 %pad_img_2_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 776 'load' 'pad_img_2_3_load_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 777 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_52 = load i6 %pad_img_2_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 777 'load' 'pad_img_2_4_load_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 778 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_52 = load i6 %pad_img_2_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 778 'load' 'pad_img_2_5_load_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 779 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_52 = load i6 %pad_img_2_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 779 'load' 'pad_img_2_6_load_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 780 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_52 = load i6 %pad_img_3_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 780 'load' 'pad_img_3_0_load_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 781 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_52 = load i6 %pad_img_3_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 781 'load' 'pad_img_3_1_load_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 782 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_52 = load i6 %pad_img_3_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 782 'load' 'pad_img_3_2_load_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 783 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_52 = load i6 %pad_img_3_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 783 'load' 'pad_img_3_3_load_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 784 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_52 = load i6 %pad_img_3_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 784 'load' 'pad_img_3_4_load_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 785 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_52 = load i6 %pad_img_3_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 785 'load' 'pad_img_3_5_load_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 786 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_52 = load i6 %pad_img_3_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 786 'load' 'pad_img_3_6_load_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 787 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_150, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 787 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_548 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln39_9, i32 9, i32 12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 788 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln39_151 = zext i4 %tmp_548" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 789 'zext' 'zext_ln39_151' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 790 [1/1] (1.82ns)   --->   "%add_ln39_123 = add i6 %add_ln39_113, i6 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 790 'add' 'add_ln39_123' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln39_152 = zext i6 %add_ln39_123" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 791 'zext' 'zext_ln39_152' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 792 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_53 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 792 'getelementptr' 'pad_img_0_0_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_13 : Operation 793 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_53 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 793 'getelementptr' 'pad_img_0_1_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 0.00>
ST_13 : Operation 794 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_53 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 794 'getelementptr' 'pad_img_0_2_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 0.00>
ST_13 : Operation 795 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_53 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 795 'getelementptr' 'pad_img_0_3_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 0.00>
ST_13 : Operation 796 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_53 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 796 'getelementptr' 'pad_img_0_4_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 0.00>
ST_13 : Operation 797 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_53 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 797 'getelementptr' 'pad_img_0_5_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 0.00>
ST_13 : Operation 798 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_53 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 798 'getelementptr' 'pad_img_0_6_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 0.00>
ST_13 : Operation 799 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_53 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 799 'getelementptr' 'pad_img_1_0_addr_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 800 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_53 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 800 'getelementptr' 'pad_img_1_1_addr_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 801 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_53 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 801 'getelementptr' 'pad_img_1_2_addr_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 802 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_53 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 802 'getelementptr' 'pad_img_1_3_addr_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 803 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_53 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 803 'getelementptr' 'pad_img_1_4_addr_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 804 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_53 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 804 'getelementptr' 'pad_img_1_5_addr_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_53 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 805 'getelementptr' 'pad_img_1_6_addr_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 806 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_53 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 806 'getelementptr' 'pad_img_2_0_addr_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 807 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_53 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 807 'getelementptr' 'pad_img_2_1_addr_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 808 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_53 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 808 'getelementptr' 'pad_img_2_2_addr_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 809 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_53 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 809 'getelementptr' 'pad_img_2_3_addr_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 810 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_53 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 810 'getelementptr' 'pad_img_2_4_addr_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 811 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_53 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 811 'getelementptr' 'pad_img_2_5_addr_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 812 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_53 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 812 'getelementptr' 'pad_img_2_6_addr_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 813 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_53 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 813 'getelementptr' 'pad_img_3_0_addr_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 814 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_53 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 814 'getelementptr' 'pad_img_3_1_addr_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 815 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_53 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 815 'getelementptr' 'pad_img_3_2_addr_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 816 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_53 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 816 'getelementptr' 'pad_img_3_3_addr_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 817 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_53 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 817 'getelementptr' 'pad_img_3_4_addr_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 818 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_53 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 818 'getelementptr' 'pad_img_3_5_addr_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 819 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_53 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 819 'getelementptr' 'pad_img_3_6_addr_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 820 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_53 = load i6 %pad_img_0_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 820 'load' 'pad_img_0_0_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 821 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_53 = load i6 %pad_img_0_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 821 'load' 'pad_img_0_1_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 822 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_53 = load i6 %pad_img_0_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 822 'load' 'pad_img_0_2_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 823 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_53 = load i6 %pad_img_0_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 823 'load' 'pad_img_0_3_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 824 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_53 = load i6 %pad_img_0_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 824 'load' 'pad_img_0_4_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 825 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_53 = load i6 %pad_img_0_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 825 'load' 'pad_img_0_5_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 826 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_53 = load i6 %pad_img_0_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 826 'load' 'pad_img_0_6_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 827 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_53 = load i6 %pad_img_1_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 827 'load' 'pad_img_1_0_load_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 828 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_53 = load i6 %pad_img_1_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 828 'load' 'pad_img_1_1_load_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 829 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_53 = load i6 %pad_img_1_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 829 'load' 'pad_img_1_2_load_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 830 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_53 = load i6 %pad_img_1_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 830 'load' 'pad_img_1_3_load_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 831 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_53 = load i6 %pad_img_1_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 831 'load' 'pad_img_1_4_load_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 832 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_53 = load i6 %pad_img_1_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 832 'load' 'pad_img_1_5_load_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 833 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_53 = load i6 %pad_img_1_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 833 'load' 'pad_img_1_6_load_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 834 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_53 = load i6 %pad_img_2_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 834 'load' 'pad_img_2_0_load_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 835 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_53 = load i6 %pad_img_2_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 835 'load' 'pad_img_2_1_load_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 836 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_53 = load i6 %pad_img_2_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 836 'load' 'pad_img_2_2_load_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 837 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_53 = load i6 %pad_img_2_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 837 'load' 'pad_img_2_3_load_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 838 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_53 = load i6 %pad_img_2_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 838 'load' 'pad_img_2_4_load_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 839 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_53 = load i6 %pad_img_2_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 839 'load' 'pad_img_2_5_load_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 840 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_53 = load i6 %pad_img_2_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 840 'load' 'pad_img_2_6_load_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 841 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_53 = load i6 %pad_img_3_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 841 'load' 'pad_img_3_0_load_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 842 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_53 = load i6 %pad_img_3_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 842 'load' 'pad_img_3_1_load_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 843 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_53 = load i6 %pad_img_3_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 843 'load' 'pad_img_3_2_load_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 844 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_53 = load i6 %pad_img_3_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 844 'load' 'pad_img_3_3_load_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 845 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_53 = load i6 %pad_img_3_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 845 'load' 'pad_img_3_4_load_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 846 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_53 = load i6 %pad_img_3_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 846 'load' 'pad_img_3_5_load_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 847 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_53 = load i6 %pad_img_3_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 847 'load' 'pad_img_3_6_load_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 848 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_154, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 848 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln39_10, i32 9, i32 12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 849 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln39_155 = zext i4 %tmp_549" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 850 'zext' 'zext_ln39_155' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 851 [1/1] (1.82ns)   --->   "%add_ln39_125 = add i6 %add_ln39_113, i6 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 851 'add' 'add_ln39_125' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln39_156 = zext i6 %add_ln39_125" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 852 'zext' 'zext_ln39_156' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 853 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_54 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 853 'getelementptr' 'pad_img_0_0_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 0.00>
ST_13 : Operation 854 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_54 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 854 'getelementptr' 'pad_img_0_1_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 0.00>
ST_13 : Operation 855 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_54 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 855 'getelementptr' 'pad_img_0_2_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 0.00>
ST_13 : Operation 856 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_54 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 856 'getelementptr' 'pad_img_0_3_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 0.00>
ST_13 : Operation 857 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_54 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 857 'getelementptr' 'pad_img_0_4_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 0.00>
ST_13 : Operation 858 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_54 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 858 'getelementptr' 'pad_img_0_5_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 0.00>
ST_13 : Operation 859 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_54 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 859 'getelementptr' 'pad_img_0_6_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 0.00>
ST_13 : Operation 860 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_54 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 860 'getelementptr' 'pad_img_1_0_addr_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 861 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_54 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 861 'getelementptr' 'pad_img_1_1_addr_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 862 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_54 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 862 'getelementptr' 'pad_img_1_2_addr_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 863 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_54 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 863 'getelementptr' 'pad_img_1_3_addr_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 864 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_54 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 864 'getelementptr' 'pad_img_1_4_addr_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 865 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_54 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 865 'getelementptr' 'pad_img_1_5_addr_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 866 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_54 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 866 'getelementptr' 'pad_img_1_6_addr_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 867 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_54 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 867 'getelementptr' 'pad_img_2_0_addr_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 868 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_54 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 868 'getelementptr' 'pad_img_2_1_addr_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 869 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_54 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 869 'getelementptr' 'pad_img_2_2_addr_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_54 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 870 'getelementptr' 'pad_img_2_3_addr_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_54 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 871 'getelementptr' 'pad_img_2_4_addr_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 872 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_54 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 872 'getelementptr' 'pad_img_2_5_addr_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 873 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_54 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 873 'getelementptr' 'pad_img_2_6_addr_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 874 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_54 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 874 'getelementptr' 'pad_img_3_0_addr_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 875 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_54 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 875 'getelementptr' 'pad_img_3_1_addr_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 876 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_54 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 876 'getelementptr' 'pad_img_3_2_addr_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 877 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_54 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 877 'getelementptr' 'pad_img_3_3_addr_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 878 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_54 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 878 'getelementptr' 'pad_img_3_4_addr_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 879 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_54 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 879 'getelementptr' 'pad_img_3_5_addr_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_54 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 880 'getelementptr' 'pad_img_3_6_addr_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 881 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_54 = load i6 %pad_img_0_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 881 'load' 'pad_img_0_0_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 882 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_54 = load i6 %pad_img_0_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 882 'load' 'pad_img_0_1_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 883 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_54 = load i6 %pad_img_0_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 883 'load' 'pad_img_0_2_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 884 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_54 = load i6 %pad_img_0_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 884 'load' 'pad_img_0_3_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 885 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_54 = load i6 %pad_img_0_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 885 'load' 'pad_img_0_4_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 886 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_54 = load i6 %pad_img_0_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 886 'load' 'pad_img_0_5_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 887 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_54 = load i6 %pad_img_0_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 887 'load' 'pad_img_0_6_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 888 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_54 = load i6 %pad_img_1_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 888 'load' 'pad_img_1_0_load_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 889 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_54 = load i6 %pad_img_1_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 889 'load' 'pad_img_1_1_load_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 890 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_54 = load i6 %pad_img_1_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 890 'load' 'pad_img_1_2_load_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 891 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_54 = load i6 %pad_img_1_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 891 'load' 'pad_img_1_3_load_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 892 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_54 = load i6 %pad_img_1_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 892 'load' 'pad_img_1_4_load_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 893 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_54 = load i6 %pad_img_1_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 893 'load' 'pad_img_1_5_load_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 894 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_54 = load i6 %pad_img_1_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 894 'load' 'pad_img_1_6_load_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 895 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_54 = load i6 %pad_img_2_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 895 'load' 'pad_img_2_0_load_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 896 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_54 = load i6 %pad_img_2_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 896 'load' 'pad_img_2_1_load_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 897 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_54 = load i6 %pad_img_2_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 897 'load' 'pad_img_2_2_load_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 898 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_54 = load i6 %pad_img_2_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 898 'load' 'pad_img_2_3_load_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 899 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_54 = load i6 %pad_img_2_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 899 'load' 'pad_img_2_4_load_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 900 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_54 = load i6 %pad_img_2_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 900 'load' 'pad_img_2_5_load_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 901 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_54 = load i6 %pad_img_2_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 901 'load' 'pad_img_2_6_load_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 902 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_54 = load i6 %pad_img_3_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 902 'load' 'pad_img_3_0_load_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 903 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_54 = load i6 %pad_img_3_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 903 'load' 'pad_img_3_1_load_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 904 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_54 = load i6 %pad_img_3_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 904 'load' 'pad_img_3_2_load_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 905 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_54 = load i6 %pad_img_3_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 905 'load' 'pad_img_3_3_load_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 906 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_54 = load i6 %pad_img_3_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 906 'load' 'pad_img_3_4_load_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 907 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_54 = load i6 %pad_img_3_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 907 'load' 'pad_img_3_5_load_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 908 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_54 = load i6 %pad_img_3_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 908 'load' 'pad_img_3_6_load_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 909 [1/1] (1.82ns)   --->   "%add_ln39_128 = add i6 %add_ln39_127, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 909 'add' 'add_ln39_128' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln39_159 = zext i6 %add_ln39_128" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 910 'zext' 'zext_ln39_159' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_55 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 911 'getelementptr' 'pad_img_0_0_addr_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (1.82ns)   --->   "%add_ln39_129 = add i6 %add_ln39_127, i6 %zext_ln39_135" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 912 'add' 'add_ln39_129' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln39_160 = zext i6 %add_ln39_129" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 913 'zext' 'zext_ln39_160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 914 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_56 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 914 'getelementptr' 'pad_img_0_0_addr_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 915 [1/1] (1.82ns)   --->   "%add_ln39_130 = add i6 %add_ln39_127, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 915 'add' 'add_ln39_130' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln39_161 = zext i6 %add_ln39_130" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 916 'zext' 'zext_ln39_161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_57 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 917 'getelementptr' 'pad_img_0_0_addr_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 918 [1/1] (1.82ns)   --->   "%add_ln39_131 = add i6 %add_ln39_127, i6 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 918 'add' 'add_ln39_131' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln39_162 = zext i6 %add_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 919 'zext' 'zext_ln39_162' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 920 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_58 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 920 'getelementptr' 'pad_img_0_0_addr_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 921 [1/1] (1.82ns)   --->   "%add_ln39_132 = add i6 %add_ln39_127, i6 %zext_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 921 'add' 'add_ln39_132' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln39_163 = zext i6 %add_ln39_132" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 922 'zext' 'zext_ln39_163' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 923 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_59 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 923 'getelementptr' 'pad_img_0_0_addr_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 924 [1/1] (1.82ns)   --->   "%add_ln39_133 = add i6 %add_ln39_127, i6 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 924 'add' 'add_ln39_133' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln39_164 = zext i6 %add_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 925 'zext' 'zext_ln39_164' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 926 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_60 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 926 'getelementptr' 'pad_img_0_0_addr_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 927 [1/1] (1.82ns)   --->   "%add_ln39_134 = add i6 %add_ln39_127, i6 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 927 'add' 'add_ln39_134' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln39_165 = zext i6 %add_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 928 'zext' 'zext_ln39_165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 929 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_61 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 929 'getelementptr' 'pad_img_0_0_addr_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 930 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_55 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 930 'getelementptr' 'pad_img_0_1_addr_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 931 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_56 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 931 'getelementptr' 'pad_img_0_1_addr_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 932 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_57 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 932 'getelementptr' 'pad_img_0_1_addr_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 933 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_58 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 933 'getelementptr' 'pad_img_0_1_addr_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 934 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_59 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 934 'getelementptr' 'pad_img_0_1_addr_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 935 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_60 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 935 'getelementptr' 'pad_img_0_1_addr_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 936 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_61 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 936 'getelementptr' 'pad_img_0_1_addr_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 937 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_55 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 937 'getelementptr' 'pad_img_0_2_addr_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 938 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_56 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 938 'getelementptr' 'pad_img_0_2_addr_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 939 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_57 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 939 'getelementptr' 'pad_img_0_2_addr_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 940 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_58 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 940 'getelementptr' 'pad_img_0_2_addr_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 941 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_59 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 941 'getelementptr' 'pad_img_0_2_addr_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 942 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_60 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 942 'getelementptr' 'pad_img_0_2_addr_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 943 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_61 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 943 'getelementptr' 'pad_img_0_2_addr_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 944 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_55 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 944 'getelementptr' 'pad_img_0_3_addr_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 945 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_56 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 945 'getelementptr' 'pad_img_0_3_addr_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 946 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_57 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 946 'getelementptr' 'pad_img_0_3_addr_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 947 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_58 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 947 'getelementptr' 'pad_img_0_3_addr_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 948 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_59 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 948 'getelementptr' 'pad_img_0_3_addr_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 949 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_60 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 949 'getelementptr' 'pad_img_0_3_addr_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 950 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_61 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 950 'getelementptr' 'pad_img_0_3_addr_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 951 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_55 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 951 'getelementptr' 'pad_img_0_4_addr_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 952 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_56 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 952 'getelementptr' 'pad_img_0_4_addr_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 953 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_57 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 953 'getelementptr' 'pad_img_0_4_addr_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 954 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_58 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 954 'getelementptr' 'pad_img_0_4_addr_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 955 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_59 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 955 'getelementptr' 'pad_img_0_4_addr_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 956 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_60 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 956 'getelementptr' 'pad_img_0_4_addr_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 957 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_61 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 957 'getelementptr' 'pad_img_0_4_addr_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 958 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_55 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 958 'getelementptr' 'pad_img_0_5_addr_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 959 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_56 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 959 'getelementptr' 'pad_img_0_5_addr_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 960 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_57 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 960 'getelementptr' 'pad_img_0_5_addr_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 961 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_58 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 961 'getelementptr' 'pad_img_0_5_addr_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 962 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_59 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 962 'getelementptr' 'pad_img_0_5_addr_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 963 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_60 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 963 'getelementptr' 'pad_img_0_5_addr_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 964 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_61 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 964 'getelementptr' 'pad_img_0_5_addr_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 965 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_55 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 965 'getelementptr' 'pad_img_0_6_addr_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 966 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_56 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 966 'getelementptr' 'pad_img_0_6_addr_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 967 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_57 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 967 'getelementptr' 'pad_img_0_6_addr_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 968 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_58 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 968 'getelementptr' 'pad_img_0_6_addr_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 969 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_59 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 969 'getelementptr' 'pad_img_0_6_addr_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 970 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_60 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 970 'getelementptr' 'pad_img_0_6_addr_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 971 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_61 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 971 'getelementptr' 'pad_img_0_6_addr_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 0.00>
ST_13 : Operation 972 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_55 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 972 'getelementptr' 'pad_img_1_0_addr_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 973 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_56 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 973 'getelementptr' 'pad_img_1_0_addr_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 974 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_57 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 974 'getelementptr' 'pad_img_1_0_addr_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 975 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_58 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 975 'getelementptr' 'pad_img_1_0_addr_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 976 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_59 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 976 'getelementptr' 'pad_img_1_0_addr_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 977 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_60 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 977 'getelementptr' 'pad_img_1_0_addr_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 978 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_61 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 978 'getelementptr' 'pad_img_1_0_addr_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 979 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_55 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 979 'getelementptr' 'pad_img_1_1_addr_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 980 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_56 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 980 'getelementptr' 'pad_img_1_1_addr_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 981 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_57 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 981 'getelementptr' 'pad_img_1_1_addr_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 982 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_58 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 982 'getelementptr' 'pad_img_1_1_addr_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 983 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_59 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 983 'getelementptr' 'pad_img_1_1_addr_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 984 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_60 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 984 'getelementptr' 'pad_img_1_1_addr_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 985 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_61 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 985 'getelementptr' 'pad_img_1_1_addr_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 986 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_55 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 986 'getelementptr' 'pad_img_1_2_addr_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 987 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_56 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 987 'getelementptr' 'pad_img_1_2_addr_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 988 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_57 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 988 'getelementptr' 'pad_img_1_2_addr_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 989 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_58 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 989 'getelementptr' 'pad_img_1_2_addr_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 990 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_59 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 990 'getelementptr' 'pad_img_1_2_addr_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 991 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_60 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 991 'getelementptr' 'pad_img_1_2_addr_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 992 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_61 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 992 'getelementptr' 'pad_img_1_2_addr_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 993 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_55 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 993 'getelementptr' 'pad_img_1_3_addr_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 994 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_56 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 994 'getelementptr' 'pad_img_1_3_addr_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 995 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_57 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 995 'getelementptr' 'pad_img_1_3_addr_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 996 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_58 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 996 'getelementptr' 'pad_img_1_3_addr_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 997 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_59 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 997 'getelementptr' 'pad_img_1_3_addr_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 998 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_60 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 998 'getelementptr' 'pad_img_1_3_addr_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 999 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_61 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 999 'getelementptr' 'pad_img_1_3_addr_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1000 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_55 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1000 'getelementptr' 'pad_img_1_4_addr_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1001 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_56 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1001 'getelementptr' 'pad_img_1_4_addr_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1002 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_57 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1002 'getelementptr' 'pad_img_1_4_addr_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1003 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_58 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1003 'getelementptr' 'pad_img_1_4_addr_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1004 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_59 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1004 'getelementptr' 'pad_img_1_4_addr_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1005 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_60 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1005 'getelementptr' 'pad_img_1_4_addr_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1006 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_61 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1006 'getelementptr' 'pad_img_1_4_addr_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1007 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_55 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1007 'getelementptr' 'pad_img_1_5_addr_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1008 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_56 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1008 'getelementptr' 'pad_img_1_5_addr_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1009 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_57 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1009 'getelementptr' 'pad_img_1_5_addr_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1010 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_58 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1010 'getelementptr' 'pad_img_1_5_addr_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1011 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_59 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1011 'getelementptr' 'pad_img_1_5_addr_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1012 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_60 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1012 'getelementptr' 'pad_img_1_5_addr_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1013 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_61 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1013 'getelementptr' 'pad_img_1_5_addr_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1014 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_55 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1014 'getelementptr' 'pad_img_1_6_addr_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1015 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_56 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1015 'getelementptr' 'pad_img_1_6_addr_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1016 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_57 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1016 'getelementptr' 'pad_img_1_6_addr_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1017 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_58 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1017 'getelementptr' 'pad_img_1_6_addr_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1018 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_59 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1018 'getelementptr' 'pad_img_1_6_addr_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1019 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_60 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1019 'getelementptr' 'pad_img_1_6_addr_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1020 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_61 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1020 'getelementptr' 'pad_img_1_6_addr_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 0.00>
ST_13 : Operation 1021 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_55 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1021 'getelementptr' 'pad_img_2_0_addr_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1022 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_56 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1022 'getelementptr' 'pad_img_2_0_addr_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1023 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_57 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1023 'getelementptr' 'pad_img_2_0_addr_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1024 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_58 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1024 'getelementptr' 'pad_img_2_0_addr_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1025 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_59 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1025 'getelementptr' 'pad_img_2_0_addr_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1026 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_60 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1026 'getelementptr' 'pad_img_2_0_addr_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1027 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_61 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1027 'getelementptr' 'pad_img_2_0_addr_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1028 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_55 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1028 'getelementptr' 'pad_img_2_1_addr_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1029 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_56 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1029 'getelementptr' 'pad_img_2_1_addr_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1030 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_57 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1030 'getelementptr' 'pad_img_2_1_addr_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1031 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_58 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1031 'getelementptr' 'pad_img_2_1_addr_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1032 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_59 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1032 'getelementptr' 'pad_img_2_1_addr_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1033 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_60 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1033 'getelementptr' 'pad_img_2_1_addr_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1034 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_61 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1034 'getelementptr' 'pad_img_2_1_addr_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1035 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_55 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1035 'getelementptr' 'pad_img_2_2_addr_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1036 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_56 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1036 'getelementptr' 'pad_img_2_2_addr_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1037 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_57 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1037 'getelementptr' 'pad_img_2_2_addr_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1038 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_58 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1038 'getelementptr' 'pad_img_2_2_addr_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1039 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_59 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1039 'getelementptr' 'pad_img_2_2_addr_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1040 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_60 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1040 'getelementptr' 'pad_img_2_2_addr_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1041 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_61 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1041 'getelementptr' 'pad_img_2_2_addr_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1042 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_55 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1042 'getelementptr' 'pad_img_2_3_addr_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1043 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_56 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1043 'getelementptr' 'pad_img_2_3_addr_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1044 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_57 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1044 'getelementptr' 'pad_img_2_3_addr_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1045 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_58 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1045 'getelementptr' 'pad_img_2_3_addr_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1046 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_59 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1046 'getelementptr' 'pad_img_2_3_addr_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1047 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_60 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1047 'getelementptr' 'pad_img_2_3_addr_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1048 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_61 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1048 'getelementptr' 'pad_img_2_3_addr_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1049 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_55 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1049 'getelementptr' 'pad_img_2_4_addr_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1050 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_56 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1050 'getelementptr' 'pad_img_2_4_addr_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1051 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_57 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1051 'getelementptr' 'pad_img_2_4_addr_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1052 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_58 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1052 'getelementptr' 'pad_img_2_4_addr_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1053 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_59 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1053 'getelementptr' 'pad_img_2_4_addr_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1054 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_60 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1054 'getelementptr' 'pad_img_2_4_addr_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1055 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_61 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1055 'getelementptr' 'pad_img_2_4_addr_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1056 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_55 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1056 'getelementptr' 'pad_img_2_5_addr_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1057 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_56 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1057 'getelementptr' 'pad_img_2_5_addr_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1058 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_57 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1058 'getelementptr' 'pad_img_2_5_addr_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1059 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_58 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1059 'getelementptr' 'pad_img_2_5_addr_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1060 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_59 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1060 'getelementptr' 'pad_img_2_5_addr_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1061 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_60 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1061 'getelementptr' 'pad_img_2_5_addr_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1062 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_61 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1062 'getelementptr' 'pad_img_2_5_addr_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1063 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_55 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1063 'getelementptr' 'pad_img_2_6_addr_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1064 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_56 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1064 'getelementptr' 'pad_img_2_6_addr_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1065 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_57 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1065 'getelementptr' 'pad_img_2_6_addr_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1066 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_58 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1066 'getelementptr' 'pad_img_2_6_addr_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1067 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_59 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1067 'getelementptr' 'pad_img_2_6_addr_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1068 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_60 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1068 'getelementptr' 'pad_img_2_6_addr_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1069 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_61 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1069 'getelementptr' 'pad_img_2_6_addr_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 0.00>
ST_13 : Operation 1070 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_55 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1070 'getelementptr' 'pad_img_3_0_addr_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1071 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_56 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1071 'getelementptr' 'pad_img_3_0_addr_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1072 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_57 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1072 'getelementptr' 'pad_img_3_0_addr_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1073 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_58 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1073 'getelementptr' 'pad_img_3_0_addr_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1074 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_59 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1074 'getelementptr' 'pad_img_3_0_addr_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1075 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_60 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1075 'getelementptr' 'pad_img_3_0_addr_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1076 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_61 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1076 'getelementptr' 'pad_img_3_0_addr_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1077 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_55 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1077 'getelementptr' 'pad_img_3_1_addr_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1078 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_56 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1078 'getelementptr' 'pad_img_3_1_addr_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1079 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_57 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1079 'getelementptr' 'pad_img_3_1_addr_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1080 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_58 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1080 'getelementptr' 'pad_img_3_1_addr_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1081 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_59 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1081 'getelementptr' 'pad_img_3_1_addr_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1082 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_60 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1082 'getelementptr' 'pad_img_3_1_addr_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1083 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_61 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1083 'getelementptr' 'pad_img_3_1_addr_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1084 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_55 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1084 'getelementptr' 'pad_img_3_2_addr_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1085 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_56 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1085 'getelementptr' 'pad_img_3_2_addr_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1086 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_57 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1086 'getelementptr' 'pad_img_3_2_addr_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1087 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_58 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1087 'getelementptr' 'pad_img_3_2_addr_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1088 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_59 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1088 'getelementptr' 'pad_img_3_2_addr_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1089 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_60 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1089 'getelementptr' 'pad_img_3_2_addr_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1090 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_61 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1090 'getelementptr' 'pad_img_3_2_addr_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1091 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_55 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1091 'getelementptr' 'pad_img_3_3_addr_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1092 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_56 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1092 'getelementptr' 'pad_img_3_3_addr_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1093 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_57 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1093 'getelementptr' 'pad_img_3_3_addr_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1094 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_58 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1094 'getelementptr' 'pad_img_3_3_addr_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1095 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_59 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1095 'getelementptr' 'pad_img_3_3_addr_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1096 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_60 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1096 'getelementptr' 'pad_img_3_3_addr_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1097 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_61 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1097 'getelementptr' 'pad_img_3_3_addr_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1098 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_55 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1098 'getelementptr' 'pad_img_3_4_addr_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1099 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_56 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1099 'getelementptr' 'pad_img_3_4_addr_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1100 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_57 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1100 'getelementptr' 'pad_img_3_4_addr_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1101 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_58 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1101 'getelementptr' 'pad_img_3_4_addr_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1102 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_59 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1102 'getelementptr' 'pad_img_3_4_addr_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1103 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_60 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1103 'getelementptr' 'pad_img_3_4_addr_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1104 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_61 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1104 'getelementptr' 'pad_img_3_4_addr_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1105 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_55 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1105 'getelementptr' 'pad_img_3_5_addr_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1106 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_56 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1106 'getelementptr' 'pad_img_3_5_addr_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1107 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_57 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1107 'getelementptr' 'pad_img_3_5_addr_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1108 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_58 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1108 'getelementptr' 'pad_img_3_5_addr_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1109 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_59 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1109 'getelementptr' 'pad_img_3_5_addr_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1110 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_60 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1110 'getelementptr' 'pad_img_3_5_addr_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1111 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_61 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1111 'getelementptr' 'pad_img_3_5_addr_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1112 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_55 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1112 'getelementptr' 'pad_img_3_6_addr_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1113 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_56 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1113 'getelementptr' 'pad_img_3_6_addr_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1114 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_57 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1114 'getelementptr' 'pad_img_3_6_addr_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1115 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_58 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1115 'getelementptr' 'pad_img_3_6_addr_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1116 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_59 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1116 'getelementptr' 'pad_img_3_6_addr_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1117 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_60 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1117 'getelementptr' 'pad_img_3_6_addr_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1118 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_61 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1118 'getelementptr' 'pad_img_3_6_addr_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 0.00>
ST_13 : Operation 1119 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_55 = load i6 %pad_img_0_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1119 'load' 'pad_img_0_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1120 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_55 = load i6 %pad_img_0_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1120 'load' 'pad_img_0_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1121 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_55 = load i6 %pad_img_0_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1121 'load' 'pad_img_0_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1122 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_55 = load i6 %pad_img_0_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1122 'load' 'pad_img_0_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1123 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_55 = load i6 %pad_img_0_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1123 'load' 'pad_img_0_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1124 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_55 = load i6 %pad_img_0_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1124 'load' 'pad_img_0_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1125 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_55 = load i6 %pad_img_0_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1125 'load' 'pad_img_0_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1126 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_55 = load i6 %pad_img_1_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1126 'load' 'pad_img_1_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1127 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_55 = load i6 %pad_img_1_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1127 'load' 'pad_img_1_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1128 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_55 = load i6 %pad_img_1_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1128 'load' 'pad_img_1_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1129 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_55 = load i6 %pad_img_1_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1129 'load' 'pad_img_1_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1130 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_55 = load i6 %pad_img_1_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1130 'load' 'pad_img_1_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1131 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_55 = load i6 %pad_img_1_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1131 'load' 'pad_img_1_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1132 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_55 = load i6 %pad_img_1_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1132 'load' 'pad_img_1_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1133 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_55 = load i6 %pad_img_2_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1133 'load' 'pad_img_2_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1134 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_55 = load i6 %pad_img_2_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1134 'load' 'pad_img_2_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1135 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_55 = load i6 %pad_img_2_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1135 'load' 'pad_img_2_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1136 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_55 = load i6 %pad_img_2_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1136 'load' 'pad_img_2_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1137 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_55 = load i6 %pad_img_2_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1137 'load' 'pad_img_2_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1138 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_55 = load i6 %pad_img_2_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1138 'load' 'pad_img_2_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1139 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_55 = load i6 %pad_img_2_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1139 'load' 'pad_img_2_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1140 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_55 = load i6 %pad_img_3_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1140 'load' 'pad_img_3_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1141 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_55 = load i6 %pad_img_3_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1141 'load' 'pad_img_3_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1142 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_55 = load i6 %pad_img_3_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1142 'load' 'pad_img_3_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1143 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_55 = load i6 %pad_img_3_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1143 'load' 'pad_img_3_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1144 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_55 = load i6 %pad_img_3_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1144 'load' 'pad_img_3_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1145 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_55 = load i6 %pad_img_3_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1145 'load' 'pad_img_3_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1146 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_55 = load i6 %pad_img_3_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1146 'load' 'pad_img_3_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1147 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_56 = load i6 %pad_img_0_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1147 'load' 'pad_img_0_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1148 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_56 = load i6 %pad_img_0_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1148 'load' 'pad_img_0_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1149 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_56 = load i6 %pad_img_0_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1149 'load' 'pad_img_0_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1150 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_56 = load i6 %pad_img_0_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1150 'load' 'pad_img_0_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1151 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_56 = load i6 %pad_img_0_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1151 'load' 'pad_img_0_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1152 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_56 = load i6 %pad_img_0_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1152 'load' 'pad_img_0_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1153 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_56 = load i6 %pad_img_0_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1153 'load' 'pad_img_0_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1154 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_56 = load i6 %pad_img_1_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1154 'load' 'pad_img_1_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1155 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_56 = load i6 %pad_img_1_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1155 'load' 'pad_img_1_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1156 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_56 = load i6 %pad_img_1_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1156 'load' 'pad_img_1_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1157 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_56 = load i6 %pad_img_1_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1157 'load' 'pad_img_1_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1158 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_56 = load i6 %pad_img_1_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1158 'load' 'pad_img_1_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1159 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_56 = load i6 %pad_img_1_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1159 'load' 'pad_img_1_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1160 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_56 = load i6 %pad_img_1_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1160 'load' 'pad_img_1_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1161 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_56 = load i6 %pad_img_2_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1161 'load' 'pad_img_2_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1162 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_56 = load i6 %pad_img_2_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1162 'load' 'pad_img_2_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1163 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_56 = load i6 %pad_img_2_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1163 'load' 'pad_img_2_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1164 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_56 = load i6 %pad_img_2_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1164 'load' 'pad_img_2_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1165 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_56 = load i6 %pad_img_2_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1165 'load' 'pad_img_2_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1166 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_56 = load i6 %pad_img_2_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1166 'load' 'pad_img_2_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1167 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_56 = load i6 %pad_img_2_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1167 'load' 'pad_img_2_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1168 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_56 = load i6 %pad_img_3_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1168 'load' 'pad_img_3_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1169 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_56 = load i6 %pad_img_3_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1169 'load' 'pad_img_3_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1170 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_56 = load i6 %pad_img_3_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1170 'load' 'pad_img_3_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1171 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_56 = load i6 %pad_img_3_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1171 'load' 'pad_img_3_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1172 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_56 = load i6 %pad_img_3_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1172 'load' 'pad_img_3_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1173 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_56 = load i6 %pad_img_3_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1173 'load' 'pad_img_3_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1174 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_56 = load i6 %pad_img_3_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1174 'load' 'pad_img_3_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1175 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_57 = load i6 %pad_img_0_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1175 'load' 'pad_img_0_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1176 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_57 = load i6 %pad_img_0_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1176 'load' 'pad_img_0_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1177 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_57 = load i6 %pad_img_0_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1177 'load' 'pad_img_0_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1178 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_57 = load i6 %pad_img_0_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1178 'load' 'pad_img_0_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1179 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_57 = load i6 %pad_img_0_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1179 'load' 'pad_img_0_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1180 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_57 = load i6 %pad_img_0_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1180 'load' 'pad_img_0_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1181 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_57 = load i6 %pad_img_0_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1181 'load' 'pad_img_0_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1182 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_57 = load i6 %pad_img_1_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1182 'load' 'pad_img_1_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1183 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_57 = load i6 %pad_img_1_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1183 'load' 'pad_img_1_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1184 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_57 = load i6 %pad_img_1_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1184 'load' 'pad_img_1_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1185 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_57 = load i6 %pad_img_1_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1185 'load' 'pad_img_1_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1186 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_57 = load i6 %pad_img_1_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1186 'load' 'pad_img_1_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1187 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_57 = load i6 %pad_img_1_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1187 'load' 'pad_img_1_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1188 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_57 = load i6 %pad_img_1_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1188 'load' 'pad_img_1_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1189 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_57 = load i6 %pad_img_2_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1189 'load' 'pad_img_2_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1190 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_57 = load i6 %pad_img_2_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1190 'load' 'pad_img_2_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1191 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_57 = load i6 %pad_img_2_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1191 'load' 'pad_img_2_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1192 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_57 = load i6 %pad_img_2_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1192 'load' 'pad_img_2_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1193 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_57 = load i6 %pad_img_2_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1193 'load' 'pad_img_2_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1194 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_57 = load i6 %pad_img_2_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1194 'load' 'pad_img_2_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1195 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_57 = load i6 %pad_img_2_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1195 'load' 'pad_img_2_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1196 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_57 = load i6 %pad_img_3_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1196 'load' 'pad_img_3_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1197 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_57 = load i6 %pad_img_3_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1197 'load' 'pad_img_3_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1198 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_57 = load i6 %pad_img_3_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1198 'load' 'pad_img_3_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1199 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_57 = load i6 %pad_img_3_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1199 'load' 'pad_img_3_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1200 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_57 = load i6 %pad_img_3_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1200 'load' 'pad_img_3_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1201 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_57 = load i6 %pad_img_3_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1201 'load' 'pad_img_3_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1202 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_57 = load i6 %pad_img_3_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1202 'load' 'pad_img_3_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1203 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_58 = load i6 %pad_img_0_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1203 'load' 'pad_img_0_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1204 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_58 = load i6 %pad_img_0_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1204 'load' 'pad_img_0_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1205 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_58 = load i6 %pad_img_0_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1205 'load' 'pad_img_0_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1206 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_58 = load i6 %pad_img_0_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1206 'load' 'pad_img_0_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1207 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_58 = load i6 %pad_img_0_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1207 'load' 'pad_img_0_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1208 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_58 = load i6 %pad_img_0_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1208 'load' 'pad_img_0_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1209 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_58 = load i6 %pad_img_0_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1209 'load' 'pad_img_0_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1210 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_58 = load i6 %pad_img_1_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1210 'load' 'pad_img_1_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1211 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_58 = load i6 %pad_img_1_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1211 'load' 'pad_img_1_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1212 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_58 = load i6 %pad_img_1_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1212 'load' 'pad_img_1_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1213 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_58 = load i6 %pad_img_1_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1213 'load' 'pad_img_1_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1214 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_58 = load i6 %pad_img_1_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1214 'load' 'pad_img_1_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1215 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_58 = load i6 %pad_img_1_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1215 'load' 'pad_img_1_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1216 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_58 = load i6 %pad_img_1_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1216 'load' 'pad_img_1_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1217 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_58 = load i6 %pad_img_2_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1217 'load' 'pad_img_2_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1218 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_58 = load i6 %pad_img_2_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1218 'load' 'pad_img_2_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1219 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_58 = load i6 %pad_img_2_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1219 'load' 'pad_img_2_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1220 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_58 = load i6 %pad_img_2_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1220 'load' 'pad_img_2_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1221 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_58 = load i6 %pad_img_2_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1221 'load' 'pad_img_2_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1222 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_58 = load i6 %pad_img_2_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1222 'load' 'pad_img_2_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1223 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_58 = load i6 %pad_img_2_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1223 'load' 'pad_img_2_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1224 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_58 = load i6 %pad_img_3_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1224 'load' 'pad_img_3_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1225 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_58 = load i6 %pad_img_3_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1225 'load' 'pad_img_3_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1226 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_58 = load i6 %pad_img_3_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1226 'load' 'pad_img_3_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1227 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_58 = load i6 %pad_img_3_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1227 'load' 'pad_img_3_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1228 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_58 = load i6 %pad_img_3_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1228 'load' 'pad_img_3_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1229 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_58 = load i6 %pad_img_3_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1229 'load' 'pad_img_3_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1230 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_58 = load i6 %pad_img_3_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1230 'load' 'pad_img_3_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1231 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_59 = load i6 %pad_img_0_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1231 'load' 'pad_img_0_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1232 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_59 = load i6 %pad_img_0_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1232 'load' 'pad_img_0_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1233 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_59 = load i6 %pad_img_0_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1233 'load' 'pad_img_0_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1234 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_59 = load i6 %pad_img_0_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1234 'load' 'pad_img_0_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1235 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_59 = load i6 %pad_img_0_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1235 'load' 'pad_img_0_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1236 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_59 = load i6 %pad_img_0_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1236 'load' 'pad_img_0_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1237 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_59 = load i6 %pad_img_0_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1237 'load' 'pad_img_0_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1238 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_59 = load i6 %pad_img_1_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1238 'load' 'pad_img_1_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1239 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_59 = load i6 %pad_img_1_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1239 'load' 'pad_img_1_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1240 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_59 = load i6 %pad_img_1_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1240 'load' 'pad_img_1_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1241 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_59 = load i6 %pad_img_1_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1241 'load' 'pad_img_1_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1242 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_59 = load i6 %pad_img_1_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1242 'load' 'pad_img_1_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1243 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_59 = load i6 %pad_img_1_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1243 'load' 'pad_img_1_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1244 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_59 = load i6 %pad_img_1_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1244 'load' 'pad_img_1_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1245 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_59 = load i6 %pad_img_2_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1245 'load' 'pad_img_2_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1246 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_59 = load i6 %pad_img_2_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1246 'load' 'pad_img_2_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1247 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_59 = load i6 %pad_img_2_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1247 'load' 'pad_img_2_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1248 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_59 = load i6 %pad_img_2_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1248 'load' 'pad_img_2_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1249 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_59 = load i6 %pad_img_2_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1249 'load' 'pad_img_2_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1250 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_59 = load i6 %pad_img_2_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1250 'load' 'pad_img_2_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1251 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_59 = load i6 %pad_img_2_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1251 'load' 'pad_img_2_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1252 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_59 = load i6 %pad_img_3_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1252 'load' 'pad_img_3_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1253 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_59 = load i6 %pad_img_3_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1253 'load' 'pad_img_3_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1254 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_59 = load i6 %pad_img_3_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1254 'load' 'pad_img_3_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1255 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_59 = load i6 %pad_img_3_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1255 'load' 'pad_img_3_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1256 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_59 = load i6 %pad_img_3_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1256 'load' 'pad_img_3_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1257 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_59 = load i6 %pad_img_3_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1257 'load' 'pad_img_3_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1258 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_59 = load i6 %pad_img_3_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1258 'load' 'pad_img_3_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1259 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_60 = load i6 %pad_img_0_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1259 'load' 'pad_img_0_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1260 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_60 = load i6 %pad_img_0_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1260 'load' 'pad_img_0_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1261 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_60 = load i6 %pad_img_0_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1261 'load' 'pad_img_0_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1262 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_60 = load i6 %pad_img_0_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1262 'load' 'pad_img_0_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1263 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_60 = load i6 %pad_img_0_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1263 'load' 'pad_img_0_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1264 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_60 = load i6 %pad_img_0_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1264 'load' 'pad_img_0_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1265 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_60 = load i6 %pad_img_0_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1265 'load' 'pad_img_0_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1266 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_60 = load i6 %pad_img_1_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1266 'load' 'pad_img_1_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1267 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_60 = load i6 %pad_img_1_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1267 'load' 'pad_img_1_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1268 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_60 = load i6 %pad_img_1_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1268 'load' 'pad_img_1_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1269 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_60 = load i6 %pad_img_1_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1269 'load' 'pad_img_1_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1270 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_60 = load i6 %pad_img_1_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1270 'load' 'pad_img_1_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1271 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_60 = load i6 %pad_img_1_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1271 'load' 'pad_img_1_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1272 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_60 = load i6 %pad_img_1_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1272 'load' 'pad_img_1_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1273 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_60 = load i6 %pad_img_2_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1273 'load' 'pad_img_2_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1274 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_60 = load i6 %pad_img_2_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1274 'load' 'pad_img_2_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1275 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_60 = load i6 %pad_img_2_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1275 'load' 'pad_img_2_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1276 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_60 = load i6 %pad_img_2_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1276 'load' 'pad_img_2_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1277 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_60 = load i6 %pad_img_2_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1277 'load' 'pad_img_2_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1278 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_60 = load i6 %pad_img_2_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1278 'load' 'pad_img_2_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1279 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_60 = load i6 %pad_img_2_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1279 'load' 'pad_img_2_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1280 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_60 = load i6 %pad_img_3_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1280 'load' 'pad_img_3_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1281 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_60 = load i6 %pad_img_3_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1281 'load' 'pad_img_3_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1282 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_60 = load i6 %pad_img_3_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1282 'load' 'pad_img_3_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1283 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_60 = load i6 %pad_img_3_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1283 'load' 'pad_img_3_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1284 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_60 = load i6 %pad_img_3_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1284 'load' 'pad_img_3_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1285 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_60 = load i6 %pad_img_3_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1285 'load' 'pad_img_3_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1286 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_60 = load i6 %pad_img_3_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1286 'load' 'pad_img_3_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1287 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_61 = load i6 %pad_img_0_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1287 'load' 'pad_img_0_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1288 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_61 = load i6 %pad_img_0_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1288 'load' 'pad_img_0_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1289 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_61 = load i6 %pad_img_0_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1289 'load' 'pad_img_0_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1290 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_61 = load i6 %pad_img_0_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1290 'load' 'pad_img_0_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1291 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_61 = load i6 %pad_img_0_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1291 'load' 'pad_img_0_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1292 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_61 = load i6 %pad_img_0_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1292 'load' 'pad_img_0_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1293 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_61 = load i6 %pad_img_0_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1293 'load' 'pad_img_0_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1294 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_61 = load i6 %pad_img_1_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1294 'load' 'pad_img_1_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1295 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_61 = load i6 %pad_img_1_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1295 'load' 'pad_img_1_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1296 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_61 = load i6 %pad_img_1_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1296 'load' 'pad_img_1_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1297 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_61 = load i6 %pad_img_1_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1297 'load' 'pad_img_1_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1298 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_61 = load i6 %pad_img_1_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1298 'load' 'pad_img_1_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1299 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_61 = load i6 %pad_img_1_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1299 'load' 'pad_img_1_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1300 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_61 = load i6 %pad_img_1_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1300 'load' 'pad_img_1_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1301 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_61 = load i6 %pad_img_2_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1301 'load' 'pad_img_2_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1302 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_61 = load i6 %pad_img_2_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1302 'load' 'pad_img_2_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1303 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_61 = load i6 %pad_img_2_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1303 'load' 'pad_img_2_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1304 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_61 = load i6 %pad_img_2_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1304 'load' 'pad_img_2_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1305 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_61 = load i6 %pad_img_2_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1305 'load' 'pad_img_2_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1306 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_61 = load i6 %pad_img_2_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1306 'load' 'pad_img_2_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1307 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_61 = load i6 %pad_img_2_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1307 'load' 'pad_img_2_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1308 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_61 = load i6 %pad_img_3_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1308 'load' 'pad_img_3_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1309 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_61 = load i6 %pad_img_3_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1309 'load' 'pad_img_3_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1310 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_61 = load i6 %pad_img_3_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1310 'load' 'pad_img_3_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1311 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_61 = load i6 %pad_img_3_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1311 'load' 'pad_img_3_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1312 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_61 = load i6 %pad_img_3_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1312 'load' 'pad_img_3_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1313 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_61 = load i6 %pad_img_3_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1313 'load' 'pad_img_3_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1314 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_61 = load i6 %pad_img_3_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1314 'load' 'pad_img_3_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1315 [1/1] (1.82ns)   --->   "%add_ln39_136 = add i6 %add_ln39_135, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1315 'add' 'add_ln39_136' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln39_167 = zext i6 %add_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1316 'zext' 'zext_ln39_167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1317 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_62 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1317 'getelementptr' 'pad_img_0_0_addr_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1318 [1/1] (1.82ns)   --->   "%add_ln39_137 = add i6 %add_ln39_135, i6 %zext_ln39_135" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1318 'add' 'add_ln39_137' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln39_168 = zext i6 %add_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1319 'zext' 'zext_ln39_168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1320 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_63 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1320 'getelementptr' 'pad_img_0_0_addr_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1321 [1/1] (1.82ns)   --->   "%add_ln39_138 = add i6 %add_ln39_135, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1321 'add' 'add_ln39_138' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln39_169 = zext i6 %add_ln39_138" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1322 'zext' 'zext_ln39_169' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1323 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_64 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1323 'getelementptr' 'pad_img_0_0_addr_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1324 [1/1] (1.82ns)   --->   "%add_ln39_139 = add i6 %add_ln39_135, i6 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1324 'add' 'add_ln39_139' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln39_170 = zext i6 %add_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1325 'zext' 'zext_ln39_170' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1326 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_65 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1326 'getelementptr' 'pad_img_0_0_addr_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1327 [1/1] (1.82ns)   --->   "%add_ln39_140 = add i6 %add_ln39_135, i6 %zext_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1327 'add' 'add_ln39_140' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln39_171 = zext i6 %add_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1328 'zext' 'zext_ln39_171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1329 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_66 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1329 'getelementptr' 'pad_img_0_0_addr_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1330 [1/1] (1.82ns)   --->   "%add_ln39_141 = add i6 %add_ln39_135, i6 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1330 'add' 'add_ln39_141' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln39_172 = zext i6 %add_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1331 'zext' 'zext_ln39_172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1332 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_67 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1332 'getelementptr' 'pad_img_0_0_addr_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1333 [1/1] (1.82ns)   --->   "%add_ln39_142 = add i6 %add_ln39_135, i6 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1333 'add' 'add_ln39_142' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln39_173 = zext i6 %add_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1334 'zext' 'zext_ln39_173' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1335 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_68 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1335 'getelementptr' 'pad_img_0_0_addr_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1336 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_62 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1336 'getelementptr' 'pad_img_0_1_addr_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1337 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_63 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1337 'getelementptr' 'pad_img_0_1_addr_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1338 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_64 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1338 'getelementptr' 'pad_img_0_1_addr_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1339 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_65 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1339 'getelementptr' 'pad_img_0_1_addr_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1340 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_66 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1340 'getelementptr' 'pad_img_0_1_addr_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1341 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_67 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1341 'getelementptr' 'pad_img_0_1_addr_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1342 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_68 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1342 'getelementptr' 'pad_img_0_1_addr_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1343 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_62 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1343 'getelementptr' 'pad_img_0_2_addr_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1344 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_63 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1344 'getelementptr' 'pad_img_0_2_addr_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1345 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_64 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1345 'getelementptr' 'pad_img_0_2_addr_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1346 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_65 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1346 'getelementptr' 'pad_img_0_2_addr_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1347 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_66 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1347 'getelementptr' 'pad_img_0_2_addr_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1348 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_67 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1348 'getelementptr' 'pad_img_0_2_addr_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1349 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_68 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1349 'getelementptr' 'pad_img_0_2_addr_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1350 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_62 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1350 'getelementptr' 'pad_img_0_3_addr_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1351 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_63 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1351 'getelementptr' 'pad_img_0_3_addr_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1352 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_64 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1352 'getelementptr' 'pad_img_0_3_addr_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1353 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_65 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1353 'getelementptr' 'pad_img_0_3_addr_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1354 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_66 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1354 'getelementptr' 'pad_img_0_3_addr_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1355 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_67 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1355 'getelementptr' 'pad_img_0_3_addr_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1356 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_68 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1356 'getelementptr' 'pad_img_0_3_addr_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1357 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_62 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1357 'getelementptr' 'pad_img_0_4_addr_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1358 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_63 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1358 'getelementptr' 'pad_img_0_4_addr_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1359 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_64 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1359 'getelementptr' 'pad_img_0_4_addr_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1360 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_65 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1360 'getelementptr' 'pad_img_0_4_addr_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1361 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_66 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1361 'getelementptr' 'pad_img_0_4_addr_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1362 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_67 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1362 'getelementptr' 'pad_img_0_4_addr_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1363 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_68 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1363 'getelementptr' 'pad_img_0_4_addr_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1364 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_62 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1364 'getelementptr' 'pad_img_0_5_addr_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1365 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_63 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1365 'getelementptr' 'pad_img_0_5_addr_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1366 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_64 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1366 'getelementptr' 'pad_img_0_5_addr_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1367 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_65 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1367 'getelementptr' 'pad_img_0_5_addr_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1368 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_66 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1368 'getelementptr' 'pad_img_0_5_addr_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1369 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_67 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1369 'getelementptr' 'pad_img_0_5_addr_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1370 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_68 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1370 'getelementptr' 'pad_img_0_5_addr_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1371 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_62 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1371 'getelementptr' 'pad_img_0_6_addr_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1372 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_63 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1372 'getelementptr' 'pad_img_0_6_addr_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1373 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_64 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1373 'getelementptr' 'pad_img_0_6_addr_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1374 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_65 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1374 'getelementptr' 'pad_img_0_6_addr_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1375 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_66 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1375 'getelementptr' 'pad_img_0_6_addr_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1376 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_67 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1376 'getelementptr' 'pad_img_0_6_addr_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1377 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_68 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1377 'getelementptr' 'pad_img_0_6_addr_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1378 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_62 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1378 'getelementptr' 'pad_img_1_0_addr_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1379 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_63 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1379 'getelementptr' 'pad_img_1_0_addr_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1380 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_64 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1380 'getelementptr' 'pad_img_1_0_addr_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1381 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_65 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1381 'getelementptr' 'pad_img_1_0_addr_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1382 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_66 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1382 'getelementptr' 'pad_img_1_0_addr_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1383 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_67 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1383 'getelementptr' 'pad_img_1_0_addr_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1384 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_68 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1384 'getelementptr' 'pad_img_1_0_addr_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1385 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_62 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1385 'getelementptr' 'pad_img_1_1_addr_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1386 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_63 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1386 'getelementptr' 'pad_img_1_1_addr_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1387 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_64 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1387 'getelementptr' 'pad_img_1_1_addr_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1388 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_65 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1388 'getelementptr' 'pad_img_1_1_addr_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1389 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_66 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1389 'getelementptr' 'pad_img_1_1_addr_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1390 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_67 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1390 'getelementptr' 'pad_img_1_1_addr_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1391 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_68 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1391 'getelementptr' 'pad_img_1_1_addr_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1392 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_62 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1392 'getelementptr' 'pad_img_1_2_addr_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1393 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_63 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1393 'getelementptr' 'pad_img_1_2_addr_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1394 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_64 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1394 'getelementptr' 'pad_img_1_2_addr_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1395 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_65 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1395 'getelementptr' 'pad_img_1_2_addr_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1396 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_66 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1396 'getelementptr' 'pad_img_1_2_addr_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1397 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_67 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1397 'getelementptr' 'pad_img_1_2_addr_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1398 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_68 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1398 'getelementptr' 'pad_img_1_2_addr_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1399 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_62 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1399 'getelementptr' 'pad_img_1_3_addr_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1400 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_63 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1400 'getelementptr' 'pad_img_1_3_addr_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1401 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_64 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1401 'getelementptr' 'pad_img_1_3_addr_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1402 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_65 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1402 'getelementptr' 'pad_img_1_3_addr_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1403 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_66 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1403 'getelementptr' 'pad_img_1_3_addr_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1404 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_67 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1404 'getelementptr' 'pad_img_1_3_addr_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1405 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_68 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1405 'getelementptr' 'pad_img_1_3_addr_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1406 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_62 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1406 'getelementptr' 'pad_img_1_4_addr_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1407 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_63 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1407 'getelementptr' 'pad_img_1_4_addr_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1408 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_64 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1408 'getelementptr' 'pad_img_1_4_addr_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1409 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_65 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1409 'getelementptr' 'pad_img_1_4_addr_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1410 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_66 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1410 'getelementptr' 'pad_img_1_4_addr_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1411 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_67 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1411 'getelementptr' 'pad_img_1_4_addr_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1412 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_68 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1412 'getelementptr' 'pad_img_1_4_addr_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1413 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_62 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1413 'getelementptr' 'pad_img_1_5_addr_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1414 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_63 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1414 'getelementptr' 'pad_img_1_5_addr_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1415 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_64 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1415 'getelementptr' 'pad_img_1_5_addr_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1416 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_65 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1416 'getelementptr' 'pad_img_1_5_addr_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1417 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_66 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1417 'getelementptr' 'pad_img_1_5_addr_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1418 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_67 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1418 'getelementptr' 'pad_img_1_5_addr_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1419 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_68 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1419 'getelementptr' 'pad_img_1_5_addr_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1420 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_62 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1420 'getelementptr' 'pad_img_1_6_addr_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1421 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_63 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1421 'getelementptr' 'pad_img_1_6_addr_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1422 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_64 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1422 'getelementptr' 'pad_img_1_6_addr_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1423 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_65 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1423 'getelementptr' 'pad_img_1_6_addr_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1424 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_66 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1424 'getelementptr' 'pad_img_1_6_addr_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1425 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_67 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1425 'getelementptr' 'pad_img_1_6_addr_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1426 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_68 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1426 'getelementptr' 'pad_img_1_6_addr_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1427 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_62 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1427 'getelementptr' 'pad_img_2_0_addr_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1428 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_63 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1428 'getelementptr' 'pad_img_2_0_addr_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1429 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_64 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1429 'getelementptr' 'pad_img_2_0_addr_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1430 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_65 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1430 'getelementptr' 'pad_img_2_0_addr_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1431 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_66 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1431 'getelementptr' 'pad_img_2_0_addr_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1432 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_67 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1432 'getelementptr' 'pad_img_2_0_addr_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1433 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_68 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1433 'getelementptr' 'pad_img_2_0_addr_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1434 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_62 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1434 'getelementptr' 'pad_img_2_1_addr_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1435 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_63 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1435 'getelementptr' 'pad_img_2_1_addr_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1436 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_64 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1436 'getelementptr' 'pad_img_2_1_addr_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1437 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_65 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1437 'getelementptr' 'pad_img_2_1_addr_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1438 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_66 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1438 'getelementptr' 'pad_img_2_1_addr_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1439 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_67 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1439 'getelementptr' 'pad_img_2_1_addr_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1440 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_68 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1440 'getelementptr' 'pad_img_2_1_addr_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1441 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_62 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1441 'getelementptr' 'pad_img_2_2_addr_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1442 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_63 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1442 'getelementptr' 'pad_img_2_2_addr_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1443 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_64 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1443 'getelementptr' 'pad_img_2_2_addr_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1444 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_65 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1444 'getelementptr' 'pad_img_2_2_addr_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1445 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_66 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1445 'getelementptr' 'pad_img_2_2_addr_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1446 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_67 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1446 'getelementptr' 'pad_img_2_2_addr_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1447 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_68 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1447 'getelementptr' 'pad_img_2_2_addr_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1448 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_62 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1448 'getelementptr' 'pad_img_2_3_addr_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1449 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_63 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1449 'getelementptr' 'pad_img_2_3_addr_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1450 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_64 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1450 'getelementptr' 'pad_img_2_3_addr_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1451 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_65 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1451 'getelementptr' 'pad_img_2_3_addr_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1452 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_66 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1452 'getelementptr' 'pad_img_2_3_addr_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1453 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_67 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1453 'getelementptr' 'pad_img_2_3_addr_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1454 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_68 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1454 'getelementptr' 'pad_img_2_3_addr_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1455 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_62 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1455 'getelementptr' 'pad_img_2_4_addr_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1456 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_63 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1456 'getelementptr' 'pad_img_2_4_addr_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1457 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_64 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1457 'getelementptr' 'pad_img_2_4_addr_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1458 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_65 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1458 'getelementptr' 'pad_img_2_4_addr_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1459 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_66 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1459 'getelementptr' 'pad_img_2_4_addr_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1460 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_67 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1460 'getelementptr' 'pad_img_2_4_addr_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1461 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_68 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1461 'getelementptr' 'pad_img_2_4_addr_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1462 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_62 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1462 'getelementptr' 'pad_img_2_5_addr_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1463 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_63 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1463 'getelementptr' 'pad_img_2_5_addr_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1464 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_64 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1464 'getelementptr' 'pad_img_2_5_addr_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1465 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_65 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1465 'getelementptr' 'pad_img_2_5_addr_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1466 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_66 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1466 'getelementptr' 'pad_img_2_5_addr_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1467 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_67 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1467 'getelementptr' 'pad_img_2_5_addr_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1468 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_68 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1468 'getelementptr' 'pad_img_2_5_addr_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1469 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_62 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1469 'getelementptr' 'pad_img_2_6_addr_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1470 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_63 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1470 'getelementptr' 'pad_img_2_6_addr_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1471 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_64 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1471 'getelementptr' 'pad_img_2_6_addr_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1472 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_65 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1472 'getelementptr' 'pad_img_2_6_addr_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1473 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_66 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1473 'getelementptr' 'pad_img_2_6_addr_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1474 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_67 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1474 'getelementptr' 'pad_img_2_6_addr_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1475 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_68 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1475 'getelementptr' 'pad_img_2_6_addr_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1476 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_62 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1476 'getelementptr' 'pad_img_3_0_addr_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1477 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_63 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1477 'getelementptr' 'pad_img_3_0_addr_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1478 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_64 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1478 'getelementptr' 'pad_img_3_0_addr_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1479 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_65 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1479 'getelementptr' 'pad_img_3_0_addr_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1480 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_66 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1480 'getelementptr' 'pad_img_3_0_addr_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1481 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_67 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1481 'getelementptr' 'pad_img_3_0_addr_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1482 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_68 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1482 'getelementptr' 'pad_img_3_0_addr_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1483 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_62 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1483 'getelementptr' 'pad_img_3_1_addr_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1484 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_63 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1484 'getelementptr' 'pad_img_3_1_addr_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1485 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_64 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1485 'getelementptr' 'pad_img_3_1_addr_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1486 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_65 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1486 'getelementptr' 'pad_img_3_1_addr_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1487 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_66 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1487 'getelementptr' 'pad_img_3_1_addr_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1488 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_67 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1488 'getelementptr' 'pad_img_3_1_addr_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1489 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_68 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1489 'getelementptr' 'pad_img_3_1_addr_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1490 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_62 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1490 'getelementptr' 'pad_img_3_2_addr_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1491 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_63 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1491 'getelementptr' 'pad_img_3_2_addr_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1492 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_64 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1492 'getelementptr' 'pad_img_3_2_addr_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1493 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_65 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1493 'getelementptr' 'pad_img_3_2_addr_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1494 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_66 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1494 'getelementptr' 'pad_img_3_2_addr_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1495 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_67 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1495 'getelementptr' 'pad_img_3_2_addr_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1496 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_68 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1496 'getelementptr' 'pad_img_3_2_addr_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1497 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_62 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1497 'getelementptr' 'pad_img_3_3_addr_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1498 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_63 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1498 'getelementptr' 'pad_img_3_3_addr_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1499 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_64 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1499 'getelementptr' 'pad_img_3_3_addr_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1500 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_65 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1500 'getelementptr' 'pad_img_3_3_addr_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1501 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_66 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1501 'getelementptr' 'pad_img_3_3_addr_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1502 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_67 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1502 'getelementptr' 'pad_img_3_3_addr_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1503 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_68 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1503 'getelementptr' 'pad_img_3_3_addr_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1504 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_62 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1504 'getelementptr' 'pad_img_3_4_addr_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1505 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_63 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1505 'getelementptr' 'pad_img_3_4_addr_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1506 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_64 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1506 'getelementptr' 'pad_img_3_4_addr_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1507 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_65 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1507 'getelementptr' 'pad_img_3_4_addr_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1508 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_66 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1508 'getelementptr' 'pad_img_3_4_addr_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1509 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_67 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1509 'getelementptr' 'pad_img_3_4_addr_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1510 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_68 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1510 'getelementptr' 'pad_img_3_4_addr_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1511 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_62 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1511 'getelementptr' 'pad_img_3_5_addr_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1512 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_63 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1512 'getelementptr' 'pad_img_3_5_addr_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1513 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_64 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1513 'getelementptr' 'pad_img_3_5_addr_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1514 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_65 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1514 'getelementptr' 'pad_img_3_5_addr_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1515 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_66 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1515 'getelementptr' 'pad_img_3_5_addr_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1516 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_67 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1516 'getelementptr' 'pad_img_3_5_addr_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1517 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_68 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1517 'getelementptr' 'pad_img_3_5_addr_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1518 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_62 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1518 'getelementptr' 'pad_img_3_6_addr_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1519 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_63 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1519 'getelementptr' 'pad_img_3_6_addr_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1520 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_64 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1520 'getelementptr' 'pad_img_3_6_addr_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1521 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_65 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1521 'getelementptr' 'pad_img_3_6_addr_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1522 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_66 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1522 'getelementptr' 'pad_img_3_6_addr_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1523 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_67 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1523 'getelementptr' 'pad_img_3_6_addr_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1524 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_68 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1524 'getelementptr' 'pad_img_3_6_addr_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1525 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_62 = load i6 %pad_img_0_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1525 'load' 'pad_img_0_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1526 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_62 = load i6 %pad_img_0_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1526 'load' 'pad_img_0_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1527 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_62 = load i6 %pad_img_0_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1527 'load' 'pad_img_0_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1528 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_62 = load i6 %pad_img_0_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1528 'load' 'pad_img_0_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1529 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_62 = load i6 %pad_img_0_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1529 'load' 'pad_img_0_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1530 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_62 = load i6 %pad_img_0_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1530 'load' 'pad_img_0_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1531 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_62 = load i6 %pad_img_0_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1531 'load' 'pad_img_0_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1532 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_62 = load i6 %pad_img_1_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1532 'load' 'pad_img_1_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1533 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_62 = load i6 %pad_img_1_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1533 'load' 'pad_img_1_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1534 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_62 = load i6 %pad_img_1_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1534 'load' 'pad_img_1_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1535 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_62 = load i6 %pad_img_1_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1535 'load' 'pad_img_1_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1536 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_62 = load i6 %pad_img_1_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1536 'load' 'pad_img_1_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1537 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_62 = load i6 %pad_img_1_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1537 'load' 'pad_img_1_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1538 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_62 = load i6 %pad_img_1_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1538 'load' 'pad_img_1_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1539 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_62 = load i6 %pad_img_2_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1539 'load' 'pad_img_2_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1540 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_62 = load i6 %pad_img_2_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1540 'load' 'pad_img_2_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1541 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_62 = load i6 %pad_img_2_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1541 'load' 'pad_img_2_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1542 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_62 = load i6 %pad_img_2_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1542 'load' 'pad_img_2_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1543 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_62 = load i6 %pad_img_2_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1543 'load' 'pad_img_2_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1544 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_62 = load i6 %pad_img_2_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1544 'load' 'pad_img_2_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1545 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_62 = load i6 %pad_img_2_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1545 'load' 'pad_img_2_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1546 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_62 = load i6 %pad_img_3_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1546 'load' 'pad_img_3_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1547 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_62 = load i6 %pad_img_3_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1547 'load' 'pad_img_3_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1548 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_62 = load i6 %pad_img_3_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1548 'load' 'pad_img_3_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1549 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_62 = load i6 %pad_img_3_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1549 'load' 'pad_img_3_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1550 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_62 = load i6 %pad_img_3_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1550 'load' 'pad_img_3_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1551 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_62 = load i6 %pad_img_3_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1551 'load' 'pad_img_3_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1552 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_62 = load i6 %pad_img_3_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1552 'load' 'pad_img_3_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1553 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_63 = load i6 %pad_img_0_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1553 'load' 'pad_img_0_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1554 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_63 = load i6 %pad_img_0_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1554 'load' 'pad_img_0_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1555 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_63 = load i6 %pad_img_0_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1555 'load' 'pad_img_0_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1556 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_63 = load i6 %pad_img_0_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1556 'load' 'pad_img_0_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1557 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_63 = load i6 %pad_img_0_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1557 'load' 'pad_img_0_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1558 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_63 = load i6 %pad_img_0_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1558 'load' 'pad_img_0_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1559 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_63 = load i6 %pad_img_0_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1559 'load' 'pad_img_0_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1560 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_63 = load i6 %pad_img_1_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1560 'load' 'pad_img_1_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1561 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_63 = load i6 %pad_img_1_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1561 'load' 'pad_img_1_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1562 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_63 = load i6 %pad_img_1_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1562 'load' 'pad_img_1_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1563 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_63 = load i6 %pad_img_1_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1563 'load' 'pad_img_1_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1564 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_63 = load i6 %pad_img_1_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1564 'load' 'pad_img_1_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1565 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_63 = load i6 %pad_img_1_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1565 'load' 'pad_img_1_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1566 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_63 = load i6 %pad_img_1_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1566 'load' 'pad_img_1_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1567 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_63 = load i6 %pad_img_2_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1567 'load' 'pad_img_2_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1568 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_63 = load i6 %pad_img_2_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1568 'load' 'pad_img_2_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1569 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_63 = load i6 %pad_img_2_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1569 'load' 'pad_img_2_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1570 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_63 = load i6 %pad_img_2_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1570 'load' 'pad_img_2_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1571 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_63 = load i6 %pad_img_2_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1571 'load' 'pad_img_2_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1572 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_63 = load i6 %pad_img_2_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1572 'load' 'pad_img_2_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1573 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_63 = load i6 %pad_img_2_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1573 'load' 'pad_img_2_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1574 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_63 = load i6 %pad_img_3_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1574 'load' 'pad_img_3_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1575 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_63 = load i6 %pad_img_3_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1575 'load' 'pad_img_3_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1576 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_63 = load i6 %pad_img_3_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1576 'load' 'pad_img_3_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1577 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_63 = load i6 %pad_img_3_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1577 'load' 'pad_img_3_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1578 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_63 = load i6 %pad_img_3_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1578 'load' 'pad_img_3_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1579 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_63 = load i6 %pad_img_3_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1579 'load' 'pad_img_3_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1580 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_63 = load i6 %pad_img_3_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1580 'load' 'pad_img_3_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1581 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_64 = load i6 %pad_img_0_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1581 'load' 'pad_img_0_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1582 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_64 = load i6 %pad_img_0_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1582 'load' 'pad_img_0_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1583 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_64 = load i6 %pad_img_0_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1583 'load' 'pad_img_0_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1584 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_64 = load i6 %pad_img_0_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1584 'load' 'pad_img_0_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1585 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_64 = load i6 %pad_img_0_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1585 'load' 'pad_img_0_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1586 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_64 = load i6 %pad_img_0_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1586 'load' 'pad_img_0_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1587 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_64 = load i6 %pad_img_0_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1587 'load' 'pad_img_0_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1588 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_64 = load i6 %pad_img_1_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1588 'load' 'pad_img_1_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1589 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_64 = load i6 %pad_img_1_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1589 'load' 'pad_img_1_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1590 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_64 = load i6 %pad_img_1_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1590 'load' 'pad_img_1_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1591 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_64 = load i6 %pad_img_1_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1591 'load' 'pad_img_1_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1592 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_64 = load i6 %pad_img_1_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1592 'load' 'pad_img_1_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1593 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_64 = load i6 %pad_img_1_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1593 'load' 'pad_img_1_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1594 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_64 = load i6 %pad_img_1_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1594 'load' 'pad_img_1_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1595 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_64 = load i6 %pad_img_2_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1595 'load' 'pad_img_2_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1596 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_64 = load i6 %pad_img_2_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1596 'load' 'pad_img_2_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1597 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_64 = load i6 %pad_img_2_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1597 'load' 'pad_img_2_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1598 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_64 = load i6 %pad_img_2_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1598 'load' 'pad_img_2_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1599 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_64 = load i6 %pad_img_2_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1599 'load' 'pad_img_2_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1600 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_64 = load i6 %pad_img_2_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1600 'load' 'pad_img_2_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1601 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_64 = load i6 %pad_img_2_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1601 'load' 'pad_img_2_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1602 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_64 = load i6 %pad_img_3_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1602 'load' 'pad_img_3_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1603 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_64 = load i6 %pad_img_3_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1603 'load' 'pad_img_3_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1604 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_64 = load i6 %pad_img_3_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1604 'load' 'pad_img_3_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1605 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_64 = load i6 %pad_img_3_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1605 'load' 'pad_img_3_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1606 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_64 = load i6 %pad_img_3_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1606 'load' 'pad_img_3_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1607 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_64 = load i6 %pad_img_3_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1607 'load' 'pad_img_3_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1608 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_64 = load i6 %pad_img_3_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1608 'load' 'pad_img_3_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1609 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_65 = load i6 %pad_img_0_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1609 'load' 'pad_img_0_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1610 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_65 = load i6 %pad_img_0_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1610 'load' 'pad_img_0_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1611 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_65 = load i6 %pad_img_0_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1611 'load' 'pad_img_0_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1612 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_65 = load i6 %pad_img_0_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1612 'load' 'pad_img_0_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1613 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_65 = load i6 %pad_img_0_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1613 'load' 'pad_img_0_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1614 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_65 = load i6 %pad_img_0_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1614 'load' 'pad_img_0_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1615 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_65 = load i6 %pad_img_0_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1615 'load' 'pad_img_0_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1616 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_65 = load i6 %pad_img_1_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1616 'load' 'pad_img_1_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1617 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_65 = load i6 %pad_img_1_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1617 'load' 'pad_img_1_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1618 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_65 = load i6 %pad_img_1_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1618 'load' 'pad_img_1_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1619 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_65 = load i6 %pad_img_1_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1619 'load' 'pad_img_1_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1620 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_65 = load i6 %pad_img_1_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1620 'load' 'pad_img_1_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1621 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_65 = load i6 %pad_img_1_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1621 'load' 'pad_img_1_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1622 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_65 = load i6 %pad_img_1_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1622 'load' 'pad_img_1_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1623 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_65 = load i6 %pad_img_2_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1623 'load' 'pad_img_2_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1624 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_65 = load i6 %pad_img_2_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1624 'load' 'pad_img_2_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1625 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_65 = load i6 %pad_img_2_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1625 'load' 'pad_img_2_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1626 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_65 = load i6 %pad_img_2_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1626 'load' 'pad_img_2_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1627 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_65 = load i6 %pad_img_2_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1627 'load' 'pad_img_2_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1628 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_65 = load i6 %pad_img_2_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1628 'load' 'pad_img_2_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1629 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_65 = load i6 %pad_img_2_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1629 'load' 'pad_img_2_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1630 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_65 = load i6 %pad_img_3_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1630 'load' 'pad_img_3_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1631 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_65 = load i6 %pad_img_3_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1631 'load' 'pad_img_3_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1632 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_65 = load i6 %pad_img_3_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1632 'load' 'pad_img_3_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1633 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_65 = load i6 %pad_img_3_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1633 'load' 'pad_img_3_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1634 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_65 = load i6 %pad_img_3_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1634 'load' 'pad_img_3_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1635 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_65 = load i6 %pad_img_3_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1635 'load' 'pad_img_3_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1636 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_65 = load i6 %pad_img_3_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1636 'load' 'pad_img_3_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1637 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_66 = load i6 %pad_img_0_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1637 'load' 'pad_img_0_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1638 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_66 = load i6 %pad_img_0_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1638 'load' 'pad_img_0_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1639 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_66 = load i6 %pad_img_0_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1639 'load' 'pad_img_0_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1640 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_66 = load i6 %pad_img_0_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1640 'load' 'pad_img_0_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1641 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_66 = load i6 %pad_img_0_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1641 'load' 'pad_img_0_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1642 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_66 = load i6 %pad_img_0_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1642 'load' 'pad_img_0_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1643 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_66 = load i6 %pad_img_0_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1643 'load' 'pad_img_0_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1644 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_66 = load i6 %pad_img_1_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1644 'load' 'pad_img_1_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1645 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_66 = load i6 %pad_img_1_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1645 'load' 'pad_img_1_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1646 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_66 = load i6 %pad_img_1_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1646 'load' 'pad_img_1_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1647 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_66 = load i6 %pad_img_1_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1647 'load' 'pad_img_1_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1648 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_66 = load i6 %pad_img_1_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1648 'load' 'pad_img_1_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1649 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_66 = load i6 %pad_img_1_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1649 'load' 'pad_img_1_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1650 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_66 = load i6 %pad_img_1_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1650 'load' 'pad_img_1_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1651 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_66 = load i6 %pad_img_2_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1651 'load' 'pad_img_2_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1652 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_66 = load i6 %pad_img_2_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1652 'load' 'pad_img_2_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1653 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_66 = load i6 %pad_img_2_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1653 'load' 'pad_img_2_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1654 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_66 = load i6 %pad_img_2_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1654 'load' 'pad_img_2_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1655 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_66 = load i6 %pad_img_2_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1655 'load' 'pad_img_2_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1656 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_66 = load i6 %pad_img_2_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1656 'load' 'pad_img_2_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1657 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_66 = load i6 %pad_img_2_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1657 'load' 'pad_img_2_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1658 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_66 = load i6 %pad_img_3_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1658 'load' 'pad_img_3_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1659 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_66 = load i6 %pad_img_3_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1659 'load' 'pad_img_3_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1660 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_66 = load i6 %pad_img_3_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1660 'load' 'pad_img_3_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1661 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_66 = load i6 %pad_img_3_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1661 'load' 'pad_img_3_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1662 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_66 = load i6 %pad_img_3_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1662 'load' 'pad_img_3_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1663 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_66 = load i6 %pad_img_3_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1663 'load' 'pad_img_3_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1664 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_66 = load i6 %pad_img_3_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1664 'load' 'pad_img_3_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1665 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_67 = load i6 %pad_img_0_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1665 'load' 'pad_img_0_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1666 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_67 = load i6 %pad_img_0_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1666 'load' 'pad_img_0_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1667 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_67 = load i6 %pad_img_0_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1667 'load' 'pad_img_0_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1668 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_67 = load i6 %pad_img_0_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1668 'load' 'pad_img_0_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1669 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_67 = load i6 %pad_img_0_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1669 'load' 'pad_img_0_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1670 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_67 = load i6 %pad_img_0_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1670 'load' 'pad_img_0_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1671 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_67 = load i6 %pad_img_0_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1671 'load' 'pad_img_0_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1672 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_67 = load i6 %pad_img_1_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1672 'load' 'pad_img_1_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1673 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_67 = load i6 %pad_img_1_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1673 'load' 'pad_img_1_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1674 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_67 = load i6 %pad_img_1_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1674 'load' 'pad_img_1_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1675 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_67 = load i6 %pad_img_1_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1675 'load' 'pad_img_1_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1676 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_67 = load i6 %pad_img_1_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1676 'load' 'pad_img_1_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1677 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_67 = load i6 %pad_img_1_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1677 'load' 'pad_img_1_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1678 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_67 = load i6 %pad_img_1_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1678 'load' 'pad_img_1_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1679 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_67 = load i6 %pad_img_2_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1679 'load' 'pad_img_2_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1680 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_67 = load i6 %pad_img_2_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1680 'load' 'pad_img_2_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1681 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_67 = load i6 %pad_img_2_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1681 'load' 'pad_img_2_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1682 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_67 = load i6 %pad_img_2_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1682 'load' 'pad_img_2_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1683 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_67 = load i6 %pad_img_2_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1683 'load' 'pad_img_2_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1684 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_67 = load i6 %pad_img_2_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1684 'load' 'pad_img_2_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1685 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_67 = load i6 %pad_img_2_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1685 'load' 'pad_img_2_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1686 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_67 = load i6 %pad_img_3_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1686 'load' 'pad_img_3_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1687 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_67 = load i6 %pad_img_3_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1687 'load' 'pad_img_3_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1688 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_67 = load i6 %pad_img_3_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1688 'load' 'pad_img_3_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1689 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_67 = load i6 %pad_img_3_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1689 'load' 'pad_img_3_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1690 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_67 = load i6 %pad_img_3_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1690 'load' 'pad_img_3_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1691 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_67 = load i6 %pad_img_3_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1691 'load' 'pad_img_3_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1692 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_67 = load i6 %pad_img_3_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1692 'load' 'pad_img_3_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1693 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_68 = load i6 %pad_img_0_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1693 'load' 'pad_img_0_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1694 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_68 = load i6 %pad_img_0_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1694 'load' 'pad_img_0_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1695 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_68 = load i6 %pad_img_0_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1695 'load' 'pad_img_0_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1696 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_68 = load i6 %pad_img_0_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1696 'load' 'pad_img_0_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1697 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_68 = load i6 %pad_img_0_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1697 'load' 'pad_img_0_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1698 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_68 = load i6 %pad_img_0_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1698 'load' 'pad_img_0_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1699 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_68 = load i6 %pad_img_0_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1699 'load' 'pad_img_0_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1700 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_68 = load i6 %pad_img_1_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1700 'load' 'pad_img_1_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1701 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_68 = load i6 %pad_img_1_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1701 'load' 'pad_img_1_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1702 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_68 = load i6 %pad_img_1_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1702 'load' 'pad_img_1_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1703 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_68 = load i6 %pad_img_1_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1703 'load' 'pad_img_1_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1704 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_68 = load i6 %pad_img_1_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1704 'load' 'pad_img_1_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1705 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_68 = load i6 %pad_img_1_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1705 'load' 'pad_img_1_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1706 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_68 = load i6 %pad_img_1_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1706 'load' 'pad_img_1_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1707 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_68 = load i6 %pad_img_2_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1707 'load' 'pad_img_2_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1708 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_68 = load i6 %pad_img_2_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1708 'load' 'pad_img_2_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1709 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_68 = load i6 %pad_img_2_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1709 'load' 'pad_img_2_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1710 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_68 = load i6 %pad_img_2_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1710 'load' 'pad_img_2_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1711 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_68 = load i6 %pad_img_2_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1711 'load' 'pad_img_2_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1712 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_68 = load i6 %pad_img_2_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1712 'load' 'pad_img_2_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1713 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_68 = load i6 %pad_img_2_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1713 'load' 'pad_img_2_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1714 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_68 = load i6 %pad_img_3_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1714 'load' 'pad_img_3_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1715 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_68 = load i6 %pad_img_3_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1715 'load' 'pad_img_3_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1716 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_68 = load i6 %pad_img_3_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1716 'load' 'pad_img_3_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1717 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_68 = load i6 %pad_img_3_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1717 'load' 'pad_img_3_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1718 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_68 = load i6 %pad_img_3_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1718 'load' 'pad_img_3_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1719 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_68 = load i6 %pad_img_3_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1719 'load' 'pad_img_3_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1720 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_68 = load i6 %pad_img_3_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1720 'load' 'pad_img_3_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1721 [1/1] (1.82ns)   --->   "%add_ln39_144 = add i6 %add_ln39_143, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1721 'add' 'add_ln39_144' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln39_175 = zext i6 %add_ln39_144" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1722 'zext' 'zext_ln39_175' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1723 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_69 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1723 'getelementptr' 'pad_img_0_0_addr_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1724 [1/1] (1.82ns)   --->   "%add_ln39_145 = add i6 %add_ln39_143, i6 %zext_ln39_135" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1724 'add' 'add_ln39_145' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln39_176 = zext i6 %add_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1725 'zext' 'zext_ln39_176' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1726 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_70 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1726 'getelementptr' 'pad_img_0_0_addr_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1727 [1/1] (1.82ns)   --->   "%add_ln39_146 = add i6 %add_ln39_143, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1727 'add' 'add_ln39_146' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln39_177 = zext i6 %add_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1728 'zext' 'zext_ln39_177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1729 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_71 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1729 'getelementptr' 'pad_img_0_0_addr_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1730 [1/1] (1.82ns)   --->   "%add_ln39_147 = add i6 %add_ln39_143, i6 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1730 'add' 'add_ln39_147' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln39_178 = zext i6 %add_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1731 'zext' 'zext_ln39_178' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1732 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_72 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1732 'getelementptr' 'pad_img_0_0_addr_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1733 [1/1] (1.82ns)   --->   "%add_ln39_148 = add i6 %add_ln39_143, i6 %zext_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1733 'add' 'add_ln39_148' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln39_179 = zext i6 %add_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1734 'zext' 'zext_ln39_179' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1735 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_73 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1735 'getelementptr' 'pad_img_0_0_addr_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1736 [1/1] (1.82ns)   --->   "%add_ln39_149 = add i6 %add_ln39_143, i6 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1736 'add' 'add_ln39_149' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln39_180 = zext i6 %add_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1737 'zext' 'zext_ln39_180' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1738 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_74 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1738 'getelementptr' 'pad_img_0_0_addr_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1739 [1/1] (1.82ns)   --->   "%add_ln39_150 = add i6 %add_ln39_143, i6 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1739 'add' 'add_ln39_150' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln39_181 = zext i6 %add_ln39_150" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1740 'zext' 'zext_ln39_181' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1741 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_75 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1741 'getelementptr' 'pad_img_0_0_addr_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1742 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_69 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1742 'getelementptr' 'pad_img_0_1_addr_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1743 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_70 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1743 'getelementptr' 'pad_img_0_1_addr_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1744 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_71 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1744 'getelementptr' 'pad_img_0_1_addr_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1745 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_72 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1745 'getelementptr' 'pad_img_0_1_addr_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1746 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_73 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1746 'getelementptr' 'pad_img_0_1_addr_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1747 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_74 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1747 'getelementptr' 'pad_img_0_1_addr_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1748 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_75 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1748 'getelementptr' 'pad_img_0_1_addr_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1749 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_69 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1749 'getelementptr' 'pad_img_0_2_addr_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1750 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_70 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1750 'getelementptr' 'pad_img_0_2_addr_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1751 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_71 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1751 'getelementptr' 'pad_img_0_2_addr_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1752 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_72 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1752 'getelementptr' 'pad_img_0_2_addr_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1753 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_73 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1753 'getelementptr' 'pad_img_0_2_addr_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1754 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_74 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1754 'getelementptr' 'pad_img_0_2_addr_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1755 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_75 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1755 'getelementptr' 'pad_img_0_2_addr_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1756 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_69 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1756 'getelementptr' 'pad_img_0_3_addr_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1757 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_70 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1757 'getelementptr' 'pad_img_0_3_addr_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1758 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_71 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1758 'getelementptr' 'pad_img_0_3_addr_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1759 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_72 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1759 'getelementptr' 'pad_img_0_3_addr_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1760 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_73 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1760 'getelementptr' 'pad_img_0_3_addr_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1761 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_74 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1761 'getelementptr' 'pad_img_0_3_addr_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1762 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_75 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1762 'getelementptr' 'pad_img_0_3_addr_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1763 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_69 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1763 'getelementptr' 'pad_img_0_4_addr_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1764 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_70 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1764 'getelementptr' 'pad_img_0_4_addr_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1765 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_71 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1765 'getelementptr' 'pad_img_0_4_addr_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1766 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_72 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1766 'getelementptr' 'pad_img_0_4_addr_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1767 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_73 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1767 'getelementptr' 'pad_img_0_4_addr_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1768 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_74 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1768 'getelementptr' 'pad_img_0_4_addr_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1769 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_75 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1769 'getelementptr' 'pad_img_0_4_addr_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1770 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_69 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1770 'getelementptr' 'pad_img_0_5_addr_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1771 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_70 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1771 'getelementptr' 'pad_img_0_5_addr_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1772 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_71 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1772 'getelementptr' 'pad_img_0_5_addr_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1773 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_72 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1773 'getelementptr' 'pad_img_0_5_addr_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1774 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_73 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1774 'getelementptr' 'pad_img_0_5_addr_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1775 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_74 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1775 'getelementptr' 'pad_img_0_5_addr_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1776 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_75 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1776 'getelementptr' 'pad_img_0_5_addr_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1777 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_69 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1777 'getelementptr' 'pad_img_0_6_addr_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1778 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_70 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1778 'getelementptr' 'pad_img_0_6_addr_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1779 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_71 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1779 'getelementptr' 'pad_img_0_6_addr_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1780 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_72 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1780 'getelementptr' 'pad_img_0_6_addr_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1781 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_73 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1781 'getelementptr' 'pad_img_0_6_addr_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1782 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_74 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1782 'getelementptr' 'pad_img_0_6_addr_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1783 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_75 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1783 'getelementptr' 'pad_img_0_6_addr_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1784 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_69 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1784 'getelementptr' 'pad_img_1_0_addr_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1785 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_70 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1785 'getelementptr' 'pad_img_1_0_addr_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1786 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_71 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1786 'getelementptr' 'pad_img_1_0_addr_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1787 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_72 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1787 'getelementptr' 'pad_img_1_0_addr_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1788 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_73 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1788 'getelementptr' 'pad_img_1_0_addr_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1789 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_74 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1789 'getelementptr' 'pad_img_1_0_addr_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1790 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_75 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1790 'getelementptr' 'pad_img_1_0_addr_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1791 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_69 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1791 'getelementptr' 'pad_img_1_1_addr_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1792 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_70 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1792 'getelementptr' 'pad_img_1_1_addr_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1793 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_71 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1793 'getelementptr' 'pad_img_1_1_addr_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1794 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_72 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1794 'getelementptr' 'pad_img_1_1_addr_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1795 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_73 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1795 'getelementptr' 'pad_img_1_1_addr_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1796 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_74 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1796 'getelementptr' 'pad_img_1_1_addr_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1797 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_75 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1797 'getelementptr' 'pad_img_1_1_addr_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1798 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_69 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1798 'getelementptr' 'pad_img_1_2_addr_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1799 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_70 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1799 'getelementptr' 'pad_img_1_2_addr_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1800 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_71 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1800 'getelementptr' 'pad_img_1_2_addr_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1801 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_72 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1801 'getelementptr' 'pad_img_1_2_addr_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1802 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_73 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1802 'getelementptr' 'pad_img_1_2_addr_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1803 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_74 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1803 'getelementptr' 'pad_img_1_2_addr_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1804 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_75 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1804 'getelementptr' 'pad_img_1_2_addr_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1805 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_69 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1805 'getelementptr' 'pad_img_1_3_addr_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1806 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_70 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1806 'getelementptr' 'pad_img_1_3_addr_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1807 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_71 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1807 'getelementptr' 'pad_img_1_3_addr_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1808 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_72 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1808 'getelementptr' 'pad_img_1_3_addr_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1809 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_73 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1809 'getelementptr' 'pad_img_1_3_addr_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1810 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_74 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1810 'getelementptr' 'pad_img_1_3_addr_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1811 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_75 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1811 'getelementptr' 'pad_img_1_3_addr_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1812 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_69 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1812 'getelementptr' 'pad_img_1_4_addr_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1813 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_70 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1813 'getelementptr' 'pad_img_1_4_addr_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1814 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_71 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1814 'getelementptr' 'pad_img_1_4_addr_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1815 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_72 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1815 'getelementptr' 'pad_img_1_4_addr_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1816 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_73 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1816 'getelementptr' 'pad_img_1_4_addr_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1817 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_74 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1817 'getelementptr' 'pad_img_1_4_addr_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1818 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_75 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1818 'getelementptr' 'pad_img_1_4_addr_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1819 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_69 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1819 'getelementptr' 'pad_img_1_5_addr_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1820 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_70 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1820 'getelementptr' 'pad_img_1_5_addr_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1821 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_71 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1821 'getelementptr' 'pad_img_1_5_addr_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1822 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_72 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1822 'getelementptr' 'pad_img_1_5_addr_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1823 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_73 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1823 'getelementptr' 'pad_img_1_5_addr_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1824 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_74 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1824 'getelementptr' 'pad_img_1_5_addr_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1825 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_75 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1825 'getelementptr' 'pad_img_1_5_addr_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1826 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_69 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1826 'getelementptr' 'pad_img_1_6_addr_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1827 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_70 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1827 'getelementptr' 'pad_img_1_6_addr_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1828 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_71 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1828 'getelementptr' 'pad_img_1_6_addr_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1829 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_72 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1829 'getelementptr' 'pad_img_1_6_addr_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1830 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_73 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1830 'getelementptr' 'pad_img_1_6_addr_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1831 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_74 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1831 'getelementptr' 'pad_img_1_6_addr_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1832 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_75 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1832 'getelementptr' 'pad_img_1_6_addr_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1833 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_69 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1833 'getelementptr' 'pad_img_2_0_addr_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1834 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_70 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1834 'getelementptr' 'pad_img_2_0_addr_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1835 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_71 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1835 'getelementptr' 'pad_img_2_0_addr_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1836 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_72 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1836 'getelementptr' 'pad_img_2_0_addr_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1837 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_73 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1837 'getelementptr' 'pad_img_2_0_addr_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1838 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_74 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1838 'getelementptr' 'pad_img_2_0_addr_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1839 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_75 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1839 'getelementptr' 'pad_img_2_0_addr_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1840 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_69 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1840 'getelementptr' 'pad_img_2_1_addr_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1841 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_70 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1841 'getelementptr' 'pad_img_2_1_addr_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1842 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_71 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1842 'getelementptr' 'pad_img_2_1_addr_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1843 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_72 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1843 'getelementptr' 'pad_img_2_1_addr_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1844 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_73 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1844 'getelementptr' 'pad_img_2_1_addr_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1845 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_74 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1845 'getelementptr' 'pad_img_2_1_addr_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1846 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_75 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1846 'getelementptr' 'pad_img_2_1_addr_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1847 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_69 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1847 'getelementptr' 'pad_img_2_2_addr_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1848 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_70 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1848 'getelementptr' 'pad_img_2_2_addr_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1849 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_71 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1849 'getelementptr' 'pad_img_2_2_addr_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1850 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_72 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1850 'getelementptr' 'pad_img_2_2_addr_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1851 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_73 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1851 'getelementptr' 'pad_img_2_2_addr_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1852 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_74 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1852 'getelementptr' 'pad_img_2_2_addr_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1853 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_75 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1853 'getelementptr' 'pad_img_2_2_addr_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1854 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_69 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1854 'getelementptr' 'pad_img_2_3_addr_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1855 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_70 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1855 'getelementptr' 'pad_img_2_3_addr_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1856 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_71 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1856 'getelementptr' 'pad_img_2_3_addr_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1857 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_72 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1857 'getelementptr' 'pad_img_2_3_addr_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1858 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_73 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1858 'getelementptr' 'pad_img_2_3_addr_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1859 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_74 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1859 'getelementptr' 'pad_img_2_3_addr_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1860 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_75 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1860 'getelementptr' 'pad_img_2_3_addr_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1861 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_69 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1861 'getelementptr' 'pad_img_2_4_addr_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1862 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_70 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1862 'getelementptr' 'pad_img_2_4_addr_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1863 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_71 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1863 'getelementptr' 'pad_img_2_4_addr_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1864 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_72 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1864 'getelementptr' 'pad_img_2_4_addr_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1865 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_73 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1865 'getelementptr' 'pad_img_2_4_addr_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1866 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_74 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1866 'getelementptr' 'pad_img_2_4_addr_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1867 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_75 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1867 'getelementptr' 'pad_img_2_4_addr_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1868 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_69 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1868 'getelementptr' 'pad_img_2_5_addr_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1869 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_70 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1869 'getelementptr' 'pad_img_2_5_addr_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1870 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_71 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1870 'getelementptr' 'pad_img_2_5_addr_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1871 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_72 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1871 'getelementptr' 'pad_img_2_5_addr_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1872 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_73 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1872 'getelementptr' 'pad_img_2_5_addr_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1873 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_74 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1873 'getelementptr' 'pad_img_2_5_addr_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1874 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_75 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1874 'getelementptr' 'pad_img_2_5_addr_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1875 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_69 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1875 'getelementptr' 'pad_img_2_6_addr_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1876 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_70 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1876 'getelementptr' 'pad_img_2_6_addr_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1877 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_71 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1877 'getelementptr' 'pad_img_2_6_addr_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1878 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_72 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1878 'getelementptr' 'pad_img_2_6_addr_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1879 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_73 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1879 'getelementptr' 'pad_img_2_6_addr_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1880 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_74 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1880 'getelementptr' 'pad_img_2_6_addr_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1881 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_75 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1881 'getelementptr' 'pad_img_2_6_addr_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1882 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_69 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1882 'getelementptr' 'pad_img_3_0_addr_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1883 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_70 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1883 'getelementptr' 'pad_img_3_0_addr_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1884 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_71 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1884 'getelementptr' 'pad_img_3_0_addr_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1885 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_72 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1885 'getelementptr' 'pad_img_3_0_addr_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1886 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_73 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1886 'getelementptr' 'pad_img_3_0_addr_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1887 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_74 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1887 'getelementptr' 'pad_img_3_0_addr_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1888 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_75 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1888 'getelementptr' 'pad_img_3_0_addr_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1889 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_69 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1889 'getelementptr' 'pad_img_3_1_addr_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1890 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_70 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1890 'getelementptr' 'pad_img_3_1_addr_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1891 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_71 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1891 'getelementptr' 'pad_img_3_1_addr_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1892 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_72 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1892 'getelementptr' 'pad_img_3_1_addr_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1893 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_73 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1893 'getelementptr' 'pad_img_3_1_addr_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1894 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_74 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1894 'getelementptr' 'pad_img_3_1_addr_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1895 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_75 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1895 'getelementptr' 'pad_img_3_1_addr_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1896 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_69 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1896 'getelementptr' 'pad_img_3_2_addr_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1897 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_70 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1897 'getelementptr' 'pad_img_3_2_addr_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1898 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_71 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1898 'getelementptr' 'pad_img_3_2_addr_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1899 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_72 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1899 'getelementptr' 'pad_img_3_2_addr_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1900 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_73 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1900 'getelementptr' 'pad_img_3_2_addr_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1901 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_74 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1901 'getelementptr' 'pad_img_3_2_addr_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1902 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_75 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1902 'getelementptr' 'pad_img_3_2_addr_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1903 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_69 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1903 'getelementptr' 'pad_img_3_3_addr_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1904 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_70 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1904 'getelementptr' 'pad_img_3_3_addr_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1905 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_71 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1905 'getelementptr' 'pad_img_3_3_addr_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1906 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_72 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1906 'getelementptr' 'pad_img_3_3_addr_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1907 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_73 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1907 'getelementptr' 'pad_img_3_3_addr_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1908 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_74 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1908 'getelementptr' 'pad_img_3_3_addr_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1909 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_75 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1909 'getelementptr' 'pad_img_3_3_addr_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1910 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_69 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1910 'getelementptr' 'pad_img_3_4_addr_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1911 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_70 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1911 'getelementptr' 'pad_img_3_4_addr_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1912 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_71 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1912 'getelementptr' 'pad_img_3_4_addr_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1913 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_72 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1913 'getelementptr' 'pad_img_3_4_addr_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1914 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_73 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1914 'getelementptr' 'pad_img_3_4_addr_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1915 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_74 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1915 'getelementptr' 'pad_img_3_4_addr_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1916 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_75 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1916 'getelementptr' 'pad_img_3_4_addr_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1917 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_69 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1917 'getelementptr' 'pad_img_3_5_addr_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1918 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_70 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1918 'getelementptr' 'pad_img_3_5_addr_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1919 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_71 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1919 'getelementptr' 'pad_img_3_5_addr_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1920 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_72 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1920 'getelementptr' 'pad_img_3_5_addr_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1921 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_73 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1921 'getelementptr' 'pad_img_3_5_addr_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1922 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_74 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1922 'getelementptr' 'pad_img_3_5_addr_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1923 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_75 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1923 'getelementptr' 'pad_img_3_5_addr_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1924 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_69 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1924 'getelementptr' 'pad_img_3_6_addr_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1925 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_70 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1925 'getelementptr' 'pad_img_3_6_addr_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1926 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_71 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1926 'getelementptr' 'pad_img_3_6_addr_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1927 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_72 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1927 'getelementptr' 'pad_img_3_6_addr_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1928 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_73 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1928 'getelementptr' 'pad_img_3_6_addr_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1929 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_74 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1929 'getelementptr' 'pad_img_3_6_addr_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1930 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_75 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1930 'getelementptr' 'pad_img_3_6_addr_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1931 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_69 = load i6 %pad_img_0_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1931 'load' 'pad_img_0_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1932 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_69 = load i6 %pad_img_0_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1932 'load' 'pad_img_0_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1933 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_69 = load i6 %pad_img_0_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1933 'load' 'pad_img_0_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1934 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_69 = load i6 %pad_img_0_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1934 'load' 'pad_img_0_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1935 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_69 = load i6 %pad_img_0_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1935 'load' 'pad_img_0_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1936 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_69 = load i6 %pad_img_0_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1936 'load' 'pad_img_0_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1937 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_69 = load i6 %pad_img_0_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1937 'load' 'pad_img_0_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1938 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_69 = load i6 %pad_img_1_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1938 'load' 'pad_img_1_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1939 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_69 = load i6 %pad_img_1_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1939 'load' 'pad_img_1_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1940 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_69 = load i6 %pad_img_1_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1940 'load' 'pad_img_1_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1941 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_69 = load i6 %pad_img_1_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1941 'load' 'pad_img_1_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1942 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_69 = load i6 %pad_img_1_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1942 'load' 'pad_img_1_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1943 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_69 = load i6 %pad_img_1_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1943 'load' 'pad_img_1_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1944 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_69 = load i6 %pad_img_1_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1944 'load' 'pad_img_1_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1945 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_69 = load i6 %pad_img_2_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1945 'load' 'pad_img_2_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1946 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_69 = load i6 %pad_img_2_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1946 'load' 'pad_img_2_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1947 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_69 = load i6 %pad_img_2_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1947 'load' 'pad_img_2_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1948 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_69 = load i6 %pad_img_2_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1948 'load' 'pad_img_2_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1949 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_69 = load i6 %pad_img_2_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1949 'load' 'pad_img_2_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1950 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_69 = load i6 %pad_img_2_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1950 'load' 'pad_img_2_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1951 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_69 = load i6 %pad_img_2_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1951 'load' 'pad_img_2_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1952 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_69 = load i6 %pad_img_3_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1952 'load' 'pad_img_3_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1953 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_69 = load i6 %pad_img_3_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1953 'load' 'pad_img_3_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1954 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_69 = load i6 %pad_img_3_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1954 'load' 'pad_img_3_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1955 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_69 = load i6 %pad_img_3_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1955 'load' 'pad_img_3_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1956 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_69 = load i6 %pad_img_3_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1956 'load' 'pad_img_3_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1957 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_69 = load i6 %pad_img_3_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1957 'load' 'pad_img_3_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1958 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_69 = load i6 %pad_img_3_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1958 'load' 'pad_img_3_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1959 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_70 = load i6 %pad_img_0_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1959 'load' 'pad_img_0_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1960 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_70 = load i6 %pad_img_0_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1960 'load' 'pad_img_0_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1961 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_70 = load i6 %pad_img_0_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1961 'load' 'pad_img_0_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1962 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_70 = load i6 %pad_img_0_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1962 'load' 'pad_img_0_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1963 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_70 = load i6 %pad_img_0_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1963 'load' 'pad_img_0_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1964 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_70 = load i6 %pad_img_0_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1964 'load' 'pad_img_0_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1965 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_70 = load i6 %pad_img_0_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1965 'load' 'pad_img_0_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1966 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_70 = load i6 %pad_img_1_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1966 'load' 'pad_img_1_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1967 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_70 = load i6 %pad_img_1_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1967 'load' 'pad_img_1_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1968 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_70 = load i6 %pad_img_1_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1968 'load' 'pad_img_1_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1969 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_70 = load i6 %pad_img_1_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1969 'load' 'pad_img_1_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1970 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_70 = load i6 %pad_img_1_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1970 'load' 'pad_img_1_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1971 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_70 = load i6 %pad_img_1_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1971 'load' 'pad_img_1_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1972 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_70 = load i6 %pad_img_1_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1972 'load' 'pad_img_1_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1973 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_70 = load i6 %pad_img_2_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1973 'load' 'pad_img_2_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1974 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_70 = load i6 %pad_img_2_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1974 'load' 'pad_img_2_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1975 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_70 = load i6 %pad_img_2_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1975 'load' 'pad_img_2_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1976 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_70 = load i6 %pad_img_2_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1976 'load' 'pad_img_2_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1977 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_70 = load i6 %pad_img_2_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1977 'load' 'pad_img_2_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1978 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_70 = load i6 %pad_img_2_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1978 'load' 'pad_img_2_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1979 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_70 = load i6 %pad_img_2_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1979 'load' 'pad_img_2_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1980 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_70 = load i6 %pad_img_3_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1980 'load' 'pad_img_3_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1981 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_70 = load i6 %pad_img_3_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1981 'load' 'pad_img_3_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1982 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_70 = load i6 %pad_img_3_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1982 'load' 'pad_img_3_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1983 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_70 = load i6 %pad_img_3_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1983 'load' 'pad_img_3_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1984 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_70 = load i6 %pad_img_3_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1984 'load' 'pad_img_3_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1985 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_70 = load i6 %pad_img_3_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1985 'load' 'pad_img_3_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1986 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_70 = load i6 %pad_img_3_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1986 'load' 'pad_img_3_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1987 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_71 = load i6 %pad_img_0_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1987 'load' 'pad_img_0_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1988 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_71 = load i6 %pad_img_0_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1988 'load' 'pad_img_0_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1989 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_71 = load i6 %pad_img_0_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1989 'load' 'pad_img_0_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1990 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_71 = load i6 %pad_img_0_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1990 'load' 'pad_img_0_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1991 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_71 = load i6 %pad_img_0_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1991 'load' 'pad_img_0_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1992 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_71 = load i6 %pad_img_0_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1992 'load' 'pad_img_0_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1993 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_71 = load i6 %pad_img_0_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1993 'load' 'pad_img_0_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1994 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_71 = load i6 %pad_img_1_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1994 'load' 'pad_img_1_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1995 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_71 = load i6 %pad_img_1_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1995 'load' 'pad_img_1_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1996 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_71 = load i6 %pad_img_1_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1996 'load' 'pad_img_1_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1997 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_71 = load i6 %pad_img_1_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1997 'load' 'pad_img_1_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1998 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_71 = load i6 %pad_img_1_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1998 'load' 'pad_img_1_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 1999 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_71 = load i6 %pad_img_1_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1999 'load' 'pad_img_1_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2000 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_71 = load i6 %pad_img_1_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2000 'load' 'pad_img_1_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2001 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_71 = load i6 %pad_img_2_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2001 'load' 'pad_img_2_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2002 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_71 = load i6 %pad_img_2_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2002 'load' 'pad_img_2_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2003 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_71 = load i6 %pad_img_2_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2003 'load' 'pad_img_2_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2004 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_71 = load i6 %pad_img_2_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2004 'load' 'pad_img_2_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2005 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_71 = load i6 %pad_img_2_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2005 'load' 'pad_img_2_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2006 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_71 = load i6 %pad_img_2_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2006 'load' 'pad_img_2_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2007 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_71 = load i6 %pad_img_2_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2007 'load' 'pad_img_2_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2008 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_71 = load i6 %pad_img_3_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2008 'load' 'pad_img_3_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2009 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_71 = load i6 %pad_img_3_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2009 'load' 'pad_img_3_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2010 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_71 = load i6 %pad_img_3_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2010 'load' 'pad_img_3_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2011 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_71 = load i6 %pad_img_3_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2011 'load' 'pad_img_3_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2012 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_71 = load i6 %pad_img_3_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2012 'load' 'pad_img_3_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2013 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_71 = load i6 %pad_img_3_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2013 'load' 'pad_img_3_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2014 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_71 = load i6 %pad_img_3_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2014 'load' 'pad_img_3_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2015 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_72 = load i6 %pad_img_0_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2015 'load' 'pad_img_0_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2016 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_72 = load i6 %pad_img_0_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2016 'load' 'pad_img_0_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2017 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_72 = load i6 %pad_img_0_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2017 'load' 'pad_img_0_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2018 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_72 = load i6 %pad_img_0_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2018 'load' 'pad_img_0_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2019 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_72 = load i6 %pad_img_0_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2019 'load' 'pad_img_0_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2020 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_72 = load i6 %pad_img_0_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2020 'load' 'pad_img_0_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2021 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_72 = load i6 %pad_img_0_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2021 'load' 'pad_img_0_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2022 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_72 = load i6 %pad_img_1_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2022 'load' 'pad_img_1_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2023 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_72 = load i6 %pad_img_1_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2023 'load' 'pad_img_1_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2024 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_72 = load i6 %pad_img_1_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2024 'load' 'pad_img_1_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2025 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_72 = load i6 %pad_img_1_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2025 'load' 'pad_img_1_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2026 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_72 = load i6 %pad_img_1_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2026 'load' 'pad_img_1_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2027 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_72 = load i6 %pad_img_1_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2027 'load' 'pad_img_1_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2028 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_72 = load i6 %pad_img_1_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2028 'load' 'pad_img_1_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2029 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_72 = load i6 %pad_img_2_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2029 'load' 'pad_img_2_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2030 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_72 = load i6 %pad_img_2_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2030 'load' 'pad_img_2_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2031 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_72 = load i6 %pad_img_2_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2031 'load' 'pad_img_2_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2032 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_72 = load i6 %pad_img_2_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2032 'load' 'pad_img_2_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2033 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_72 = load i6 %pad_img_2_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2033 'load' 'pad_img_2_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2034 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_72 = load i6 %pad_img_2_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2034 'load' 'pad_img_2_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2035 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_72 = load i6 %pad_img_2_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2035 'load' 'pad_img_2_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2036 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_72 = load i6 %pad_img_3_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2036 'load' 'pad_img_3_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2037 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_72 = load i6 %pad_img_3_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2037 'load' 'pad_img_3_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2038 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_72 = load i6 %pad_img_3_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2038 'load' 'pad_img_3_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2039 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_72 = load i6 %pad_img_3_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2039 'load' 'pad_img_3_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2040 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_72 = load i6 %pad_img_3_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2040 'load' 'pad_img_3_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2041 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_72 = load i6 %pad_img_3_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2041 'load' 'pad_img_3_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2042 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_72 = load i6 %pad_img_3_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2042 'load' 'pad_img_3_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2043 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_73 = load i6 %pad_img_0_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2043 'load' 'pad_img_0_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2044 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_73 = load i6 %pad_img_0_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2044 'load' 'pad_img_0_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2045 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_73 = load i6 %pad_img_0_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2045 'load' 'pad_img_0_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2046 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_73 = load i6 %pad_img_0_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2046 'load' 'pad_img_0_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2047 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_73 = load i6 %pad_img_0_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2047 'load' 'pad_img_0_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2048 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_73 = load i6 %pad_img_0_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2048 'load' 'pad_img_0_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2049 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_73 = load i6 %pad_img_0_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2049 'load' 'pad_img_0_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2050 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_73 = load i6 %pad_img_1_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2050 'load' 'pad_img_1_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2051 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_73 = load i6 %pad_img_1_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2051 'load' 'pad_img_1_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2052 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_73 = load i6 %pad_img_1_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2052 'load' 'pad_img_1_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2053 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_73 = load i6 %pad_img_1_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2053 'load' 'pad_img_1_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2054 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_73 = load i6 %pad_img_1_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2054 'load' 'pad_img_1_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2055 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_73 = load i6 %pad_img_1_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2055 'load' 'pad_img_1_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2056 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_73 = load i6 %pad_img_1_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2056 'load' 'pad_img_1_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2057 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_73 = load i6 %pad_img_2_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2057 'load' 'pad_img_2_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2058 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_73 = load i6 %pad_img_2_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2058 'load' 'pad_img_2_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2059 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_73 = load i6 %pad_img_2_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2059 'load' 'pad_img_2_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2060 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_73 = load i6 %pad_img_2_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2060 'load' 'pad_img_2_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2061 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_73 = load i6 %pad_img_2_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2061 'load' 'pad_img_2_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2062 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_73 = load i6 %pad_img_2_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2062 'load' 'pad_img_2_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2063 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_73 = load i6 %pad_img_2_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2063 'load' 'pad_img_2_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2064 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_73 = load i6 %pad_img_3_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2064 'load' 'pad_img_3_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2065 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_73 = load i6 %pad_img_3_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2065 'load' 'pad_img_3_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2066 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_73 = load i6 %pad_img_3_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2066 'load' 'pad_img_3_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2067 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_73 = load i6 %pad_img_3_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2067 'load' 'pad_img_3_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2068 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_73 = load i6 %pad_img_3_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2068 'load' 'pad_img_3_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2069 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_73 = load i6 %pad_img_3_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2069 'load' 'pad_img_3_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2070 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_73 = load i6 %pad_img_3_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2070 'load' 'pad_img_3_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2071 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_74 = load i6 %pad_img_0_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2071 'load' 'pad_img_0_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2072 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_74 = load i6 %pad_img_0_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2072 'load' 'pad_img_0_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2073 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_74 = load i6 %pad_img_0_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2073 'load' 'pad_img_0_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2074 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_74 = load i6 %pad_img_0_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2074 'load' 'pad_img_0_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2075 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_74 = load i6 %pad_img_0_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2075 'load' 'pad_img_0_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2076 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_74 = load i6 %pad_img_0_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2076 'load' 'pad_img_0_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2077 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_74 = load i6 %pad_img_0_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2077 'load' 'pad_img_0_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2078 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_74 = load i6 %pad_img_1_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2078 'load' 'pad_img_1_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2079 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_74 = load i6 %pad_img_1_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2079 'load' 'pad_img_1_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2080 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_74 = load i6 %pad_img_1_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2080 'load' 'pad_img_1_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2081 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_74 = load i6 %pad_img_1_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2081 'load' 'pad_img_1_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2082 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_74 = load i6 %pad_img_1_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2082 'load' 'pad_img_1_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2083 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_74 = load i6 %pad_img_1_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2083 'load' 'pad_img_1_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2084 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_74 = load i6 %pad_img_1_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2084 'load' 'pad_img_1_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2085 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_74 = load i6 %pad_img_2_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2085 'load' 'pad_img_2_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2086 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_74 = load i6 %pad_img_2_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2086 'load' 'pad_img_2_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2087 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_74 = load i6 %pad_img_2_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2087 'load' 'pad_img_2_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2088 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_74 = load i6 %pad_img_2_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2088 'load' 'pad_img_2_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2089 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_74 = load i6 %pad_img_2_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2089 'load' 'pad_img_2_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2090 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_74 = load i6 %pad_img_2_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2090 'load' 'pad_img_2_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2091 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_74 = load i6 %pad_img_2_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2091 'load' 'pad_img_2_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2092 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_74 = load i6 %pad_img_3_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2092 'load' 'pad_img_3_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2093 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_74 = load i6 %pad_img_3_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2093 'load' 'pad_img_3_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2094 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_74 = load i6 %pad_img_3_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2094 'load' 'pad_img_3_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2095 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_74 = load i6 %pad_img_3_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2095 'load' 'pad_img_3_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2096 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_74 = load i6 %pad_img_3_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2096 'load' 'pad_img_3_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2097 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_74 = load i6 %pad_img_3_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2097 'load' 'pad_img_3_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2098 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_74 = load i6 %pad_img_3_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2098 'load' 'pad_img_3_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2099 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_75 = load i6 %pad_img_0_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2099 'load' 'pad_img_0_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2100 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_75 = load i6 %pad_img_0_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2100 'load' 'pad_img_0_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2101 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_75 = load i6 %pad_img_0_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2101 'load' 'pad_img_0_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2102 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_75 = load i6 %pad_img_0_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2102 'load' 'pad_img_0_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2103 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_75 = load i6 %pad_img_0_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2103 'load' 'pad_img_0_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2104 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_75 = load i6 %pad_img_0_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2104 'load' 'pad_img_0_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2105 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_75 = load i6 %pad_img_0_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2105 'load' 'pad_img_0_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2106 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_75 = load i6 %pad_img_1_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2106 'load' 'pad_img_1_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2107 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_75 = load i6 %pad_img_1_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2107 'load' 'pad_img_1_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2108 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_75 = load i6 %pad_img_1_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2108 'load' 'pad_img_1_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2109 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_75 = load i6 %pad_img_1_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2109 'load' 'pad_img_1_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2110 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_75 = load i6 %pad_img_1_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2110 'load' 'pad_img_1_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2111 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_75 = load i6 %pad_img_1_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2111 'load' 'pad_img_1_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2112 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_75 = load i6 %pad_img_1_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2112 'load' 'pad_img_1_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2113 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_75 = load i6 %pad_img_2_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2113 'load' 'pad_img_2_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2114 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_75 = load i6 %pad_img_2_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2114 'load' 'pad_img_2_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2115 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_75 = load i6 %pad_img_2_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2115 'load' 'pad_img_2_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2116 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_75 = load i6 %pad_img_2_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2116 'load' 'pad_img_2_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2117 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_75 = load i6 %pad_img_2_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2117 'load' 'pad_img_2_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2118 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_75 = load i6 %pad_img_2_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2118 'load' 'pad_img_2_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2119 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_75 = load i6 %pad_img_2_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2119 'load' 'pad_img_2_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2120 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_75 = load i6 %pad_img_3_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2120 'load' 'pad_img_3_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2121 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_75 = load i6 %pad_img_3_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2121 'load' 'pad_img_3_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2122 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_75 = load i6 %pad_img_3_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2122 'load' 'pad_img_3_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2123 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_75 = load i6 %pad_img_3_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2123 'load' 'pad_img_3_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2124 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_75 = load i6 %pad_img_3_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2124 'load' 'pad_img_3_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2125 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_75 = load i6 %pad_img_3_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2125 'load' 'pad_img_3_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2126 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_75 = load i6 %pad_img_3_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2126 'load' 'pad_img_3_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2127 [1/1] (1.82ns)   --->   "%add_ln39_152 = add i6 %add_ln39_151, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2127 'add' 'add_ln39_152' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln39_183 = zext i6 %add_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2128 'zext' 'zext_ln39_183' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2129 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_76 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2129 'getelementptr' 'pad_img_0_0_addr_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2130 [1/1] (1.82ns)   --->   "%add_ln39_153 = add i6 %add_ln39_151, i6 %zext_ln39_135" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2130 'add' 'add_ln39_153' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln39_184 = zext i6 %add_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2131 'zext' 'zext_ln39_184' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2132 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_77 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2132 'getelementptr' 'pad_img_0_0_addr_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2133 [1/1] (1.82ns)   --->   "%add_ln39_154 = add i6 %add_ln39_151, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2133 'add' 'add_ln39_154' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln39_185 = zext i6 %add_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2134 'zext' 'zext_ln39_185' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2135 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_78 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2135 'getelementptr' 'pad_img_0_0_addr_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2136 [1/1] (1.82ns)   --->   "%add_ln39_155 = add i6 %add_ln39_151, i6 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2136 'add' 'add_ln39_155' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln39_186 = zext i6 %add_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2137 'zext' 'zext_ln39_186' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2138 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_79 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2138 'getelementptr' 'pad_img_0_0_addr_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2139 [1/1] (1.82ns)   --->   "%add_ln39_156 = add i6 %add_ln39_151, i6 %zext_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2139 'add' 'add_ln39_156' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln39_187 = zext i6 %add_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2140 'zext' 'zext_ln39_187' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2141 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_80 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2141 'getelementptr' 'pad_img_0_0_addr_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2142 [1/1] (1.82ns)   --->   "%add_ln39_157 = add i6 %add_ln39_151, i6 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2142 'add' 'add_ln39_157' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln39_188 = zext i6 %add_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2143 'zext' 'zext_ln39_188' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2144 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_81 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2144 'getelementptr' 'pad_img_0_0_addr_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2145 [1/1] (1.82ns)   --->   "%add_ln39_158 = add i6 %add_ln39_151, i6 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2145 'add' 'add_ln39_158' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2146 [1/1] (0.00ns)   --->   "%zext_ln39_189 = zext i6 %add_ln39_158" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2146 'zext' 'zext_ln39_189' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2147 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_82 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2147 'getelementptr' 'pad_img_0_0_addr_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2148 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_76 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2148 'getelementptr' 'pad_img_0_1_addr_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2149 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_77 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2149 'getelementptr' 'pad_img_0_1_addr_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2150 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_78 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2150 'getelementptr' 'pad_img_0_1_addr_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2151 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_79 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2151 'getelementptr' 'pad_img_0_1_addr_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2152 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_80 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2152 'getelementptr' 'pad_img_0_1_addr_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2153 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_81 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2153 'getelementptr' 'pad_img_0_1_addr_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2154 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_82 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2154 'getelementptr' 'pad_img_0_1_addr_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2155 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_76 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2155 'getelementptr' 'pad_img_0_2_addr_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2156 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_77 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2156 'getelementptr' 'pad_img_0_2_addr_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2157 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_78 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2157 'getelementptr' 'pad_img_0_2_addr_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2158 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_79 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2158 'getelementptr' 'pad_img_0_2_addr_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2159 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_80 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2159 'getelementptr' 'pad_img_0_2_addr_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2160 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_81 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2160 'getelementptr' 'pad_img_0_2_addr_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2161 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_82 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2161 'getelementptr' 'pad_img_0_2_addr_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2162 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_76 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2162 'getelementptr' 'pad_img_0_3_addr_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2163 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_77 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2163 'getelementptr' 'pad_img_0_3_addr_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2164 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_78 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2164 'getelementptr' 'pad_img_0_3_addr_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2165 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_79 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2165 'getelementptr' 'pad_img_0_3_addr_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2166 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_80 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2166 'getelementptr' 'pad_img_0_3_addr_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2167 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_81 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2167 'getelementptr' 'pad_img_0_3_addr_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2168 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_82 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2168 'getelementptr' 'pad_img_0_3_addr_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2169 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_76 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2169 'getelementptr' 'pad_img_0_4_addr_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2170 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_77 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2170 'getelementptr' 'pad_img_0_4_addr_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2171 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_78 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2171 'getelementptr' 'pad_img_0_4_addr_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2172 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_79 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2172 'getelementptr' 'pad_img_0_4_addr_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2173 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_80 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2173 'getelementptr' 'pad_img_0_4_addr_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2174 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_81 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2174 'getelementptr' 'pad_img_0_4_addr_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2175 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_82 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2175 'getelementptr' 'pad_img_0_4_addr_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2176 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_76 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2176 'getelementptr' 'pad_img_0_5_addr_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2177 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_77 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2177 'getelementptr' 'pad_img_0_5_addr_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2178 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_78 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2178 'getelementptr' 'pad_img_0_5_addr_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2179 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_79 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2179 'getelementptr' 'pad_img_0_5_addr_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2180 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_80 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2180 'getelementptr' 'pad_img_0_5_addr_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2181 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_81 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2181 'getelementptr' 'pad_img_0_5_addr_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2182 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_82 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2182 'getelementptr' 'pad_img_0_5_addr_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2183 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_76 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2183 'getelementptr' 'pad_img_0_6_addr_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2184 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_77 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2184 'getelementptr' 'pad_img_0_6_addr_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2185 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_78 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2185 'getelementptr' 'pad_img_0_6_addr_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2186 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_79 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2186 'getelementptr' 'pad_img_0_6_addr_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2187 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_80 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2187 'getelementptr' 'pad_img_0_6_addr_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2188 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_81 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2188 'getelementptr' 'pad_img_0_6_addr_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2189 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_82 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2189 'getelementptr' 'pad_img_0_6_addr_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 0.00>
ST_13 : Operation 2190 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_76 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2190 'getelementptr' 'pad_img_1_0_addr_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2191 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_77 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2191 'getelementptr' 'pad_img_1_0_addr_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2192 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_78 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2192 'getelementptr' 'pad_img_1_0_addr_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2193 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_79 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2193 'getelementptr' 'pad_img_1_0_addr_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2194 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_80 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2194 'getelementptr' 'pad_img_1_0_addr_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2195 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_81 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2195 'getelementptr' 'pad_img_1_0_addr_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2196 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_82 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2196 'getelementptr' 'pad_img_1_0_addr_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2197 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_76 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2197 'getelementptr' 'pad_img_1_1_addr_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2198 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_77 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2198 'getelementptr' 'pad_img_1_1_addr_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2199 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_78 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2199 'getelementptr' 'pad_img_1_1_addr_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2200 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_79 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2200 'getelementptr' 'pad_img_1_1_addr_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2201 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_80 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2201 'getelementptr' 'pad_img_1_1_addr_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2202 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_81 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2202 'getelementptr' 'pad_img_1_1_addr_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2203 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_82 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2203 'getelementptr' 'pad_img_1_1_addr_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2204 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_76 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2204 'getelementptr' 'pad_img_1_2_addr_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2205 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_77 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2205 'getelementptr' 'pad_img_1_2_addr_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2206 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_78 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2206 'getelementptr' 'pad_img_1_2_addr_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2207 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_79 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2207 'getelementptr' 'pad_img_1_2_addr_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2208 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_80 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2208 'getelementptr' 'pad_img_1_2_addr_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2209 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_81 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2209 'getelementptr' 'pad_img_1_2_addr_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2210 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_82 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2210 'getelementptr' 'pad_img_1_2_addr_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2211 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_76 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2211 'getelementptr' 'pad_img_1_3_addr_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2212 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_77 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2212 'getelementptr' 'pad_img_1_3_addr_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2213 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_78 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2213 'getelementptr' 'pad_img_1_3_addr_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2214 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_79 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2214 'getelementptr' 'pad_img_1_3_addr_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2215 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_80 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2215 'getelementptr' 'pad_img_1_3_addr_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2216 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_81 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2216 'getelementptr' 'pad_img_1_3_addr_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2217 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_82 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2217 'getelementptr' 'pad_img_1_3_addr_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2218 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_76 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2218 'getelementptr' 'pad_img_1_4_addr_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2219 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_77 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2219 'getelementptr' 'pad_img_1_4_addr_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2220 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_78 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2220 'getelementptr' 'pad_img_1_4_addr_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2221 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_79 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2221 'getelementptr' 'pad_img_1_4_addr_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2222 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_80 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2222 'getelementptr' 'pad_img_1_4_addr_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2223 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_81 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2223 'getelementptr' 'pad_img_1_4_addr_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2224 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_82 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2224 'getelementptr' 'pad_img_1_4_addr_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2225 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_76 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2225 'getelementptr' 'pad_img_1_5_addr_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2226 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_77 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2226 'getelementptr' 'pad_img_1_5_addr_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2227 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_78 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2227 'getelementptr' 'pad_img_1_5_addr_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2228 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_79 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2228 'getelementptr' 'pad_img_1_5_addr_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2229 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_80 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2229 'getelementptr' 'pad_img_1_5_addr_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2230 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_81 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2230 'getelementptr' 'pad_img_1_5_addr_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2231 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_82 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2231 'getelementptr' 'pad_img_1_5_addr_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2232 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_76 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2232 'getelementptr' 'pad_img_1_6_addr_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2233 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_77 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2233 'getelementptr' 'pad_img_1_6_addr_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2234 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_78 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2234 'getelementptr' 'pad_img_1_6_addr_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2235 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_79 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2235 'getelementptr' 'pad_img_1_6_addr_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2236 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_80 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2236 'getelementptr' 'pad_img_1_6_addr_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2237 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_81 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2237 'getelementptr' 'pad_img_1_6_addr_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2238 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_82 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2238 'getelementptr' 'pad_img_1_6_addr_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2239 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_76 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2239 'getelementptr' 'pad_img_2_0_addr_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2240 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_77 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2240 'getelementptr' 'pad_img_2_0_addr_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2241 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_78 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2241 'getelementptr' 'pad_img_2_0_addr_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2242 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_79 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2242 'getelementptr' 'pad_img_2_0_addr_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2243 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_80 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2243 'getelementptr' 'pad_img_2_0_addr_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2244 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_81 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2244 'getelementptr' 'pad_img_2_0_addr_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2245 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_82 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2245 'getelementptr' 'pad_img_2_0_addr_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2246 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_76 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2246 'getelementptr' 'pad_img_2_1_addr_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2247 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_77 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2247 'getelementptr' 'pad_img_2_1_addr_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2248 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_78 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2248 'getelementptr' 'pad_img_2_1_addr_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2249 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_79 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2249 'getelementptr' 'pad_img_2_1_addr_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2250 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_80 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2250 'getelementptr' 'pad_img_2_1_addr_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2251 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_81 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2251 'getelementptr' 'pad_img_2_1_addr_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2252 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_82 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2252 'getelementptr' 'pad_img_2_1_addr_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2253 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_76 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2253 'getelementptr' 'pad_img_2_2_addr_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2254 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_77 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2254 'getelementptr' 'pad_img_2_2_addr_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2255 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_78 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2255 'getelementptr' 'pad_img_2_2_addr_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2256 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_79 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2256 'getelementptr' 'pad_img_2_2_addr_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2257 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_80 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2257 'getelementptr' 'pad_img_2_2_addr_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2258 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_81 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2258 'getelementptr' 'pad_img_2_2_addr_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2259 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_82 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2259 'getelementptr' 'pad_img_2_2_addr_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2260 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_76 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2260 'getelementptr' 'pad_img_2_3_addr_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2261 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_77 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2261 'getelementptr' 'pad_img_2_3_addr_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2262 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_78 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2262 'getelementptr' 'pad_img_2_3_addr_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2263 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_79 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2263 'getelementptr' 'pad_img_2_3_addr_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2264 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_80 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2264 'getelementptr' 'pad_img_2_3_addr_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2265 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_81 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2265 'getelementptr' 'pad_img_2_3_addr_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2266 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_82 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2266 'getelementptr' 'pad_img_2_3_addr_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2267 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_76 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2267 'getelementptr' 'pad_img_2_4_addr_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2268 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_77 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2268 'getelementptr' 'pad_img_2_4_addr_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2269 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_78 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2269 'getelementptr' 'pad_img_2_4_addr_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2270 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_79 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2270 'getelementptr' 'pad_img_2_4_addr_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2271 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_80 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2271 'getelementptr' 'pad_img_2_4_addr_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2272 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_81 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2272 'getelementptr' 'pad_img_2_4_addr_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2273 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_82 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2273 'getelementptr' 'pad_img_2_4_addr_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2274 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_76 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2274 'getelementptr' 'pad_img_2_5_addr_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2275 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_77 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2275 'getelementptr' 'pad_img_2_5_addr_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2276 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_78 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2276 'getelementptr' 'pad_img_2_5_addr_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2277 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_79 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2277 'getelementptr' 'pad_img_2_5_addr_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2278 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_80 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2278 'getelementptr' 'pad_img_2_5_addr_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2279 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_81 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2279 'getelementptr' 'pad_img_2_5_addr_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2280 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_82 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2280 'getelementptr' 'pad_img_2_5_addr_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2281 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_76 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2281 'getelementptr' 'pad_img_2_6_addr_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2282 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_77 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2282 'getelementptr' 'pad_img_2_6_addr_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2283 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_78 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2283 'getelementptr' 'pad_img_2_6_addr_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2284 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_79 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2284 'getelementptr' 'pad_img_2_6_addr_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2285 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_80 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2285 'getelementptr' 'pad_img_2_6_addr_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2286 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_81 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2286 'getelementptr' 'pad_img_2_6_addr_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2287 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_82 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2287 'getelementptr' 'pad_img_2_6_addr_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2288 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_76 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2288 'getelementptr' 'pad_img_3_0_addr_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2289 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_77 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2289 'getelementptr' 'pad_img_3_0_addr_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2290 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_78 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2290 'getelementptr' 'pad_img_3_0_addr_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2291 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_79 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2291 'getelementptr' 'pad_img_3_0_addr_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2292 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_80 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2292 'getelementptr' 'pad_img_3_0_addr_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2293 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_81 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2293 'getelementptr' 'pad_img_3_0_addr_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2294 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_82 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2294 'getelementptr' 'pad_img_3_0_addr_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2295 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_76 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2295 'getelementptr' 'pad_img_3_1_addr_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2296 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_77 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2296 'getelementptr' 'pad_img_3_1_addr_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2297 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_78 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2297 'getelementptr' 'pad_img_3_1_addr_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2298 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_79 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2298 'getelementptr' 'pad_img_3_1_addr_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2299 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_80 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2299 'getelementptr' 'pad_img_3_1_addr_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2300 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_81 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2300 'getelementptr' 'pad_img_3_1_addr_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2301 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_82 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2301 'getelementptr' 'pad_img_3_1_addr_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2302 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_76 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2302 'getelementptr' 'pad_img_3_2_addr_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2303 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_77 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2303 'getelementptr' 'pad_img_3_2_addr_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2304 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_78 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2304 'getelementptr' 'pad_img_3_2_addr_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2305 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_79 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2305 'getelementptr' 'pad_img_3_2_addr_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2306 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_80 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2306 'getelementptr' 'pad_img_3_2_addr_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2307 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_81 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2307 'getelementptr' 'pad_img_3_2_addr_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2308 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_82 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2308 'getelementptr' 'pad_img_3_2_addr_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2309 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_76 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2309 'getelementptr' 'pad_img_3_3_addr_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2310 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_77 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2310 'getelementptr' 'pad_img_3_3_addr_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2311 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_78 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2311 'getelementptr' 'pad_img_3_3_addr_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2312 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_79 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2312 'getelementptr' 'pad_img_3_3_addr_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2313 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_80 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2313 'getelementptr' 'pad_img_3_3_addr_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2314 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_81 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2314 'getelementptr' 'pad_img_3_3_addr_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2315 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_82 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2315 'getelementptr' 'pad_img_3_3_addr_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2316 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_76 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2316 'getelementptr' 'pad_img_3_4_addr_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2317 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_77 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2317 'getelementptr' 'pad_img_3_4_addr_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2318 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_78 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2318 'getelementptr' 'pad_img_3_4_addr_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2319 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_79 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2319 'getelementptr' 'pad_img_3_4_addr_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2320 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_80 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2320 'getelementptr' 'pad_img_3_4_addr_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2321 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_81 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2321 'getelementptr' 'pad_img_3_4_addr_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2322 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_82 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2322 'getelementptr' 'pad_img_3_4_addr_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2323 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_76 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2323 'getelementptr' 'pad_img_3_5_addr_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2324 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_77 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2324 'getelementptr' 'pad_img_3_5_addr_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2325 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_78 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2325 'getelementptr' 'pad_img_3_5_addr_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2326 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_79 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2326 'getelementptr' 'pad_img_3_5_addr_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2327 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_80 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2327 'getelementptr' 'pad_img_3_5_addr_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2328 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_81 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2328 'getelementptr' 'pad_img_3_5_addr_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2329 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_82 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2329 'getelementptr' 'pad_img_3_5_addr_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2330 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_76 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2330 'getelementptr' 'pad_img_3_6_addr_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2331 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_77 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2331 'getelementptr' 'pad_img_3_6_addr_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2332 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_78 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2332 'getelementptr' 'pad_img_3_6_addr_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2333 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_79 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2333 'getelementptr' 'pad_img_3_6_addr_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2334 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_80 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2334 'getelementptr' 'pad_img_3_6_addr_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2335 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_81 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2335 'getelementptr' 'pad_img_3_6_addr_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2336 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_82 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2336 'getelementptr' 'pad_img_3_6_addr_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2337 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_76 = load i6 %pad_img_0_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2337 'load' 'pad_img_0_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2338 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_76 = load i6 %pad_img_0_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2338 'load' 'pad_img_0_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2339 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_76 = load i6 %pad_img_0_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2339 'load' 'pad_img_0_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2340 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_76 = load i6 %pad_img_0_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2340 'load' 'pad_img_0_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2341 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_76 = load i6 %pad_img_0_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2341 'load' 'pad_img_0_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2342 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_76 = load i6 %pad_img_0_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2342 'load' 'pad_img_0_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2343 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_76 = load i6 %pad_img_0_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2343 'load' 'pad_img_0_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2344 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_76 = load i6 %pad_img_1_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2344 'load' 'pad_img_1_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2345 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_76 = load i6 %pad_img_1_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2345 'load' 'pad_img_1_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2346 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_76 = load i6 %pad_img_1_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2346 'load' 'pad_img_1_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2347 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_76 = load i6 %pad_img_1_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2347 'load' 'pad_img_1_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2348 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_76 = load i6 %pad_img_1_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2348 'load' 'pad_img_1_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2349 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_76 = load i6 %pad_img_1_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2349 'load' 'pad_img_1_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2350 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_76 = load i6 %pad_img_1_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2350 'load' 'pad_img_1_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2351 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_76 = load i6 %pad_img_2_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2351 'load' 'pad_img_2_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2352 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_76 = load i6 %pad_img_2_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2352 'load' 'pad_img_2_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2353 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_76 = load i6 %pad_img_2_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2353 'load' 'pad_img_2_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2354 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_76 = load i6 %pad_img_2_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2354 'load' 'pad_img_2_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2355 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_76 = load i6 %pad_img_2_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2355 'load' 'pad_img_2_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2356 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_76 = load i6 %pad_img_2_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2356 'load' 'pad_img_2_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2357 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_76 = load i6 %pad_img_2_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2357 'load' 'pad_img_2_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2358 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_76 = load i6 %pad_img_3_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2358 'load' 'pad_img_3_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2359 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_76 = load i6 %pad_img_3_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2359 'load' 'pad_img_3_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2360 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_76 = load i6 %pad_img_3_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2360 'load' 'pad_img_3_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2361 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_76 = load i6 %pad_img_3_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2361 'load' 'pad_img_3_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2362 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_76 = load i6 %pad_img_3_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2362 'load' 'pad_img_3_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2363 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_76 = load i6 %pad_img_3_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2363 'load' 'pad_img_3_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2364 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_76 = load i6 %pad_img_3_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2364 'load' 'pad_img_3_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2365 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_77 = load i6 %pad_img_0_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2365 'load' 'pad_img_0_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2366 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_77 = load i6 %pad_img_0_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2366 'load' 'pad_img_0_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2367 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_77 = load i6 %pad_img_0_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2367 'load' 'pad_img_0_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2368 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_77 = load i6 %pad_img_0_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2368 'load' 'pad_img_0_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2369 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_77 = load i6 %pad_img_0_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2369 'load' 'pad_img_0_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2370 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_77 = load i6 %pad_img_0_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2370 'load' 'pad_img_0_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2371 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_77 = load i6 %pad_img_0_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2371 'load' 'pad_img_0_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2372 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_77 = load i6 %pad_img_1_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2372 'load' 'pad_img_1_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2373 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_77 = load i6 %pad_img_1_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2373 'load' 'pad_img_1_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2374 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_77 = load i6 %pad_img_1_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2374 'load' 'pad_img_1_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2375 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_77 = load i6 %pad_img_1_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2375 'load' 'pad_img_1_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2376 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_77 = load i6 %pad_img_1_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2376 'load' 'pad_img_1_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2377 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_77 = load i6 %pad_img_1_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2377 'load' 'pad_img_1_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2378 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_77 = load i6 %pad_img_1_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2378 'load' 'pad_img_1_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2379 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_77 = load i6 %pad_img_2_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2379 'load' 'pad_img_2_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2380 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_77 = load i6 %pad_img_2_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2380 'load' 'pad_img_2_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2381 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_77 = load i6 %pad_img_2_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2381 'load' 'pad_img_2_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2382 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_77 = load i6 %pad_img_2_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2382 'load' 'pad_img_2_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2383 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_77 = load i6 %pad_img_2_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2383 'load' 'pad_img_2_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2384 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_77 = load i6 %pad_img_2_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2384 'load' 'pad_img_2_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2385 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_77 = load i6 %pad_img_2_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2385 'load' 'pad_img_2_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2386 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_77 = load i6 %pad_img_3_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2386 'load' 'pad_img_3_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2387 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_77 = load i6 %pad_img_3_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2387 'load' 'pad_img_3_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2388 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_77 = load i6 %pad_img_3_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2388 'load' 'pad_img_3_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2389 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_77 = load i6 %pad_img_3_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2389 'load' 'pad_img_3_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2390 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_77 = load i6 %pad_img_3_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2390 'load' 'pad_img_3_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2391 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_77 = load i6 %pad_img_3_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2391 'load' 'pad_img_3_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2392 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_77 = load i6 %pad_img_3_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2392 'load' 'pad_img_3_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2393 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_78 = load i6 %pad_img_0_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2393 'load' 'pad_img_0_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2394 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_78 = load i6 %pad_img_0_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2394 'load' 'pad_img_0_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2395 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_78 = load i6 %pad_img_0_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2395 'load' 'pad_img_0_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2396 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_78 = load i6 %pad_img_0_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2396 'load' 'pad_img_0_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2397 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_78 = load i6 %pad_img_0_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2397 'load' 'pad_img_0_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2398 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_78 = load i6 %pad_img_0_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2398 'load' 'pad_img_0_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2399 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_78 = load i6 %pad_img_0_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2399 'load' 'pad_img_0_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2400 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_78 = load i6 %pad_img_1_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2400 'load' 'pad_img_1_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2401 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_78 = load i6 %pad_img_1_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2401 'load' 'pad_img_1_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2402 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_78 = load i6 %pad_img_1_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2402 'load' 'pad_img_1_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2403 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_78 = load i6 %pad_img_1_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2403 'load' 'pad_img_1_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2404 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_78 = load i6 %pad_img_1_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2404 'load' 'pad_img_1_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2405 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_78 = load i6 %pad_img_1_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2405 'load' 'pad_img_1_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2406 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_78 = load i6 %pad_img_1_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2406 'load' 'pad_img_1_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2407 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_78 = load i6 %pad_img_2_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2407 'load' 'pad_img_2_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2408 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_78 = load i6 %pad_img_2_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2408 'load' 'pad_img_2_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2409 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_78 = load i6 %pad_img_2_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2409 'load' 'pad_img_2_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2410 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_78 = load i6 %pad_img_2_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2410 'load' 'pad_img_2_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2411 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_78 = load i6 %pad_img_2_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2411 'load' 'pad_img_2_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2412 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_78 = load i6 %pad_img_2_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2412 'load' 'pad_img_2_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2413 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_78 = load i6 %pad_img_2_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2413 'load' 'pad_img_2_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2414 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_78 = load i6 %pad_img_3_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2414 'load' 'pad_img_3_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2415 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_78 = load i6 %pad_img_3_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2415 'load' 'pad_img_3_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2416 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_78 = load i6 %pad_img_3_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2416 'load' 'pad_img_3_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2417 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_78 = load i6 %pad_img_3_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2417 'load' 'pad_img_3_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2418 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_78 = load i6 %pad_img_3_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2418 'load' 'pad_img_3_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2419 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_78 = load i6 %pad_img_3_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2419 'load' 'pad_img_3_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2420 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_78 = load i6 %pad_img_3_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2420 'load' 'pad_img_3_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2421 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_79 = load i6 %pad_img_0_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2421 'load' 'pad_img_0_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2422 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_79 = load i6 %pad_img_0_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2422 'load' 'pad_img_0_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2423 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_79 = load i6 %pad_img_0_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2423 'load' 'pad_img_0_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2424 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_79 = load i6 %pad_img_0_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2424 'load' 'pad_img_0_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2425 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_79 = load i6 %pad_img_0_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2425 'load' 'pad_img_0_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2426 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_79 = load i6 %pad_img_0_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2426 'load' 'pad_img_0_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2427 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_79 = load i6 %pad_img_0_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2427 'load' 'pad_img_0_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2428 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_79 = load i6 %pad_img_1_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2428 'load' 'pad_img_1_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2429 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_79 = load i6 %pad_img_1_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2429 'load' 'pad_img_1_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2430 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_79 = load i6 %pad_img_1_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2430 'load' 'pad_img_1_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2431 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_79 = load i6 %pad_img_1_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2431 'load' 'pad_img_1_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2432 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_79 = load i6 %pad_img_1_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2432 'load' 'pad_img_1_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2433 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_79 = load i6 %pad_img_1_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2433 'load' 'pad_img_1_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2434 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_79 = load i6 %pad_img_1_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2434 'load' 'pad_img_1_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2435 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_79 = load i6 %pad_img_2_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2435 'load' 'pad_img_2_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2436 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_79 = load i6 %pad_img_2_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2436 'load' 'pad_img_2_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2437 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_79 = load i6 %pad_img_2_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2437 'load' 'pad_img_2_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2438 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_79 = load i6 %pad_img_2_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2438 'load' 'pad_img_2_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2439 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_79 = load i6 %pad_img_2_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2439 'load' 'pad_img_2_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2440 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_79 = load i6 %pad_img_2_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2440 'load' 'pad_img_2_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2441 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_79 = load i6 %pad_img_2_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2441 'load' 'pad_img_2_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2442 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_79 = load i6 %pad_img_3_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2442 'load' 'pad_img_3_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2443 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_79 = load i6 %pad_img_3_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2443 'load' 'pad_img_3_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2444 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_79 = load i6 %pad_img_3_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2444 'load' 'pad_img_3_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2445 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_79 = load i6 %pad_img_3_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2445 'load' 'pad_img_3_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2446 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_79 = load i6 %pad_img_3_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2446 'load' 'pad_img_3_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2447 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_79 = load i6 %pad_img_3_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2447 'load' 'pad_img_3_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2448 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_79 = load i6 %pad_img_3_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2448 'load' 'pad_img_3_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2449 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_80 = load i6 %pad_img_0_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2449 'load' 'pad_img_0_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2450 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_80 = load i6 %pad_img_0_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2450 'load' 'pad_img_0_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2451 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_80 = load i6 %pad_img_0_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2451 'load' 'pad_img_0_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2452 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_80 = load i6 %pad_img_0_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2452 'load' 'pad_img_0_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2453 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_80 = load i6 %pad_img_0_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2453 'load' 'pad_img_0_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2454 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_80 = load i6 %pad_img_0_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2454 'load' 'pad_img_0_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2455 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_80 = load i6 %pad_img_0_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2455 'load' 'pad_img_0_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2456 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_80 = load i6 %pad_img_1_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2456 'load' 'pad_img_1_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2457 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_80 = load i6 %pad_img_1_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2457 'load' 'pad_img_1_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2458 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_80 = load i6 %pad_img_1_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2458 'load' 'pad_img_1_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2459 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_80 = load i6 %pad_img_1_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2459 'load' 'pad_img_1_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2460 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_80 = load i6 %pad_img_1_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2460 'load' 'pad_img_1_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2461 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_80 = load i6 %pad_img_1_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2461 'load' 'pad_img_1_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2462 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_80 = load i6 %pad_img_1_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2462 'load' 'pad_img_1_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2463 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_80 = load i6 %pad_img_2_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2463 'load' 'pad_img_2_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2464 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_80 = load i6 %pad_img_2_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2464 'load' 'pad_img_2_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2465 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_80 = load i6 %pad_img_2_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2465 'load' 'pad_img_2_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2466 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_80 = load i6 %pad_img_2_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2466 'load' 'pad_img_2_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2467 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_80 = load i6 %pad_img_2_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2467 'load' 'pad_img_2_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2468 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_80 = load i6 %pad_img_2_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2468 'load' 'pad_img_2_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2469 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_80 = load i6 %pad_img_2_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2469 'load' 'pad_img_2_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2470 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_80 = load i6 %pad_img_3_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2470 'load' 'pad_img_3_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2471 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_80 = load i6 %pad_img_3_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2471 'load' 'pad_img_3_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2472 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_80 = load i6 %pad_img_3_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2472 'load' 'pad_img_3_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2473 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_80 = load i6 %pad_img_3_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2473 'load' 'pad_img_3_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2474 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_80 = load i6 %pad_img_3_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2474 'load' 'pad_img_3_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2475 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_80 = load i6 %pad_img_3_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2475 'load' 'pad_img_3_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2476 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_80 = load i6 %pad_img_3_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2476 'load' 'pad_img_3_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2477 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_81 = load i6 %pad_img_0_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2477 'load' 'pad_img_0_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2478 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_81 = load i6 %pad_img_0_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2478 'load' 'pad_img_0_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2479 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_81 = load i6 %pad_img_0_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2479 'load' 'pad_img_0_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2480 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_81 = load i6 %pad_img_0_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2480 'load' 'pad_img_0_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2481 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_81 = load i6 %pad_img_0_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2481 'load' 'pad_img_0_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2482 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_81 = load i6 %pad_img_0_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2482 'load' 'pad_img_0_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2483 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_81 = load i6 %pad_img_0_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2483 'load' 'pad_img_0_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2484 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_81 = load i6 %pad_img_1_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2484 'load' 'pad_img_1_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2485 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_81 = load i6 %pad_img_1_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2485 'load' 'pad_img_1_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2486 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_81 = load i6 %pad_img_1_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2486 'load' 'pad_img_1_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2487 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_81 = load i6 %pad_img_1_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2487 'load' 'pad_img_1_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2488 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_81 = load i6 %pad_img_1_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2488 'load' 'pad_img_1_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2489 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_81 = load i6 %pad_img_1_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2489 'load' 'pad_img_1_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2490 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_81 = load i6 %pad_img_1_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2490 'load' 'pad_img_1_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2491 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_81 = load i6 %pad_img_2_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2491 'load' 'pad_img_2_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2492 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_81 = load i6 %pad_img_2_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2492 'load' 'pad_img_2_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2493 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_81 = load i6 %pad_img_2_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2493 'load' 'pad_img_2_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2494 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_81 = load i6 %pad_img_2_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2494 'load' 'pad_img_2_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2495 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_81 = load i6 %pad_img_2_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2495 'load' 'pad_img_2_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2496 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_81 = load i6 %pad_img_2_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2496 'load' 'pad_img_2_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2497 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_81 = load i6 %pad_img_2_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2497 'load' 'pad_img_2_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2498 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_81 = load i6 %pad_img_3_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2498 'load' 'pad_img_3_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2499 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_81 = load i6 %pad_img_3_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2499 'load' 'pad_img_3_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2500 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_81 = load i6 %pad_img_3_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2500 'load' 'pad_img_3_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2501 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_81 = load i6 %pad_img_3_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2501 'load' 'pad_img_3_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2502 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_81 = load i6 %pad_img_3_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2502 'load' 'pad_img_3_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2503 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_81 = load i6 %pad_img_3_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2503 'load' 'pad_img_3_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2504 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_81 = load i6 %pad_img_3_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2504 'load' 'pad_img_3_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2505 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_82 = load i6 %pad_img_0_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2505 'load' 'pad_img_0_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2506 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_82 = load i6 %pad_img_0_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2506 'load' 'pad_img_0_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2507 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_82 = load i6 %pad_img_0_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2507 'load' 'pad_img_0_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2508 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_82 = load i6 %pad_img_0_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2508 'load' 'pad_img_0_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2509 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_82 = load i6 %pad_img_0_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2509 'load' 'pad_img_0_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2510 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_82 = load i6 %pad_img_0_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2510 'load' 'pad_img_0_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2511 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_82 = load i6 %pad_img_0_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2511 'load' 'pad_img_0_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2512 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_82 = load i6 %pad_img_1_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2512 'load' 'pad_img_1_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2513 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_82 = load i6 %pad_img_1_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2513 'load' 'pad_img_1_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2514 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_82 = load i6 %pad_img_1_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2514 'load' 'pad_img_1_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2515 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_82 = load i6 %pad_img_1_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2515 'load' 'pad_img_1_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2516 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_82 = load i6 %pad_img_1_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2516 'load' 'pad_img_1_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2517 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_82 = load i6 %pad_img_1_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2517 'load' 'pad_img_1_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2518 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_82 = load i6 %pad_img_1_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2518 'load' 'pad_img_1_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2519 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_82 = load i6 %pad_img_2_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2519 'load' 'pad_img_2_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2520 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_82 = load i6 %pad_img_2_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2520 'load' 'pad_img_2_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2521 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_82 = load i6 %pad_img_2_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2521 'load' 'pad_img_2_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2522 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_82 = load i6 %pad_img_2_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2522 'load' 'pad_img_2_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2523 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_82 = load i6 %pad_img_2_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2523 'load' 'pad_img_2_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2524 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_82 = load i6 %pad_img_2_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2524 'load' 'pad_img_2_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2525 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_82 = load i6 %pad_img_2_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2525 'load' 'pad_img_2_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2526 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_82 = load i6 %pad_img_3_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2526 'load' 'pad_img_3_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2527 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_82 = load i6 %pad_img_3_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2527 'load' 'pad_img_3_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2528 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_82 = load i6 %pad_img_3_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2528 'load' 'pad_img_3_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2529 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_82 = load i6 %pad_img_3_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2529 'load' 'pad_img_3_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2530 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_82 = load i6 %pad_img_3_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2530 'load' 'pad_img_3_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2531 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_82 = load i6 %pad_img_3_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2531 'load' 'pad_img_3_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2532 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_82 = load i6 %pad_img_3_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2532 'load' 'pad_img_3_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_13 : Operation 2533 [1/10] (4.04ns)   --->   "%urem_ln17_7 = urem i6 %empty_57, i6 9" [CNN_Optimal/src/conv.cpp:17]   --->   Operation 2533 'urem' 'urem_ln17_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.26>
ST_14 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%shl_ln39 = shl i6 %urem_ln17, i6 2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2534 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2535 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln39 = add i6 %shl_ln39, i6 %urem_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2535 'add' 'add_ln39' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2536 [1/1] (1.82ns)   --->   "%add_ln39_112 = add i6 %add_ln39, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2536 'add' 'add_ln39_112' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln39_131 = zext i6 %add_ln39_112" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2537 'zext' 'zext_ln39_131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2538 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_90 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2538 'getelementptr' 'pad_img_0_0_addr_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2539 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_90 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2539 'getelementptr' 'pad_img_0_1_addr_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2540 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_90 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2540 'getelementptr' 'pad_img_0_2_addr_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2541 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_90 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2541 'getelementptr' 'pad_img_0_3_addr_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2542 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_90 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2542 'getelementptr' 'pad_img_0_4_addr_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2543 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_90 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2543 'getelementptr' 'pad_img_0_5_addr_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2544 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_90 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2544 'getelementptr' 'pad_img_0_6_addr_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2545 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_90 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2545 'getelementptr' 'pad_img_1_0_addr_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2546 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_90 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2546 'getelementptr' 'pad_img_1_1_addr_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2547 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_90 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2547 'getelementptr' 'pad_img_1_2_addr_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2548 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_90 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2548 'getelementptr' 'pad_img_1_3_addr_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2549 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_90 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2549 'getelementptr' 'pad_img_1_4_addr_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2550 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_90 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2550 'getelementptr' 'pad_img_1_5_addr_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2551 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_90 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2551 'getelementptr' 'pad_img_1_6_addr_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2552 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_90 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2552 'getelementptr' 'pad_img_2_0_addr_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2553 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_90 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2553 'getelementptr' 'pad_img_2_1_addr_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2554 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_90 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2554 'getelementptr' 'pad_img_2_2_addr_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2555 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_90 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2555 'getelementptr' 'pad_img_2_3_addr_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2556 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_90 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2556 'getelementptr' 'pad_img_2_4_addr_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2557 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_90 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2557 'getelementptr' 'pad_img_2_5_addr_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2558 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_90 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2558 'getelementptr' 'pad_img_2_6_addr_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2559 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_90 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2559 'getelementptr' 'pad_img_3_0_addr_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2560 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_90 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2560 'getelementptr' 'pad_img_3_1_addr_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2561 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_90 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2561 'getelementptr' 'pad_img_3_2_addr_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2562 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_90 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2562 'getelementptr' 'pad_img_3_3_addr_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2563 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_90 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2563 'getelementptr' 'pad_img_3_4_addr_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2564 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_90 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2564 'getelementptr' 'pad_img_3_5_addr_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2565 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_90 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2565 'getelementptr' 'pad_img_3_6_addr_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2566 [1/2] (3.25ns)   --->   "%pad_img_0_0_load = load i6 %pad_img_0_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2566 'load' 'pad_img_0_0_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2567 [1/2] (3.25ns)   --->   "%pad_img_0_1_load = load i6 %pad_img_0_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2567 'load' 'pad_img_0_1_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2568 [1/2] (3.25ns)   --->   "%pad_img_0_2_load = load i6 %pad_img_0_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2568 'load' 'pad_img_0_2_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2569 [1/2] (3.25ns)   --->   "%pad_img_0_3_load = load i6 %pad_img_0_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2569 'load' 'pad_img_0_3_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2570 [1/2] (3.25ns)   --->   "%pad_img_0_4_load = load i6 %pad_img_0_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2570 'load' 'pad_img_0_4_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2571 [1/2] (3.25ns)   --->   "%pad_img_0_5_load = load i6 %pad_img_0_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2571 'load' 'pad_img_0_5_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2572 [1/2] (3.25ns)   --->   "%pad_img_0_6_load = load i6 %pad_img_0_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2572 'load' 'pad_img_0_6_load' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2573 [1/1] (2.18ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_0_0_load, i3 1, i32 %pad_img_0_1_load, i3 2, i32 %pad_img_0_2_load, i3 3, i32 %pad_img_0_3_load, i3 4, i32 %pad_img_0_4_load, i3 5, i32 %pad_img_0_5_load, i3 6, i32 %pad_img_0_6_load, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2573 'sparsemux' 'tmp' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2574 [1/2] (3.25ns)   --->   "%pad_img_1_0_load = load i6 %pad_img_1_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2574 'load' 'pad_img_1_0_load' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2575 [1/2] (3.25ns)   --->   "%pad_img_1_1_load = load i6 %pad_img_1_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2575 'load' 'pad_img_1_1_load' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2576 [1/2] (3.25ns)   --->   "%pad_img_1_2_load = load i6 %pad_img_1_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2576 'load' 'pad_img_1_2_load' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2577 [1/2] (3.25ns)   --->   "%pad_img_1_3_load = load i6 %pad_img_1_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2577 'load' 'pad_img_1_3_load' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2578 [1/2] (3.25ns)   --->   "%pad_img_1_4_load = load i6 %pad_img_1_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2578 'load' 'pad_img_1_4_load' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2579 [1/2] (3.25ns)   --->   "%pad_img_1_5_load = load i6 %pad_img_1_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2579 'load' 'pad_img_1_5_load' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2580 [1/2] (3.25ns)   --->   "%pad_img_1_6_load = load i6 %pad_img_1_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2580 'load' 'pad_img_1_6_load' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2581 [1/1] (2.18ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_1_0_load, i3 1, i32 %pad_img_1_1_load, i3 2, i32 %pad_img_1_2_load, i3 3, i32 %pad_img_1_3_load, i3 4, i32 %pad_img_1_4_load, i3 5, i32 %pad_img_1_5_load, i3 6, i32 %pad_img_1_6_load, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2581 'sparsemux' 'tmp_s' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2582 [1/2] (3.25ns)   --->   "%pad_img_2_0_load = load i6 %pad_img_2_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2582 'load' 'pad_img_2_0_load' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2583 [1/2] (3.25ns)   --->   "%pad_img_2_1_load = load i6 %pad_img_2_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2583 'load' 'pad_img_2_1_load' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2584 [1/2] (3.25ns)   --->   "%pad_img_2_2_load = load i6 %pad_img_2_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2584 'load' 'pad_img_2_2_load' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2585 [1/2] (3.25ns)   --->   "%pad_img_2_3_load = load i6 %pad_img_2_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2585 'load' 'pad_img_2_3_load' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2586 [1/2] (3.25ns)   --->   "%pad_img_2_4_load = load i6 %pad_img_2_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2586 'load' 'pad_img_2_4_load' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2587 [1/2] (3.25ns)   --->   "%pad_img_2_5_load = load i6 %pad_img_2_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2587 'load' 'pad_img_2_5_load' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2588 [1/2] (3.25ns)   --->   "%pad_img_2_6_load = load i6 %pad_img_2_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2588 'load' 'pad_img_2_6_load' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2589 [1/1] (2.18ns)   --->   "%tmp_342 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_2_0_load, i3 1, i32 %pad_img_2_1_load, i3 2, i32 %pad_img_2_2_load, i3 3, i32 %pad_img_2_3_load, i3 4, i32 %pad_img_2_4_load, i3 5, i32 %pad_img_2_5_load, i3 6, i32 %pad_img_2_6_load, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2589 'sparsemux' 'tmp_342' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2590 [1/2] (3.25ns)   --->   "%pad_img_3_0_load = load i6 %pad_img_3_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2590 'load' 'pad_img_3_0_load' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2591 [1/2] (3.25ns)   --->   "%pad_img_3_1_load = load i6 %pad_img_3_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2591 'load' 'pad_img_3_1_load' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2592 [1/2] (3.25ns)   --->   "%pad_img_3_2_load = load i6 %pad_img_3_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2592 'load' 'pad_img_3_2_load' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2593 [1/2] (3.25ns)   --->   "%pad_img_3_3_load = load i6 %pad_img_3_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2593 'load' 'pad_img_3_3_load' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2594 [1/2] (3.25ns)   --->   "%pad_img_3_4_load = load i6 %pad_img_3_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2594 'load' 'pad_img_3_4_load' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2595 [1/2] (3.25ns)   --->   "%pad_img_3_5_load = load i6 %pad_img_3_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2595 'load' 'pad_img_3_5_load' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2596 [1/2] (3.25ns)   --->   "%pad_img_3_6_load = load i6 %pad_img_3_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2596 'load' 'pad_img_3_6_load' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2597 [1/1] (2.18ns)   --->   "%tmp_343 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_3_0_load, i3 1, i32 %pad_img_3_1_load, i3 2, i32 %pad_img_3_2_load, i3 3, i32 %pad_img_3_3_load, i3 4, i32 %pad_img_3_4_load, i3 5, i32 %pad_img_3_5_load, i3 6, i32 %pad_img_3_6_load, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2597 'sparsemux' 'tmp_343' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2598 [1/1] (1.82ns)   --->   "%pixel = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp, i2 1, i32 %tmp_s, i2 2, i32 %tmp_342, i2 3, i32 %tmp_343, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2598 'sparsemux' 'pixel' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2599 [1/1] (1.82ns)   --->   "%add_ln39_116 = add i6 %add_ln39, i6 %zext_ln39_135" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2599 'add' 'add_ln39_116' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln39_137 = zext i6 %add_ln39_116" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2600 'zext' 'zext_ln39_137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2601 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_91 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2601 'getelementptr' 'pad_img_0_0_addr_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2602 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_91 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2602 'getelementptr' 'pad_img_0_1_addr_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2603 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_91 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2603 'getelementptr' 'pad_img_0_2_addr_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2604 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_91 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2604 'getelementptr' 'pad_img_0_3_addr_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2605 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_91 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2605 'getelementptr' 'pad_img_0_4_addr_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2606 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_91 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2606 'getelementptr' 'pad_img_0_5_addr_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2607 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_91 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2607 'getelementptr' 'pad_img_0_6_addr_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2608 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_91 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2608 'getelementptr' 'pad_img_1_0_addr_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2609 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_91 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2609 'getelementptr' 'pad_img_1_1_addr_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2610 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_91 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2610 'getelementptr' 'pad_img_1_2_addr_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2611 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_91 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2611 'getelementptr' 'pad_img_1_3_addr_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2612 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_91 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2612 'getelementptr' 'pad_img_1_4_addr_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2613 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_91 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2613 'getelementptr' 'pad_img_1_5_addr_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2614 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_91 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2614 'getelementptr' 'pad_img_1_6_addr_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2615 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_91 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2615 'getelementptr' 'pad_img_2_0_addr_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2616 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_91 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2616 'getelementptr' 'pad_img_2_1_addr_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2617 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_91 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2617 'getelementptr' 'pad_img_2_2_addr_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2618 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_91 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2618 'getelementptr' 'pad_img_2_3_addr_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2619 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_91 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2619 'getelementptr' 'pad_img_2_4_addr_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2620 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_91 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2620 'getelementptr' 'pad_img_2_5_addr_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2621 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_91 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2621 'getelementptr' 'pad_img_2_6_addr_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2622 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_91 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2622 'getelementptr' 'pad_img_3_0_addr_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2623 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_91 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2623 'getelementptr' 'pad_img_3_1_addr_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2624 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_91 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2624 'getelementptr' 'pad_img_3_2_addr_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2625 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_91 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2625 'getelementptr' 'pad_img_3_3_addr_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2626 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_91 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2626 'getelementptr' 'pad_img_3_4_addr_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2627 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_91 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2627 'getelementptr' 'pad_img_3_5_addr_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2628 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_91 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2628 'getelementptr' 'pad_img_3_6_addr_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2629 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_49 = load i6 %pad_img_0_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2629 'load' 'pad_img_0_0_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2630 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_49 = load i6 %pad_img_0_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2630 'load' 'pad_img_0_1_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2631 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_49 = load i6 %pad_img_0_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2631 'load' 'pad_img_0_2_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2632 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_49 = load i6 %pad_img_0_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2632 'load' 'pad_img_0_3_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2633 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_49 = load i6 %pad_img_0_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2633 'load' 'pad_img_0_4_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2634 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_49 = load i6 %pad_img_0_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2634 'load' 'pad_img_0_5_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2635 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_49 = load i6 %pad_img_0_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2635 'load' 'pad_img_0_6_load_49' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2636 [1/1] (2.18ns)   --->   "%tmp_344 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_0_0_load_49, i3 0, i32 %pad_img_0_1_load_49, i3 1, i32 %pad_img_0_2_load_49, i3 2, i32 %pad_img_0_3_load_49, i3 3, i32 %pad_img_0_4_load_49, i3 4, i32 %pad_img_0_5_load_49, i3 5, i32 %pad_img_0_6_load_49, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2636 'sparsemux' 'tmp_344' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2637 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_49 = load i6 %pad_img_1_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2637 'load' 'pad_img_1_0_load_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2638 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_49 = load i6 %pad_img_1_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2638 'load' 'pad_img_1_1_load_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2639 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_49 = load i6 %pad_img_1_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2639 'load' 'pad_img_1_2_load_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2640 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_49 = load i6 %pad_img_1_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2640 'load' 'pad_img_1_3_load_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2641 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_49 = load i6 %pad_img_1_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2641 'load' 'pad_img_1_4_load_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2642 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_49 = load i6 %pad_img_1_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2642 'load' 'pad_img_1_5_load_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2643 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_49 = load i6 %pad_img_1_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2643 'load' 'pad_img_1_6_load_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2644 [1/1] (2.18ns)   --->   "%tmp_345 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_1_0_load_49, i3 0, i32 %pad_img_1_1_load_49, i3 1, i32 %pad_img_1_2_load_49, i3 2, i32 %pad_img_1_3_load_49, i3 3, i32 %pad_img_1_4_load_49, i3 4, i32 %pad_img_1_5_load_49, i3 5, i32 %pad_img_1_6_load_49, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2644 'sparsemux' 'tmp_345' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2645 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_49 = load i6 %pad_img_2_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2645 'load' 'pad_img_2_0_load_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2646 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_49 = load i6 %pad_img_2_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2646 'load' 'pad_img_2_1_load_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2647 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_49 = load i6 %pad_img_2_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2647 'load' 'pad_img_2_2_load_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2648 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_49 = load i6 %pad_img_2_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2648 'load' 'pad_img_2_3_load_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2649 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_49 = load i6 %pad_img_2_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2649 'load' 'pad_img_2_4_load_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2650 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_49 = load i6 %pad_img_2_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2650 'load' 'pad_img_2_5_load_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2651 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_49 = load i6 %pad_img_2_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2651 'load' 'pad_img_2_6_load_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2652 [1/1] (2.18ns)   --->   "%tmp_346 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_2_0_load_49, i3 0, i32 %pad_img_2_1_load_49, i3 1, i32 %pad_img_2_2_load_49, i3 2, i32 %pad_img_2_3_load_49, i3 3, i32 %pad_img_2_4_load_49, i3 4, i32 %pad_img_2_5_load_49, i3 5, i32 %pad_img_2_6_load_49, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2652 'sparsemux' 'tmp_346' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2653 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_49 = load i6 %pad_img_3_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2653 'load' 'pad_img_3_0_load_49' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2654 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_49 = load i6 %pad_img_3_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2654 'load' 'pad_img_3_1_load_49' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2655 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_49 = load i6 %pad_img_3_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2655 'load' 'pad_img_3_2_load_49' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2656 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_49 = load i6 %pad_img_3_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2656 'load' 'pad_img_3_3_load_49' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2657 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_49 = load i6 %pad_img_3_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2657 'load' 'pad_img_3_4_load_49' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2658 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_49 = load i6 %pad_img_3_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2658 'load' 'pad_img_3_5_load_49' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2659 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_49 = load i6 %pad_img_3_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2659 'load' 'pad_img_3_6_load_49' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2660 [1/1] (2.18ns)   --->   "%tmp_347 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_3_0_load_49, i3 0, i32 %pad_img_3_1_load_49, i3 1, i32 %pad_img_3_2_load_49, i3 2, i32 %pad_img_3_3_load_49, i3 3, i32 %pad_img_3_4_load_49, i3 4, i32 %pad_img_3_5_load_49, i3 5, i32 %pad_img_3_6_load_49, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2660 'sparsemux' 'tmp_347' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2661 [1/1] (1.82ns)   --->   "%pixel_97 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_344, i2 1, i32 %tmp_345, i2 2, i32 %tmp_346, i2 3, i32 %tmp_347, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2661 'sparsemux' 'pixel_97' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2662 [1/1] (1.82ns)   --->   "%add_ln39_118 = add i6 %add_ln39, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2662 'add' 'add_ln39_118' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln39_141 = zext i6 %add_ln39_118" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2663 'zext' 'zext_ln39_141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2664 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_92 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2664 'getelementptr' 'pad_img_0_0_addr_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2665 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_92 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2665 'getelementptr' 'pad_img_0_1_addr_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2666 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_92 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2666 'getelementptr' 'pad_img_0_2_addr_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2667 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_92 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2667 'getelementptr' 'pad_img_0_3_addr_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2668 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_92 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2668 'getelementptr' 'pad_img_0_4_addr_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2669 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_92 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2669 'getelementptr' 'pad_img_0_5_addr_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2670 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_92 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2670 'getelementptr' 'pad_img_0_6_addr_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2671 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_92 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2671 'getelementptr' 'pad_img_1_0_addr_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2672 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_92 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2672 'getelementptr' 'pad_img_1_1_addr_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2673 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_92 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2673 'getelementptr' 'pad_img_1_2_addr_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2674 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_92 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2674 'getelementptr' 'pad_img_1_3_addr_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2675 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_92 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2675 'getelementptr' 'pad_img_1_4_addr_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2676 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_92 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2676 'getelementptr' 'pad_img_1_5_addr_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2677 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_92 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2677 'getelementptr' 'pad_img_1_6_addr_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2678 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_92 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2678 'getelementptr' 'pad_img_2_0_addr_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2679 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_92 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2679 'getelementptr' 'pad_img_2_1_addr_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2680 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_92 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2680 'getelementptr' 'pad_img_2_2_addr_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2681 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_92 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2681 'getelementptr' 'pad_img_2_3_addr_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2682 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_92 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2682 'getelementptr' 'pad_img_2_4_addr_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2683 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_92 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2683 'getelementptr' 'pad_img_2_5_addr_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2684 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_92 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2684 'getelementptr' 'pad_img_2_6_addr_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2685 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_92 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2685 'getelementptr' 'pad_img_3_0_addr_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2686 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_92 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2686 'getelementptr' 'pad_img_3_1_addr_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2687 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_92 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2687 'getelementptr' 'pad_img_3_2_addr_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2688 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_92 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2688 'getelementptr' 'pad_img_3_3_addr_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2689 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_92 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2689 'getelementptr' 'pad_img_3_4_addr_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2690 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_92 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2690 'getelementptr' 'pad_img_3_5_addr_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2691 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_92 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2691 'getelementptr' 'pad_img_3_6_addr_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2692 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_50 = load i6 %pad_img_0_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2692 'load' 'pad_img_0_0_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2693 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_50 = load i6 %pad_img_0_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2693 'load' 'pad_img_0_1_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2694 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_50 = load i6 %pad_img_0_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2694 'load' 'pad_img_0_2_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2695 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_50 = load i6 %pad_img_0_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2695 'load' 'pad_img_0_3_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2696 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_50 = load i6 %pad_img_0_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2696 'load' 'pad_img_0_4_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2697 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_50 = load i6 %pad_img_0_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2697 'load' 'pad_img_0_5_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2698 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_50 = load i6 %pad_img_0_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2698 'load' 'pad_img_0_6_load_50' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2699 [1/1] (2.18ns)   --->   "%tmp_348 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_0_0_load_50, i3 6, i32 %pad_img_0_1_load_50, i3 0, i32 %pad_img_0_2_load_50, i3 1, i32 %pad_img_0_3_load_50, i3 2, i32 %pad_img_0_4_load_50, i3 3, i32 %pad_img_0_5_load_50, i3 4, i32 %pad_img_0_6_load_50, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2699 'sparsemux' 'tmp_348' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2700 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_50 = load i6 %pad_img_1_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2700 'load' 'pad_img_1_0_load_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2701 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_50 = load i6 %pad_img_1_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2701 'load' 'pad_img_1_1_load_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2702 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_50 = load i6 %pad_img_1_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2702 'load' 'pad_img_1_2_load_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2703 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_50 = load i6 %pad_img_1_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2703 'load' 'pad_img_1_3_load_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2704 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_50 = load i6 %pad_img_1_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2704 'load' 'pad_img_1_4_load_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2705 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_50 = load i6 %pad_img_1_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2705 'load' 'pad_img_1_5_load_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2706 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_50 = load i6 %pad_img_1_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2706 'load' 'pad_img_1_6_load_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2707 [1/1] (2.18ns)   --->   "%tmp_349 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_1_0_load_50, i3 6, i32 %pad_img_1_1_load_50, i3 0, i32 %pad_img_1_2_load_50, i3 1, i32 %pad_img_1_3_load_50, i3 2, i32 %pad_img_1_4_load_50, i3 3, i32 %pad_img_1_5_load_50, i3 4, i32 %pad_img_1_6_load_50, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2707 'sparsemux' 'tmp_349' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2708 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_50 = load i6 %pad_img_2_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2708 'load' 'pad_img_2_0_load_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2709 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_50 = load i6 %pad_img_2_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2709 'load' 'pad_img_2_1_load_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2710 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_50 = load i6 %pad_img_2_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2710 'load' 'pad_img_2_2_load_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2711 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_50 = load i6 %pad_img_2_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2711 'load' 'pad_img_2_3_load_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2712 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_50 = load i6 %pad_img_2_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2712 'load' 'pad_img_2_4_load_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2713 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_50 = load i6 %pad_img_2_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2713 'load' 'pad_img_2_5_load_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2714 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_50 = load i6 %pad_img_2_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2714 'load' 'pad_img_2_6_load_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2715 [1/1] (2.18ns)   --->   "%tmp_350 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_2_0_load_50, i3 6, i32 %pad_img_2_1_load_50, i3 0, i32 %pad_img_2_2_load_50, i3 1, i32 %pad_img_2_3_load_50, i3 2, i32 %pad_img_2_4_load_50, i3 3, i32 %pad_img_2_5_load_50, i3 4, i32 %pad_img_2_6_load_50, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2715 'sparsemux' 'tmp_350' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2716 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_50 = load i6 %pad_img_3_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2716 'load' 'pad_img_3_0_load_50' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2717 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_50 = load i6 %pad_img_3_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2717 'load' 'pad_img_3_1_load_50' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2718 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_50 = load i6 %pad_img_3_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2718 'load' 'pad_img_3_2_load_50' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2719 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_50 = load i6 %pad_img_3_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2719 'load' 'pad_img_3_3_load_50' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2720 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_50 = load i6 %pad_img_3_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2720 'load' 'pad_img_3_4_load_50' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2721 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_50 = load i6 %pad_img_3_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2721 'load' 'pad_img_3_5_load_50' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2722 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_50 = load i6 %pad_img_3_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2722 'load' 'pad_img_3_6_load_50' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2723 [1/1] (2.18ns)   --->   "%tmp_351 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_3_0_load_50, i3 6, i32 %pad_img_3_1_load_50, i3 0, i32 %pad_img_3_2_load_50, i3 1, i32 %pad_img_3_3_load_50, i3 2, i32 %pad_img_3_4_load_50, i3 3, i32 %pad_img_3_5_load_50, i3 4, i32 %pad_img_3_6_load_50, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2723 'sparsemux' 'tmp_351' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2724 [1/1] (1.82ns)   --->   "%pixel_98 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_348, i2 1, i32 %tmp_349, i2 2, i32 %tmp_350, i2 3, i32 %tmp_351, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2724 'sparsemux' 'pixel_98' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2725 [1/1] (1.82ns)   --->   "%add_ln39_120 = add i6 %add_ln39, i6 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2725 'add' 'add_ln39_120' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2726 [1/1] (0.00ns)   --->   "%zext_ln39_145 = zext i6 %add_ln39_120" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2726 'zext' 'zext_ln39_145' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2727 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_93 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2727 'getelementptr' 'pad_img_0_0_addr_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2728 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_93 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2728 'getelementptr' 'pad_img_0_1_addr_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2729 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_93 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2729 'getelementptr' 'pad_img_0_2_addr_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2730 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_93 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2730 'getelementptr' 'pad_img_0_3_addr_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2731 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_93 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2731 'getelementptr' 'pad_img_0_4_addr_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2732 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_93 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2732 'getelementptr' 'pad_img_0_5_addr_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2733 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_93 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2733 'getelementptr' 'pad_img_0_6_addr_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2734 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_93 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2734 'getelementptr' 'pad_img_1_0_addr_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2735 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_93 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2735 'getelementptr' 'pad_img_1_1_addr_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2736 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_93 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2736 'getelementptr' 'pad_img_1_2_addr_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2737 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_93 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2737 'getelementptr' 'pad_img_1_3_addr_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2738 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_93 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2738 'getelementptr' 'pad_img_1_4_addr_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2739 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_93 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2739 'getelementptr' 'pad_img_1_5_addr_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2740 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_93 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2740 'getelementptr' 'pad_img_1_6_addr_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2741 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_93 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2741 'getelementptr' 'pad_img_2_0_addr_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2742 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_93 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2742 'getelementptr' 'pad_img_2_1_addr_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2743 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_93 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2743 'getelementptr' 'pad_img_2_2_addr_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2744 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_93 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2744 'getelementptr' 'pad_img_2_3_addr_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2745 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_93 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2745 'getelementptr' 'pad_img_2_4_addr_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2746 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_93 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2746 'getelementptr' 'pad_img_2_5_addr_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2747 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_93 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2747 'getelementptr' 'pad_img_2_6_addr_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2748 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_93 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2748 'getelementptr' 'pad_img_3_0_addr_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2749 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_93 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2749 'getelementptr' 'pad_img_3_1_addr_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2750 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_93 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2750 'getelementptr' 'pad_img_3_2_addr_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2751 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_93 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2751 'getelementptr' 'pad_img_3_3_addr_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2752 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_93 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2752 'getelementptr' 'pad_img_3_4_addr_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2753 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_93 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2753 'getelementptr' 'pad_img_3_5_addr_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2754 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_93 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2754 'getelementptr' 'pad_img_3_6_addr_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2755 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_51 = load i6 %pad_img_0_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2755 'load' 'pad_img_0_0_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2756 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_51 = load i6 %pad_img_0_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2756 'load' 'pad_img_0_1_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2757 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_51 = load i6 %pad_img_0_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2757 'load' 'pad_img_0_2_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2758 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_51 = load i6 %pad_img_0_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2758 'load' 'pad_img_0_3_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2759 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_51 = load i6 %pad_img_0_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2759 'load' 'pad_img_0_4_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2760 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_51 = load i6 %pad_img_0_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2760 'load' 'pad_img_0_5_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2761 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_51 = load i6 %pad_img_0_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2761 'load' 'pad_img_0_6_load_51' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2762 [1/1] (2.18ns)   --->   "%tmp_352 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_0_0_load_51, i3 5, i32 %pad_img_0_1_load_51, i3 6, i32 %pad_img_0_2_load_51, i3 0, i32 %pad_img_0_3_load_51, i3 1, i32 %pad_img_0_4_load_51, i3 2, i32 %pad_img_0_5_load_51, i3 3, i32 %pad_img_0_6_load_51, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2762 'sparsemux' 'tmp_352' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2763 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_51 = load i6 %pad_img_1_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2763 'load' 'pad_img_1_0_load_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2764 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_51 = load i6 %pad_img_1_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2764 'load' 'pad_img_1_1_load_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2765 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_51 = load i6 %pad_img_1_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2765 'load' 'pad_img_1_2_load_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2766 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_51 = load i6 %pad_img_1_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2766 'load' 'pad_img_1_3_load_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2767 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_51 = load i6 %pad_img_1_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2767 'load' 'pad_img_1_4_load_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2768 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_51 = load i6 %pad_img_1_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2768 'load' 'pad_img_1_5_load_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2769 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_51 = load i6 %pad_img_1_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2769 'load' 'pad_img_1_6_load_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2770 [1/1] (2.18ns)   --->   "%tmp_353 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_1_0_load_51, i3 5, i32 %pad_img_1_1_load_51, i3 6, i32 %pad_img_1_2_load_51, i3 0, i32 %pad_img_1_3_load_51, i3 1, i32 %pad_img_1_4_load_51, i3 2, i32 %pad_img_1_5_load_51, i3 3, i32 %pad_img_1_6_load_51, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2770 'sparsemux' 'tmp_353' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2771 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_51 = load i6 %pad_img_2_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2771 'load' 'pad_img_2_0_load_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2772 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_51 = load i6 %pad_img_2_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2772 'load' 'pad_img_2_1_load_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2773 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_51 = load i6 %pad_img_2_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2773 'load' 'pad_img_2_2_load_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2774 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_51 = load i6 %pad_img_2_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2774 'load' 'pad_img_2_3_load_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2775 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_51 = load i6 %pad_img_2_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2775 'load' 'pad_img_2_4_load_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2776 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_51 = load i6 %pad_img_2_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2776 'load' 'pad_img_2_5_load_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2777 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_51 = load i6 %pad_img_2_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2777 'load' 'pad_img_2_6_load_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2778 [1/1] (2.18ns)   --->   "%tmp_354 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_2_0_load_51, i3 5, i32 %pad_img_2_1_load_51, i3 6, i32 %pad_img_2_2_load_51, i3 0, i32 %pad_img_2_3_load_51, i3 1, i32 %pad_img_2_4_load_51, i3 2, i32 %pad_img_2_5_load_51, i3 3, i32 %pad_img_2_6_load_51, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2778 'sparsemux' 'tmp_354' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2779 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_51 = load i6 %pad_img_3_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2779 'load' 'pad_img_3_0_load_51' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2780 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_51 = load i6 %pad_img_3_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2780 'load' 'pad_img_3_1_load_51' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2781 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_51 = load i6 %pad_img_3_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2781 'load' 'pad_img_3_2_load_51' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2782 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_51 = load i6 %pad_img_3_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2782 'load' 'pad_img_3_3_load_51' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2783 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_51 = load i6 %pad_img_3_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2783 'load' 'pad_img_3_4_load_51' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2784 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_51 = load i6 %pad_img_3_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2784 'load' 'pad_img_3_5_load_51' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2785 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_51 = load i6 %pad_img_3_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2785 'load' 'pad_img_3_6_load_51' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2786 [1/1] (2.18ns)   --->   "%tmp_355 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_3_0_load_51, i3 5, i32 %pad_img_3_1_load_51, i3 6, i32 %pad_img_3_2_load_51, i3 0, i32 %pad_img_3_3_load_51, i3 1, i32 %pad_img_3_4_load_51, i3 2, i32 %pad_img_3_5_load_51, i3 3, i32 %pad_img_3_6_load_51, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2786 'sparsemux' 'tmp_355' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2787 [1/1] (1.82ns)   --->   "%pixel_99 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_352, i2 1, i32 %tmp_353, i2 2, i32 %tmp_354, i2 3, i32 %tmp_355, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2787 'sparsemux' 'pixel_99' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2788 [1/1] (1.82ns)   --->   "%add_ln39_122 = add i6 %add_ln39, i6 %zext_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2788 'add' 'add_ln39_122' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln39_149 = zext i6 %add_ln39_122" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2789 'zext' 'zext_ln39_149' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2790 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_94 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2790 'getelementptr' 'pad_img_0_0_addr_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2791 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_94 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2791 'getelementptr' 'pad_img_0_1_addr_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2792 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_94 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2792 'getelementptr' 'pad_img_0_2_addr_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2793 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_94 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2793 'getelementptr' 'pad_img_0_3_addr_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2794 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_94 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2794 'getelementptr' 'pad_img_0_4_addr_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2795 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_94 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2795 'getelementptr' 'pad_img_0_5_addr_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2796 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_94 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2796 'getelementptr' 'pad_img_0_6_addr_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2797 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_94 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2797 'getelementptr' 'pad_img_1_0_addr_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2798 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_94 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2798 'getelementptr' 'pad_img_1_1_addr_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2799 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_94 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2799 'getelementptr' 'pad_img_1_2_addr_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2800 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_94 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2800 'getelementptr' 'pad_img_1_3_addr_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2801 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_94 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2801 'getelementptr' 'pad_img_1_4_addr_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2802 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_94 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2802 'getelementptr' 'pad_img_1_5_addr_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2803 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_94 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2803 'getelementptr' 'pad_img_1_6_addr_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2804 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_94 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2804 'getelementptr' 'pad_img_2_0_addr_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2805 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_94 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2805 'getelementptr' 'pad_img_2_1_addr_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2806 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_94 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2806 'getelementptr' 'pad_img_2_2_addr_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2807 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_94 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2807 'getelementptr' 'pad_img_2_3_addr_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2808 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_94 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2808 'getelementptr' 'pad_img_2_4_addr_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2809 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_94 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2809 'getelementptr' 'pad_img_2_5_addr_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2810 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_94 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2810 'getelementptr' 'pad_img_2_6_addr_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2811 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_94 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2811 'getelementptr' 'pad_img_3_0_addr_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2812 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_94 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2812 'getelementptr' 'pad_img_3_1_addr_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2813 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_94 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2813 'getelementptr' 'pad_img_3_2_addr_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2814 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_94 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2814 'getelementptr' 'pad_img_3_3_addr_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2815 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_94 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2815 'getelementptr' 'pad_img_3_4_addr_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2816 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_94 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2816 'getelementptr' 'pad_img_3_5_addr_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2817 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_94 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2817 'getelementptr' 'pad_img_3_6_addr_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2818 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_52 = load i6 %pad_img_0_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2818 'load' 'pad_img_0_0_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2819 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_52 = load i6 %pad_img_0_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2819 'load' 'pad_img_0_1_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2820 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_52 = load i6 %pad_img_0_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2820 'load' 'pad_img_0_2_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2821 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_52 = load i6 %pad_img_0_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2821 'load' 'pad_img_0_3_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2822 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_52 = load i6 %pad_img_0_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2822 'load' 'pad_img_0_4_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2823 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_52 = load i6 %pad_img_0_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2823 'load' 'pad_img_0_5_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2824 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_52 = load i6 %pad_img_0_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2824 'load' 'pad_img_0_6_load_52' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2825 [1/1] (2.18ns)   --->   "%tmp_356 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_0_0_load_52, i3 4, i32 %pad_img_0_1_load_52, i3 5, i32 %pad_img_0_2_load_52, i3 6, i32 %pad_img_0_3_load_52, i3 0, i32 %pad_img_0_4_load_52, i3 1, i32 %pad_img_0_5_load_52, i3 2, i32 %pad_img_0_6_load_52, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2825 'sparsemux' 'tmp_356' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2826 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_52 = load i6 %pad_img_1_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2826 'load' 'pad_img_1_0_load_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2827 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_52 = load i6 %pad_img_1_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2827 'load' 'pad_img_1_1_load_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2828 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_52 = load i6 %pad_img_1_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2828 'load' 'pad_img_1_2_load_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2829 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_52 = load i6 %pad_img_1_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2829 'load' 'pad_img_1_3_load_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2830 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_52 = load i6 %pad_img_1_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2830 'load' 'pad_img_1_4_load_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2831 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_52 = load i6 %pad_img_1_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2831 'load' 'pad_img_1_5_load_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2832 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_52 = load i6 %pad_img_1_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2832 'load' 'pad_img_1_6_load_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2833 [1/1] (2.18ns)   --->   "%tmp_357 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_1_0_load_52, i3 4, i32 %pad_img_1_1_load_52, i3 5, i32 %pad_img_1_2_load_52, i3 6, i32 %pad_img_1_3_load_52, i3 0, i32 %pad_img_1_4_load_52, i3 1, i32 %pad_img_1_5_load_52, i3 2, i32 %pad_img_1_6_load_52, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2833 'sparsemux' 'tmp_357' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2834 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_52 = load i6 %pad_img_2_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2834 'load' 'pad_img_2_0_load_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2835 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_52 = load i6 %pad_img_2_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2835 'load' 'pad_img_2_1_load_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2836 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_52 = load i6 %pad_img_2_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2836 'load' 'pad_img_2_2_load_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2837 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_52 = load i6 %pad_img_2_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2837 'load' 'pad_img_2_3_load_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2838 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_52 = load i6 %pad_img_2_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2838 'load' 'pad_img_2_4_load_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2839 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_52 = load i6 %pad_img_2_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2839 'load' 'pad_img_2_5_load_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2840 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_52 = load i6 %pad_img_2_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2840 'load' 'pad_img_2_6_load_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2841 [1/1] (2.18ns)   --->   "%tmp_358 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_2_0_load_52, i3 4, i32 %pad_img_2_1_load_52, i3 5, i32 %pad_img_2_2_load_52, i3 6, i32 %pad_img_2_3_load_52, i3 0, i32 %pad_img_2_4_load_52, i3 1, i32 %pad_img_2_5_load_52, i3 2, i32 %pad_img_2_6_load_52, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2841 'sparsemux' 'tmp_358' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2842 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_52 = load i6 %pad_img_3_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2842 'load' 'pad_img_3_0_load_52' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2843 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_52 = load i6 %pad_img_3_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2843 'load' 'pad_img_3_1_load_52' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2844 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_52 = load i6 %pad_img_3_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2844 'load' 'pad_img_3_2_load_52' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2845 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_52 = load i6 %pad_img_3_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2845 'load' 'pad_img_3_3_load_52' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2846 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_52 = load i6 %pad_img_3_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2846 'load' 'pad_img_3_4_load_52' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2847 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_52 = load i6 %pad_img_3_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2847 'load' 'pad_img_3_5_load_52' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2848 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_52 = load i6 %pad_img_3_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2848 'load' 'pad_img_3_6_load_52' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2849 [1/1] (2.18ns)   --->   "%tmp_359 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_3_0_load_52, i3 4, i32 %pad_img_3_1_load_52, i3 5, i32 %pad_img_3_2_load_52, i3 6, i32 %pad_img_3_3_load_52, i3 0, i32 %pad_img_3_4_load_52, i3 1, i32 %pad_img_3_5_load_52, i3 2, i32 %pad_img_3_6_load_52, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2849 'sparsemux' 'tmp_359' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2850 [1/1] (1.82ns)   --->   "%pixel_100 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_356, i2 1, i32 %tmp_357, i2 2, i32 %tmp_358, i2 3, i32 %tmp_359, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2850 'sparsemux' 'pixel_100' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2851 [1/1] (1.82ns)   --->   "%add_ln39_124 = add i6 %add_ln39, i6 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2851 'add' 'add_ln39_124' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln39_153 = zext i6 %add_ln39_124" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2852 'zext' 'zext_ln39_153' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2853 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_95 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2853 'getelementptr' 'pad_img_0_0_addr_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2854 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_95 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2854 'getelementptr' 'pad_img_0_1_addr_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2855 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_95 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2855 'getelementptr' 'pad_img_0_2_addr_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2856 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_95 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2856 'getelementptr' 'pad_img_0_3_addr_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2857 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_95 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2857 'getelementptr' 'pad_img_0_4_addr_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2858 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_95 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2858 'getelementptr' 'pad_img_0_5_addr_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2859 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_95 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2859 'getelementptr' 'pad_img_0_6_addr_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2860 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_95 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2860 'getelementptr' 'pad_img_1_0_addr_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2861 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_95 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2861 'getelementptr' 'pad_img_1_1_addr_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2862 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_95 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2862 'getelementptr' 'pad_img_1_2_addr_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2863 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_95 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2863 'getelementptr' 'pad_img_1_3_addr_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2864 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_95 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2864 'getelementptr' 'pad_img_1_4_addr_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2865 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_95 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2865 'getelementptr' 'pad_img_1_5_addr_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2866 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_95 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2866 'getelementptr' 'pad_img_1_6_addr_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2867 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_95 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2867 'getelementptr' 'pad_img_2_0_addr_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2868 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_95 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2868 'getelementptr' 'pad_img_2_1_addr_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2869 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_95 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2869 'getelementptr' 'pad_img_2_2_addr_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2870 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_95 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2870 'getelementptr' 'pad_img_2_3_addr_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2871 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_95 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2871 'getelementptr' 'pad_img_2_4_addr_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2872 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_95 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2872 'getelementptr' 'pad_img_2_5_addr_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2873 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_95 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2873 'getelementptr' 'pad_img_2_6_addr_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2874 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_95 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2874 'getelementptr' 'pad_img_3_0_addr_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2875 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_95 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2875 'getelementptr' 'pad_img_3_1_addr_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2876 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_95 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2876 'getelementptr' 'pad_img_3_2_addr_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2877 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_95 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2877 'getelementptr' 'pad_img_3_3_addr_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2878 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_95 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2878 'getelementptr' 'pad_img_3_4_addr_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2879 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_95 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2879 'getelementptr' 'pad_img_3_5_addr_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2880 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_95 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2880 'getelementptr' 'pad_img_3_6_addr_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2881 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_53 = load i6 %pad_img_0_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2881 'load' 'pad_img_0_0_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2882 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_53 = load i6 %pad_img_0_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2882 'load' 'pad_img_0_1_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2883 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_53 = load i6 %pad_img_0_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2883 'load' 'pad_img_0_2_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2884 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_53 = load i6 %pad_img_0_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2884 'load' 'pad_img_0_3_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2885 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_53 = load i6 %pad_img_0_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2885 'load' 'pad_img_0_4_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2886 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_53 = load i6 %pad_img_0_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2886 'load' 'pad_img_0_5_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2887 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_53 = load i6 %pad_img_0_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2887 'load' 'pad_img_0_6_load_53' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2888 [1/1] (2.18ns)   --->   "%tmp_360 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_0_0_load_53, i3 3, i32 %pad_img_0_1_load_53, i3 4, i32 %pad_img_0_2_load_53, i3 5, i32 %pad_img_0_3_load_53, i3 6, i32 %pad_img_0_4_load_53, i3 0, i32 %pad_img_0_5_load_53, i3 1, i32 %pad_img_0_6_load_53, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2888 'sparsemux' 'tmp_360' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2889 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_53 = load i6 %pad_img_1_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2889 'load' 'pad_img_1_0_load_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2890 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_53 = load i6 %pad_img_1_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2890 'load' 'pad_img_1_1_load_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2891 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_53 = load i6 %pad_img_1_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2891 'load' 'pad_img_1_2_load_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2892 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_53 = load i6 %pad_img_1_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2892 'load' 'pad_img_1_3_load_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2893 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_53 = load i6 %pad_img_1_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2893 'load' 'pad_img_1_4_load_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2894 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_53 = load i6 %pad_img_1_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2894 'load' 'pad_img_1_5_load_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2895 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_53 = load i6 %pad_img_1_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2895 'load' 'pad_img_1_6_load_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2896 [1/1] (2.18ns)   --->   "%tmp_361 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_1_0_load_53, i3 3, i32 %pad_img_1_1_load_53, i3 4, i32 %pad_img_1_2_load_53, i3 5, i32 %pad_img_1_3_load_53, i3 6, i32 %pad_img_1_4_load_53, i3 0, i32 %pad_img_1_5_load_53, i3 1, i32 %pad_img_1_6_load_53, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2896 'sparsemux' 'tmp_361' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2897 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_53 = load i6 %pad_img_2_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2897 'load' 'pad_img_2_0_load_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2898 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_53 = load i6 %pad_img_2_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2898 'load' 'pad_img_2_1_load_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2899 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_53 = load i6 %pad_img_2_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2899 'load' 'pad_img_2_2_load_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2900 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_53 = load i6 %pad_img_2_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2900 'load' 'pad_img_2_3_load_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2901 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_53 = load i6 %pad_img_2_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2901 'load' 'pad_img_2_4_load_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2902 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_53 = load i6 %pad_img_2_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2902 'load' 'pad_img_2_5_load_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2903 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_53 = load i6 %pad_img_2_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2903 'load' 'pad_img_2_6_load_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2904 [1/1] (2.18ns)   --->   "%tmp_362 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_2_0_load_53, i3 3, i32 %pad_img_2_1_load_53, i3 4, i32 %pad_img_2_2_load_53, i3 5, i32 %pad_img_2_3_load_53, i3 6, i32 %pad_img_2_4_load_53, i3 0, i32 %pad_img_2_5_load_53, i3 1, i32 %pad_img_2_6_load_53, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2904 'sparsemux' 'tmp_362' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2905 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_53 = load i6 %pad_img_3_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2905 'load' 'pad_img_3_0_load_53' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2906 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_53 = load i6 %pad_img_3_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2906 'load' 'pad_img_3_1_load_53' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2907 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_53 = load i6 %pad_img_3_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2907 'load' 'pad_img_3_2_load_53' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2908 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_53 = load i6 %pad_img_3_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2908 'load' 'pad_img_3_3_load_53' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2909 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_53 = load i6 %pad_img_3_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2909 'load' 'pad_img_3_4_load_53' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2910 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_53 = load i6 %pad_img_3_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2910 'load' 'pad_img_3_5_load_53' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2911 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_53 = load i6 %pad_img_3_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2911 'load' 'pad_img_3_6_load_53' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2912 [1/1] (2.18ns)   --->   "%tmp_363 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_3_0_load_53, i3 3, i32 %pad_img_3_1_load_53, i3 4, i32 %pad_img_3_2_load_53, i3 5, i32 %pad_img_3_3_load_53, i3 6, i32 %pad_img_3_4_load_53, i3 0, i32 %pad_img_3_5_load_53, i3 1, i32 %pad_img_3_6_load_53, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2912 'sparsemux' 'tmp_363' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2913 [1/1] (1.82ns)   --->   "%pixel_101 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_360, i2 1, i32 %tmp_361, i2 2, i32 %tmp_362, i2 3, i32 %tmp_363, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2913 'sparsemux' 'pixel_101' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2914 [1/1] (1.82ns)   --->   "%add_ln39_126 = add i6 %add_ln39, i6 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2914 'add' 'add_ln39_126' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2915 [1/1] (0.00ns)   --->   "%zext_ln39_157 = zext i6 %add_ln39_126" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2915 'zext' 'zext_ln39_157' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2916 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_96 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2916 'getelementptr' 'pad_img_0_0_addr_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2917 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_96 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2917 'getelementptr' 'pad_img_0_1_addr_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2918 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_96 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2918 'getelementptr' 'pad_img_0_2_addr_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2919 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_96 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2919 'getelementptr' 'pad_img_0_3_addr_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2920 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_96 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2920 'getelementptr' 'pad_img_0_4_addr_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2921 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_96 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2921 'getelementptr' 'pad_img_0_5_addr_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2922 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_96 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2922 'getelementptr' 'pad_img_0_6_addr_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 0.00>
ST_14 : Operation 2923 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_96 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2923 'getelementptr' 'pad_img_1_0_addr_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2924 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_96 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2924 'getelementptr' 'pad_img_1_1_addr_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2925 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_96 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2925 'getelementptr' 'pad_img_1_2_addr_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2926 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_96 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2926 'getelementptr' 'pad_img_1_3_addr_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2927 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_96 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2927 'getelementptr' 'pad_img_1_4_addr_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2928 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_96 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2928 'getelementptr' 'pad_img_1_5_addr_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2929 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_96 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2929 'getelementptr' 'pad_img_1_6_addr_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 0.00>
ST_14 : Operation 2930 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_96 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2930 'getelementptr' 'pad_img_2_0_addr_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2931 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_96 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2931 'getelementptr' 'pad_img_2_1_addr_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2932 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_96 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2932 'getelementptr' 'pad_img_2_2_addr_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2933 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_96 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2933 'getelementptr' 'pad_img_2_3_addr_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2934 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_96 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2934 'getelementptr' 'pad_img_2_4_addr_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2935 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_96 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2935 'getelementptr' 'pad_img_2_5_addr_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2936 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_96 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2936 'getelementptr' 'pad_img_2_6_addr_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 0.00>
ST_14 : Operation 2937 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_96 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2937 'getelementptr' 'pad_img_3_0_addr_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2938 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_96 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2938 'getelementptr' 'pad_img_3_1_addr_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2939 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_96 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2939 'getelementptr' 'pad_img_3_2_addr_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2940 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_96 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2940 'getelementptr' 'pad_img_3_3_addr_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2941 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_96 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2941 'getelementptr' 'pad_img_3_4_addr_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2942 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_96 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2942 'getelementptr' 'pad_img_3_5_addr_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2943 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_96 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2943 'getelementptr' 'pad_img_3_6_addr_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 0.00>
ST_14 : Operation 2944 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_54 = load i6 %pad_img_0_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2944 'load' 'pad_img_0_0_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2945 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_54 = load i6 %pad_img_0_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2945 'load' 'pad_img_0_1_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2946 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_54 = load i6 %pad_img_0_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2946 'load' 'pad_img_0_2_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2947 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_54 = load i6 %pad_img_0_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2947 'load' 'pad_img_0_3_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2948 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_54 = load i6 %pad_img_0_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2948 'load' 'pad_img_0_4_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2949 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_54 = load i6 %pad_img_0_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2949 'load' 'pad_img_0_5_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2950 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_54 = load i6 %pad_img_0_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2950 'load' 'pad_img_0_6_load_54' <Predicate = (trunc_ln == 0 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2951 [1/1] (2.18ns)   --->   "%tmp_364 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_0_0_load_54, i3 2, i32 %pad_img_0_1_load_54, i3 3, i32 %pad_img_0_2_load_54, i3 4, i32 %pad_img_0_3_load_54, i3 5, i32 %pad_img_0_4_load_54, i3 6, i32 %pad_img_0_5_load_54, i3 0, i32 %pad_img_0_6_load_54, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2951 'sparsemux' 'tmp_364' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2952 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_54 = load i6 %pad_img_1_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2952 'load' 'pad_img_1_0_load_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2953 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_54 = load i6 %pad_img_1_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2953 'load' 'pad_img_1_1_load_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2954 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_54 = load i6 %pad_img_1_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2954 'load' 'pad_img_1_2_load_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2955 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_54 = load i6 %pad_img_1_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2955 'load' 'pad_img_1_3_load_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2956 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_54 = load i6 %pad_img_1_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2956 'load' 'pad_img_1_4_load_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2957 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_54 = load i6 %pad_img_1_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2957 'load' 'pad_img_1_5_load_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2958 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_54 = load i6 %pad_img_1_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2958 'load' 'pad_img_1_6_load_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2959 [1/1] (2.18ns)   --->   "%tmp_365 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_1_0_load_54, i3 2, i32 %pad_img_1_1_load_54, i3 3, i32 %pad_img_1_2_load_54, i3 4, i32 %pad_img_1_3_load_54, i3 5, i32 %pad_img_1_4_load_54, i3 6, i32 %pad_img_1_5_load_54, i3 0, i32 %pad_img_1_6_load_54, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2959 'sparsemux' 'tmp_365' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2960 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_54 = load i6 %pad_img_2_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2960 'load' 'pad_img_2_0_load_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2961 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_54 = load i6 %pad_img_2_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2961 'load' 'pad_img_2_1_load_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2962 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_54 = load i6 %pad_img_2_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2962 'load' 'pad_img_2_2_load_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2963 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_54 = load i6 %pad_img_2_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2963 'load' 'pad_img_2_3_load_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2964 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_54 = load i6 %pad_img_2_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2964 'load' 'pad_img_2_4_load_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2965 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_54 = load i6 %pad_img_2_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2965 'load' 'pad_img_2_5_load_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2966 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_54 = load i6 %pad_img_2_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2966 'load' 'pad_img_2_6_load_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2967 [1/1] (2.18ns)   --->   "%tmp_366 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_2_0_load_54, i3 2, i32 %pad_img_2_1_load_54, i3 3, i32 %pad_img_2_2_load_54, i3 4, i32 %pad_img_2_3_load_54, i3 5, i32 %pad_img_2_4_load_54, i3 6, i32 %pad_img_2_5_load_54, i3 0, i32 %pad_img_2_6_load_54, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2967 'sparsemux' 'tmp_366' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2968 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_54 = load i6 %pad_img_3_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2968 'load' 'pad_img_3_0_load_54' <Predicate = (trunc_ln17 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2969 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_54 = load i6 %pad_img_3_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2969 'load' 'pad_img_3_1_load_54' <Predicate = (trunc_ln17 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2970 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_54 = load i6 %pad_img_3_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2970 'load' 'pad_img_3_2_load_54' <Predicate = (trunc_ln17 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2971 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_54 = load i6 %pad_img_3_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2971 'load' 'pad_img_3_3_load_54' <Predicate = (trunc_ln17 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2972 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_54 = load i6 %pad_img_3_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2972 'load' 'pad_img_3_4_load_54' <Predicate = (trunc_ln17 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2973 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_54 = load i6 %pad_img_3_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2973 'load' 'pad_img_3_5_load_54' <Predicate = (trunc_ln17 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2974 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_54 = load i6 %pad_img_3_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2974 'load' 'pad_img_3_6_load_54' <Predicate = (trunc_ln17 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2975 [1/1] (2.18ns)   --->   "%tmp_367 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_3_0_load_54, i3 2, i32 %pad_img_3_1_load_54, i3 3, i32 %pad_img_3_2_load_54, i3 4, i32 %pad_img_3_3_load_54, i3 5, i32 %pad_img_3_4_load_54, i3 6, i32 %pad_img_3_5_load_54, i3 0, i32 %pad_img_3_6_load_54, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2975 'sparsemux' 'tmp_367' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2976 [1/1] (1.82ns)   --->   "%pixel_102 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_364, i2 1, i32 %tmp_365, i2 2, i32 %tmp_366, i2 3, i32 %tmp_367, i32 <undef>, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2976 'sparsemux' 'pixel_102' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2977 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_55 = load i6 %pad_img_0_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2977 'load' 'pad_img_0_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2978 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_55 = load i6 %pad_img_0_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2978 'load' 'pad_img_0_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2979 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_55 = load i6 %pad_img_0_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2979 'load' 'pad_img_0_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2980 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_55 = load i6 %pad_img_0_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2980 'load' 'pad_img_0_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2981 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_55 = load i6 %pad_img_0_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2981 'load' 'pad_img_0_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2982 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_55 = load i6 %pad_img_0_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2982 'load' 'pad_img_0_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2983 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_55 = load i6 %pad_img_0_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2983 'load' 'pad_img_0_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2984 [1/1] (2.18ns)   --->   "%tmp_368 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_0_0_load_55, i3 1, i32 %pad_img_0_1_load_55, i3 2, i32 %pad_img_0_2_load_55, i3 3, i32 %pad_img_0_3_load_55, i3 4, i32 %pad_img_0_4_load_55, i3 5, i32 %pad_img_0_5_load_55, i3 6, i32 %pad_img_0_6_load_55, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2984 'sparsemux' 'tmp_368' <Predicate = (trunc_ln17_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2985 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_55 = load i6 %pad_img_1_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2985 'load' 'pad_img_1_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2986 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_55 = load i6 %pad_img_1_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2986 'load' 'pad_img_1_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2987 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_55 = load i6 %pad_img_1_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2987 'load' 'pad_img_1_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2988 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_55 = load i6 %pad_img_1_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2988 'load' 'pad_img_1_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2989 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_55 = load i6 %pad_img_1_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2989 'load' 'pad_img_1_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2990 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_55 = load i6 %pad_img_1_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2990 'load' 'pad_img_1_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2991 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_55 = load i6 %pad_img_1_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2991 'load' 'pad_img_1_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2992 [1/1] (2.18ns)   --->   "%tmp_369 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_1_0_load_55, i3 1, i32 %pad_img_1_1_load_55, i3 2, i32 %pad_img_1_2_load_55, i3 3, i32 %pad_img_1_3_load_55, i3 4, i32 %pad_img_1_4_load_55, i3 5, i32 %pad_img_1_5_load_55, i3 6, i32 %pad_img_1_6_load_55, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2992 'sparsemux' 'tmp_369' <Predicate = (trunc_ln17_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2993 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_55 = load i6 %pad_img_2_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2993 'load' 'pad_img_2_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2994 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_55 = load i6 %pad_img_2_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2994 'load' 'pad_img_2_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2995 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_55 = load i6 %pad_img_2_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2995 'load' 'pad_img_2_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2996 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_55 = load i6 %pad_img_2_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2996 'load' 'pad_img_2_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2997 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_55 = load i6 %pad_img_2_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2997 'load' 'pad_img_2_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2998 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_55 = load i6 %pad_img_2_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2998 'load' 'pad_img_2_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 2999 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_55 = load i6 %pad_img_2_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2999 'load' 'pad_img_2_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3000 [1/1] (2.18ns)   --->   "%tmp_370 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_2_0_load_55, i3 1, i32 %pad_img_2_1_load_55, i3 2, i32 %pad_img_2_2_load_55, i3 3, i32 %pad_img_2_3_load_55, i3 4, i32 %pad_img_2_4_load_55, i3 5, i32 %pad_img_2_5_load_55, i3 6, i32 %pad_img_2_6_load_55, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3000 'sparsemux' 'tmp_370' <Predicate = (trunc_ln17_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3001 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_55 = load i6 %pad_img_3_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3001 'load' 'pad_img_3_0_load_55' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3002 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_55 = load i6 %pad_img_3_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3002 'load' 'pad_img_3_1_load_55' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3003 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_55 = load i6 %pad_img_3_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3003 'load' 'pad_img_3_2_load_55' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3004 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_55 = load i6 %pad_img_3_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3004 'load' 'pad_img_3_3_load_55' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3005 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_55 = load i6 %pad_img_3_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3005 'load' 'pad_img_3_4_load_55' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3006 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_55 = load i6 %pad_img_3_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3006 'load' 'pad_img_3_5_load_55' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3007 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_55 = load i6 %pad_img_3_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3007 'load' 'pad_img_3_6_load_55' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3008 [1/1] (2.18ns)   --->   "%tmp_371 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_3_0_load_55, i3 1, i32 %pad_img_3_1_load_55, i3 2, i32 %pad_img_3_2_load_55, i3 3, i32 %pad_img_3_3_load_55, i3 4, i32 %pad_img_3_4_load_55, i3 5, i32 %pad_img_3_5_load_55, i3 6, i32 %pad_img_3_6_load_55, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3008 'sparsemux' 'tmp_371' <Predicate = (trunc_ln17_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3009 [1/1] (1.82ns)   --->   "%pixel_103 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_368, i2 1, i32 %tmp_369, i2 2, i32 %tmp_370, i2 3, i32 %tmp_371, i32 <undef>, i2 %trunc_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3009 'sparsemux' 'pixel_103' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3010 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_56 = load i6 %pad_img_0_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3010 'load' 'pad_img_0_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3011 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_56 = load i6 %pad_img_0_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3011 'load' 'pad_img_0_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3012 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_56 = load i6 %pad_img_0_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3012 'load' 'pad_img_0_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3013 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_56 = load i6 %pad_img_0_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3013 'load' 'pad_img_0_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3014 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_56 = load i6 %pad_img_0_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3014 'load' 'pad_img_0_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3015 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_56 = load i6 %pad_img_0_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3015 'load' 'pad_img_0_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3016 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_56 = load i6 %pad_img_0_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3016 'load' 'pad_img_0_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3017 [1/1] (2.18ns)   --->   "%tmp_372 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_0_0_load_56, i3 0, i32 %pad_img_0_1_load_56, i3 1, i32 %pad_img_0_2_load_56, i3 2, i32 %pad_img_0_3_load_56, i3 3, i32 %pad_img_0_4_load_56, i3 4, i32 %pad_img_0_5_load_56, i3 5, i32 %pad_img_0_6_load_56, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3017 'sparsemux' 'tmp_372' <Predicate = (trunc_ln17_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3018 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_56 = load i6 %pad_img_1_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3018 'load' 'pad_img_1_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3019 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_56 = load i6 %pad_img_1_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3019 'load' 'pad_img_1_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3020 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_56 = load i6 %pad_img_1_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3020 'load' 'pad_img_1_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3021 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_56 = load i6 %pad_img_1_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3021 'load' 'pad_img_1_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3022 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_56 = load i6 %pad_img_1_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3022 'load' 'pad_img_1_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3023 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_56 = load i6 %pad_img_1_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3023 'load' 'pad_img_1_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3024 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_56 = load i6 %pad_img_1_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3024 'load' 'pad_img_1_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3025 [1/1] (2.18ns)   --->   "%tmp_373 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_1_0_load_56, i3 0, i32 %pad_img_1_1_load_56, i3 1, i32 %pad_img_1_2_load_56, i3 2, i32 %pad_img_1_3_load_56, i3 3, i32 %pad_img_1_4_load_56, i3 4, i32 %pad_img_1_5_load_56, i3 5, i32 %pad_img_1_6_load_56, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3025 'sparsemux' 'tmp_373' <Predicate = (trunc_ln17_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3026 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_56 = load i6 %pad_img_2_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3026 'load' 'pad_img_2_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3027 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_56 = load i6 %pad_img_2_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3027 'load' 'pad_img_2_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3028 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_56 = load i6 %pad_img_2_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3028 'load' 'pad_img_2_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3029 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_56 = load i6 %pad_img_2_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3029 'load' 'pad_img_2_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3030 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_56 = load i6 %pad_img_2_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3030 'load' 'pad_img_2_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3031 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_56 = load i6 %pad_img_2_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3031 'load' 'pad_img_2_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3032 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_56 = load i6 %pad_img_2_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3032 'load' 'pad_img_2_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3033 [1/1] (2.18ns)   --->   "%tmp_374 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_2_0_load_56, i3 0, i32 %pad_img_2_1_load_56, i3 1, i32 %pad_img_2_2_load_56, i3 2, i32 %pad_img_2_3_load_56, i3 3, i32 %pad_img_2_4_load_56, i3 4, i32 %pad_img_2_5_load_56, i3 5, i32 %pad_img_2_6_load_56, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3033 'sparsemux' 'tmp_374' <Predicate = (trunc_ln17_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3034 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_56 = load i6 %pad_img_3_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3034 'load' 'pad_img_3_0_load_56' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3035 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_56 = load i6 %pad_img_3_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3035 'load' 'pad_img_3_1_load_56' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3036 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_56 = load i6 %pad_img_3_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3036 'load' 'pad_img_3_2_load_56' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3037 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_56 = load i6 %pad_img_3_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3037 'load' 'pad_img_3_3_load_56' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3038 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_56 = load i6 %pad_img_3_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3038 'load' 'pad_img_3_4_load_56' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3039 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_56 = load i6 %pad_img_3_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3039 'load' 'pad_img_3_5_load_56' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3040 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_56 = load i6 %pad_img_3_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3040 'load' 'pad_img_3_6_load_56' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3041 [1/1] (2.18ns)   --->   "%tmp_375 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_3_0_load_56, i3 0, i32 %pad_img_3_1_load_56, i3 1, i32 %pad_img_3_2_load_56, i3 2, i32 %pad_img_3_3_load_56, i3 3, i32 %pad_img_3_4_load_56, i3 4, i32 %pad_img_3_5_load_56, i3 5, i32 %pad_img_3_6_load_56, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3041 'sparsemux' 'tmp_375' <Predicate = (trunc_ln17_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3042 [1/1] (1.82ns)   --->   "%pixel_104 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_372, i2 1, i32 %tmp_373, i2 2, i32 %tmp_374, i2 3, i32 %tmp_375, i32 <undef>, i2 %trunc_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3042 'sparsemux' 'pixel_104' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3043 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_57 = load i6 %pad_img_0_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3043 'load' 'pad_img_0_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3044 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_57 = load i6 %pad_img_0_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3044 'load' 'pad_img_0_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3045 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_57 = load i6 %pad_img_0_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3045 'load' 'pad_img_0_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3046 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_57 = load i6 %pad_img_0_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3046 'load' 'pad_img_0_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3047 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_57 = load i6 %pad_img_0_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3047 'load' 'pad_img_0_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3048 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_57 = load i6 %pad_img_0_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3048 'load' 'pad_img_0_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3049 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_57 = load i6 %pad_img_0_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3049 'load' 'pad_img_0_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3050 [1/1] (2.18ns)   --->   "%tmp_376 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_0_0_load_57, i3 6, i32 %pad_img_0_1_load_57, i3 0, i32 %pad_img_0_2_load_57, i3 1, i32 %pad_img_0_3_load_57, i3 2, i32 %pad_img_0_4_load_57, i3 3, i32 %pad_img_0_5_load_57, i3 4, i32 %pad_img_0_6_load_57, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3050 'sparsemux' 'tmp_376' <Predicate = (trunc_ln17_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3051 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_57 = load i6 %pad_img_1_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3051 'load' 'pad_img_1_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3052 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_57 = load i6 %pad_img_1_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3052 'load' 'pad_img_1_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3053 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_57 = load i6 %pad_img_1_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3053 'load' 'pad_img_1_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3054 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_57 = load i6 %pad_img_1_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3054 'load' 'pad_img_1_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3055 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_57 = load i6 %pad_img_1_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3055 'load' 'pad_img_1_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3056 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_57 = load i6 %pad_img_1_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3056 'load' 'pad_img_1_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3057 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_57 = load i6 %pad_img_1_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3057 'load' 'pad_img_1_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3058 [1/1] (2.18ns)   --->   "%tmp_377 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_1_0_load_57, i3 6, i32 %pad_img_1_1_load_57, i3 0, i32 %pad_img_1_2_load_57, i3 1, i32 %pad_img_1_3_load_57, i3 2, i32 %pad_img_1_4_load_57, i3 3, i32 %pad_img_1_5_load_57, i3 4, i32 %pad_img_1_6_load_57, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3058 'sparsemux' 'tmp_377' <Predicate = (trunc_ln17_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3059 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_57 = load i6 %pad_img_2_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3059 'load' 'pad_img_2_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3060 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_57 = load i6 %pad_img_2_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3060 'load' 'pad_img_2_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3061 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_57 = load i6 %pad_img_2_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3061 'load' 'pad_img_2_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3062 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_57 = load i6 %pad_img_2_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3062 'load' 'pad_img_2_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3063 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_57 = load i6 %pad_img_2_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3063 'load' 'pad_img_2_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3064 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_57 = load i6 %pad_img_2_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3064 'load' 'pad_img_2_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3065 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_57 = load i6 %pad_img_2_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3065 'load' 'pad_img_2_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3066 [1/1] (2.18ns)   --->   "%tmp_378 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_2_0_load_57, i3 6, i32 %pad_img_2_1_load_57, i3 0, i32 %pad_img_2_2_load_57, i3 1, i32 %pad_img_2_3_load_57, i3 2, i32 %pad_img_2_4_load_57, i3 3, i32 %pad_img_2_5_load_57, i3 4, i32 %pad_img_2_6_load_57, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3066 'sparsemux' 'tmp_378' <Predicate = (trunc_ln17_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3067 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_57 = load i6 %pad_img_3_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3067 'load' 'pad_img_3_0_load_57' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3068 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_57 = load i6 %pad_img_3_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3068 'load' 'pad_img_3_1_load_57' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3069 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_57 = load i6 %pad_img_3_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3069 'load' 'pad_img_3_2_load_57' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3070 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_57 = load i6 %pad_img_3_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3070 'load' 'pad_img_3_3_load_57' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3071 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_57 = load i6 %pad_img_3_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3071 'load' 'pad_img_3_4_load_57' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3072 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_57 = load i6 %pad_img_3_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3072 'load' 'pad_img_3_5_load_57' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3073 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_57 = load i6 %pad_img_3_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3073 'load' 'pad_img_3_6_load_57' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3074 [1/1] (2.18ns)   --->   "%tmp_379 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_3_0_load_57, i3 6, i32 %pad_img_3_1_load_57, i3 0, i32 %pad_img_3_2_load_57, i3 1, i32 %pad_img_3_3_load_57, i3 2, i32 %pad_img_3_4_load_57, i3 3, i32 %pad_img_3_5_load_57, i3 4, i32 %pad_img_3_6_load_57, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3074 'sparsemux' 'tmp_379' <Predicate = (trunc_ln17_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3075 [1/1] (1.82ns)   --->   "%pixel_105 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_376, i2 1, i32 %tmp_377, i2 2, i32 %tmp_378, i2 3, i32 %tmp_379, i32 <undef>, i2 %trunc_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3075 'sparsemux' 'pixel_105' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3076 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_58 = load i6 %pad_img_0_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3076 'load' 'pad_img_0_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3077 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_58 = load i6 %pad_img_0_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3077 'load' 'pad_img_0_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3078 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_58 = load i6 %pad_img_0_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3078 'load' 'pad_img_0_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3079 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_58 = load i6 %pad_img_0_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3079 'load' 'pad_img_0_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3080 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_58 = load i6 %pad_img_0_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3080 'load' 'pad_img_0_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3081 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_58 = load i6 %pad_img_0_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3081 'load' 'pad_img_0_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3082 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_58 = load i6 %pad_img_0_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3082 'load' 'pad_img_0_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3083 [1/1] (2.18ns)   --->   "%tmp_380 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_0_0_load_58, i3 5, i32 %pad_img_0_1_load_58, i3 6, i32 %pad_img_0_2_load_58, i3 0, i32 %pad_img_0_3_load_58, i3 1, i32 %pad_img_0_4_load_58, i3 2, i32 %pad_img_0_5_load_58, i3 3, i32 %pad_img_0_6_load_58, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3083 'sparsemux' 'tmp_380' <Predicate = (trunc_ln17_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3084 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_58 = load i6 %pad_img_1_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3084 'load' 'pad_img_1_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3085 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_58 = load i6 %pad_img_1_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3085 'load' 'pad_img_1_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3086 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_58 = load i6 %pad_img_1_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3086 'load' 'pad_img_1_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3087 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_58 = load i6 %pad_img_1_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3087 'load' 'pad_img_1_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3088 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_58 = load i6 %pad_img_1_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3088 'load' 'pad_img_1_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3089 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_58 = load i6 %pad_img_1_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3089 'load' 'pad_img_1_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3090 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_58 = load i6 %pad_img_1_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3090 'load' 'pad_img_1_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3091 [1/1] (2.18ns)   --->   "%tmp_381 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_1_0_load_58, i3 5, i32 %pad_img_1_1_load_58, i3 6, i32 %pad_img_1_2_load_58, i3 0, i32 %pad_img_1_3_load_58, i3 1, i32 %pad_img_1_4_load_58, i3 2, i32 %pad_img_1_5_load_58, i3 3, i32 %pad_img_1_6_load_58, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3091 'sparsemux' 'tmp_381' <Predicate = (trunc_ln17_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3092 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_58 = load i6 %pad_img_2_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3092 'load' 'pad_img_2_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3093 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_58 = load i6 %pad_img_2_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3093 'load' 'pad_img_2_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3094 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_58 = load i6 %pad_img_2_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3094 'load' 'pad_img_2_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3095 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_58 = load i6 %pad_img_2_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3095 'load' 'pad_img_2_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3096 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_58 = load i6 %pad_img_2_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3096 'load' 'pad_img_2_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3097 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_58 = load i6 %pad_img_2_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3097 'load' 'pad_img_2_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3098 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_58 = load i6 %pad_img_2_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3098 'load' 'pad_img_2_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3099 [1/1] (2.18ns)   --->   "%tmp_382 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_2_0_load_58, i3 5, i32 %pad_img_2_1_load_58, i3 6, i32 %pad_img_2_2_load_58, i3 0, i32 %pad_img_2_3_load_58, i3 1, i32 %pad_img_2_4_load_58, i3 2, i32 %pad_img_2_5_load_58, i3 3, i32 %pad_img_2_6_load_58, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3099 'sparsemux' 'tmp_382' <Predicate = (trunc_ln17_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3100 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_58 = load i6 %pad_img_3_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3100 'load' 'pad_img_3_0_load_58' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3101 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_58 = load i6 %pad_img_3_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3101 'load' 'pad_img_3_1_load_58' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3102 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_58 = load i6 %pad_img_3_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3102 'load' 'pad_img_3_2_load_58' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3103 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_58 = load i6 %pad_img_3_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3103 'load' 'pad_img_3_3_load_58' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3104 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_58 = load i6 %pad_img_3_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3104 'load' 'pad_img_3_4_load_58' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3105 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_58 = load i6 %pad_img_3_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3105 'load' 'pad_img_3_5_load_58' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3106 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_58 = load i6 %pad_img_3_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3106 'load' 'pad_img_3_6_load_58' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3107 [1/1] (2.18ns)   --->   "%tmp_383 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_3_0_load_58, i3 5, i32 %pad_img_3_1_load_58, i3 6, i32 %pad_img_3_2_load_58, i3 0, i32 %pad_img_3_3_load_58, i3 1, i32 %pad_img_3_4_load_58, i3 2, i32 %pad_img_3_5_load_58, i3 3, i32 %pad_img_3_6_load_58, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3107 'sparsemux' 'tmp_383' <Predicate = (trunc_ln17_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3108 [1/1] (1.82ns)   --->   "%pixel_106 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_380, i2 1, i32 %tmp_381, i2 2, i32 %tmp_382, i2 3, i32 %tmp_383, i32 <undef>, i2 %trunc_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3108 'sparsemux' 'pixel_106' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3109 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_59 = load i6 %pad_img_0_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3109 'load' 'pad_img_0_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3110 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_59 = load i6 %pad_img_0_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3110 'load' 'pad_img_0_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3111 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_59 = load i6 %pad_img_0_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3111 'load' 'pad_img_0_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3112 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_59 = load i6 %pad_img_0_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3112 'load' 'pad_img_0_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3113 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_59 = load i6 %pad_img_0_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3113 'load' 'pad_img_0_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3114 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_59 = load i6 %pad_img_0_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3114 'load' 'pad_img_0_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3115 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_59 = load i6 %pad_img_0_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3115 'load' 'pad_img_0_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3116 [1/1] (2.18ns)   --->   "%tmp_384 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_0_0_load_59, i3 4, i32 %pad_img_0_1_load_59, i3 5, i32 %pad_img_0_2_load_59, i3 6, i32 %pad_img_0_3_load_59, i3 0, i32 %pad_img_0_4_load_59, i3 1, i32 %pad_img_0_5_load_59, i3 2, i32 %pad_img_0_6_load_59, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3116 'sparsemux' 'tmp_384' <Predicate = (trunc_ln17_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3117 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_59 = load i6 %pad_img_1_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3117 'load' 'pad_img_1_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3118 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_59 = load i6 %pad_img_1_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3118 'load' 'pad_img_1_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3119 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_59 = load i6 %pad_img_1_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3119 'load' 'pad_img_1_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3120 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_59 = load i6 %pad_img_1_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3120 'load' 'pad_img_1_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3121 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_59 = load i6 %pad_img_1_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3121 'load' 'pad_img_1_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3122 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_59 = load i6 %pad_img_1_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3122 'load' 'pad_img_1_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3123 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_59 = load i6 %pad_img_1_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3123 'load' 'pad_img_1_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3124 [1/1] (2.18ns)   --->   "%tmp_385 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_1_0_load_59, i3 4, i32 %pad_img_1_1_load_59, i3 5, i32 %pad_img_1_2_load_59, i3 6, i32 %pad_img_1_3_load_59, i3 0, i32 %pad_img_1_4_load_59, i3 1, i32 %pad_img_1_5_load_59, i3 2, i32 %pad_img_1_6_load_59, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3124 'sparsemux' 'tmp_385' <Predicate = (trunc_ln17_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3125 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_59 = load i6 %pad_img_2_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3125 'load' 'pad_img_2_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3126 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_59 = load i6 %pad_img_2_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3126 'load' 'pad_img_2_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3127 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_59 = load i6 %pad_img_2_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3127 'load' 'pad_img_2_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3128 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_59 = load i6 %pad_img_2_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3128 'load' 'pad_img_2_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3129 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_59 = load i6 %pad_img_2_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3129 'load' 'pad_img_2_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3130 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_59 = load i6 %pad_img_2_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3130 'load' 'pad_img_2_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3131 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_59 = load i6 %pad_img_2_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3131 'load' 'pad_img_2_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3132 [1/1] (2.18ns)   --->   "%tmp_386 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_2_0_load_59, i3 4, i32 %pad_img_2_1_load_59, i3 5, i32 %pad_img_2_2_load_59, i3 6, i32 %pad_img_2_3_load_59, i3 0, i32 %pad_img_2_4_load_59, i3 1, i32 %pad_img_2_5_load_59, i3 2, i32 %pad_img_2_6_load_59, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3132 'sparsemux' 'tmp_386' <Predicate = (trunc_ln17_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3133 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_59 = load i6 %pad_img_3_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3133 'load' 'pad_img_3_0_load_59' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3134 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_59 = load i6 %pad_img_3_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3134 'load' 'pad_img_3_1_load_59' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3135 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_59 = load i6 %pad_img_3_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3135 'load' 'pad_img_3_2_load_59' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3136 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_59 = load i6 %pad_img_3_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3136 'load' 'pad_img_3_3_load_59' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3137 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_59 = load i6 %pad_img_3_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3137 'load' 'pad_img_3_4_load_59' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3138 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_59 = load i6 %pad_img_3_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3138 'load' 'pad_img_3_5_load_59' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3139 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_59 = load i6 %pad_img_3_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3139 'load' 'pad_img_3_6_load_59' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3140 [1/1] (2.18ns)   --->   "%tmp_387 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_3_0_load_59, i3 4, i32 %pad_img_3_1_load_59, i3 5, i32 %pad_img_3_2_load_59, i3 6, i32 %pad_img_3_3_load_59, i3 0, i32 %pad_img_3_4_load_59, i3 1, i32 %pad_img_3_5_load_59, i3 2, i32 %pad_img_3_6_load_59, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3140 'sparsemux' 'tmp_387' <Predicate = (trunc_ln17_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3141 [1/1] (1.82ns)   --->   "%pixel_107 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_384, i2 1, i32 %tmp_385, i2 2, i32 %tmp_386, i2 3, i32 %tmp_387, i32 <undef>, i2 %trunc_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3141 'sparsemux' 'pixel_107' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3142 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_60 = load i6 %pad_img_0_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3142 'load' 'pad_img_0_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3143 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_60 = load i6 %pad_img_0_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3143 'load' 'pad_img_0_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3144 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_60 = load i6 %pad_img_0_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3144 'load' 'pad_img_0_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3145 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_60 = load i6 %pad_img_0_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3145 'load' 'pad_img_0_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3146 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_60 = load i6 %pad_img_0_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3146 'load' 'pad_img_0_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3147 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_60 = load i6 %pad_img_0_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3147 'load' 'pad_img_0_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3148 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_60 = load i6 %pad_img_0_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3148 'load' 'pad_img_0_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3149 [1/1] (2.18ns)   --->   "%tmp_388 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_0_0_load_60, i3 3, i32 %pad_img_0_1_load_60, i3 4, i32 %pad_img_0_2_load_60, i3 5, i32 %pad_img_0_3_load_60, i3 6, i32 %pad_img_0_4_load_60, i3 0, i32 %pad_img_0_5_load_60, i3 1, i32 %pad_img_0_6_load_60, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3149 'sparsemux' 'tmp_388' <Predicate = (trunc_ln17_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3150 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_60 = load i6 %pad_img_1_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3150 'load' 'pad_img_1_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3151 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_60 = load i6 %pad_img_1_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3151 'load' 'pad_img_1_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3152 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_60 = load i6 %pad_img_1_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3152 'load' 'pad_img_1_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3153 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_60 = load i6 %pad_img_1_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3153 'load' 'pad_img_1_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3154 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_60 = load i6 %pad_img_1_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3154 'load' 'pad_img_1_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3155 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_60 = load i6 %pad_img_1_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3155 'load' 'pad_img_1_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3156 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_60 = load i6 %pad_img_1_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3156 'load' 'pad_img_1_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3157 [1/1] (2.18ns)   --->   "%tmp_389 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_1_0_load_60, i3 3, i32 %pad_img_1_1_load_60, i3 4, i32 %pad_img_1_2_load_60, i3 5, i32 %pad_img_1_3_load_60, i3 6, i32 %pad_img_1_4_load_60, i3 0, i32 %pad_img_1_5_load_60, i3 1, i32 %pad_img_1_6_load_60, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3157 'sparsemux' 'tmp_389' <Predicate = (trunc_ln17_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3158 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_60 = load i6 %pad_img_2_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3158 'load' 'pad_img_2_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3159 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_60 = load i6 %pad_img_2_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3159 'load' 'pad_img_2_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3160 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_60 = load i6 %pad_img_2_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3160 'load' 'pad_img_2_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3161 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_60 = load i6 %pad_img_2_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3161 'load' 'pad_img_2_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3162 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_60 = load i6 %pad_img_2_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3162 'load' 'pad_img_2_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3163 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_60 = load i6 %pad_img_2_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3163 'load' 'pad_img_2_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3164 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_60 = load i6 %pad_img_2_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3164 'load' 'pad_img_2_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3165 [1/1] (2.18ns)   --->   "%tmp_390 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_2_0_load_60, i3 3, i32 %pad_img_2_1_load_60, i3 4, i32 %pad_img_2_2_load_60, i3 5, i32 %pad_img_2_3_load_60, i3 6, i32 %pad_img_2_4_load_60, i3 0, i32 %pad_img_2_5_load_60, i3 1, i32 %pad_img_2_6_load_60, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3165 'sparsemux' 'tmp_390' <Predicate = (trunc_ln17_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3166 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_60 = load i6 %pad_img_3_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3166 'load' 'pad_img_3_0_load_60' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3167 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_60 = load i6 %pad_img_3_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3167 'load' 'pad_img_3_1_load_60' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3168 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_60 = load i6 %pad_img_3_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3168 'load' 'pad_img_3_2_load_60' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3169 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_60 = load i6 %pad_img_3_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3169 'load' 'pad_img_3_3_load_60' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3170 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_60 = load i6 %pad_img_3_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3170 'load' 'pad_img_3_4_load_60' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3171 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_60 = load i6 %pad_img_3_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3171 'load' 'pad_img_3_5_load_60' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3172 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_60 = load i6 %pad_img_3_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3172 'load' 'pad_img_3_6_load_60' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3173 [1/1] (2.18ns)   --->   "%tmp_391 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_3_0_load_60, i3 3, i32 %pad_img_3_1_load_60, i3 4, i32 %pad_img_3_2_load_60, i3 5, i32 %pad_img_3_3_load_60, i3 6, i32 %pad_img_3_4_load_60, i3 0, i32 %pad_img_3_5_load_60, i3 1, i32 %pad_img_3_6_load_60, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3173 'sparsemux' 'tmp_391' <Predicate = (trunc_ln17_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3174 [1/1] (1.82ns)   --->   "%pixel_108 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_388, i2 1, i32 %tmp_389, i2 2, i32 %tmp_390, i2 3, i32 %tmp_391, i32 <undef>, i2 %trunc_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3174 'sparsemux' 'pixel_108' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3175 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_61 = load i6 %pad_img_0_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3175 'load' 'pad_img_0_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3176 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_61 = load i6 %pad_img_0_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3176 'load' 'pad_img_0_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3177 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_61 = load i6 %pad_img_0_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3177 'load' 'pad_img_0_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3178 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_61 = load i6 %pad_img_0_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3178 'load' 'pad_img_0_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3179 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_61 = load i6 %pad_img_0_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3179 'load' 'pad_img_0_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3180 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_61 = load i6 %pad_img_0_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3180 'load' 'pad_img_0_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3181 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_61 = load i6 %pad_img_0_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3181 'load' 'pad_img_0_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3182 [1/1] (2.18ns)   --->   "%tmp_392 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_0_0_load_61, i3 2, i32 %pad_img_0_1_load_61, i3 3, i32 %pad_img_0_2_load_61, i3 4, i32 %pad_img_0_3_load_61, i3 5, i32 %pad_img_0_4_load_61, i3 6, i32 %pad_img_0_5_load_61, i3 0, i32 %pad_img_0_6_load_61, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3182 'sparsemux' 'tmp_392' <Predicate = (trunc_ln17_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3183 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_61 = load i6 %pad_img_1_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3183 'load' 'pad_img_1_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3184 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_61 = load i6 %pad_img_1_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3184 'load' 'pad_img_1_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3185 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_61 = load i6 %pad_img_1_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3185 'load' 'pad_img_1_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3186 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_61 = load i6 %pad_img_1_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3186 'load' 'pad_img_1_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3187 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_61 = load i6 %pad_img_1_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3187 'load' 'pad_img_1_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3188 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_61 = load i6 %pad_img_1_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3188 'load' 'pad_img_1_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3189 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_61 = load i6 %pad_img_1_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3189 'load' 'pad_img_1_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3190 [1/1] (2.18ns)   --->   "%tmp_393 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_1_0_load_61, i3 2, i32 %pad_img_1_1_load_61, i3 3, i32 %pad_img_1_2_load_61, i3 4, i32 %pad_img_1_3_load_61, i3 5, i32 %pad_img_1_4_load_61, i3 6, i32 %pad_img_1_5_load_61, i3 0, i32 %pad_img_1_6_load_61, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3190 'sparsemux' 'tmp_393' <Predicate = (trunc_ln17_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3191 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_61 = load i6 %pad_img_2_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3191 'load' 'pad_img_2_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3192 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_61 = load i6 %pad_img_2_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3192 'load' 'pad_img_2_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3193 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_61 = load i6 %pad_img_2_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3193 'load' 'pad_img_2_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3194 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_61 = load i6 %pad_img_2_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3194 'load' 'pad_img_2_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3195 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_61 = load i6 %pad_img_2_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3195 'load' 'pad_img_2_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3196 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_61 = load i6 %pad_img_2_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3196 'load' 'pad_img_2_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3197 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_61 = load i6 %pad_img_2_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3197 'load' 'pad_img_2_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3198 [1/1] (2.18ns)   --->   "%tmp_394 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_2_0_load_61, i3 2, i32 %pad_img_2_1_load_61, i3 3, i32 %pad_img_2_2_load_61, i3 4, i32 %pad_img_2_3_load_61, i3 5, i32 %pad_img_2_4_load_61, i3 6, i32 %pad_img_2_5_load_61, i3 0, i32 %pad_img_2_6_load_61, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3198 'sparsemux' 'tmp_394' <Predicate = (trunc_ln17_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3199 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_61 = load i6 %pad_img_3_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3199 'load' 'pad_img_3_0_load_61' <Predicate = (trunc_ln17 == 1 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3200 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_61 = load i6 %pad_img_3_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3200 'load' 'pad_img_3_1_load_61' <Predicate = (trunc_ln17 == 2 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3201 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_61 = load i6 %pad_img_3_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3201 'load' 'pad_img_3_2_load_61' <Predicate = (trunc_ln17 == 3 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3202 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_61 = load i6 %pad_img_3_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3202 'load' 'pad_img_3_3_load_61' <Predicate = (trunc_ln17 == 4 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3203 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_61 = load i6 %pad_img_3_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3203 'load' 'pad_img_3_4_load_61' <Predicate = (trunc_ln17 == 5 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3204 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_61 = load i6 %pad_img_3_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3204 'load' 'pad_img_3_5_load_61' <Predicate = (trunc_ln17 == 6 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3205 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_61 = load i6 %pad_img_3_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3205 'load' 'pad_img_3_6_load_61' <Predicate = (trunc_ln17 == 0 & trunc_ln17_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3206 [1/1] (2.18ns)   --->   "%tmp_395 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_3_0_load_61, i3 2, i32 %pad_img_3_1_load_61, i3 3, i32 %pad_img_3_2_load_61, i3 4, i32 %pad_img_3_3_load_61, i3 5, i32 %pad_img_3_4_load_61, i3 6, i32 %pad_img_3_5_load_61, i3 0, i32 %pad_img_3_6_load_61, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3206 'sparsemux' 'tmp_395' <Predicate = (trunc_ln17_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3207 [1/1] (1.82ns)   --->   "%pixel_109 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_392, i2 1, i32 %tmp_393, i2 2, i32 %tmp_394, i2 3, i32 %tmp_395, i32 <undef>, i2 %trunc_ln17_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3207 'sparsemux' 'pixel_109' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3208 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_62 = load i6 %pad_img_0_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3208 'load' 'pad_img_0_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3209 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_62 = load i6 %pad_img_0_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3209 'load' 'pad_img_0_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3210 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_62 = load i6 %pad_img_0_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3210 'load' 'pad_img_0_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3211 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_62 = load i6 %pad_img_0_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3211 'load' 'pad_img_0_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3212 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_62 = load i6 %pad_img_0_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3212 'load' 'pad_img_0_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3213 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_62 = load i6 %pad_img_0_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3213 'load' 'pad_img_0_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3214 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_62 = load i6 %pad_img_0_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3214 'load' 'pad_img_0_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3215 [1/1] (2.18ns)   --->   "%tmp_396 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_0_0_load_62, i3 1, i32 %pad_img_0_1_load_62, i3 2, i32 %pad_img_0_2_load_62, i3 3, i32 %pad_img_0_3_load_62, i3 4, i32 %pad_img_0_4_load_62, i3 5, i32 %pad_img_0_5_load_62, i3 6, i32 %pad_img_0_6_load_62, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3215 'sparsemux' 'tmp_396' <Predicate = (trunc_ln17_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3216 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_62 = load i6 %pad_img_1_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3216 'load' 'pad_img_1_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3217 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_62 = load i6 %pad_img_1_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3217 'load' 'pad_img_1_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3218 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_62 = load i6 %pad_img_1_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3218 'load' 'pad_img_1_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3219 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_62 = load i6 %pad_img_1_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3219 'load' 'pad_img_1_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3220 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_62 = load i6 %pad_img_1_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3220 'load' 'pad_img_1_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3221 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_62 = load i6 %pad_img_1_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3221 'load' 'pad_img_1_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3222 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_62 = load i6 %pad_img_1_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3222 'load' 'pad_img_1_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3223 [1/1] (2.18ns)   --->   "%tmp_397 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_1_0_load_62, i3 1, i32 %pad_img_1_1_load_62, i3 2, i32 %pad_img_1_2_load_62, i3 3, i32 %pad_img_1_3_load_62, i3 4, i32 %pad_img_1_4_load_62, i3 5, i32 %pad_img_1_5_load_62, i3 6, i32 %pad_img_1_6_load_62, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3223 'sparsemux' 'tmp_397' <Predicate = (trunc_ln17_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3224 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_62 = load i6 %pad_img_2_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3224 'load' 'pad_img_2_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3225 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_62 = load i6 %pad_img_2_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3225 'load' 'pad_img_2_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3226 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_62 = load i6 %pad_img_2_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3226 'load' 'pad_img_2_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3227 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_62 = load i6 %pad_img_2_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3227 'load' 'pad_img_2_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3228 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_62 = load i6 %pad_img_2_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3228 'load' 'pad_img_2_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3229 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_62 = load i6 %pad_img_2_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3229 'load' 'pad_img_2_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3230 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_62 = load i6 %pad_img_2_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3230 'load' 'pad_img_2_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3231 [1/1] (2.18ns)   --->   "%tmp_398 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_2_0_load_62, i3 1, i32 %pad_img_2_1_load_62, i3 2, i32 %pad_img_2_2_load_62, i3 3, i32 %pad_img_2_3_load_62, i3 4, i32 %pad_img_2_4_load_62, i3 5, i32 %pad_img_2_5_load_62, i3 6, i32 %pad_img_2_6_load_62, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3231 'sparsemux' 'tmp_398' <Predicate = (trunc_ln17_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3232 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_62 = load i6 %pad_img_3_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3232 'load' 'pad_img_3_0_load_62' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3233 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_62 = load i6 %pad_img_3_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3233 'load' 'pad_img_3_1_load_62' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3234 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_62 = load i6 %pad_img_3_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3234 'load' 'pad_img_3_2_load_62' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3235 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_62 = load i6 %pad_img_3_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3235 'load' 'pad_img_3_3_load_62' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3236 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_62 = load i6 %pad_img_3_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3236 'load' 'pad_img_3_4_load_62' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3237 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_62 = load i6 %pad_img_3_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3237 'load' 'pad_img_3_5_load_62' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3238 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_62 = load i6 %pad_img_3_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3238 'load' 'pad_img_3_6_load_62' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3239 [1/1] (2.18ns)   --->   "%tmp_399 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_3_0_load_62, i3 1, i32 %pad_img_3_1_load_62, i3 2, i32 %pad_img_3_2_load_62, i3 3, i32 %pad_img_3_3_load_62, i3 4, i32 %pad_img_3_4_load_62, i3 5, i32 %pad_img_3_5_load_62, i3 6, i32 %pad_img_3_6_load_62, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3239 'sparsemux' 'tmp_399' <Predicate = (trunc_ln17_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3240 [1/1] (1.82ns)   --->   "%pixel_110 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_396, i2 1, i32 %tmp_397, i2 2, i32 %tmp_398, i2 3, i32 %tmp_399, i32 <undef>, i2 %trunc_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3240 'sparsemux' 'pixel_110' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3241 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_63 = load i6 %pad_img_0_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3241 'load' 'pad_img_0_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3242 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_63 = load i6 %pad_img_0_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3242 'load' 'pad_img_0_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3243 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_63 = load i6 %pad_img_0_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3243 'load' 'pad_img_0_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3244 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_63 = load i6 %pad_img_0_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3244 'load' 'pad_img_0_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3245 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_63 = load i6 %pad_img_0_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3245 'load' 'pad_img_0_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3246 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_63 = load i6 %pad_img_0_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3246 'load' 'pad_img_0_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3247 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_63 = load i6 %pad_img_0_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3247 'load' 'pad_img_0_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3248 [1/1] (2.18ns)   --->   "%tmp_400 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_0_0_load_63, i3 0, i32 %pad_img_0_1_load_63, i3 1, i32 %pad_img_0_2_load_63, i3 2, i32 %pad_img_0_3_load_63, i3 3, i32 %pad_img_0_4_load_63, i3 4, i32 %pad_img_0_5_load_63, i3 5, i32 %pad_img_0_6_load_63, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3248 'sparsemux' 'tmp_400' <Predicate = (trunc_ln17_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3249 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_63 = load i6 %pad_img_1_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3249 'load' 'pad_img_1_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3250 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_63 = load i6 %pad_img_1_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3250 'load' 'pad_img_1_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3251 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_63 = load i6 %pad_img_1_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3251 'load' 'pad_img_1_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3252 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_63 = load i6 %pad_img_1_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3252 'load' 'pad_img_1_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3253 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_63 = load i6 %pad_img_1_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3253 'load' 'pad_img_1_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3254 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_63 = load i6 %pad_img_1_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3254 'load' 'pad_img_1_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3255 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_63 = load i6 %pad_img_1_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3255 'load' 'pad_img_1_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3256 [1/1] (2.18ns)   --->   "%tmp_401 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_1_0_load_63, i3 0, i32 %pad_img_1_1_load_63, i3 1, i32 %pad_img_1_2_load_63, i3 2, i32 %pad_img_1_3_load_63, i3 3, i32 %pad_img_1_4_load_63, i3 4, i32 %pad_img_1_5_load_63, i3 5, i32 %pad_img_1_6_load_63, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3256 'sparsemux' 'tmp_401' <Predicate = (trunc_ln17_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3257 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_63 = load i6 %pad_img_2_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3257 'load' 'pad_img_2_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3258 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_63 = load i6 %pad_img_2_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3258 'load' 'pad_img_2_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3259 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_63 = load i6 %pad_img_2_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3259 'load' 'pad_img_2_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3260 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_63 = load i6 %pad_img_2_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3260 'load' 'pad_img_2_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3261 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_63 = load i6 %pad_img_2_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3261 'load' 'pad_img_2_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3262 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_63 = load i6 %pad_img_2_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3262 'load' 'pad_img_2_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3263 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_63 = load i6 %pad_img_2_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3263 'load' 'pad_img_2_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3264 [1/1] (2.18ns)   --->   "%tmp_402 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_2_0_load_63, i3 0, i32 %pad_img_2_1_load_63, i3 1, i32 %pad_img_2_2_load_63, i3 2, i32 %pad_img_2_3_load_63, i3 3, i32 %pad_img_2_4_load_63, i3 4, i32 %pad_img_2_5_load_63, i3 5, i32 %pad_img_2_6_load_63, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3264 'sparsemux' 'tmp_402' <Predicate = (trunc_ln17_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3265 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_63 = load i6 %pad_img_3_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3265 'load' 'pad_img_3_0_load_63' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3266 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_63 = load i6 %pad_img_3_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3266 'load' 'pad_img_3_1_load_63' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3267 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_63 = load i6 %pad_img_3_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3267 'load' 'pad_img_3_2_load_63' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3268 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_63 = load i6 %pad_img_3_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3268 'load' 'pad_img_3_3_load_63' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3269 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_63 = load i6 %pad_img_3_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3269 'load' 'pad_img_3_4_load_63' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3270 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_63 = load i6 %pad_img_3_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3270 'load' 'pad_img_3_5_load_63' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3271 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_63 = load i6 %pad_img_3_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3271 'load' 'pad_img_3_6_load_63' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3272 [1/1] (2.18ns)   --->   "%tmp_403 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_3_0_load_63, i3 0, i32 %pad_img_3_1_load_63, i3 1, i32 %pad_img_3_2_load_63, i3 2, i32 %pad_img_3_3_load_63, i3 3, i32 %pad_img_3_4_load_63, i3 4, i32 %pad_img_3_5_load_63, i3 5, i32 %pad_img_3_6_load_63, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3272 'sparsemux' 'tmp_403' <Predicate = (trunc_ln17_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3273 [1/1] (1.82ns)   --->   "%pixel_111 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_400, i2 1, i32 %tmp_401, i2 2, i32 %tmp_402, i2 3, i32 %tmp_403, i32 <undef>, i2 %trunc_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3273 'sparsemux' 'pixel_111' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3274 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_64 = load i6 %pad_img_0_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3274 'load' 'pad_img_0_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3275 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_64 = load i6 %pad_img_0_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3275 'load' 'pad_img_0_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3276 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_64 = load i6 %pad_img_0_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3276 'load' 'pad_img_0_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3277 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_64 = load i6 %pad_img_0_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3277 'load' 'pad_img_0_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3278 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_64 = load i6 %pad_img_0_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3278 'load' 'pad_img_0_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3279 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_64 = load i6 %pad_img_0_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3279 'load' 'pad_img_0_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3280 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_64 = load i6 %pad_img_0_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3280 'load' 'pad_img_0_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3281 [1/1] (2.18ns)   --->   "%tmp_404 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_0_0_load_64, i3 6, i32 %pad_img_0_1_load_64, i3 0, i32 %pad_img_0_2_load_64, i3 1, i32 %pad_img_0_3_load_64, i3 2, i32 %pad_img_0_4_load_64, i3 3, i32 %pad_img_0_5_load_64, i3 4, i32 %pad_img_0_6_load_64, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3281 'sparsemux' 'tmp_404' <Predicate = (trunc_ln17_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3282 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_64 = load i6 %pad_img_1_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3282 'load' 'pad_img_1_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3283 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_64 = load i6 %pad_img_1_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3283 'load' 'pad_img_1_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3284 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_64 = load i6 %pad_img_1_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3284 'load' 'pad_img_1_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3285 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_64 = load i6 %pad_img_1_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3285 'load' 'pad_img_1_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3286 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_64 = load i6 %pad_img_1_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3286 'load' 'pad_img_1_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3287 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_64 = load i6 %pad_img_1_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3287 'load' 'pad_img_1_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3288 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_64 = load i6 %pad_img_1_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3288 'load' 'pad_img_1_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3289 [1/1] (2.18ns)   --->   "%tmp_405 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_1_0_load_64, i3 6, i32 %pad_img_1_1_load_64, i3 0, i32 %pad_img_1_2_load_64, i3 1, i32 %pad_img_1_3_load_64, i3 2, i32 %pad_img_1_4_load_64, i3 3, i32 %pad_img_1_5_load_64, i3 4, i32 %pad_img_1_6_load_64, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3289 'sparsemux' 'tmp_405' <Predicate = (trunc_ln17_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3290 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_64 = load i6 %pad_img_2_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3290 'load' 'pad_img_2_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3291 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_64 = load i6 %pad_img_2_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3291 'load' 'pad_img_2_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3292 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_64 = load i6 %pad_img_2_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3292 'load' 'pad_img_2_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3293 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_64 = load i6 %pad_img_2_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3293 'load' 'pad_img_2_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3294 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_64 = load i6 %pad_img_2_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3294 'load' 'pad_img_2_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3295 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_64 = load i6 %pad_img_2_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3295 'load' 'pad_img_2_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3296 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_64 = load i6 %pad_img_2_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3296 'load' 'pad_img_2_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3297 [1/1] (2.18ns)   --->   "%tmp_406 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_2_0_load_64, i3 6, i32 %pad_img_2_1_load_64, i3 0, i32 %pad_img_2_2_load_64, i3 1, i32 %pad_img_2_3_load_64, i3 2, i32 %pad_img_2_4_load_64, i3 3, i32 %pad_img_2_5_load_64, i3 4, i32 %pad_img_2_6_load_64, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3297 'sparsemux' 'tmp_406' <Predicate = (trunc_ln17_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3298 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_64 = load i6 %pad_img_3_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3298 'load' 'pad_img_3_0_load_64' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3299 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_64 = load i6 %pad_img_3_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3299 'load' 'pad_img_3_1_load_64' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3300 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_64 = load i6 %pad_img_3_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3300 'load' 'pad_img_3_2_load_64' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3301 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_64 = load i6 %pad_img_3_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3301 'load' 'pad_img_3_3_load_64' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3302 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_64 = load i6 %pad_img_3_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3302 'load' 'pad_img_3_4_load_64' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3303 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_64 = load i6 %pad_img_3_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3303 'load' 'pad_img_3_5_load_64' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3304 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_64 = load i6 %pad_img_3_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3304 'load' 'pad_img_3_6_load_64' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3305 [1/1] (2.18ns)   --->   "%tmp_407 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_3_0_load_64, i3 6, i32 %pad_img_3_1_load_64, i3 0, i32 %pad_img_3_2_load_64, i3 1, i32 %pad_img_3_3_load_64, i3 2, i32 %pad_img_3_4_load_64, i3 3, i32 %pad_img_3_5_load_64, i3 4, i32 %pad_img_3_6_load_64, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3305 'sparsemux' 'tmp_407' <Predicate = (trunc_ln17_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3306 [1/1] (1.82ns)   --->   "%pixel_112 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_404, i2 1, i32 %tmp_405, i2 2, i32 %tmp_406, i2 3, i32 %tmp_407, i32 <undef>, i2 %trunc_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3306 'sparsemux' 'pixel_112' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3307 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_65 = load i6 %pad_img_0_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3307 'load' 'pad_img_0_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3308 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_65 = load i6 %pad_img_0_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3308 'load' 'pad_img_0_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3309 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_65 = load i6 %pad_img_0_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3309 'load' 'pad_img_0_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3310 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_65 = load i6 %pad_img_0_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3310 'load' 'pad_img_0_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3311 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_65 = load i6 %pad_img_0_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3311 'load' 'pad_img_0_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3312 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_65 = load i6 %pad_img_0_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3312 'load' 'pad_img_0_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3313 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_65 = load i6 %pad_img_0_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3313 'load' 'pad_img_0_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3314 [1/1] (2.18ns)   --->   "%tmp_408 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_0_0_load_65, i3 5, i32 %pad_img_0_1_load_65, i3 6, i32 %pad_img_0_2_load_65, i3 0, i32 %pad_img_0_3_load_65, i3 1, i32 %pad_img_0_4_load_65, i3 2, i32 %pad_img_0_5_load_65, i3 3, i32 %pad_img_0_6_load_65, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3314 'sparsemux' 'tmp_408' <Predicate = (trunc_ln17_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3315 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_65 = load i6 %pad_img_1_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3315 'load' 'pad_img_1_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3316 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_65 = load i6 %pad_img_1_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3316 'load' 'pad_img_1_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3317 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_65 = load i6 %pad_img_1_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3317 'load' 'pad_img_1_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3318 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_65 = load i6 %pad_img_1_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3318 'load' 'pad_img_1_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3319 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_65 = load i6 %pad_img_1_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3319 'load' 'pad_img_1_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3320 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_65 = load i6 %pad_img_1_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3320 'load' 'pad_img_1_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3321 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_65 = load i6 %pad_img_1_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3321 'load' 'pad_img_1_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3322 [1/1] (2.18ns)   --->   "%tmp_409 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_1_0_load_65, i3 5, i32 %pad_img_1_1_load_65, i3 6, i32 %pad_img_1_2_load_65, i3 0, i32 %pad_img_1_3_load_65, i3 1, i32 %pad_img_1_4_load_65, i3 2, i32 %pad_img_1_5_load_65, i3 3, i32 %pad_img_1_6_load_65, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3322 'sparsemux' 'tmp_409' <Predicate = (trunc_ln17_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3323 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_65 = load i6 %pad_img_2_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3323 'load' 'pad_img_2_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3324 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_65 = load i6 %pad_img_2_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3324 'load' 'pad_img_2_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3325 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_65 = load i6 %pad_img_2_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3325 'load' 'pad_img_2_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3326 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_65 = load i6 %pad_img_2_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3326 'load' 'pad_img_2_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3327 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_65 = load i6 %pad_img_2_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3327 'load' 'pad_img_2_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3328 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_65 = load i6 %pad_img_2_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3328 'load' 'pad_img_2_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3329 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_65 = load i6 %pad_img_2_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3329 'load' 'pad_img_2_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3330 [1/1] (2.18ns)   --->   "%tmp_410 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_2_0_load_65, i3 5, i32 %pad_img_2_1_load_65, i3 6, i32 %pad_img_2_2_load_65, i3 0, i32 %pad_img_2_3_load_65, i3 1, i32 %pad_img_2_4_load_65, i3 2, i32 %pad_img_2_5_load_65, i3 3, i32 %pad_img_2_6_load_65, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3330 'sparsemux' 'tmp_410' <Predicate = (trunc_ln17_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3331 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_65 = load i6 %pad_img_3_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3331 'load' 'pad_img_3_0_load_65' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3332 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_65 = load i6 %pad_img_3_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3332 'load' 'pad_img_3_1_load_65' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3333 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_65 = load i6 %pad_img_3_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3333 'load' 'pad_img_3_2_load_65' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3334 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_65 = load i6 %pad_img_3_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3334 'load' 'pad_img_3_3_load_65' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3335 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_65 = load i6 %pad_img_3_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3335 'load' 'pad_img_3_4_load_65' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3336 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_65 = load i6 %pad_img_3_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3336 'load' 'pad_img_3_5_load_65' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3337 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_65 = load i6 %pad_img_3_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3337 'load' 'pad_img_3_6_load_65' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3338 [1/1] (2.18ns)   --->   "%tmp_411 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_3_0_load_65, i3 5, i32 %pad_img_3_1_load_65, i3 6, i32 %pad_img_3_2_load_65, i3 0, i32 %pad_img_3_3_load_65, i3 1, i32 %pad_img_3_4_load_65, i3 2, i32 %pad_img_3_5_load_65, i3 3, i32 %pad_img_3_6_load_65, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3338 'sparsemux' 'tmp_411' <Predicate = (trunc_ln17_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3339 [1/1] (1.82ns)   --->   "%pixel_113 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_408, i2 1, i32 %tmp_409, i2 2, i32 %tmp_410, i2 3, i32 %tmp_411, i32 <undef>, i2 %trunc_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3339 'sparsemux' 'pixel_113' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3340 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_66 = load i6 %pad_img_0_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3340 'load' 'pad_img_0_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3341 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_66 = load i6 %pad_img_0_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3341 'load' 'pad_img_0_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3342 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_66 = load i6 %pad_img_0_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3342 'load' 'pad_img_0_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3343 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_66 = load i6 %pad_img_0_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3343 'load' 'pad_img_0_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3344 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_66 = load i6 %pad_img_0_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3344 'load' 'pad_img_0_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3345 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_66 = load i6 %pad_img_0_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3345 'load' 'pad_img_0_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3346 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_66 = load i6 %pad_img_0_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3346 'load' 'pad_img_0_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3347 [1/1] (2.18ns)   --->   "%tmp_412 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_0_0_load_66, i3 4, i32 %pad_img_0_1_load_66, i3 5, i32 %pad_img_0_2_load_66, i3 6, i32 %pad_img_0_3_load_66, i3 0, i32 %pad_img_0_4_load_66, i3 1, i32 %pad_img_0_5_load_66, i3 2, i32 %pad_img_0_6_load_66, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3347 'sparsemux' 'tmp_412' <Predicate = (trunc_ln17_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3348 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_66 = load i6 %pad_img_1_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3348 'load' 'pad_img_1_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3349 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_66 = load i6 %pad_img_1_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3349 'load' 'pad_img_1_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3350 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_66 = load i6 %pad_img_1_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3350 'load' 'pad_img_1_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3351 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_66 = load i6 %pad_img_1_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3351 'load' 'pad_img_1_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3352 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_66 = load i6 %pad_img_1_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3352 'load' 'pad_img_1_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3353 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_66 = load i6 %pad_img_1_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3353 'load' 'pad_img_1_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3354 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_66 = load i6 %pad_img_1_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3354 'load' 'pad_img_1_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3355 [1/1] (2.18ns)   --->   "%tmp_413 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_1_0_load_66, i3 4, i32 %pad_img_1_1_load_66, i3 5, i32 %pad_img_1_2_load_66, i3 6, i32 %pad_img_1_3_load_66, i3 0, i32 %pad_img_1_4_load_66, i3 1, i32 %pad_img_1_5_load_66, i3 2, i32 %pad_img_1_6_load_66, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3355 'sparsemux' 'tmp_413' <Predicate = (trunc_ln17_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3356 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_66 = load i6 %pad_img_2_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3356 'load' 'pad_img_2_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3357 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_66 = load i6 %pad_img_2_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3357 'load' 'pad_img_2_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3358 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_66 = load i6 %pad_img_2_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3358 'load' 'pad_img_2_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3359 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_66 = load i6 %pad_img_2_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3359 'load' 'pad_img_2_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3360 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_66 = load i6 %pad_img_2_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3360 'load' 'pad_img_2_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3361 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_66 = load i6 %pad_img_2_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3361 'load' 'pad_img_2_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3362 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_66 = load i6 %pad_img_2_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3362 'load' 'pad_img_2_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3363 [1/1] (2.18ns)   --->   "%tmp_414 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_2_0_load_66, i3 4, i32 %pad_img_2_1_load_66, i3 5, i32 %pad_img_2_2_load_66, i3 6, i32 %pad_img_2_3_load_66, i3 0, i32 %pad_img_2_4_load_66, i3 1, i32 %pad_img_2_5_load_66, i3 2, i32 %pad_img_2_6_load_66, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3363 'sparsemux' 'tmp_414' <Predicate = (trunc_ln17_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3364 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_66 = load i6 %pad_img_3_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3364 'load' 'pad_img_3_0_load_66' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3365 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_66 = load i6 %pad_img_3_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3365 'load' 'pad_img_3_1_load_66' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3366 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_66 = load i6 %pad_img_3_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3366 'load' 'pad_img_3_2_load_66' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3367 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_66 = load i6 %pad_img_3_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3367 'load' 'pad_img_3_3_load_66' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3368 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_66 = load i6 %pad_img_3_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3368 'load' 'pad_img_3_4_load_66' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3369 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_66 = load i6 %pad_img_3_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3369 'load' 'pad_img_3_5_load_66' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3370 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_66 = load i6 %pad_img_3_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3370 'load' 'pad_img_3_6_load_66' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3371 [1/1] (2.18ns)   --->   "%tmp_415 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_3_0_load_66, i3 4, i32 %pad_img_3_1_load_66, i3 5, i32 %pad_img_3_2_load_66, i3 6, i32 %pad_img_3_3_load_66, i3 0, i32 %pad_img_3_4_load_66, i3 1, i32 %pad_img_3_5_load_66, i3 2, i32 %pad_img_3_6_load_66, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3371 'sparsemux' 'tmp_415' <Predicate = (trunc_ln17_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3372 [1/1] (1.82ns)   --->   "%pixel_114 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_412, i2 1, i32 %tmp_413, i2 2, i32 %tmp_414, i2 3, i32 %tmp_415, i32 <undef>, i2 %trunc_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3372 'sparsemux' 'pixel_114' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3373 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_67 = load i6 %pad_img_0_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3373 'load' 'pad_img_0_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3374 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_67 = load i6 %pad_img_0_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3374 'load' 'pad_img_0_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3375 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_67 = load i6 %pad_img_0_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3375 'load' 'pad_img_0_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3376 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_67 = load i6 %pad_img_0_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3376 'load' 'pad_img_0_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3377 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_67 = load i6 %pad_img_0_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3377 'load' 'pad_img_0_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3378 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_67 = load i6 %pad_img_0_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3378 'load' 'pad_img_0_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3379 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_67 = load i6 %pad_img_0_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3379 'load' 'pad_img_0_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3380 [1/1] (2.18ns)   --->   "%tmp_416 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_0_0_load_67, i3 3, i32 %pad_img_0_1_load_67, i3 4, i32 %pad_img_0_2_load_67, i3 5, i32 %pad_img_0_3_load_67, i3 6, i32 %pad_img_0_4_load_67, i3 0, i32 %pad_img_0_5_load_67, i3 1, i32 %pad_img_0_6_load_67, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3380 'sparsemux' 'tmp_416' <Predicate = (trunc_ln17_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3381 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_67 = load i6 %pad_img_1_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3381 'load' 'pad_img_1_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3382 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_67 = load i6 %pad_img_1_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3382 'load' 'pad_img_1_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3383 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_67 = load i6 %pad_img_1_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3383 'load' 'pad_img_1_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3384 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_67 = load i6 %pad_img_1_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3384 'load' 'pad_img_1_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3385 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_67 = load i6 %pad_img_1_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3385 'load' 'pad_img_1_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3386 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_67 = load i6 %pad_img_1_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3386 'load' 'pad_img_1_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3387 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_67 = load i6 %pad_img_1_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3387 'load' 'pad_img_1_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3388 [1/1] (2.18ns)   --->   "%tmp_417 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_1_0_load_67, i3 3, i32 %pad_img_1_1_load_67, i3 4, i32 %pad_img_1_2_load_67, i3 5, i32 %pad_img_1_3_load_67, i3 6, i32 %pad_img_1_4_load_67, i3 0, i32 %pad_img_1_5_load_67, i3 1, i32 %pad_img_1_6_load_67, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3388 'sparsemux' 'tmp_417' <Predicate = (trunc_ln17_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3389 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_67 = load i6 %pad_img_2_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3389 'load' 'pad_img_2_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3390 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_67 = load i6 %pad_img_2_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3390 'load' 'pad_img_2_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3391 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_67 = load i6 %pad_img_2_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3391 'load' 'pad_img_2_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3392 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_67 = load i6 %pad_img_2_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3392 'load' 'pad_img_2_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3393 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_67 = load i6 %pad_img_2_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3393 'load' 'pad_img_2_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3394 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_67 = load i6 %pad_img_2_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3394 'load' 'pad_img_2_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3395 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_67 = load i6 %pad_img_2_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3395 'load' 'pad_img_2_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3396 [1/1] (2.18ns)   --->   "%tmp_418 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_2_0_load_67, i3 3, i32 %pad_img_2_1_load_67, i3 4, i32 %pad_img_2_2_load_67, i3 5, i32 %pad_img_2_3_load_67, i3 6, i32 %pad_img_2_4_load_67, i3 0, i32 %pad_img_2_5_load_67, i3 1, i32 %pad_img_2_6_load_67, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3396 'sparsemux' 'tmp_418' <Predicate = (trunc_ln17_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3397 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_67 = load i6 %pad_img_3_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3397 'load' 'pad_img_3_0_load_67' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3398 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_67 = load i6 %pad_img_3_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3398 'load' 'pad_img_3_1_load_67' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3399 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_67 = load i6 %pad_img_3_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3399 'load' 'pad_img_3_2_load_67' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3400 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_67 = load i6 %pad_img_3_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3400 'load' 'pad_img_3_3_load_67' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3401 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_67 = load i6 %pad_img_3_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3401 'load' 'pad_img_3_4_load_67' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3402 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_67 = load i6 %pad_img_3_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3402 'load' 'pad_img_3_5_load_67' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3403 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_67 = load i6 %pad_img_3_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3403 'load' 'pad_img_3_6_load_67' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3404 [1/1] (2.18ns)   --->   "%tmp_419 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_3_0_load_67, i3 3, i32 %pad_img_3_1_load_67, i3 4, i32 %pad_img_3_2_load_67, i3 5, i32 %pad_img_3_3_load_67, i3 6, i32 %pad_img_3_4_load_67, i3 0, i32 %pad_img_3_5_load_67, i3 1, i32 %pad_img_3_6_load_67, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3404 'sparsemux' 'tmp_419' <Predicate = (trunc_ln17_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3405 [1/1] (1.82ns)   --->   "%pixel_115 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_416, i2 1, i32 %tmp_417, i2 2, i32 %tmp_418, i2 3, i32 %tmp_419, i32 <undef>, i2 %trunc_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3405 'sparsemux' 'pixel_115' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3406 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_68 = load i6 %pad_img_0_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3406 'load' 'pad_img_0_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3407 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_68 = load i6 %pad_img_0_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3407 'load' 'pad_img_0_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3408 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_68 = load i6 %pad_img_0_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3408 'load' 'pad_img_0_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3409 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_68 = load i6 %pad_img_0_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3409 'load' 'pad_img_0_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3410 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_68 = load i6 %pad_img_0_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3410 'load' 'pad_img_0_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3411 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_68 = load i6 %pad_img_0_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3411 'load' 'pad_img_0_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3412 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_68 = load i6 %pad_img_0_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3412 'load' 'pad_img_0_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3413 [1/1] (2.18ns)   --->   "%tmp_420 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_0_0_load_68, i3 2, i32 %pad_img_0_1_load_68, i3 3, i32 %pad_img_0_2_load_68, i3 4, i32 %pad_img_0_3_load_68, i3 5, i32 %pad_img_0_4_load_68, i3 6, i32 %pad_img_0_5_load_68, i3 0, i32 %pad_img_0_6_load_68, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3413 'sparsemux' 'tmp_420' <Predicate = (trunc_ln17_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3414 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_68 = load i6 %pad_img_1_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3414 'load' 'pad_img_1_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3415 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_68 = load i6 %pad_img_1_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3415 'load' 'pad_img_1_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3416 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_68 = load i6 %pad_img_1_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3416 'load' 'pad_img_1_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3417 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_68 = load i6 %pad_img_1_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3417 'load' 'pad_img_1_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3418 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_68 = load i6 %pad_img_1_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3418 'load' 'pad_img_1_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3419 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_68 = load i6 %pad_img_1_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3419 'load' 'pad_img_1_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3420 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_68 = load i6 %pad_img_1_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3420 'load' 'pad_img_1_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3421 [1/1] (2.18ns)   --->   "%tmp_421 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_1_0_load_68, i3 2, i32 %pad_img_1_1_load_68, i3 3, i32 %pad_img_1_2_load_68, i3 4, i32 %pad_img_1_3_load_68, i3 5, i32 %pad_img_1_4_load_68, i3 6, i32 %pad_img_1_5_load_68, i3 0, i32 %pad_img_1_6_load_68, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3421 'sparsemux' 'tmp_421' <Predicate = (trunc_ln17_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3422 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_68 = load i6 %pad_img_2_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3422 'load' 'pad_img_2_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3423 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_68 = load i6 %pad_img_2_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3423 'load' 'pad_img_2_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3424 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_68 = load i6 %pad_img_2_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3424 'load' 'pad_img_2_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3425 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_68 = load i6 %pad_img_2_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3425 'load' 'pad_img_2_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3426 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_68 = load i6 %pad_img_2_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3426 'load' 'pad_img_2_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3427 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_68 = load i6 %pad_img_2_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3427 'load' 'pad_img_2_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3428 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_68 = load i6 %pad_img_2_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3428 'load' 'pad_img_2_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3429 [1/1] (2.18ns)   --->   "%tmp_422 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_2_0_load_68, i3 2, i32 %pad_img_2_1_load_68, i3 3, i32 %pad_img_2_2_load_68, i3 4, i32 %pad_img_2_3_load_68, i3 5, i32 %pad_img_2_4_load_68, i3 6, i32 %pad_img_2_5_load_68, i3 0, i32 %pad_img_2_6_load_68, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3429 'sparsemux' 'tmp_422' <Predicate = (trunc_ln17_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3430 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_68 = load i6 %pad_img_3_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3430 'load' 'pad_img_3_0_load_68' <Predicate = (trunc_ln17 == 1 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3431 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_68 = load i6 %pad_img_3_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3431 'load' 'pad_img_3_1_load_68' <Predicate = (trunc_ln17 == 2 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3432 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_68 = load i6 %pad_img_3_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3432 'load' 'pad_img_3_2_load_68' <Predicate = (trunc_ln17 == 3 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3433 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_68 = load i6 %pad_img_3_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3433 'load' 'pad_img_3_3_load_68' <Predicate = (trunc_ln17 == 4 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3434 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_68 = load i6 %pad_img_3_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3434 'load' 'pad_img_3_4_load_68' <Predicate = (trunc_ln17 == 5 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3435 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_68 = load i6 %pad_img_3_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3435 'load' 'pad_img_3_5_load_68' <Predicate = (trunc_ln17 == 6 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3436 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_68 = load i6 %pad_img_3_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3436 'load' 'pad_img_3_6_load_68' <Predicate = (trunc_ln17 == 0 & trunc_ln17_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3437 [1/1] (2.18ns)   --->   "%tmp_423 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_3_0_load_68, i3 2, i32 %pad_img_3_1_load_68, i3 3, i32 %pad_img_3_2_load_68, i3 4, i32 %pad_img_3_3_load_68, i3 5, i32 %pad_img_3_4_load_68, i3 6, i32 %pad_img_3_5_load_68, i3 0, i32 %pad_img_3_6_load_68, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3437 'sparsemux' 'tmp_423' <Predicate = (trunc_ln17_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3438 [1/1] (1.82ns)   --->   "%pixel_116 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_420, i2 1, i32 %tmp_421, i2 2, i32 %tmp_422, i2 3, i32 %tmp_423, i32 <undef>, i2 %trunc_ln17_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3438 'sparsemux' 'pixel_116' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3439 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_69 = load i6 %pad_img_0_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3439 'load' 'pad_img_0_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3440 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_69 = load i6 %pad_img_0_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3440 'load' 'pad_img_0_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3441 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_69 = load i6 %pad_img_0_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3441 'load' 'pad_img_0_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3442 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_69 = load i6 %pad_img_0_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3442 'load' 'pad_img_0_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3443 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_69 = load i6 %pad_img_0_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3443 'load' 'pad_img_0_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3444 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_69 = load i6 %pad_img_0_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3444 'load' 'pad_img_0_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3445 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_69 = load i6 %pad_img_0_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3445 'load' 'pad_img_0_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3446 [1/1] (2.18ns)   --->   "%tmp_424 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_0_0_load_69, i3 1, i32 %pad_img_0_1_load_69, i3 2, i32 %pad_img_0_2_load_69, i3 3, i32 %pad_img_0_3_load_69, i3 4, i32 %pad_img_0_4_load_69, i3 5, i32 %pad_img_0_5_load_69, i3 6, i32 %pad_img_0_6_load_69, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3446 'sparsemux' 'tmp_424' <Predicate = (trunc_ln17_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3447 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_69 = load i6 %pad_img_1_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3447 'load' 'pad_img_1_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3448 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_69 = load i6 %pad_img_1_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3448 'load' 'pad_img_1_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3449 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_69 = load i6 %pad_img_1_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3449 'load' 'pad_img_1_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3450 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_69 = load i6 %pad_img_1_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3450 'load' 'pad_img_1_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3451 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_69 = load i6 %pad_img_1_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3451 'load' 'pad_img_1_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3452 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_69 = load i6 %pad_img_1_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3452 'load' 'pad_img_1_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3453 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_69 = load i6 %pad_img_1_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3453 'load' 'pad_img_1_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3454 [1/1] (2.18ns)   --->   "%tmp_425 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_1_0_load_69, i3 1, i32 %pad_img_1_1_load_69, i3 2, i32 %pad_img_1_2_load_69, i3 3, i32 %pad_img_1_3_load_69, i3 4, i32 %pad_img_1_4_load_69, i3 5, i32 %pad_img_1_5_load_69, i3 6, i32 %pad_img_1_6_load_69, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3454 'sparsemux' 'tmp_425' <Predicate = (trunc_ln17_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3455 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_69 = load i6 %pad_img_2_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3455 'load' 'pad_img_2_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3456 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_69 = load i6 %pad_img_2_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3456 'load' 'pad_img_2_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3457 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_69 = load i6 %pad_img_2_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3457 'load' 'pad_img_2_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3458 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_69 = load i6 %pad_img_2_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3458 'load' 'pad_img_2_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3459 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_69 = load i6 %pad_img_2_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3459 'load' 'pad_img_2_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3460 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_69 = load i6 %pad_img_2_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3460 'load' 'pad_img_2_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3461 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_69 = load i6 %pad_img_2_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3461 'load' 'pad_img_2_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3462 [1/1] (2.18ns)   --->   "%tmp_426 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_2_0_load_69, i3 1, i32 %pad_img_2_1_load_69, i3 2, i32 %pad_img_2_2_load_69, i3 3, i32 %pad_img_2_3_load_69, i3 4, i32 %pad_img_2_4_load_69, i3 5, i32 %pad_img_2_5_load_69, i3 6, i32 %pad_img_2_6_load_69, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3462 'sparsemux' 'tmp_426' <Predicate = (trunc_ln17_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3463 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_69 = load i6 %pad_img_3_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3463 'load' 'pad_img_3_0_load_69' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3464 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_69 = load i6 %pad_img_3_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3464 'load' 'pad_img_3_1_load_69' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3465 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_69 = load i6 %pad_img_3_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3465 'load' 'pad_img_3_2_load_69' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3466 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_69 = load i6 %pad_img_3_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3466 'load' 'pad_img_3_3_load_69' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3467 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_69 = load i6 %pad_img_3_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3467 'load' 'pad_img_3_4_load_69' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3468 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_69 = load i6 %pad_img_3_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3468 'load' 'pad_img_3_5_load_69' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3469 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_69 = load i6 %pad_img_3_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3469 'load' 'pad_img_3_6_load_69' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3470 [1/1] (2.18ns)   --->   "%tmp_427 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_3_0_load_69, i3 1, i32 %pad_img_3_1_load_69, i3 2, i32 %pad_img_3_2_load_69, i3 3, i32 %pad_img_3_3_load_69, i3 4, i32 %pad_img_3_4_load_69, i3 5, i32 %pad_img_3_5_load_69, i3 6, i32 %pad_img_3_6_load_69, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3470 'sparsemux' 'tmp_427' <Predicate = (trunc_ln17_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3471 [1/1] (1.82ns)   --->   "%pixel_117 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_424, i2 1, i32 %tmp_425, i2 2, i32 %tmp_426, i2 3, i32 %tmp_427, i32 <undef>, i2 %trunc_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3471 'sparsemux' 'pixel_117' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3472 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_70 = load i6 %pad_img_0_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3472 'load' 'pad_img_0_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3473 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_70 = load i6 %pad_img_0_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3473 'load' 'pad_img_0_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3474 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_70 = load i6 %pad_img_0_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3474 'load' 'pad_img_0_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3475 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_70 = load i6 %pad_img_0_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3475 'load' 'pad_img_0_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3476 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_70 = load i6 %pad_img_0_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3476 'load' 'pad_img_0_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3477 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_70 = load i6 %pad_img_0_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3477 'load' 'pad_img_0_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3478 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_70 = load i6 %pad_img_0_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3478 'load' 'pad_img_0_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3479 [1/1] (2.18ns)   --->   "%tmp_428 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_0_0_load_70, i3 0, i32 %pad_img_0_1_load_70, i3 1, i32 %pad_img_0_2_load_70, i3 2, i32 %pad_img_0_3_load_70, i3 3, i32 %pad_img_0_4_load_70, i3 4, i32 %pad_img_0_5_load_70, i3 5, i32 %pad_img_0_6_load_70, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3479 'sparsemux' 'tmp_428' <Predicate = (trunc_ln17_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3480 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_70 = load i6 %pad_img_1_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3480 'load' 'pad_img_1_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3481 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_70 = load i6 %pad_img_1_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3481 'load' 'pad_img_1_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3482 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_70 = load i6 %pad_img_1_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3482 'load' 'pad_img_1_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3483 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_70 = load i6 %pad_img_1_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3483 'load' 'pad_img_1_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3484 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_70 = load i6 %pad_img_1_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3484 'load' 'pad_img_1_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3485 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_70 = load i6 %pad_img_1_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3485 'load' 'pad_img_1_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3486 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_70 = load i6 %pad_img_1_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3486 'load' 'pad_img_1_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3487 [1/1] (2.18ns)   --->   "%tmp_429 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_1_0_load_70, i3 0, i32 %pad_img_1_1_load_70, i3 1, i32 %pad_img_1_2_load_70, i3 2, i32 %pad_img_1_3_load_70, i3 3, i32 %pad_img_1_4_load_70, i3 4, i32 %pad_img_1_5_load_70, i3 5, i32 %pad_img_1_6_load_70, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3487 'sparsemux' 'tmp_429' <Predicate = (trunc_ln17_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3488 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_70 = load i6 %pad_img_2_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3488 'load' 'pad_img_2_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3489 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_70 = load i6 %pad_img_2_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3489 'load' 'pad_img_2_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3490 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_70 = load i6 %pad_img_2_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3490 'load' 'pad_img_2_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3491 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_70 = load i6 %pad_img_2_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3491 'load' 'pad_img_2_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3492 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_70 = load i6 %pad_img_2_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3492 'load' 'pad_img_2_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3493 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_70 = load i6 %pad_img_2_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3493 'load' 'pad_img_2_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3494 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_70 = load i6 %pad_img_2_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3494 'load' 'pad_img_2_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3495 [1/1] (2.18ns)   --->   "%tmp_430 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_2_0_load_70, i3 0, i32 %pad_img_2_1_load_70, i3 1, i32 %pad_img_2_2_load_70, i3 2, i32 %pad_img_2_3_load_70, i3 3, i32 %pad_img_2_4_load_70, i3 4, i32 %pad_img_2_5_load_70, i3 5, i32 %pad_img_2_6_load_70, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3495 'sparsemux' 'tmp_430' <Predicate = (trunc_ln17_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3496 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_70 = load i6 %pad_img_3_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3496 'load' 'pad_img_3_0_load_70' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3497 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_70 = load i6 %pad_img_3_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3497 'load' 'pad_img_3_1_load_70' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3498 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_70 = load i6 %pad_img_3_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3498 'load' 'pad_img_3_2_load_70' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3499 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_70 = load i6 %pad_img_3_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3499 'load' 'pad_img_3_3_load_70' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3500 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_70 = load i6 %pad_img_3_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3500 'load' 'pad_img_3_4_load_70' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3501 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_70 = load i6 %pad_img_3_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3501 'load' 'pad_img_3_5_load_70' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3502 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_70 = load i6 %pad_img_3_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3502 'load' 'pad_img_3_6_load_70' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3503 [1/1] (2.18ns)   --->   "%tmp_431 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_3_0_load_70, i3 0, i32 %pad_img_3_1_load_70, i3 1, i32 %pad_img_3_2_load_70, i3 2, i32 %pad_img_3_3_load_70, i3 3, i32 %pad_img_3_4_load_70, i3 4, i32 %pad_img_3_5_load_70, i3 5, i32 %pad_img_3_6_load_70, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3503 'sparsemux' 'tmp_431' <Predicate = (trunc_ln17_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3504 [1/1] (1.82ns)   --->   "%pixel_118 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_428, i2 1, i32 %tmp_429, i2 2, i32 %tmp_430, i2 3, i32 %tmp_431, i32 <undef>, i2 %trunc_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3504 'sparsemux' 'pixel_118' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3505 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_71 = load i6 %pad_img_0_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3505 'load' 'pad_img_0_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3506 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_71 = load i6 %pad_img_0_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3506 'load' 'pad_img_0_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3507 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_71 = load i6 %pad_img_0_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3507 'load' 'pad_img_0_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3508 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_71 = load i6 %pad_img_0_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3508 'load' 'pad_img_0_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3509 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_71 = load i6 %pad_img_0_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3509 'load' 'pad_img_0_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3510 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_71 = load i6 %pad_img_0_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3510 'load' 'pad_img_0_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3511 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_71 = load i6 %pad_img_0_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3511 'load' 'pad_img_0_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3512 [1/1] (2.18ns)   --->   "%tmp_432 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_0_0_load_71, i3 6, i32 %pad_img_0_1_load_71, i3 0, i32 %pad_img_0_2_load_71, i3 1, i32 %pad_img_0_3_load_71, i3 2, i32 %pad_img_0_4_load_71, i3 3, i32 %pad_img_0_5_load_71, i3 4, i32 %pad_img_0_6_load_71, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3512 'sparsemux' 'tmp_432' <Predicate = (trunc_ln17_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3513 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_71 = load i6 %pad_img_1_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3513 'load' 'pad_img_1_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3514 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_71 = load i6 %pad_img_1_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3514 'load' 'pad_img_1_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3515 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_71 = load i6 %pad_img_1_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3515 'load' 'pad_img_1_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3516 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_71 = load i6 %pad_img_1_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3516 'load' 'pad_img_1_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3517 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_71 = load i6 %pad_img_1_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3517 'load' 'pad_img_1_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3518 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_71 = load i6 %pad_img_1_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3518 'load' 'pad_img_1_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3519 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_71 = load i6 %pad_img_1_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3519 'load' 'pad_img_1_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3520 [1/1] (2.18ns)   --->   "%tmp_433 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_1_0_load_71, i3 6, i32 %pad_img_1_1_load_71, i3 0, i32 %pad_img_1_2_load_71, i3 1, i32 %pad_img_1_3_load_71, i3 2, i32 %pad_img_1_4_load_71, i3 3, i32 %pad_img_1_5_load_71, i3 4, i32 %pad_img_1_6_load_71, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3520 'sparsemux' 'tmp_433' <Predicate = (trunc_ln17_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3521 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_71 = load i6 %pad_img_2_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3521 'load' 'pad_img_2_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3522 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_71 = load i6 %pad_img_2_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3522 'load' 'pad_img_2_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3523 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_71 = load i6 %pad_img_2_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3523 'load' 'pad_img_2_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3524 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_71 = load i6 %pad_img_2_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3524 'load' 'pad_img_2_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3525 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_71 = load i6 %pad_img_2_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3525 'load' 'pad_img_2_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3526 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_71 = load i6 %pad_img_2_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3526 'load' 'pad_img_2_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3527 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_71 = load i6 %pad_img_2_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3527 'load' 'pad_img_2_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3528 [1/1] (2.18ns)   --->   "%tmp_434 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_2_0_load_71, i3 6, i32 %pad_img_2_1_load_71, i3 0, i32 %pad_img_2_2_load_71, i3 1, i32 %pad_img_2_3_load_71, i3 2, i32 %pad_img_2_4_load_71, i3 3, i32 %pad_img_2_5_load_71, i3 4, i32 %pad_img_2_6_load_71, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3528 'sparsemux' 'tmp_434' <Predicate = (trunc_ln17_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3529 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_71 = load i6 %pad_img_3_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3529 'load' 'pad_img_3_0_load_71' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3530 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_71 = load i6 %pad_img_3_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3530 'load' 'pad_img_3_1_load_71' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3531 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_71 = load i6 %pad_img_3_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3531 'load' 'pad_img_3_2_load_71' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3532 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_71 = load i6 %pad_img_3_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3532 'load' 'pad_img_3_3_load_71' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3533 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_71 = load i6 %pad_img_3_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3533 'load' 'pad_img_3_4_load_71' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3534 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_71 = load i6 %pad_img_3_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3534 'load' 'pad_img_3_5_load_71' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3535 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_71 = load i6 %pad_img_3_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3535 'load' 'pad_img_3_6_load_71' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3536 [1/1] (2.18ns)   --->   "%tmp_435 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_3_0_load_71, i3 6, i32 %pad_img_3_1_load_71, i3 0, i32 %pad_img_3_2_load_71, i3 1, i32 %pad_img_3_3_load_71, i3 2, i32 %pad_img_3_4_load_71, i3 3, i32 %pad_img_3_5_load_71, i3 4, i32 %pad_img_3_6_load_71, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3536 'sparsemux' 'tmp_435' <Predicate = (trunc_ln17_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3537 [1/1] (1.82ns)   --->   "%pixel_119 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_432, i2 1, i32 %tmp_433, i2 2, i32 %tmp_434, i2 3, i32 %tmp_435, i32 <undef>, i2 %trunc_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3537 'sparsemux' 'pixel_119' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3538 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_72 = load i6 %pad_img_0_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3538 'load' 'pad_img_0_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3539 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_72 = load i6 %pad_img_0_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3539 'load' 'pad_img_0_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3540 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_72 = load i6 %pad_img_0_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3540 'load' 'pad_img_0_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3541 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_72 = load i6 %pad_img_0_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3541 'load' 'pad_img_0_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3542 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_72 = load i6 %pad_img_0_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3542 'load' 'pad_img_0_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3543 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_72 = load i6 %pad_img_0_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3543 'load' 'pad_img_0_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3544 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_72 = load i6 %pad_img_0_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3544 'load' 'pad_img_0_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3545 [1/1] (2.18ns)   --->   "%tmp_436 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_0_0_load_72, i3 5, i32 %pad_img_0_1_load_72, i3 6, i32 %pad_img_0_2_load_72, i3 0, i32 %pad_img_0_3_load_72, i3 1, i32 %pad_img_0_4_load_72, i3 2, i32 %pad_img_0_5_load_72, i3 3, i32 %pad_img_0_6_load_72, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3545 'sparsemux' 'tmp_436' <Predicate = (trunc_ln17_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3546 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_72 = load i6 %pad_img_1_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3546 'load' 'pad_img_1_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3547 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_72 = load i6 %pad_img_1_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3547 'load' 'pad_img_1_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3548 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_72 = load i6 %pad_img_1_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3548 'load' 'pad_img_1_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3549 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_72 = load i6 %pad_img_1_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3549 'load' 'pad_img_1_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3550 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_72 = load i6 %pad_img_1_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3550 'load' 'pad_img_1_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3551 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_72 = load i6 %pad_img_1_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3551 'load' 'pad_img_1_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3552 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_72 = load i6 %pad_img_1_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3552 'load' 'pad_img_1_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3553 [1/1] (2.18ns)   --->   "%tmp_437 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_1_0_load_72, i3 5, i32 %pad_img_1_1_load_72, i3 6, i32 %pad_img_1_2_load_72, i3 0, i32 %pad_img_1_3_load_72, i3 1, i32 %pad_img_1_4_load_72, i3 2, i32 %pad_img_1_5_load_72, i3 3, i32 %pad_img_1_6_load_72, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3553 'sparsemux' 'tmp_437' <Predicate = (trunc_ln17_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3554 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_72 = load i6 %pad_img_2_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3554 'load' 'pad_img_2_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3555 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_72 = load i6 %pad_img_2_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3555 'load' 'pad_img_2_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3556 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_72 = load i6 %pad_img_2_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3556 'load' 'pad_img_2_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3557 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_72 = load i6 %pad_img_2_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3557 'load' 'pad_img_2_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3558 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_72 = load i6 %pad_img_2_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3558 'load' 'pad_img_2_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3559 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_72 = load i6 %pad_img_2_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3559 'load' 'pad_img_2_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3560 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_72 = load i6 %pad_img_2_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3560 'load' 'pad_img_2_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3561 [1/1] (2.18ns)   --->   "%tmp_438 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_2_0_load_72, i3 5, i32 %pad_img_2_1_load_72, i3 6, i32 %pad_img_2_2_load_72, i3 0, i32 %pad_img_2_3_load_72, i3 1, i32 %pad_img_2_4_load_72, i3 2, i32 %pad_img_2_5_load_72, i3 3, i32 %pad_img_2_6_load_72, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3561 'sparsemux' 'tmp_438' <Predicate = (trunc_ln17_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3562 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_72 = load i6 %pad_img_3_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3562 'load' 'pad_img_3_0_load_72' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3563 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_72 = load i6 %pad_img_3_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3563 'load' 'pad_img_3_1_load_72' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3564 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_72 = load i6 %pad_img_3_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3564 'load' 'pad_img_3_2_load_72' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3565 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_72 = load i6 %pad_img_3_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3565 'load' 'pad_img_3_3_load_72' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3566 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_72 = load i6 %pad_img_3_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3566 'load' 'pad_img_3_4_load_72' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3567 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_72 = load i6 %pad_img_3_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3567 'load' 'pad_img_3_5_load_72' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3568 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_72 = load i6 %pad_img_3_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3568 'load' 'pad_img_3_6_load_72' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3569 [1/1] (2.18ns)   --->   "%tmp_439 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_3_0_load_72, i3 5, i32 %pad_img_3_1_load_72, i3 6, i32 %pad_img_3_2_load_72, i3 0, i32 %pad_img_3_3_load_72, i3 1, i32 %pad_img_3_4_load_72, i3 2, i32 %pad_img_3_5_load_72, i3 3, i32 %pad_img_3_6_load_72, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3569 'sparsemux' 'tmp_439' <Predicate = (trunc_ln17_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3570 [1/1] (1.82ns)   --->   "%pixel_120 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_436, i2 1, i32 %tmp_437, i2 2, i32 %tmp_438, i2 3, i32 %tmp_439, i32 <undef>, i2 %trunc_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3570 'sparsemux' 'pixel_120' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3571 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_73 = load i6 %pad_img_0_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3571 'load' 'pad_img_0_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3572 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_73 = load i6 %pad_img_0_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3572 'load' 'pad_img_0_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3573 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_73 = load i6 %pad_img_0_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3573 'load' 'pad_img_0_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3574 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_73 = load i6 %pad_img_0_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3574 'load' 'pad_img_0_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3575 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_73 = load i6 %pad_img_0_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3575 'load' 'pad_img_0_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3576 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_73 = load i6 %pad_img_0_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3576 'load' 'pad_img_0_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3577 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_73 = load i6 %pad_img_0_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3577 'load' 'pad_img_0_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3578 [1/1] (2.18ns)   --->   "%tmp_440 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_0_0_load_73, i3 4, i32 %pad_img_0_1_load_73, i3 5, i32 %pad_img_0_2_load_73, i3 6, i32 %pad_img_0_3_load_73, i3 0, i32 %pad_img_0_4_load_73, i3 1, i32 %pad_img_0_5_load_73, i3 2, i32 %pad_img_0_6_load_73, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3578 'sparsemux' 'tmp_440' <Predicate = (trunc_ln17_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3579 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_73 = load i6 %pad_img_1_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3579 'load' 'pad_img_1_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3580 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_73 = load i6 %pad_img_1_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3580 'load' 'pad_img_1_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3581 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_73 = load i6 %pad_img_1_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3581 'load' 'pad_img_1_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3582 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_73 = load i6 %pad_img_1_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3582 'load' 'pad_img_1_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3583 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_73 = load i6 %pad_img_1_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3583 'load' 'pad_img_1_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3584 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_73 = load i6 %pad_img_1_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3584 'load' 'pad_img_1_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3585 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_73 = load i6 %pad_img_1_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3585 'load' 'pad_img_1_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3586 [1/1] (2.18ns)   --->   "%tmp_441 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_1_0_load_73, i3 4, i32 %pad_img_1_1_load_73, i3 5, i32 %pad_img_1_2_load_73, i3 6, i32 %pad_img_1_3_load_73, i3 0, i32 %pad_img_1_4_load_73, i3 1, i32 %pad_img_1_5_load_73, i3 2, i32 %pad_img_1_6_load_73, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3586 'sparsemux' 'tmp_441' <Predicate = (trunc_ln17_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3587 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_73 = load i6 %pad_img_2_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3587 'load' 'pad_img_2_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3588 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_73 = load i6 %pad_img_2_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3588 'load' 'pad_img_2_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3589 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_73 = load i6 %pad_img_2_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3589 'load' 'pad_img_2_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3590 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_73 = load i6 %pad_img_2_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3590 'load' 'pad_img_2_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3591 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_73 = load i6 %pad_img_2_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3591 'load' 'pad_img_2_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3592 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_73 = load i6 %pad_img_2_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3592 'load' 'pad_img_2_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3593 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_73 = load i6 %pad_img_2_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3593 'load' 'pad_img_2_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3594 [1/1] (2.18ns)   --->   "%tmp_442 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_2_0_load_73, i3 4, i32 %pad_img_2_1_load_73, i3 5, i32 %pad_img_2_2_load_73, i3 6, i32 %pad_img_2_3_load_73, i3 0, i32 %pad_img_2_4_load_73, i3 1, i32 %pad_img_2_5_load_73, i3 2, i32 %pad_img_2_6_load_73, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3594 'sparsemux' 'tmp_442' <Predicate = (trunc_ln17_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3595 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_73 = load i6 %pad_img_3_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3595 'load' 'pad_img_3_0_load_73' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3596 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_73 = load i6 %pad_img_3_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3596 'load' 'pad_img_3_1_load_73' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3597 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_73 = load i6 %pad_img_3_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3597 'load' 'pad_img_3_2_load_73' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3598 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_73 = load i6 %pad_img_3_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3598 'load' 'pad_img_3_3_load_73' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3599 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_73 = load i6 %pad_img_3_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3599 'load' 'pad_img_3_4_load_73' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3600 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_73 = load i6 %pad_img_3_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3600 'load' 'pad_img_3_5_load_73' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3601 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_73 = load i6 %pad_img_3_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3601 'load' 'pad_img_3_6_load_73' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3602 [1/1] (2.18ns)   --->   "%tmp_443 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_3_0_load_73, i3 4, i32 %pad_img_3_1_load_73, i3 5, i32 %pad_img_3_2_load_73, i3 6, i32 %pad_img_3_3_load_73, i3 0, i32 %pad_img_3_4_load_73, i3 1, i32 %pad_img_3_5_load_73, i3 2, i32 %pad_img_3_6_load_73, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3602 'sparsemux' 'tmp_443' <Predicate = (trunc_ln17_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3603 [1/1] (1.82ns)   --->   "%pixel_121 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_440, i2 1, i32 %tmp_441, i2 2, i32 %tmp_442, i2 3, i32 %tmp_443, i32 <undef>, i2 %trunc_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3603 'sparsemux' 'pixel_121' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3604 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_74 = load i6 %pad_img_0_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3604 'load' 'pad_img_0_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3605 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_74 = load i6 %pad_img_0_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3605 'load' 'pad_img_0_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3606 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_74 = load i6 %pad_img_0_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3606 'load' 'pad_img_0_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3607 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_74 = load i6 %pad_img_0_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3607 'load' 'pad_img_0_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3608 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_74 = load i6 %pad_img_0_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3608 'load' 'pad_img_0_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3609 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_74 = load i6 %pad_img_0_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3609 'load' 'pad_img_0_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3610 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_74 = load i6 %pad_img_0_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3610 'load' 'pad_img_0_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3611 [1/1] (2.18ns)   --->   "%tmp_444 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_0_0_load_74, i3 3, i32 %pad_img_0_1_load_74, i3 4, i32 %pad_img_0_2_load_74, i3 5, i32 %pad_img_0_3_load_74, i3 6, i32 %pad_img_0_4_load_74, i3 0, i32 %pad_img_0_5_load_74, i3 1, i32 %pad_img_0_6_load_74, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3611 'sparsemux' 'tmp_444' <Predicate = (trunc_ln17_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3612 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_74 = load i6 %pad_img_1_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3612 'load' 'pad_img_1_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3613 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_74 = load i6 %pad_img_1_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3613 'load' 'pad_img_1_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3614 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_74 = load i6 %pad_img_1_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3614 'load' 'pad_img_1_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3615 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_74 = load i6 %pad_img_1_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3615 'load' 'pad_img_1_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3616 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_74 = load i6 %pad_img_1_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3616 'load' 'pad_img_1_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3617 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_74 = load i6 %pad_img_1_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3617 'load' 'pad_img_1_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3618 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_74 = load i6 %pad_img_1_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3618 'load' 'pad_img_1_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3619 [1/1] (2.18ns)   --->   "%tmp_445 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_1_0_load_74, i3 3, i32 %pad_img_1_1_load_74, i3 4, i32 %pad_img_1_2_load_74, i3 5, i32 %pad_img_1_3_load_74, i3 6, i32 %pad_img_1_4_load_74, i3 0, i32 %pad_img_1_5_load_74, i3 1, i32 %pad_img_1_6_load_74, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3619 'sparsemux' 'tmp_445' <Predicate = (trunc_ln17_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3620 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_74 = load i6 %pad_img_2_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3620 'load' 'pad_img_2_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3621 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_74 = load i6 %pad_img_2_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3621 'load' 'pad_img_2_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3622 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_74 = load i6 %pad_img_2_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3622 'load' 'pad_img_2_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3623 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_74 = load i6 %pad_img_2_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3623 'load' 'pad_img_2_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3624 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_74 = load i6 %pad_img_2_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3624 'load' 'pad_img_2_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3625 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_74 = load i6 %pad_img_2_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3625 'load' 'pad_img_2_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3626 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_74 = load i6 %pad_img_2_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3626 'load' 'pad_img_2_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3627 [1/1] (2.18ns)   --->   "%tmp_446 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_2_0_load_74, i3 3, i32 %pad_img_2_1_load_74, i3 4, i32 %pad_img_2_2_load_74, i3 5, i32 %pad_img_2_3_load_74, i3 6, i32 %pad_img_2_4_load_74, i3 0, i32 %pad_img_2_5_load_74, i3 1, i32 %pad_img_2_6_load_74, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3627 'sparsemux' 'tmp_446' <Predicate = (trunc_ln17_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3628 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_74 = load i6 %pad_img_3_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3628 'load' 'pad_img_3_0_load_74' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3629 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_74 = load i6 %pad_img_3_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3629 'load' 'pad_img_3_1_load_74' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3630 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_74 = load i6 %pad_img_3_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3630 'load' 'pad_img_3_2_load_74' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3631 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_74 = load i6 %pad_img_3_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3631 'load' 'pad_img_3_3_load_74' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3632 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_74 = load i6 %pad_img_3_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3632 'load' 'pad_img_3_4_load_74' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3633 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_74 = load i6 %pad_img_3_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3633 'load' 'pad_img_3_5_load_74' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3634 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_74 = load i6 %pad_img_3_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3634 'load' 'pad_img_3_6_load_74' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3635 [1/1] (2.18ns)   --->   "%tmp_447 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_3_0_load_74, i3 3, i32 %pad_img_3_1_load_74, i3 4, i32 %pad_img_3_2_load_74, i3 5, i32 %pad_img_3_3_load_74, i3 6, i32 %pad_img_3_4_load_74, i3 0, i32 %pad_img_3_5_load_74, i3 1, i32 %pad_img_3_6_load_74, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3635 'sparsemux' 'tmp_447' <Predicate = (trunc_ln17_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3636 [1/1] (1.82ns)   --->   "%pixel_122 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_444, i2 1, i32 %tmp_445, i2 2, i32 %tmp_446, i2 3, i32 %tmp_447, i32 <undef>, i2 %trunc_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3636 'sparsemux' 'pixel_122' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3637 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_75 = load i6 %pad_img_0_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3637 'load' 'pad_img_0_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3638 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_75 = load i6 %pad_img_0_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3638 'load' 'pad_img_0_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3639 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_75 = load i6 %pad_img_0_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3639 'load' 'pad_img_0_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3640 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_75 = load i6 %pad_img_0_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3640 'load' 'pad_img_0_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3641 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_75 = load i6 %pad_img_0_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3641 'load' 'pad_img_0_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3642 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_75 = load i6 %pad_img_0_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3642 'load' 'pad_img_0_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3643 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_75 = load i6 %pad_img_0_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3643 'load' 'pad_img_0_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3644 [1/1] (2.18ns)   --->   "%tmp_448 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_0_0_load_75, i3 2, i32 %pad_img_0_1_load_75, i3 3, i32 %pad_img_0_2_load_75, i3 4, i32 %pad_img_0_3_load_75, i3 5, i32 %pad_img_0_4_load_75, i3 6, i32 %pad_img_0_5_load_75, i3 0, i32 %pad_img_0_6_load_75, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3644 'sparsemux' 'tmp_448' <Predicate = (trunc_ln17_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3645 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_75 = load i6 %pad_img_1_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3645 'load' 'pad_img_1_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3646 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_75 = load i6 %pad_img_1_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3646 'load' 'pad_img_1_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3647 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_75 = load i6 %pad_img_1_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3647 'load' 'pad_img_1_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3648 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_75 = load i6 %pad_img_1_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3648 'load' 'pad_img_1_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3649 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_75 = load i6 %pad_img_1_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3649 'load' 'pad_img_1_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3650 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_75 = load i6 %pad_img_1_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3650 'load' 'pad_img_1_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3651 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_75 = load i6 %pad_img_1_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3651 'load' 'pad_img_1_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3652 [1/1] (2.18ns)   --->   "%tmp_449 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_1_0_load_75, i3 2, i32 %pad_img_1_1_load_75, i3 3, i32 %pad_img_1_2_load_75, i3 4, i32 %pad_img_1_3_load_75, i3 5, i32 %pad_img_1_4_load_75, i3 6, i32 %pad_img_1_5_load_75, i3 0, i32 %pad_img_1_6_load_75, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3652 'sparsemux' 'tmp_449' <Predicate = (trunc_ln17_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3653 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_75 = load i6 %pad_img_2_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3653 'load' 'pad_img_2_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3654 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_75 = load i6 %pad_img_2_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3654 'load' 'pad_img_2_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3655 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_75 = load i6 %pad_img_2_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3655 'load' 'pad_img_2_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3656 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_75 = load i6 %pad_img_2_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3656 'load' 'pad_img_2_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3657 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_75 = load i6 %pad_img_2_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3657 'load' 'pad_img_2_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3658 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_75 = load i6 %pad_img_2_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3658 'load' 'pad_img_2_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3659 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_75 = load i6 %pad_img_2_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3659 'load' 'pad_img_2_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3660 [1/1] (2.18ns)   --->   "%tmp_450 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_2_0_load_75, i3 2, i32 %pad_img_2_1_load_75, i3 3, i32 %pad_img_2_2_load_75, i3 4, i32 %pad_img_2_3_load_75, i3 5, i32 %pad_img_2_4_load_75, i3 6, i32 %pad_img_2_5_load_75, i3 0, i32 %pad_img_2_6_load_75, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3660 'sparsemux' 'tmp_450' <Predicate = (trunc_ln17_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3661 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_75 = load i6 %pad_img_3_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3661 'load' 'pad_img_3_0_load_75' <Predicate = (trunc_ln17 == 1 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3662 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_75 = load i6 %pad_img_3_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3662 'load' 'pad_img_3_1_load_75' <Predicate = (trunc_ln17 == 2 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3663 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_75 = load i6 %pad_img_3_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3663 'load' 'pad_img_3_2_load_75' <Predicate = (trunc_ln17 == 3 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3664 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_75 = load i6 %pad_img_3_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3664 'load' 'pad_img_3_3_load_75' <Predicate = (trunc_ln17 == 4 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3665 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_75 = load i6 %pad_img_3_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3665 'load' 'pad_img_3_4_load_75' <Predicate = (trunc_ln17 == 5 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3666 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_75 = load i6 %pad_img_3_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3666 'load' 'pad_img_3_5_load_75' <Predicate = (trunc_ln17 == 6 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3667 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_75 = load i6 %pad_img_3_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3667 'load' 'pad_img_3_6_load_75' <Predicate = (trunc_ln17 == 0 & trunc_ln17_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3668 [1/1] (2.18ns)   --->   "%tmp_451 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_3_0_load_75, i3 2, i32 %pad_img_3_1_load_75, i3 3, i32 %pad_img_3_2_load_75, i3 4, i32 %pad_img_3_3_load_75, i3 5, i32 %pad_img_3_4_load_75, i3 6, i32 %pad_img_3_5_load_75, i3 0, i32 %pad_img_3_6_load_75, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3668 'sparsemux' 'tmp_451' <Predicate = (trunc_ln17_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3669 [1/1] (1.82ns)   --->   "%pixel_123 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_448, i2 1, i32 %tmp_449, i2 2, i32 %tmp_450, i2 3, i32 %tmp_451, i32 <undef>, i2 %trunc_ln17_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3669 'sparsemux' 'pixel_123' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3670 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_76 = load i6 %pad_img_0_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3670 'load' 'pad_img_0_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3671 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_76 = load i6 %pad_img_0_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3671 'load' 'pad_img_0_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3672 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_76 = load i6 %pad_img_0_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3672 'load' 'pad_img_0_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3673 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_76 = load i6 %pad_img_0_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3673 'load' 'pad_img_0_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3674 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_76 = load i6 %pad_img_0_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3674 'load' 'pad_img_0_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3675 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_76 = load i6 %pad_img_0_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3675 'load' 'pad_img_0_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3676 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_76 = load i6 %pad_img_0_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3676 'load' 'pad_img_0_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3677 [1/1] (2.18ns)   --->   "%tmp_452 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_0_0_load_76, i3 1, i32 %pad_img_0_1_load_76, i3 2, i32 %pad_img_0_2_load_76, i3 3, i32 %pad_img_0_3_load_76, i3 4, i32 %pad_img_0_4_load_76, i3 5, i32 %pad_img_0_5_load_76, i3 6, i32 %pad_img_0_6_load_76, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3677 'sparsemux' 'tmp_452' <Predicate = (trunc_ln17_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3678 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_76 = load i6 %pad_img_1_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3678 'load' 'pad_img_1_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3679 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_76 = load i6 %pad_img_1_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3679 'load' 'pad_img_1_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3680 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_76 = load i6 %pad_img_1_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3680 'load' 'pad_img_1_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3681 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_76 = load i6 %pad_img_1_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3681 'load' 'pad_img_1_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3682 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_76 = load i6 %pad_img_1_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3682 'load' 'pad_img_1_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3683 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_76 = load i6 %pad_img_1_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3683 'load' 'pad_img_1_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3684 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_76 = load i6 %pad_img_1_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3684 'load' 'pad_img_1_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3685 [1/1] (2.18ns)   --->   "%tmp_453 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_1_0_load_76, i3 1, i32 %pad_img_1_1_load_76, i3 2, i32 %pad_img_1_2_load_76, i3 3, i32 %pad_img_1_3_load_76, i3 4, i32 %pad_img_1_4_load_76, i3 5, i32 %pad_img_1_5_load_76, i3 6, i32 %pad_img_1_6_load_76, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3685 'sparsemux' 'tmp_453' <Predicate = (trunc_ln17_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3686 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_76 = load i6 %pad_img_2_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3686 'load' 'pad_img_2_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3687 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_76 = load i6 %pad_img_2_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3687 'load' 'pad_img_2_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3688 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_76 = load i6 %pad_img_2_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3688 'load' 'pad_img_2_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3689 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_76 = load i6 %pad_img_2_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3689 'load' 'pad_img_2_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3690 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_76 = load i6 %pad_img_2_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3690 'load' 'pad_img_2_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3691 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_76 = load i6 %pad_img_2_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3691 'load' 'pad_img_2_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3692 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_76 = load i6 %pad_img_2_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3692 'load' 'pad_img_2_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3693 [1/1] (2.18ns)   --->   "%tmp_454 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_2_0_load_76, i3 1, i32 %pad_img_2_1_load_76, i3 2, i32 %pad_img_2_2_load_76, i3 3, i32 %pad_img_2_3_load_76, i3 4, i32 %pad_img_2_4_load_76, i3 5, i32 %pad_img_2_5_load_76, i3 6, i32 %pad_img_2_6_load_76, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3693 'sparsemux' 'tmp_454' <Predicate = (trunc_ln17_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3694 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_76 = load i6 %pad_img_3_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3694 'load' 'pad_img_3_0_load_76' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3695 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_76 = load i6 %pad_img_3_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3695 'load' 'pad_img_3_1_load_76' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3696 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_76 = load i6 %pad_img_3_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3696 'load' 'pad_img_3_2_load_76' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3697 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_76 = load i6 %pad_img_3_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3697 'load' 'pad_img_3_3_load_76' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3698 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_76 = load i6 %pad_img_3_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3698 'load' 'pad_img_3_4_load_76' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3699 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_76 = load i6 %pad_img_3_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3699 'load' 'pad_img_3_5_load_76' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3700 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_76 = load i6 %pad_img_3_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3700 'load' 'pad_img_3_6_load_76' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3701 [1/1] (2.18ns)   --->   "%tmp_455 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_3_0_load_76, i3 1, i32 %pad_img_3_1_load_76, i3 2, i32 %pad_img_3_2_load_76, i3 3, i32 %pad_img_3_3_load_76, i3 4, i32 %pad_img_3_4_load_76, i3 5, i32 %pad_img_3_5_load_76, i3 6, i32 %pad_img_3_6_load_76, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3701 'sparsemux' 'tmp_455' <Predicate = (trunc_ln17_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3702 [1/1] (1.82ns)   --->   "%pixel_124 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_452, i2 1, i32 %tmp_453, i2 2, i32 %tmp_454, i2 3, i32 %tmp_455, i32 <undef>, i2 %trunc_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3702 'sparsemux' 'pixel_124' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3703 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_77 = load i6 %pad_img_0_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3703 'load' 'pad_img_0_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3704 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_77 = load i6 %pad_img_0_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3704 'load' 'pad_img_0_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3705 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_77 = load i6 %pad_img_0_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3705 'load' 'pad_img_0_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3706 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_77 = load i6 %pad_img_0_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3706 'load' 'pad_img_0_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3707 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_77 = load i6 %pad_img_0_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3707 'load' 'pad_img_0_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3708 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_77 = load i6 %pad_img_0_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3708 'load' 'pad_img_0_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3709 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_77 = load i6 %pad_img_0_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3709 'load' 'pad_img_0_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3710 [1/1] (2.18ns)   --->   "%tmp_456 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_0_0_load_77, i3 0, i32 %pad_img_0_1_load_77, i3 1, i32 %pad_img_0_2_load_77, i3 2, i32 %pad_img_0_3_load_77, i3 3, i32 %pad_img_0_4_load_77, i3 4, i32 %pad_img_0_5_load_77, i3 5, i32 %pad_img_0_6_load_77, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3710 'sparsemux' 'tmp_456' <Predicate = (trunc_ln17_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3711 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_77 = load i6 %pad_img_1_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3711 'load' 'pad_img_1_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3712 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_77 = load i6 %pad_img_1_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3712 'load' 'pad_img_1_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3713 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_77 = load i6 %pad_img_1_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3713 'load' 'pad_img_1_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3714 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_77 = load i6 %pad_img_1_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3714 'load' 'pad_img_1_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3715 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_77 = load i6 %pad_img_1_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3715 'load' 'pad_img_1_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3716 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_77 = load i6 %pad_img_1_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3716 'load' 'pad_img_1_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3717 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_77 = load i6 %pad_img_1_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3717 'load' 'pad_img_1_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3718 [1/1] (2.18ns)   --->   "%tmp_457 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_1_0_load_77, i3 0, i32 %pad_img_1_1_load_77, i3 1, i32 %pad_img_1_2_load_77, i3 2, i32 %pad_img_1_3_load_77, i3 3, i32 %pad_img_1_4_load_77, i3 4, i32 %pad_img_1_5_load_77, i3 5, i32 %pad_img_1_6_load_77, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3718 'sparsemux' 'tmp_457' <Predicate = (trunc_ln17_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3719 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_77 = load i6 %pad_img_2_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3719 'load' 'pad_img_2_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3720 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_77 = load i6 %pad_img_2_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3720 'load' 'pad_img_2_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3721 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_77 = load i6 %pad_img_2_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3721 'load' 'pad_img_2_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3722 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_77 = load i6 %pad_img_2_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3722 'load' 'pad_img_2_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3723 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_77 = load i6 %pad_img_2_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3723 'load' 'pad_img_2_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3724 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_77 = load i6 %pad_img_2_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3724 'load' 'pad_img_2_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3725 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_77 = load i6 %pad_img_2_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3725 'load' 'pad_img_2_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3726 [1/1] (2.18ns)   --->   "%tmp_458 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_2_0_load_77, i3 0, i32 %pad_img_2_1_load_77, i3 1, i32 %pad_img_2_2_load_77, i3 2, i32 %pad_img_2_3_load_77, i3 3, i32 %pad_img_2_4_load_77, i3 4, i32 %pad_img_2_5_load_77, i3 5, i32 %pad_img_2_6_load_77, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3726 'sparsemux' 'tmp_458' <Predicate = (trunc_ln17_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3727 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_77 = load i6 %pad_img_3_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3727 'load' 'pad_img_3_0_load_77' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3728 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_77 = load i6 %pad_img_3_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3728 'load' 'pad_img_3_1_load_77' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3729 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_77 = load i6 %pad_img_3_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3729 'load' 'pad_img_3_2_load_77' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3730 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_77 = load i6 %pad_img_3_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3730 'load' 'pad_img_3_3_load_77' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3731 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_77 = load i6 %pad_img_3_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3731 'load' 'pad_img_3_4_load_77' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3732 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_77 = load i6 %pad_img_3_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3732 'load' 'pad_img_3_5_load_77' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3733 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_77 = load i6 %pad_img_3_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3733 'load' 'pad_img_3_6_load_77' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3734 [1/1] (2.18ns)   --->   "%tmp_459 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_3_0_load_77, i3 0, i32 %pad_img_3_1_load_77, i3 1, i32 %pad_img_3_2_load_77, i3 2, i32 %pad_img_3_3_load_77, i3 3, i32 %pad_img_3_4_load_77, i3 4, i32 %pad_img_3_5_load_77, i3 5, i32 %pad_img_3_6_load_77, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3734 'sparsemux' 'tmp_459' <Predicate = (trunc_ln17_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3735 [1/1] (1.82ns)   --->   "%pixel_125 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_456, i2 1, i32 %tmp_457, i2 2, i32 %tmp_458, i2 3, i32 %tmp_459, i32 <undef>, i2 %trunc_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3735 'sparsemux' 'pixel_125' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3736 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_78 = load i6 %pad_img_0_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3736 'load' 'pad_img_0_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3737 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_78 = load i6 %pad_img_0_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3737 'load' 'pad_img_0_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3738 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_78 = load i6 %pad_img_0_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3738 'load' 'pad_img_0_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3739 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_78 = load i6 %pad_img_0_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3739 'load' 'pad_img_0_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3740 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_78 = load i6 %pad_img_0_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3740 'load' 'pad_img_0_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3741 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_78 = load i6 %pad_img_0_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3741 'load' 'pad_img_0_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3742 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_78 = load i6 %pad_img_0_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3742 'load' 'pad_img_0_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3743 [1/1] (2.18ns)   --->   "%tmp_460 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_0_0_load_78, i3 6, i32 %pad_img_0_1_load_78, i3 0, i32 %pad_img_0_2_load_78, i3 1, i32 %pad_img_0_3_load_78, i3 2, i32 %pad_img_0_4_load_78, i3 3, i32 %pad_img_0_5_load_78, i3 4, i32 %pad_img_0_6_load_78, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3743 'sparsemux' 'tmp_460' <Predicate = (trunc_ln17_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3744 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_78 = load i6 %pad_img_1_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3744 'load' 'pad_img_1_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3745 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_78 = load i6 %pad_img_1_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3745 'load' 'pad_img_1_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3746 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_78 = load i6 %pad_img_1_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3746 'load' 'pad_img_1_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3747 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_78 = load i6 %pad_img_1_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3747 'load' 'pad_img_1_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3748 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_78 = load i6 %pad_img_1_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3748 'load' 'pad_img_1_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3749 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_78 = load i6 %pad_img_1_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3749 'load' 'pad_img_1_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3750 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_78 = load i6 %pad_img_1_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3750 'load' 'pad_img_1_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3751 [1/1] (2.18ns)   --->   "%tmp_461 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_1_0_load_78, i3 6, i32 %pad_img_1_1_load_78, i3 0, i32 %pad_img_1_2_load_78, i3 1, i32 %pad_img_1_3_load_78, i3 2, i32 %pad_img_1_4_load_78, i3 3, i32 %pad_img_1_5_load_78, i3 4, i32 %pad_img_1_6_load_78, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3751 'sparsemux' 'tmp_461' <Predicate = (trunc_ln17_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3752 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_78 = load i6 %pad_img_2_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3752 'load' 'pad_img_2_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3753 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_78 = load i6 %pad_img_2_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3753 'load' 'pad_img_2_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3754 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_78 = load i6 %pad_img_2_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3754 'load' 'pad_img_2_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3755 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_78 = load i6 %pad_img_2_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3755 'load' 'pad_img_2_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3756 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_78 = load i6 %pad_img_2_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3756 'load' 'pad_img_2_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3757 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_78 = load i6 %pad_img_2_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3757 'load' 'pad_img_2_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3758 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_78 = load i6 %pad_img_2_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3758 'load' 'pad_img_2_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3759 [1/1] (2.18ns)   --->   "%tmp_462 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_2_0_load_78, i3 6, i32 %pad_img_2_1_load_78, i3 0, i32 %pad_img_2_2_load_78, i3 1, i32 %pad_img_2_3_load_78, i3 2, i32 %pad_img_2_4_load_78, i3 3, i32 %pad_img_2_5_load_78, i3 4, i32 %pad_img_2_6_load_78, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3759 'sparsemux' 'tmp_462' <Predicate = (trunc_ln17_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3760 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_78 = load i6 %pad_img_3_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3760 'load' 'pad_img_3_0_load_78' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3761 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_78 = load i6 %pad_img_3_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3761 'load' 'pad_img_3_1_load_78' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3762 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_78 = load i6 %pad_img_3_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3762 'load' 'pad_img_3_2_load_78' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3763 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_78 = load i6 %pad_img_3_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3763 'load' 'pad_img_3_3_load_78' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3764 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_78 = load i6 %pad_img_3_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3764 'load' 'pad_img_3_4_load_78' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3765 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_78 = load i6 %pad_img_3_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3765 'load' 'pad_img_3_5_load_78' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3766 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_78 = load i6 %pad_img_3_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3766 'load' 'pad_img_3_6_load_78' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3767 [1/1] (2.18ns)   --->   "%tmp_463 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_3_0_load_78, i3 6, i32 %pad_img_3_1_load_78, i3 0, i32 %pad_img_3_2_load_78, i3 1, i32 %pad_img_3_3_load_78, i3 2, i32 %pad_img_3_4_load_78, i3 3, i32 %pad_img_3_5_load_78, i3 4, i32 %pad_img_3_6_load_78, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3767 'sparsemux' 'tmp_463' <Predicate = (trunc_ln17_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3768 [1/1] (1.82ns)   --->   "%pixel_126 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_460, i2 1, i32 %tmp_461, i2 2, i32 %tmp_462, i2 3, i32 %tmp_463, i32 <undef>, i2 %trunc_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3768 'sparsemux' 'pixel_126' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3769 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_79 = load i6 %pad_img_0_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3769 'load' 'pad_img_0_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3770 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_79 = load i6 %pad_img_0_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3770 'load' 'pad_img_0_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3771 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_79 = load i6 %pad_img_0_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3771 'load' 'pad_img_0_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3772 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_79 = load i6 %pad_img_0_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3772 'load' 'pad_img_0_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3773 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_79 = load i6 %pad_img_0_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3773 'load' 'pad_img_0_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3774 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_79 = load i6 %pad_img_0_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3774 'load' 'pad_img_0_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3775 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_79 = load i6 %pad_img_0_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3775 'load' 'pad_img_0_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3776 [1/1] (2.18ns)   --->   "%tmp_464 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_0_0_load_79, i3 5, i32 %pad_img_0_1_load_79, i3 6, i32 %pad_img_0_2_load_79, i3 0, i32 %pad_img_0_3_load_79, i3 1, i32 %pad_img_0_4_load_79, i3 2, i32 %pad_img_0_5_load_79, i3 3, i32 %pad_img_0_6_load_79, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3776 'sparsemux' 'tmp_464' <Predicate = (trunc_ln17_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3777 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_79 = load i6 %pad_img_1_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3777 'load' 'pad_img_1_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3778 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_79 = load i6 %pad_img_1_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3778 'load' 'pad_img_1_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3779 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_79 = load i6 %pad_img_1_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3779 'load' 'pad_img_1_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3780 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_79 = load i6 %pad_img_1_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3780 'load' 'pad_img_1_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3781 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_79 = load i6 %pad_img_1_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3781 'load' 'pad_img_1_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3782 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_79 = load i6 %pad_img_1_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3782 'load' 'pad_img_1_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3783 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_79 = load i6 %pad_img_1_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3783 'load' 'pad_img_1_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3784 [1/1] (2.18ns)   --->   "%tmp_465 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_1_0_load_79, i3 5, i32 %pad_img_1_1_load_79, i3 6, i32 %pad_img_1_2_load_79, i3 0, i32 %pad_img_1_3_load_79, i3 1, i32 %pad_img_1_4_load_79, i3 2, i32 %pad_img_1_5_load_79, i3 3, i32 %pad_img_1_6_load_79, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3784 'sparsemux' 'tmp_465' <Predicate = (trunc_ln17_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3785 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_79 = load i6 %pad_img_2_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3785 'load' 'pad_img_2_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3786 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_79 = load i6 %pad_img_2_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3786 'load' 'pad_img_2_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3787 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_79 = load i6 %pad_img_2_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3787 'load' 'pad_img_2_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3788 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_79 = load i6 %pad_img_2_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3788 'load' 'pad_img_2_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3789 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_79 = load i6 %pad_img_2_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3789 'load' 'pad_img_2_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3790 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_79 = load i6 %pad_img_2_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3790 'load' 'pad_img_2_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3791 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_79 = load i6 %pad_img_2_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3791 'load' 'pad_img_2_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3792 [1/1] (2.18ns)   --->   "%tmp_466 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_2_0_load_79, i3 5, i32 %pad_img_2_1_load_79, i3 6, i32 %pad_img_2_2_load_79, i3 0, i32 %pad_img_2_3_load_79, i3 1, i32 %pad_img_2_4_load_79, i3 2, i32 %pad_img_2_5_load_79, i3 3, i32 %pad_img_2_6_load_79, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3792 'sparsemux' 'tmp_466' <Predicate = (trunc_ln17_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3793 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_79 = load i6 %pad_img_3_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3793 'load' 'pad_img_3_0_load_79' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3794 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_79 = load i6 %pad_img_3_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3794 'load' 'pad_img_3_1_load_79' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3795 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_79 = load i6 %pad_img_3_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3795 'load' 'pad_img_3_2_load_79' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3796 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_79 = load i6 %pad_img_3_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3796 'load' 'pad_img_3_3_load_79' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3797 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_79 = load i6 %pad_img_3_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3797 'load' 'pad_img_3_4_load_79' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3798 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_79 = load i6 %pad_img_3_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3798 'load' 'pad_img_3_5_load_79' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3799 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_79 = load i6 %pad_img_3_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3799 'load' 'pad_img_3_6_load_79' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3800 [1/1] (2.18ns)   --->   "%tmp_467 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_3_0_load_79, i3 5, i32 %pad_img_3_1_load_79, i3 6, i32 %pad_img_3_2_load_79, i3 0, i32 %pad_img_3_3_load_79, i3 1, i32 %pad_img_3_4_load_79, i3 2, i32 %pad_img_3_5_load_79, i3 3, i32 %pad_img_3_6_load_79, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3800 'sparsemux' 'tmp_467' <Predicate = (trunc_ln17_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3801 [1/1] (1.82ns)   --->   "%pixel_127 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_464, i2 1, i32 %tmp_465, i2 2, i32 %tmp_466, i2 3, i32 %tmp_467, i32 <undef>, i2 %trunc_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3801 'sparsemux' 'pixel_127' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3802 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_80 = load i6 %pad_img_0_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3802 'load' 'pad_img_0_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3803 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_80 = load i6 %pad_img_0_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3803 'load' 'pad_img_0_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3804 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_80 = load i6 %pad_img_0_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3804 'load' 'pad_img_0_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3805 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_80 = load i6 %pad_img_0_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3805 'load' 'pad_img_0_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3806 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_80 = load i6 %pad_img_0_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3806 'load' 'pad_img_0_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3807 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_80 = load i6 %pad_img_0_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3807 'load' 'pad_img_0_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3808 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_80 = load i6 %pad_img_0_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3808 'load' 'pad_img_0_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3809 [1/1] (2.18ns)   --->   "%tmp_468 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_0_0_load_80, i3 4, i32 %pad_img_0_1_load_80, i3 5, i32 %pad_img_0_2_load_80, i3 6, i32 %pad_img_0_3_load_80, i3 0, i32 %pad_img_0_4_load_80, i3 1, i32 %pad_img_0_5_load_80, i3 2, i32 %pad_img_0_6_load_80, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3809 'sparsemux' 'tmp_468' <Predicate = (trunc_ln17_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3810 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_80 = load i6 %pad_img_1_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3810 'load' 'pad_img_1_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3811 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_80 = load i6 %pad_img_1_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3811 'load' 'pad_img_1_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3812 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_80 = load i6 %pad_img_1_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3812 'load' 'pad_img_1_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3813 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_80 = load i6 %pad_img_1_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3813 'load' 'pad_img_1_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3814 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_80 = load i6 %pad_img_1_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3814 'load' 'pad_img_1_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3815 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_80 = load i6 %pad_img_1_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3815 'load' 'pad_img_1_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3816 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_80 = load i6 %pad_img_1_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3816 'load' 'pad_img_1_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3817 [1/1] (2.18ns)   --->   "%tmp_469 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_1_0_load_80, i3 4, i32 %pad_img_1_1_load_80, i3 5, i32 %pad_img_1_2_load_80, i3 6, i32 %pad_img_1_3_load_80, i3 0, i32 %pad_img_1_4_load_80, i3 1, i32 %pad_img_1_5_load_80, i3 2, i32 %pad_img_1_6_load_80, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3817 'sparsemux' 'tmp_469' <Predicate = (trunc_ln17_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3818 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_80 = load i6 %pad_img_2_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3818 'load' 'pad_img_2_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3819 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_80 = load i6 %pad_img_2_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3819 'load' 'pad_img_2_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3820 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_80 = load i6 %pad_img_2_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3820 'load' 'pad_img_2_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3821 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_80 = load i6 %pad_img_2_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3821 'load' 'pad_img_2_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3822 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_80 = load i6 %pad_img_2_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3822 'load' 'pad_img_2_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3823 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_80 = load i6 %pad_img_2_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3823 'load' 'pad_img_2_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3824 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_80 = load i6 %pad_img_2_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3824 'load' 'pad_img_2_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3825 [1/1] (2.18ns)   --->   "%tmp_470 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_2_0_load_80, i3 4, i32 %pad_img_2_1_load_80, i3 5, i32 %pad_img_2_2_load_80, i3 6, i32 %pad_img_2_3_load_80, i3 0, i32 %pad_img_2_4_load_80, i3 1, i32 %pad_img_2_5_load_80, i3 2, i32 %pad_img_2_6_load_80, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3825 'sparsemux' 'tmp_470' <Predicate = (trunc_ln17_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3826 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_80 = load i6 %pad_img_3_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3826 'load' 'pad_img_3_0_load_80' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3827 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_80 = load i6 %pad_img_3_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3827 'load' 'pad_img_3_1_load_80' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3828 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_80 = load i6 %pad_img_3_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3828 'load' 'pad_img_3_2_load_80' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3829 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_80 = load i6 %pad_img_3_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3829 'load' 'pad_img_3_3_load_80' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3830 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_80 = load i6 %pad_img_3_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3830 'load' 'pad_img_3_4_load_80' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3831 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_80 = load i6 %pad_img_3_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3831 'load' 'pad_img_3_5_load_80' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3832 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_80 = load i6 %pad_img_3_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3832 'load' 'pad_img_3_6_load_80' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3833 [1/1] (2.18ns)   --->   "%tmp_471 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_3_0_load_80, i3 4, i32 %pad_img_3_1_load_80, i3 5, i32 %pad_img_3_2_load_80, i3 6, i32 %pad_img_3_3_load_80, i3 0, i32 %pad_img_3_4_load_80, i3 1, i32 %pad_img_3_5_load_80, i3 2, i32 %pad_img_3_6_load_80, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3833 'sparsemux' 'tmp_471' <Predicate = (trunc_ln17_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3834 [1/1] (1.82ns)   --->   "%pixel_128 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_468, i2 1, i32 %tmp_469, i2 2, i32 %tmp_470, i2 3, i32 %tmp_471, i32 <undef>, i2 %trunc_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3834 'sparsemux' 'pixel_128' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3835 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_81 = load i6 %pad_img_0_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3835 'load' 'pad_img_0_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3836 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_81 = load i6 %pad_img_0_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3836 'load' 'pad_img_0_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3837 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_81 = load i6 %pad_img_0_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3837 'load' 'pad_img_0_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3838 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_81 = load i6 %pad_img_0_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3838 'load' 'pad_img_0_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3839 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_81 = load i6 %pad_img_0_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3839 'load' 'pad_img_0_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3840 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_81 = load i6 %pad_img_0_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3840 'load' 'pad_img_0_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3841 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_81 = load i6 %pad_img_0_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3841 'load' 'pad_img_0_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3842 [1/1] (2.18ns)   --->   "%tmp_472 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_0_0_load_81, i3 3, i32 %pad_img_0_1_load_81, i3 4, i32 %pad_img_0_2_load_81, i3 5, i32 %pad_img_0_3_load_81, i3 6, i32 %pad_img_0_4_load_81, i3 0, i32 %pad_img_0_5_load_81, i3 1, i32 %pad_img_0_6_load_81, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3842 'sparsemux' 'tmp_472' <Predicate = (trunc_ln17_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3843 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_81 = load i6 %pad_img_1_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3843 'load' 'pad_img_1_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3844 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_81 = load i6 %pad_img_1_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3844 'load' 'pad_img_1_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3845 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_81 = load i6 %pad_img_1_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3845 'load' 'pad_img_1_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3846 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_81 = load i6 %pad_img_1_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3846 'load' 'pad_img_1_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3847 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_81 = load i6 %pad_img_1_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3847 'load' 'pad_img_1_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3848 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_81 = load i6 %pad_img_1_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3848 'load' 'pad_img_1_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3849 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_81 = load i6 %pad_img_1_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3849 'load' 'pad_img_1_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3850 [1/1] (2.18ns)   --->   "%tmp_473 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_1_0_load_81, i3 3, i32 %pad_img_1_1_load_81, i3 4, i32 %pad_img_1_2_load_81, i3 5, i32 %pad_img_1_3_load_81, i3 6, i32 %pad_img_1_4_load_81, i3 0, i32 %pad_img_1_5_load_81, i3 1, i32 %pad_img_1_6_load_81, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3850 'sparsemux' 'tmp_473' <Predicate = (trunc_ln17_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3851 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_81 = load i6 %pad_img_2_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3851 'load' 'pad_img_2_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3852 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_81 = load i6 %pad_img_2_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3852 'load' 'pad_img_2_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3853 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_81 = load i6 %pad_img_2_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3853 'load' 'pad_img_2_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3854 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_81 = load i6 %pad_img_2_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3854 'load' 'pad_img_2_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3855 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_81 = load i6 %pad_img_2_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3855 'load' 'pad_img_2_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3856 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_81 = load i6 %pad_img_2_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3856 'load' 'pad_img_2_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3857 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_81 = load i6 %pad_img_2_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3857 'load' 'pad_img_2_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3858 [1/1] (2.18ns)   --->   "%tmp_474 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_2_0_load_81, i3 3, i32 %pad_img_2_1_load_81, i3 4, i32 %pad_img_2_2_load_81, i3 5, i32 %pad_img_2_3_load_81, i3 6, i32 %pad_img_2_4_load_81, i3 0, i32 %pad_img_2_5_load_81, i3 1, i32 %pad_img_2_6_load_81, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3858 'sparsemux' 'tmp_474' <Predicate = (trunc_ln17_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3859 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_81 = load i6 %pad_img_3_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3859 'load' 'pad_img_3_0_load_81' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3860 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_81 = load i6 %pad_img_3_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3860 'load' 'pad_img_3_1_load_81' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3861 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_81 = load i6 %pad_img_3_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3861 'load' 'pad_img_3_2_load_81' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3862 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_81 = load i6 %pad_img_3_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3862 'load' 'pad_img_3_3_load_81' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3863 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_81 = load i6 %pad_img_3_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3863 'load' 'pad_img_3_4_load_81' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3864 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_81 = load i6 %pad_img_3_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3864 'load' 'pad_img_3_5_load_81' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3865 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_81 = load i6 %pad_img_3_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3865 'load' 'pad_img_3_6_load_81' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3866 [1/1] (2.18ns)   --->   "%tmp_475 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_3_0_load_81, i3 3, i32 %pad_img_3_1_load_81, i3 4, i32 %pad_img_3_2_load_81, i3 5, i32 %pad_img_3_3_load_81, i3 6, i32 %pad_img_3_4_load_81, i3 0, i32 %pad_img_3_5_load_81, i3 1, i32 %pad_img_3_6_load_81, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3866 'sparsemux' 'tmp_475' <Predicate = (trunc_ln17_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3867 [1/1] (1.82ns)   --->   "%pixel_129 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_472, i2 1, i32 %tmp_473, i2 2, i32 %tmp_474, i2 3, i32 %tmp_475, i32 <undef>, i2 %trunc_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3867 'sparsemux' 'pixel_129' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3868 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_82 = load i6 %pad_img_0_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3868 'load' 'pad_img_0_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3869 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_82 = load i6 %pad_img_0_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3869 'load' 'pad_img_0_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3870 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_82 = load i6 %pad_img_0_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3870 'load' 'pad_img_0_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3871 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_82 = load i6 %pad_img_0_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3871 'load' 'pad_img_0_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3872 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_82 = load i6 %pad_img_0_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3872 'load' 'pad_img_0_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3873 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_82 = load i6 %pad_img_0_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3873 'load' 'pad_img_0_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3874 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_82 = load i6 %pad_img_0_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3874 'load' 'pad_img_0_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3875 [1/1] (2.18ns)   --->   "%tmp_476 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_0_0_load_82, i3 2, i32 %pad_img_0_1_load_82, i3 3, i32 %pad_img_0_2_load_82, i3 4, i32 %pad_img_0_3_load_82, i3 5, i32 %pad_img_0_4_load_82, i3 6, i32 %pad_img_0_5_load_82, i3 0, i32 %pad_img_0_6_load_82, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3875 'sparsemux' 'tmp_476' <Predicate = (trunc_ln17_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3876 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_82 = load i6 %pad_img_1_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3876 'load' 'pad_img_1_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3877 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_82 = load i6 %pad_img_1_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3877 'load' 'pad_img_1_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3878 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_82 = load i6 %pad_img_1_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3878 'load' 'pad_img_1_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3879 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_82 = load i6 %pad_img_1_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3879 'load' 'pad_img_1_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3880 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_82 = load i6 %pad_img_1_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3880 'load' 'pad_img_1_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3881 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_82 = load i6 %pad_img_1_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3881 'load' 'pad_img_1_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3882 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_82 = load i6 %pad_img_1_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3882 'load' 'pad_img_1_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3883 [1/1] (2.18ns)   --->   "%tmp_477 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_1_0_load_82, i3 2, i32 %pad_img_1_1_load_82, i3 3, i32 %pad_img_1_2_load_82, i3 4, i32 %pad_img_1_3_load_82, i3 5, i32 %pad_img_1_4_load_82, i3 6, i32 %pad_img_1_5_load_82, i3 0, i32 %pad_img_1_6_load_82, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3883 'sparsemux' 'tmp_477' <Predicate = (trunc_ln17_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3884 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_82 = load i6 %pad_img_2_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3884 'load' 'pad_img_2_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3885 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_82 = load i6 %pad_img_2_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3885 'load' 'pad_img_2_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3886 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_82 = load i6 %pad_img_2_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3886 'load' 'pad_img_2_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3887 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_82 = load i6 %pad_img_2_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3887 'load' 'pad_img_2_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3888 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_82 = load i6 %pad_img_2_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3888 'load' 'pad_img_2_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3889 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_82 = load i6 %pad_img_2_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3889 'load' 'pad_img_2_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3890 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_82 = load i6 %pad_img_2_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3890 'load' 'pad_img_2_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3891 [1/1] (2.18ns)   --->   "%tmp_478 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_2_0_load_82, i3 2, i32 %pad_img_2_1_load_82, i3 3, i32 %pad_img_2_2_load_82, i3 4, i32 %pad_img_2_3_load_82, i3 5, i32 %pad_img_2_4_load_82, i3 6, i32 %pad_img_2_5_load_82, i3 0, i32 %pad_img_2_6_load_82, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3891 'sparsemux' 'tmp_478' <Predicate = (trunc_ln17_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3892 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_82 = load i6 %pad_img_3_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3892 'load' 'pad_img_3_0_load_82' <Predicate = (trunc_ln17 == 1 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3893 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_82 = load i6 %pad_img_3_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3893 'load' 'pad_img_3_1_load_82' <Predicate = (trunc_ln17 == 2 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3894 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_82 = load i6 %pad_img_3_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3894 'load' 'pad_img_3_2_load_82' <Predicate = (trunc_ln17 == 3 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3895 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_82 = load i6 %pad_img_3_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3895 'load' 'pad_img_3_3_load_82' <Predicate = (trunc_ln17 == 4 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3896 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_82 = load i6 %pad_img_3_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3896 'load' 'pad_img_3_4_load_82' <Predicate = (trunc_ln17 == 5 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3897 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_82 = load i6 %pad_img_3_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3897 'load' 'pad_img_3_5_load_82' <Predicate = (trunc_ln17 == 6 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3898 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_82 = load i6 %pad_img_3_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3898 'load' 'pad_img_3_6_load_82' <Predicate = (trunc_ln17 == 0 & trunc_ln17_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 3899 [1/1] (2.18ns)   --->   "%tmp_479 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_3_0_load_82, i3 2, i32 %pad_img_3_1_load_82, i3 3, i32 %pad_img_3_2_load_82, i3 4, i32 %pad_img_3_3_load_82, i3 5, i32 %pad_img_3_4_load_82, i3 6, i32 %pad_img_3_5_load_82, i3 0, i32 %pad_img_3_6_load_82, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3899 'sparsemux' 'tmp_479' <Predicate = (trunc_ln17_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3900 [1/1] (1.82ns)   --->   "%pixel_130 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_476, i2 1, i32 %tmp_477, i2 2, i32 %tmp_478, i2 3, i32 %tmp_479, i32 <undef>, i2 %trunc_ln17_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3900 'sparsemux' 'pixel_130' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_159)   --->   "%shl_ln39_1 = shl i6 %urem_ln17_7, i6 2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3901 'shl' 'shl_ln39_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3902 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln39_159 = add i6 %shl_ln39_1, i6 %urem_ln17_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3902 'add' 'add_ln39_159' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3903 [1/1] (1.82ns)   --->   "%add_ln39_160 = add i6 %add_ln39_159, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3903 'add' 'add_ln39_160' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln39_190 = zext i6 %add_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3904 'zext' 'zext_ln39_190' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3905 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_83 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3905 'getelementptr' 'pad_img_0_0_addr_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3906 [1/1] (1.82ns)   --->   "%add_ln39_161 = add i6 %add_ln39_159, i6 %zext_ln39_135" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3906 'add' 'add_ln39_161' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3907 [1/1] (0.00ns)   --->   "%zext_ln39_191 = zext i6 %add_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3907 'zext' 'zext_ln39_191' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3908 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_84 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3908 'getelementptr' 'pad_img_0_0_addr_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3909 [1/1] (1.82ns)   --->   "%add_ln39_162 = add i6 %add_ln39_159, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3909 'add' 'add_ln39_162' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3910 [1/1] (0.00ns)   --->   "%zext_ln39_192 = zext i6 %add_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3910 'zext' 'zext_ln39_192' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3911 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_85 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3911 'getelementptr' 'pad_img_0_0_addr_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3912 [1/1] (1.82ns)   --->   "%add_ln39_163 = add i6 %add_ln39_159, i6 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3912 'add' 'add_ln39_163' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3913 [1/1] (0.00ns)   --->   "%zext_ln39_193 = zext i6 %add_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3913 'zext' 'zext_ln39_193' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3914 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_86 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3914 'getelementptr' 'pad_img_0_0_addr_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3915 [1/1] (1.82ns)   --->   "%add_ln39_164 = add i6 %add_ln39_159, i6 %zext_ln39_147" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3915 'add' 'add_ln39_164' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3916 [1/1] (0.00ns)   --->   "%zext_ln39_194 = zext i6 %add_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3916 'zext' 'zext_ln39_194' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3917 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_87 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3917 'getelementptr' 'pad_img_0_0_addr_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3918 [1/1] (1.82ns)   --->   "%add_ln39_165 = add i6 %add_ln39_159, i6 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3918 'add' 'add_ln39_165' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3919 [1/1] (0.00ns)   --->   "%zext_ln39_195 = zext i6 %add_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3919 'zext' 'zext_ln39_195' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3920 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_88 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3920 'getelementptr' 'pad_img_0_0_addr_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3921 [1/1] (1.82ns)   --->   "%add_ln39_166 = add i6 %add_ln39_159, i6 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3921 'add' 'add_ln39_166' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3922 [1/1] (0.00ns)   --->   "%zext_ln39_196 = zext i6 %add_ln39_166" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3922 'zext' 'zext_ln39_196' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3923 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_89 = getelementptr i32 %pad_img_0_0, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3923 'getelementptr' 'pad_img_0_0_addr_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3924 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_83 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3924 'getelementptr' 'pad_img_0_1_addr_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3925 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_84 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3925 'getelementptr' 'pad_img_0_1_addr_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3926 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_85 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3926 'getelementptr' 'pad_img_0_1_addr_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3927 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_86 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3927 'getelementptr' 'pad_img_0_1_addr_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3928 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_87 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3928 'getelementptr' 'pad_img_0_1_addr_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3929 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_88 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3929 'getelementptr' 'pad_img_0_1_addr_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3930 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_89 = getelementptr i32 %pad_img_0_1, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3930 'getelementptr' 'pad_img_0_1_addr_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3931 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_83 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3931 'getelementptr' 'pad_img_0_2_addr_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3932 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_84 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3932 'getelementptr' 'pad_img_0_2_addr_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3933 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_85 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3933 'getelementptr' 'pad_img_0_2_addr_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3934 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_86 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3934 'getelementptr' 'pad_img_0_2_addr_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3935 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_87 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3935 'getelementptr' 'pad_img_0_2_addr_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3936 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_88 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3936 'getelementptr' 'pad_img_0_2_addr_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3937 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_89 = getelementptr i32 %pad_img_0_2, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3937 'getelementptr' 'pad_img_0_2_addr_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3938 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_83 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3938 'getelementptr' 'pad_img_0_3_addr_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3939 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_84 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3939 'getelementptr' 'pad_img_0_3_addr_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3940 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_85 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3940 'getelementptr' 'pad_img_0_3_addr_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3941 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_86 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3941 'getelementptr' 'pad_img_0_3_addr_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3942 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_87 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3942 'getelementptr' 'pad_img_0_3_addr_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3943 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_88 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3943 'getelementptr' 'pad_img_0_3_addr_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3944 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_89 = getelementptr i32 %pad_img_0_3, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3944 'getelementptr' 'pad_img_0_3_addr_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3945 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_83 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3945 'getelementptr' 'pad_img_0_4_addr_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3946 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_84 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3946 'getelementptr' 'pad_img_0_4_addr_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3947 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_85 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3947 'getelementptr' 'pad_img_0_4_addr_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3948 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_86 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3948 'getelementptr' 'pad_img_0_4_addr_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3949 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_87 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3949 'getelementptr' 'pad_img_0_4_addr_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3950 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_88 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3950 'getelementptr' 'pad_img_0_4_addr_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3951 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_89 = getelementptr i32 %pad_img_0_4, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3951 'getelementptr' 'pad_img_0_4_addr_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3952 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_83 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3952 'getelementptr' 'pad_img_0_5_addr_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3953 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_84 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3953 'getelementptr' 'pad_img_0_5_addr_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3954 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_85 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3954 'getelementptr' 'pad_img_0_5_addr_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3955 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_86 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3955 'getelementptr' 'pad_img_0_5_addr_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3956 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_87 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3956 'getelementptr' 'pad_img_0_5_addr_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3957 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_88 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3957 'getelementptr' 'pad_img_0_5_addr_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3958 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_89 = getelementptr i32 %pad_img_0_5, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3958 'getelementptr' 'pad_img_0_5_addr_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3959 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_83 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3959 'getelementptr' 'pad_img_0_6_addr_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3960 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_84 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3960 'getelementptr' 'pad_img_0_6_addr_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3961 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_85 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3961 'getelementptr' 'pad_img_0_6_addr_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3962 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_86 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3962 'getelementptr' 'pad_img_0_6_addr_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3963 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_87 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3963 'getelementptr' 'pad_img_0_6_addr_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3964 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_88 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3964 'getelementptr' 'pad_img_0_6_addr_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3965 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_89 = getelementptr i32 %pad_img_0_6, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3965 'getelementptr' 'pad_img_0_6_addr_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3966 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_83 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3966 'getelementptr' 'pad_img_1_0_addr_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3967 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_84 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3967 'getelementptr' 'pad_img_1_0_addr_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3968 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_85 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3968 'getelementptr' 'pad_img_1_0_addr_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3969 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_86 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3969 'getelementptr' 'pad_img_1_0_addr_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3970 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_87 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3970 'getelementptr' 'pad_img_1_0_addr_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3971 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_88 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3971 'getelementptr' 'pad_img_1_0_addr_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3972 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_89 = getelementptr i32 %pad_img_1_0, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3972 'getelementptr' 'pad_img_1_0_addr_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3973 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_83 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3973 'getelementptr' 'pad_img_1_1_addr_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3974 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_84 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3974 'getelementptr' 'pad_img_1_1_addr_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3975 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_85 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3975 'getelementptr' 'pad_img_1_1_addr_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3976 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_86 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3976 'getelementptr' 'pad_img_1_1_addr_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3977 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_87 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3977 'getelementptr' 'pad_img_1_1_addr_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3978 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_88 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3978 'getelementptr' 'pad_img_1_1_addr_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3979 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_89 = getelementptr i32 %pad_img_1_1, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3979 'getelementptr' 'pad_img_1_1_addr_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3980 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_83 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3980 'getelementptr' 'pad_img_1_2_addr_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3981 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_84 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3981 'getelementptr' 'pad_img_1_2_addr_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3982 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_85 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3982 'getelementptr' 'pad_img_1_2_addr_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3983 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_86 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3983 'getelementptr' 'pad_img_1_2_addr_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3984 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_87 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3984 'getelementptr' 'pad_img_1_2_addr_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3985 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_88 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3985 'getelementptr' 'pad_img_1_2_addr_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3986 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_89 = getelementptr i32 %pad_img_1_2, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3986 'getelementptr' 'pad_img_1_2_addr_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3987 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_83 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3987 'getelementptr' 'pad_img_1_3_addr_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3988 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_84 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3988 'getelementptr' 'pad_img_1_3_addr_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3989 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_85 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3989 'getelementptr' 'pad_img_1_3_addr_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3990 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_86 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3990 'getelementptr' 'pad_img_1_3_addr_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3991 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_87 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3991 'getelementptr' 'pad_img_1_3_addr_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3992 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_88 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3992 'getelementptr' 'pad_img_1_3_addr_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3993 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_89 = getelementptr i32 %pad_img_1_3, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3993 'getelementptr' 'pad_img_1_3_addr_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3994 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_83 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3994 'getelementptr' 'pad_img_1_4_addr_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3995 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_84 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3995 'getelementptr' 'pad_img_1_4_addr_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3996 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_85 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3996 'getelementptr' 'pad_img_1_4_addr_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3997 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_86 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3997 'getelementptr' 'pad_img_1_4_addr_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3998 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_87 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3998 'getelementptr' 'pad_img_1_4_addr_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3999 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_88 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3999 'getelementptr' 'pad_img_1_4_addr_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4000 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_89 = getelementptr i32 %pad_img_1_4, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4000 'getelementptr' 'pad_img_1_4_addr_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4001 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_83 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4001 'getelementptr' 'pad_img_1_5_addr_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4002 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_84 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4002 'getelementptr' 'pad_img_1_5_addr_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4003 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_85 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4003 'getelementptr' 'pad_img_1_5_addr_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4004 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_86 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4004 'getelementptr' 'pad_img_1_5_addr_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4005 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_87 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4005 'getelementptr' 'pad_img_1_5_addr_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4006 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_88 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4006 'getelementptr' 'pad_img_1_5_addr_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4007 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_89 = getelementptr i32 %pad_img_1_5, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4007 'getelementptr' 'pad_img_1_5_addr_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4008 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_83 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4008 'getelementptr' 'pad_img_1_6_addr_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4009 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_84 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4009 'getelementptr' 'pad_img_1_6_addr_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4010 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_85 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4010 'getelementptr' 'pad_img_1_6_addr_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4011 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_86 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4011 'getelementptr' 'pad_img_1_6_addr_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4012 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_87 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4012 'getelementptr' 'pad_img_1_6_addr_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4013 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_88 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4013 'getelementptr' 'pad_img_1_6_addr_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4014 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_89 = getelementptr i32 %pad_img_1_6, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4014 'getelementptr' 'pad_img_1_6_addr_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 0.00>
ST_14 : Operation 4015 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_83 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4015 'getelementptr' 'pad_img_2_0_addr_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4016 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_84 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4016 'getelementptr' 'pad_img_2_0_addr_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4017 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_85 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4017 'getelementptr' 'pad_img_2_0_addr_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4018 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_86 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4018 'getelementptr' 'pad_img_2_0_addr_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4019 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_87 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4019 'getelementptr' 'pad_img_2_0_addr_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4020 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_88 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4020 'getelementptr' 'pad_img_2_0_addr_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4021 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_89 = getelementptr i32 %pad_img_2_0, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4021 'getelementptr' 'pad_img_2_0_addr_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4022 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_83 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4022 'getelementptr' 'pad_img_2_1_addr_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4023 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_84 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4023 'getelementptr' 'pad_img_2_1_addr_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4024 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_85 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4024 'getelementptr' 'pad_img_2_1_addr_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4025 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_86 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4025 'getelementptr' 'pad_img_2_1_addr_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4026 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_87 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4026 'getelementptr' 'pad_img_2_1_addr_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4027 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_88 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4027 'getelementptr' 'pad_img_2_1_addr_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4028 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_89 = getelementptr i32 %pad_img_2_1, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4028 'getelementptr' 'pad_img_2_1_addr_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4029 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_83 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4029 'getelementptr' 'pad_img_2_2_addr_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4030 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_84 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4030 'getelementptr' 'pad_img_2_2_addr_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4031 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_85 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4031 'getelementptr' 'pad_img_2_2_addr_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4032 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_86 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4032 'getelementptr' 'pad_img_2_2_addr_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4033 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_87 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4033 'getelementptr' 'pad_img_2_2_addr_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4034 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_88 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4034 'getelementptr' 'pad_img_2_2_addr_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4035 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_89 = getelementptr i32 %pad_img_2_2, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4035 'getelementptr' 'pad_img_2_2_addr_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4036 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_83 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4036 'getelementptr' 'pad_img_2_3_addr_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4037 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_84 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4037 'getelementptr' 'pad_img_2_3_addr_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4038 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_85 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4038 'getelementptr' 'pad_img_2_3_addr_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4039 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_86 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4039 'getelementptr' 'pad_img_2_3_addr_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4040 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_87 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4040 'getelementptr' 'pad_img_2_3_addr_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4041 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_88 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4041 'getelementptr' 'pad_img_2_3_addr_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4042 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_89 = getelementptr i32 %pad_img_2_3, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4042 'getelementptr' 'pad_img_2_3_addr_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4043 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_83 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4043 'getelementptr' 'pad_img_2_4_addr_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4044 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_84 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4044 'getelementptr' 'pad_img_2_4_addr_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4045 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_85 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4045 'getelementptr' 'pad_img_2_4_addr_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4046 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_86 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4046 'getelementptr' 'pad_img_2_4_addr_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4047 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_87 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4047 'getelementptr' 'pad_img_2_4_addr_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4048 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_88 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4048 'getelementptr' 'pad_img_2_4_addr_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4049 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_89 = getelementptr i32 %pad_img_2_4, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4049 'getelementptr' 'pad_img_2_4_addr_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4050 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_83 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4050 'getelementptr' 'pad_img_2_5_addr_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4051 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_84 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4051 'getelementptr' 'pad_img_2_5_addr_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4052 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_85 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4052 'getelementptr' 'pad_img_2_5_addr_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4053 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_86 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4053 'getelementptr' 'pad_img_2_5_addr_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4054 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_87 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4054 'getelementptr' 'pad_img_2_5_addr_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4055 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_88 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4055 'getelementptr' 'pad_img_2_5_addr_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4056 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_89 = getelementptr i32 %pad_img_2_5, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4056 'getelementptr' 'pad_img_2_5_addr_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4057 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_83 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4057 'getelementptr' 'pad_img_2_6_addr_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4058 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_84 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4058 'getelementptr' 'pad_img_2_6_addr_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4059 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_85 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4059 'getelementptr' 'pad_img_2_6_addr_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4060 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_86 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4060 'getelementptr' 'pad_img_2_6_addr_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4061 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_87 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4061 'getelementptr' 'pad_img_2_6_addr_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4062 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_88 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4062 'getelementptr' 'pad_img_2_6_addr_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4063 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_89 = getelementptr i32 %pad_img_2_6, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4063 'getelementptr' 'pad_img_2_6_addr_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 0.00>
ST_14 : Operation 4064 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_83 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4064 'getelementptr' 'pad_img_3_0_addr_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4065 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_84 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4065 'getelementptr' 'pad_img_3_0_addr_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4066 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_85 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4066 'getelementptr' 'pad_img_3_0_addr_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4067 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_86 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4067 'getelementptr' 'pad_img_3_0_addr_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4068 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_87 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4068 'getelementptr' 'pad_img_3_0_addr_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4069 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_88 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4069 'getelementptr' 'pad_img_3_0_addr_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4070 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_89 = getelementptr i32 %pad_img_3_0, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4070 'getelementptr' 'pad_img_3_0_addr_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4071 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_83 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4071 'getelementptr' 'pad_img_3_1_addr_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4072 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_84 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4072 'getelementptr' 'pad_img_3_1_addr_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4073 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_85 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4073 'getelementptr' 'pad_img_3_1_addr_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4074 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_86 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4074 'getelementptr' 'pad_img_3_1_addr_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4075 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_87 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4075 'getelementptr' 'pad_img_3_1_addr_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4076 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_88 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4076 'getelementptr' 'pad_img_3_1_addr_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4077 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_89 = getelementptr i32 %pad_img_3_1, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4077 'getelementptr' 'pad_img_3_1_addr_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4078 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_83 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4078 'getelementptr' 'pad_img_3_2_addr_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4079 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_84 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4079 'getelementptr' 'pad_img_3_2_addr_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4080 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_85 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4080 'getelementptr' 'pad_img_3_2_addr_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4081 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_86 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4081 'getelementptr' 'pad_img_3_2_addr_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4082 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_87 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4082 'getelementptr' 'pad_img_3_2_addr_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4083 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_88 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4083 'getelementptr' 'pad_img_3_2_addr_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4084 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_89 = getelementptr i32 %pad_img_3_2, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4084 'getelementptr' 'pad_img_3_2_addr_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4085 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_83 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4085 'getelementptr' 'pad_img_3_3_addr_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4086 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_84 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4086 'getelementptr' 'pad_img_3_3_addr_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4087 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_85 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4087 'getelementptr' 'pad_img_3_3_addr_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4088 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_86 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4088 'getelementptr' 'pad_img_3_3_addr_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4089 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_87 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4089 'getelementptr' 'pad_img_3_3_addr_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4090 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_88 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4090 'getelementptr' 'pad_img_3_3_addr_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4091 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_89 = getelementptr i32 %pad_img_3_3, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4091 'getelementptr' 'pad_img_3_3_addr_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4092 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_83 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4092 'getelementptr' 'pad_img_3_4_addr_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4093 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_84 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4093 'getelementptr' 'pad_img_3_4_addr_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4094 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_85 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4094 'getelementptr' 'pad_img_3_4_addr_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4095 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_86 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4095 'getelementptr' 'pad_img_3_4_addr_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4096 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_87 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4096 'getelementptr' 'pad_img_3_4_addr_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4097 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_88 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4097 'getelementptr' 'pad_img_3_4_addr_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4098 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_89 = getelementptr i32 %pad_img_3_4, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4098 'getelementptr' 'pad_img_3_4_addr_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4099 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_83 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4099 'getelementptr' 'pad_img_3_5_addr_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4100 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_84 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4100 'getelementptr' 'pad_img_3_5_addr_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4101 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_85 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4101 'getelementptr' 'pad_img_3_5_addr_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4102 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_86 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4102 'getelementptr' 'pad_img_3_5_addr_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4103 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_87 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4103 'getelementptr' 'pad_img_3_5_addr_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4104 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_88 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4104 'getelementptr' 'pad_img_3_5_addr_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4105 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_89 = getelementptr i32 %pad_img_3_5, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4105 'getelementptr' 'pad_img_3_5_addr_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4106 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_83 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4106 'getelementptr' 'pad_img_3_6_addr_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4107 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_84 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4107 'getelementptr' 'pad_img_3_6_addr_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4108 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_85 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4108 'getelementptr' 'pad_img_3_6_addr_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4109 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_86 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4109 'getelementptr' 'pad_img_3_6_addr_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4110 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_87 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4110 'getelementptr' 'pad_img_3_6_addr_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4111 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_88 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4111 'getelementptr' 'pad_img_3_6_addr_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4112 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_89 = getelementptr i32 %pad_img_3_6, i64 0, i64 %zext_ln39_196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4112 'getelementptr' 'pad_img_3_6_addr_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 0.00>
ST_14 : Operation 4113 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_83 = load i6 %pad_img_0_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4113 'load' 'pad_img_0_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4114 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_83 = load i6 %pad_img_0_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4114 'load' 'pad_img_0_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4115 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_83 = load i6 %pad_img_0_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4115 'load' 'pad_img_0_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4116 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_83 = load i6 %pad_img_0_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4116 'load' 'pad_img_0_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4117 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_83 = load i6 %pad_img_0_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4117 'load' 'pad_img_0_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4118 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_83 = load i6 %pad_img_0_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4118 'load' 'pad_img_0_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4119 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_83 = load i6 %pad_img_0_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4119 'load' 'pad_img_0_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4120 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_83 = load i6 %pad_img_1_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4120 'load' 'pad_img_1_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4121 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_83 = load i6 %pad_img_1_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4121 'load' 'pad_img_1_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4122 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_83 = load i6 %pad_img_1_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4122 'load' 'pad_img_1_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4123 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_83 = load i6 %pad_img_1_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4123 'load' 'pad_img_1_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4124 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_83 = load i6 %pad_img_1_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4124 'load' 'pad_img_1_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4125 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_83 = load i6 %pad_img_1_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4125 'load' 'pad_img_1_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4126 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_83 = load i6 %pad_img_1_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4126 'load' 'pad_img_1_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4127 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_83 = load i6 %pad_img_2_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4127 'load' 'pad_img_2_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4128 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_83 = load i6 %pad_img_2_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4128 'load' 'pad_img_2_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4129 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_83 = load i6 %pad_img_2_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4129 'load' 'pad_img_2_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4130 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_83 = load i6 %pad_img_2_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4130 'load' 'pad_img_2_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4131 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_83 = load i6 %pad_img_2_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4131 'load' 'pad_img_2_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4132 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_83 = load i6 %pad_img_2_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4132 'load' 'pad_img_2_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4133 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_83 = load i6 %pad_img_2_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4133 'load' 'pad_img_2_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4134 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_83 = load i6 %pad_img_3_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4134 'load' 'pad_img_3_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4135 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_83 = load i6 %pad_img_3_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4135 'load' 'pad_img_3_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4136 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_83 = load i6 %pad_img_3_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4136 'load' 'pad_img_3_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4137 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_83 = load i6 %pad_img_3_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4137 'load' 'pad_img_3_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4138 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_83 = load i6 %pad_img_3_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4138 'load' 'pad_img_3_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4139 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_83 = load i6 %pad_img_3_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4139 'load' 'pad_img_3_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4140 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_83 = load i6 %pad_img_3_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4140 'load' 'pad_img_3_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4141 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_84 = load i6 %pad_img_0_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4141 'load' 'pad_img_0_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4142 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_84 = load i6 %pad_img_0_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4142 'load' 'pad_img_0_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4143 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_84 = load i6 %pad_img_0_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4143 'load' 'pad_img_0_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4144 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_84 = load i6 %pad_img_0_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4144 'load' 'pad_img_0_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4145 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_84 = load i6 %pad_img_0_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4145 'load' 'pad_img_0_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4146 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_84 = load i6 %pad_img_0_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4146 'load' 'pad_img_0_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4147 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_84 = load i6 %pad_img_0_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4147 'load' 'pad_img_0_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4148 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_84 = load i6 %pad_img_1_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4148 'load' 'pad_img_1_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4149 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_84 = load i6 %pad_img_1_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4149 'load' 'pad_img_1_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4150 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_84 = load i6 %pad_img_1_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4150 'load' 'pad_img_1_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4151 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_84 = load i6 %pad_img_1_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4151 'load' 'pad_img_1_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4152 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_84 = load i6 %pad_img_1_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4152 'load' 'pad_img_1_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4153 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_84 = load i6 %pad_img_1_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4153 'load' 'pad_img_1_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4154 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_84 = load i6 %pad_img_1_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4154 'load' 'pad_img_1_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4155 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_84 = load i6 %pad_img_2_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4155 'load' 'pad_img_2_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4156 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_84 = load i6 %pad_img_2_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4156 'load' 'pad_img_2_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4157 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_84 = load i6 %pad_img_2_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4157 'load' 'pad_img_2_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4158 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_84 = load i6 %pad_img_2_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4158 'load' 'pad_img_2_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4159 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_84 = load i6 %pad_img_2_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4159 'load' 'pad_img_2_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4160 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_84 = load i6 %pad_img_2_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4160 'load' 'pad_img_2_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4161 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_84 = load i6 %pad_img_2_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4161 'load' 'pad_img_2_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4162 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_84 = load i6 %pad_img_3_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4162 'load' 'pad_img_3_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4163 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_84 = load i6 %pad_img_3_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4163 'load' 'pad_img_3_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4164 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_84 = load i6 %pad_img_3_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4164 'load' 'pad_img_3_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4165 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_84 = load i6 %pad_img_3_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4165 'load' 'pad_img_3_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4166 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_84 = load i6 %pad_img_3_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4166 'load' 'pad_img_3_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4167 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_84 = load i6 %pad_img_3_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4167 'load' 'pad_img_3_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4168 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_84 = load i6 %pad_img_3_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4168 'load' 'pad_img_3_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4169 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_85 = load i6 %pad_img_0_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4169 'load' 'pad_img_0_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4170 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_85 = load i6 %pad_img_0_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4170 'load' 'pad_img_0_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4171 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_85 = load i6 %pad_img_0_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4171 'load' 'pad_img_0_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4172 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_85 = load i6 %pad_img_0_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4172 'load' 'pad_img_0_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4173 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_85 = load i6 %pad_img_0_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4173 'load' 'pad_img_0_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4174 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_85 = load i6 %pad_img_0_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4174 'load' 'pad_img_0_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4175 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_85 = load i6 %pad_img_0_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4175 'load' 'pad_img_0_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4176 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_85 = load i6 %pad_img_1_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4176 'load' 'pad_img_1_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4177 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_85 = load i6 %pad_img_1_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4177 'load' 'pad_img_1_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4178 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_85 = load i6 %pad_img_1_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4178 'load' 'pad_img_1_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4179 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_85 = load i6 %pad_img_1_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4179 'load' 'pad_img_1_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4180 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_85 = load i6 %pad_img_1_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4180 'load' 'pad_img_1_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4181 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_85 = load i6 %pad_img_1_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4181 'load' 'pad_img_1_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4182 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_85 = load i6 %pad_img_1_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4182 'load' 'pad_img_1_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4183 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_85 = load i6 %pad_img_2_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4183 'load' 'pad_img_2_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4184 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_85 = load i6 %pad_img_2_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4184 'load' 'pad_img_2_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4185 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_85 = load i6 %pad_img_2_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4185 'load' 'pad_img_2_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4186 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_85 = load i6 %pad_img_2_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4186 'load' 'pad_img_2_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4187 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_85 = load i6 %pad_img_2_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4187 'load' 'pad_img_2_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4188 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_85 = load i6 %pad_img_2_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4188 'load' 'pad_img_2_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4189 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_85 = load i6 %pad_img_2_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4189 'load' 'pad_img_2_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4190 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_85 = load i6 %pad_img_3_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4190 'load' 'pad_img_3_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4191 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_85 = load i6 %pad_img_3_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4191 'load' 'pad_img_3_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4192 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_85 = load i6 %pad_img_3_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4192 'load' 'pad_img_3_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4193 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_85 = load i6 %pad_img_3_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4193 'load' 'pad_img_3_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4194 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_85 = load i6 %pad_img_3_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4194 'load' 'pad_img_3_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4195 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_85 = load i6 %pad_img_3_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4195 'load' 'pad_img_3_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4196 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_85 = load i6 %pad_img_3_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4196 'load' 'pad_img_3_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4197 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_86 = load i6 %pad_img_0_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4197 'load' 'pad_img_0_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4198 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_86 = load i6 %pad_img_0_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4198 'load' 'pad_img_0_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4199 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_86 = load i6 %pad_img_0_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4199 'load' 'pad_img_0_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4200 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_86 = load i6 %pad_img_0_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4200 'load' 'pad_img_0_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4201 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_86 = load i6 %pad_img_0_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4201 'load' 'pad_img_0_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4202 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_86 = load i6 %pad_img_0_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4202 'load' 'pad_img_0_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4203 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_86 = load i6 %pad_img_0_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4203 'load' 'pad_img_0_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4204 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_86 = load i6 %pad_img_1_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4204 'load' 'pad_img_1_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4205 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_86 = load i6 %pad_img_1_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4205 'load' 'pad_img_1_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4206 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_86 = load i6 %pad_img_1_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4206 'load' 'pad_img_1_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4207 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_86 = load i6 %pad_img_1_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4207 'load' 'pad_img_1_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4208 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_86 = load i6 %pad_img_1_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4208 'load' 'pad_img_1_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4209 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_86 = load i6 %pad_img_1_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4209 'load' 'pad_img_1_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4210 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_86 = load i6 %pad_img_1_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4210 'load' 'pad_img_1_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4211 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_86 = load i6 %pad_img_2_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4211 'load' 'pad_img_2_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4212 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_86 = load i6 %pad_img_2_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4212 'load' 'pad_img_2_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4213 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_86 = load i6 %pad_img_2_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4213 'load' 'pad_img_2_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4214 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_86 = load i6 %pad_img_2_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4214 'load' 'pad_img_2_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4215 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_86 = load i6 %pad_img_2_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4215 'load' 'pad_img_2_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4216 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_86 = load i6 %pad_img_2_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4216 'load' 'pad_img_2_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4217 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_86 = load i6 %pad_img_2_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4217 'load' 'pad_img_2_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4218 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_86 = load i6 %pad_img_3_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4218 'load' 'pad_img_3_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4219 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_86 = load i6 %pad_img_3_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4219 'load' 'pad_img_3_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4220 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_86 = load i6 %pad_img_3_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4220 'load' 'pad_img_3_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4221 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_86 = load i6 %pad_img_3_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4221 'load' 'pad_img_3_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4222 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_86 = load i6 %pad_img_3_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4222 'load' 'pad_img_3_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4223 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_86 = load i6 %pad_img_3_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4223 'load' 'pad_img_3_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4224 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_86 = load i6 %pad_img_3_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4224 'load' 'pad_img_3_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4225 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_87 = load i6 %pad_img_0_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4225 'load' 'pad_img_0_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4226 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_87 = load i6 %pad_img_0_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4226 'load' 'pad_img_0_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4227 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_87 = load i6 %pad_img_0_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4227 'load' 'pad_img_0_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4228 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_87 = load i6 %pad_img_0_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4228 'load' 'pad_img_0_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4229 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_87 = load i6 %pad_img_0_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4229 'load' 'pad_img_0_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4230 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_87 = load i6 %pad_img_0_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4230 'load' 'pad_img_0_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4231 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_87 = load i6 %pad_img_0_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4231 'load' 'pad_img_0_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4232 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_87 = load i6 %pad_img_1_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4232 'load' 'pad_img_1_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4233 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_87 = load i6 %pad_img_1_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4233 'load' 'pad_img_1_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4234 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_87 = load i6 %pad_img_1_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4234 'load' 'pad_img_1_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4235 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_87 = load i6 %pad_img_1_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4235 'load' 'pad_img_1_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4236 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_87 = load i6 %pad_img_1_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4236 'load' 'pad_img_1_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4237 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_87 = load i6 %pad_img_1_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4237 'load' 'pad_img_1_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4238 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_87 = load i6 %pad_img_1_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4238 'load' 'pad_img_1_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4239 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_87 = load i6 %pad_img_2_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4239 'load' 'pad_img_2_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4240 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_87 = load i6 %pad_img_2_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4240 'load' 'pad_img_2_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4241 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_87 = load i6 %pad_img_2_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4241 'load' 'pad_img_2_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4242 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_87 = load i6 %pad_img_2_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4242 'load' 'pad_img_2_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4243 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_87 = load i6 %pad_img_2_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4243 'load' 'pad_img_2_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4244 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_87 = load i6 %pad_img_2_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4244 'load' 'pad_img_2_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4245 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_87 = load i6 %pad_img_2_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4245 'load' 'pad_img_2_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4246 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_87 = load i6 %pad_img_3_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4246 'load' 'pad_img_3_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4247 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_87 = load i6 %pad_img_3_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4247 'load' 'pad_img_3_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4248 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_87 = load i6 %pad_img_3_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4248 'load' 'pad_img_3_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4249 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_87 = load i6 %pad_img_3_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4249 'load' 'pad_img_3_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4250 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_87 = load i6 %pad_img_3_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4250 'load' 'pad_img_3_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4251 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_87 = load i6 %pad_img_3_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4251 'load' 'pad_img_3_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4252 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_87 = load i6 %pad_img_3_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4252 'load' 'pad_img_3_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4253 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_88 = load i6 %pad_img_0_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4253 'load' 'pad_img_0_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4254 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_88 = load i6 %pad_img_0_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4254 'load' 'pad_img_0_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4255 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_88 = load i6 %pad_img_0_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4255 'load' 'pad_img_0_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4256 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_88 = load i6 %pad_img_0_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4256 'load' 'pad_img_0_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4257 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_88 = load i6 %pad_img_0_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4257 'load' 'pad_img_0_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4258 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_88 = load i6 %pad_img_0_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4258 'load' 'pad_img_0_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4259 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_88 = load i6 %pad_img_0_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4259 'load' 'pad_img_0_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4260 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_88 = load i6 %pad_img_1_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4260 'load' 'pad_img_1_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4261 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_88 = load i6 %pad_img_1_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4261 'load' 'pad_img_1_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4262 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_88 = load i6 %pad_img_1_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4262 'load' 'pad_img_1_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4263 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_88 = load i6 %pad_img_1_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4263 'load' 'pad_img_1_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4264 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_88 = load i6 %pad_img_1_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4264 'load' 'pad_img_1_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4265 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_88 = load i6 %pad_img_1_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4265 'load' 'pad_img_1_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4266 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_88 = load i6 %pad_img_1_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4266 'load' 'pad_img_1_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4267 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_88 = load i6 %pad_img_2_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4267 'load' 'pad_img_2_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4268 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_88 = load i6 %pad_img_2_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4268 'load' 'pad_img_2_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4269 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_88 = load i6 %pad_img_2_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4269 'load' 'pad_img_2_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4270 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_88 = load i6 %pad_img_2_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4270 'load' 'pad_img_2_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4271 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_88 = load i6 %pad_img_2_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4271 'load' 'pad_img_2_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4272 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_88 = load i6 %pad_img_2_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4272 'load' 'pad_img_2_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4273 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_88 = load i6 %pad_img_2_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4273 'load' 'pad_img_2_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4274 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_88 = load i6 %pad_img_3_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4274 'load' 'pad_img_3_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4275 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_88 = load i6 %pad_img_3_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4275 'load' 'pad_img_3_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4276 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_88 = load i6 %pad_img_3_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4276 'load' 'pad_img_3_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4277 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_88 = load i6 %pad_img_3_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4277 'load' 'pad_img_3_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4278 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_88 = load i6 %pad_img_3_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4278 'load' 'pad_img_3_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4279 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_88 = load i6 %pad_img_3_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4279 'load' 'pad_img_3_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4280 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_88 = load i6 %pad_img_3_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4280 'load' 'pad_img_3_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4281 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_89 = load i6 %pad_img_0_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4281 'load' 'pad_img_0_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4282 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_89 = load i6 %pad_img_0_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4282 'load' 'pad_img_0_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4283 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_89 = load i6 %pad_img_0_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4283 'load' 'pad_img_0_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4284 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_89 = load i6 %pad_img_0_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4284 'load' 'pad_img_0_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4285 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_89 = load i6 %pad_img_0_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4285 'load' 'pad_img_0_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4286 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_89 = load i6 %pad_img_0_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4286 'load' 'pad_img_0_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4287 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_89 = load i6 %pad_img_0_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4287 'load' 'pad_img_0_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4288 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_89 = load i6 %pad_img_1_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4288 'load' 'pad_img_1_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4289 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_89 = load i6 %pad_img_1_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4289 'load' 'pad_img_1_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4290 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_89 = load i6 %pad_img_1_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4290 'load' 'pad_img_1_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4291 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_89 = load i6 %pad_img_1_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4291 'load' 'pad_img_1_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4292 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_89 = load i6 %pad_img_1_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4292 'load' 'pad_img_1_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4293 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_89 = load i6 %pad_img_1_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4293 'load' 'pad_img_1_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4294 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_89 = load i6 %pad_img_1_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4294 'load' 'pad_img_1_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4295 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_89 = load i6 %pad_img_2_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4295 'load' 'pad_img_2_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4296 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_89 = load i6 %pad_img_2_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4296 'load' 'pad_img_2_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4297 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_89 = load i6 %pad_img_2_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4297 'load' 'pad_img_2_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4298 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_89 = load i6 %pad_img_2_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4298 'load' 'pad_img_2_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4299 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_89 = load i6 %pad_img_2_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4299 'load' 'pad_img_2_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4300 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_89 = load i6 %pad_img_2_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4300 'load' 'pad_img_2_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4301 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_89 = load i6 %pad_img_2_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4301 'load' 'pad_img_2_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4302 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_89 = load i6 %pad_img_3_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4302 'load' 'pad_img_3_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4303 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_89 = load i6 %pad_img_3_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4303 'load' 'pad_img_3_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4304 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_89 = load i6 %pad_img_3_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4304 'load' 'pad_img_3_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4305 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_89 = load i6 %pad_img_3_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4305 'load' 'pad_img_3_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4306 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_89 = load i6 %pad_img_3_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4306 'load' 'pad_img_3_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4307 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_89 = load i6 %pad_img_3_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4307 'load' 'pad_img_3_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4308 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_89 = load i6 %pad_img_3_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4308 'load' 'pad_img_3_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4309 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_90 = load i6 %pad_img_0_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4309 'load' 'pad_img_0_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4310 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_90 = load i6 %pad_img_0_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4310 'load' 'pad_img_0_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4311 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_90 = load i6 %pad_img_0_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4311 'load' 'pad_img_0_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4312 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_90 = load i6 %pad_img_0_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4312 'load' 'pad_img_0_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4313 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_90 = load i6 %pad_img_0_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4313 'load' 'pad_img_0_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4314 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_90 = load i6 %pad_img_0_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4314 'load' 'pad_img_0_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4315 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_90 = load i6 %pad_img_0_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4315 'load' 'pad_img_0_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4316 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_90 = load i6 %pad_img_1_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4316 'load' 'pad_img_1_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4317 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_90 = load i6 %pad_img_1_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4317 'load' 'pad_img_1_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4318 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_90 = load i6 %pad_img_1_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4318 'load' 'pad_img_1_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4319 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_90 = load i6 %pad_img_1_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4319 'load' 'pad_img_1_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4320 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_90 = load i6 %pad_img_1_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4320 'load' 'pad_img_1_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4321 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_90 = load i6 %pad_img_1_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4321 'load' 'pad_img_1_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4322 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_90 = load i6 %pad_img_1_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4322 'load' 'pad_img_1_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4323 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_90 = load i6 %pad_img_2_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4323 'load' 'pad_img_2_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4324 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_90 = load i6 %pad_img_2_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4324 'load' 'pad_img_2_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4325 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_90 = load i6 %pad_img_2_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4325 'load' 'pad_img_2_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4326 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_90 = load i6 %pad_img_2_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4326 'load' 'pad_img_2_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4327 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_90 = load i6 %pad_img_2_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4327 'load' 'pad_img_2_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4328 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_90 = load i6 %pad_img_2_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4328 'load' 'pad_img_2_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4329 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_90 = load i6 %pad_img_2_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4329 'load' 'pad_img_2_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4330 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_90 = load i6 %pad_img_3_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4330 'load' 'pad_img_3_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4331 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_90 = load i6 %pad_img_3_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4331 'load' 'pad_img_3_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4332 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_90 = load i6 %pad_img_3_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4332 'load' 'pad_img_3_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4333 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_90 = load i6 %pad_img_3_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4333 'load' 'pad_img_3_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4334 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_90 = load i6 %pad_img_3_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4334 'load' 'pad_img_3_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4335 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_90 = load i6 %pad_img_3_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4335 'load' 'pad_img_3_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4336 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_90 = load i6 %pad_img_3_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4336 'load' 'pad_img_3_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4337 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_91 = load i6 %pad_img_0_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4337 'load' 'pad_img_0_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4338 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_91 = load i6 %pad_img_0_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4338 'load' 'pad_img_0_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4339 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_91 = load i6 %pad_img_0_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4339 'load' 'pad_img_0_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4340 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_91 = load i6 %pad_img_0_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4340 'load' 'pad_img_0_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4341 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_91 = load i6 %pad_img_0_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4341 'load' 'pad_img_0_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4342 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_91 = load i6 %pad_img_0_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4342 'load' 'pad_img_0_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4343 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_91 = load i6 %pad_img_0_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4343 'load' 'pad_img_0_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4344 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_91 = load i6 %pad_img_1_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4344 'load' 'pad_img_1_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4345 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_91 = load i6 %pad_img_1_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4345 'load' 'pad_img_1_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4346 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_91 = load i6 %pad_img_1_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4346 'load' 'pad_img_1_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4347 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_91 = load i6 %pad_img_1_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4347 'load' 'pad_img_1_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4348 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_91 = load i6 %pad_img_1_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4348 'load' 'pad_img_1_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4349 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_91 = load i6 %pad_img_1_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4349 'load' 'pad_img_1_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4350 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_91 = load i6 %pad_img_1_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4350 'load' 'pad_img_1_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4351 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_91 = load i6 %pad_img_2_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4351 'load' 'pad_img_2_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4352 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_91 = load i6 %pad_img_2_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4352 'load' 'pad_img_2_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4353 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_91 = load i6 %pad_img_2_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4353 'load' 'pad_img_2_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4354 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_91 = load i6 %pad_img_2_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4354 'load' 'pad_img_2_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4355 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_91 = load i6 %pad_img_2_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4355 'load' 'pad_img_2_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4356 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_91 = load i6 %pad_img_2_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4356 'load' 'pad_img_2_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4357 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_91 = load i6 %pad_img_2_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4357 'load' 'pad_img_2_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4358 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_91 = load i6 %pad_img_3_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4358 'load' 'pad_img_3_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4359 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_91 = load i6 %pad_img_3_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4359 'load' 'pad_img_3_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4360 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_91 = load i6 %pad_img_3_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4360 'load' 'pad_img_3_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4361 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_91 = load i6 %pad_img_3_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4361 'load' 'pad_img_3_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4362 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_91 = load i6 %pad_img_3_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4362 'load' 'pad_img_3_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4363 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_91 = load i6 %pad_img_3_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4363 'load' 'pad_img_3_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4364 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_91 = load i6 %pad_img_3_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4364 'load' 'pad_img_3_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4365 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_92 = load i6 %pad_img_0_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4365 'load' 'pad_img_0_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4366 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_92 = load i6 %pad_img_0_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4366 'load' 'pad_img_0_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4367 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_92 = load i6 %pad_img_0_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4367 'load' 'pad_img_0_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4368 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_92 = load i6 %pad_img_0_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4368 'load' 'pad_img_0_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4369 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_92 = load i6 %pad_img_0_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4369 'load' 'pad_img_0_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4370 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_92 = load i6 %pad_img_0_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4370 'load' 'pad_img_0_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4371 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_92 = load i6 %pad_img_0_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4371 'load' 'pad_img_0_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4372 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_92 = load i6 %pad_img_1_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4372 'load' 'pad_img_1_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4373 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_92 = load i6 %pad_img_1_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4373 'load' 'pad_img_1_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4374 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_92 = load i6 %pad_img_1_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4374 'load' 'pad_img_1_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4375 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_92 = load i6 %pad_img_1_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4375 'load' 'pad_img_1_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4376 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_92 = load i6 %pad_img_1_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4376 'load' 'pad_img_1_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4377 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_92 = load i6 %pad_img_1_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4377 'load' 'pad_img_1_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4378 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_92 = load i6 %pad_img_1_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4378 'load' 'pad_img_1_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4379 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_92 = load i6 %pad_img_2_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4379 'load' 'pad_img_2_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4380 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_92 = load i6 %pad_img_2_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4380 'load' 'pad_img_2_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4381 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_92 = load i6 %pad_img_2_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4381 'load' 'pad_img_2_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4382 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_92 = load i6 %pad_img_2_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4382 'load' 'pad_img_2_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4383 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_92 = load i6 %pad_img_2_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4383 'load' 'pad_img_2_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4384 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_92 = load i6 %pad_img_2_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4384 'load' 'pad_img_2_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4385 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_92 = load i6 %pad_img_2_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4385 'load' 'pad_img_2_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4386 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_92 = load i6 %pad_img_3_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4386 'load' 'pad_img_3_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4387 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_92 = load i6 %pad_img_3_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4387 'load' 'pad_img_3_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4388 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_92 = load i6 %pad_img_3_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4388 'load' 'pad_img_3_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4389 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_92 = load i6 %pad_img_3_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4389 'load' 'pad_img_3_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4390 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_92 = load i6 %pad_img_3_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4390 'load' 'pad_img_3_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4391 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_92 = load i6 %pad_img_3_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4391 'load' 'pad_img_3_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4392 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_92 = load i6 %pad_img_3_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4392 'load' 'pad_img_3_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4393 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_93 = load i6 %pad_img_0_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4393 'load' 'pad_img_0_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4394 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_93 = load i6 %pad_img_0_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4394 'load' 'pad_img_0_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4395 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_93 = load i6 %pad_img_0_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4395 'load' 'pad_img_0_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4396 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_93 = load i6 %pad_img_0_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4396 'load' 'pad_img_0_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4397 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_93 = load i6 %pad_img_0_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4397 'load' 'pad_img_0_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4398 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_93 = load i6 %pad_img_0_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4398 'load' 'pad_img_0_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4399 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_93 = load i6 %pad_img_0_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4399 'load' 'pad_img_0_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4400 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_93 = load i6 %pad_img_1_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4400 'load' 'pad_img_1_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4401 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_93 = load i6 %pad_img_1_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4401 'load' 'pad_img_1_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4402 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_93 = load i6 %pad_img_1_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4402 'load' 'pad_img_1_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4403 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_93 = load i6 %pad_img_1_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4403 'load' 'pad_img_1_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4404 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_93 = load i6 %pad_img_1_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4404 'load' 'pad_img_1_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4405 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_93 = load i6 %pad_img_1_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4405 'load' 'pad_img_1_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4406 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_93 = load i6 %pad_img_1_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4406 'load' 'pad_img_1_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4407 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_93 = load i6 %pad_img_2_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4407 'load' 'pad_img_2_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4408 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_93 = load i6 %pad_img_2_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4408 'load' 'pad_img_2_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4409 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_93 = load i6 %pad_img_2_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4409 'load' 'pad_img_2_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4410 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_93 = load i6 %pad_img_2_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4410 'load' 'pad_img_2_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4411 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_93 = load i6 %pad_img_2_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4411 'load' 'pad_img_2_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4412 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_93 = load i6 %pad_img_2_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4412 'load' 'pad_img_2_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4413 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_93 = load i6 %pad_img_2_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4413 'load' 'pad_img_2_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4414 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_93 = load i6 %pad_img_3_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4414 'load' 'pad_img_3_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4415 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_93 = load i6 %pad_img_3_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4415 'load' 'pad_img_3_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4416 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_93 = load i6 %pad_img_3_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4416 'load' 'pad_img_3_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4417 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_93 = load i6 %pad_img_3_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4417 'load' 'pad_img_3_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4418 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_93 = load i6 %pad_img_3_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4418 'load' 'pad_img_3_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4419 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_93 = load i6 %pad_img_3_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4419 'load' 'pad_img_3_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4420 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_93 = load i6 %pad_img_3_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4420 'load' 'pad_img_3_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4421 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_94 = load i6 %pad_img_0_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4421 'load' 'pad_img_0_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4422 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_94 = load i6 %pad_img_0_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4422 'load' 'pad_img_0_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4423 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_94 = load i6 %pad_img_0_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4423 'load' 'pad_img_0_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4424 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_94 = load i6 %pad_img_0_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4424 'load' 'pad_img_0_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4425 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_94 = load i6 %pad_img_0_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4425 'load' 'pad_img_0_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4426 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_94 = load i6 %pad_img_0_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4426 'load' 'pad_img_0_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4427 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_94 = load i6 %pad_img_0_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4427 'load' 'pad_img_0_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4428 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_94 = load i6 %pad_img_1_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4428 'load' 'pad_img_1_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4429 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_94 = load i6 %pad_img_1_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4429 'load' 'pad_img_1_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4430 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_94 = load i6 %pad_img_1_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4430 'load' 'pad_img_1_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4431 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_94 = load i6 %pad_img_1_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4431 'load' 'pad_img_1_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4432 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_94 = load i6 %pad_img_1_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4432 'load' 'pad_img_1_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4433 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_94 = load i6 %pad_img_1_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4433 'load' 'pad_img_1_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4434 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_94 = load i6 %pad_img_1_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4434 'load' 'pad_img_1_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4435 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_94 = load i6 %pad_img_2_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4435 'load' 'pad_img_2_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4436 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_94 = load i6 %pad_img_2_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4436 'load' 'pad_img_2_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4437 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_94 = load i6 %pad_img_2_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4437 'load' 'pad_img_2_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4438 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_94 = load i6 %pad_img_2_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4438 'load' 'pad_img_2_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4439 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_94 = load i6 %pad_img_2_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4439 'load' 'pad_img_2_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4440 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_94 = load i6 %pad_img_2_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4440 'load' 'pad_img_2_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4441 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_94 = load i6 %pad_img_2_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4441 'load' 'pad_img_2_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4442 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_94 = load i6 %pad_img_3_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4442 'load' 'pad_img_3_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4443 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_94 = load i6 %pad_img_3_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4443 'load' 'pad_img_3_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4444 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_94 = load i6 %pad_img_3_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4444 'load' 'pad_img_3_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4445 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_94 = load i6 %pad_img_3_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4445 'load' 'pad_img_3_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4446 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_94 = load i6 %pad_img_3_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4446 'load' 'pad_img_3_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4447 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_94 = load i6 %pad_img_3_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4447 'load' 'pad_img_3_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4448 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_94 = load i6 %pad_img_3_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4448 'load' 'pad_img_3_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4449 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_95 = load i6 %pad_img_0_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4449 'load' 'pad_img_0_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4450 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_95 = load i6 %pad_img_0_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4450 'load' 'pad_img_0_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4451 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_95 = load i6 %pad_img_0_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4451 'load' 'pad_img_0_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4452 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_95 = load i6 %pad_img_0_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4452 'load' 'pad_img_0_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4453 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_95 = load i6 %pad_img_0_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4453 'load' 'pad_img_0_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4454 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_95 = load i6 %pad_img_0_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4454 'load' 'pad_img_0_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4455 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_95 = load i6 %pad_img_0_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4455 'load' 'pad_img_0_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4456 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_95 = load i6 %pad_img_1_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4456 'load' 'pad_img_1_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4457 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_95 = load i6 %pad_img_1_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4457 'load' 'pad_img_1_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4458 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_95 = load i6 %pad_img_1_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4458 'load' 'pad_img_1_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4459 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_95 = load i6 %pad_img_1_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4459 'load' 'pad_img_1_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4460 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_95 = load i6 %pad_img_1_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4460 'load' 'pad_img_1_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4461 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_95 = load i6 %pad_img_1_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4461 'load' 'pad_img_1_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4462 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_95 = load i6 %pad_img_1_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4462 'load' 'pad_img_1_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4463 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_95 = load i6 %pad_img_2_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4463 'load' 'pad_img_2_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4464 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_95 = load i6 %pad_img_2_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4464 'load' 'pad_img_2_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4465 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_95 = load i6 %pad_img_2_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4465 'load' 'pad_img_2_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4466 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_95 = load i6 %pad_img_2_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4466 'load' 'pad_img_2_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4467 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_95 = load i6 %pad_img_2_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4467 'load' 'pad_img_2_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4468 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_95 = load i6 %pad_img_2_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4468 'load' 'pad_img_2_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4469 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_95 = load i6 %pad_img_2_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4469 'load' 'pad_img_2_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4470 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_95 = load i6 %pad_img_3_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4470 'load' 'pad_img_3_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4471 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_95 = load i6 %pad_img_3_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4471 'load' 'pad_img_3_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4472 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_95 = load i6 %pad_img_3_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4472 'load' 'pad_img_3_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4473 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_95 = load i6 %pad_img_3_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4473 'load' 'pad_img_3_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4474 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_95 = load i6 %pad_img_3_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4474 'load' 'pad_img_3_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4475 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_95 = load i6 %pad_img_3_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4475 'load' 'pad_img_3_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4476 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_95 = load i6 %pad_img_3_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4476 'load' 'pad_img_3_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4477 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_96 = load i6 %pad_img_0_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4477 'load' 'pad_img_0_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4478 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_96 = load i6 %pad_img_0_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4478 'load' 'pad_img_0_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4479 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_96 = load i6 %pad_img_0_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4479 'load' 'pad_img_0_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4480 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_96 = load i6 %pad_img_0_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4480 'load' 'pad_img_0_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4481 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_96 = load i6 %pad_img_0_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4481 'load' 'pad_img_0_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4482 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_96 = load i6 %pad_img_0_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4482 'load' 'pad_img_0_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4483 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_96 = load i6 %pad_img_0_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4483 'load' 'pad_img_0_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4484 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_96 = load i6 %pad_img_1_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4484 'load' 'pad_img_1_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4485 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_96 = load i6 %pad_img_1_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4485 'load' 'pad_img_1_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4486 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_96 = load i6 %pad_img_1_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4486 'load' 'pad_img_1_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4487 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_96 = load i6 %pad_img_1_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4487 'load' 'pad_img_1_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4488 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_96 = load i6 %pad_img_1_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4488 'load' 'pad_img_1_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4489 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_96 = load i6 %pad_img_1_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4489 'load' 'pad_img_1_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4490 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_96 = load i6 %pad_img_1_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4490 'load' 'pad_img_1_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4491 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_96 = load i6 %pad_img_2_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4491 'load' 'pad_img_2_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4492 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_96 = load i6 %pad_img_2_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4492 'load' 'pad_img_2_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4493 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_96 = load i6 %pad_img_2_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4493 'load' 'pad_img_2_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4494 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_96 = load i6 %pad_img_2_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4494 'load' 'pad_img_2_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4495 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_96 = load i6 %pad_img_2_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4495 'load' 'pad_img_2_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4496 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_96 = load i6 %pad_img_2_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4496 'load' 'pad_img_2_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4497 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_96 = load i6 %pad_img_2_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4497 'load' 'pad_img_2_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4498 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_96 = load i6 %pad_img_3_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4498 'load' 'pad_img_3_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4499 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_96 = load i6 %pad_img_3_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4499 'load' 'pad_img_3_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4500 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_96 = load i6 %pad_img_3_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4500 'load' 'pad_img_3_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4501 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_96 = load i6 %pad_img_3_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4501 'load' 'pad_img_3_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4502 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_96 = load i6 %pad_img_3_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4502 'load' 'pad_img_3_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4503 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_96 = load i6 %pad_img_3_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4503 'load' 'pad_img_3_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_14 : Operation 4504 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_96 = load i6 %pad_img_3_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4504 'load' 'pad_img_3_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>

State 15 <SV = 14> <Delay = 7.26>
ST_15 : Operation 4505 [4/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 0.0623306" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4505 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4506 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %pixel_97, i32 0.132603" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4506 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4507 [4/4] (5.70ns)   --->   "%mul_17 = fmul i32 %pixel_98, i32 0.0451708" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4507 'fmul' 'mul_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4508 [4/4] (5.70ns)   --->   "%mul_18 = fmul i32 %pixel_99, i32 -0.0511206" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4508 'fmul' 'mul_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4509 [4/4] (5.70ns)   --->   "%mul_19 = fmul i32 %pixel_100, i32 0.143657" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4509 'fmul' 'mul_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4510 [4/4] (5.70ns)   --->   "%mul_20 = fmul i32 %pixel_101, i32 0.276019" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4510 'fmul' 'mul_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4511 [4/4] (5.70ns)   --->   "%mul_21 = fmul i32 %pixel_102, i32 -0.265558" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4511 'fmul' 'mul_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4512 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %pixel_103, i32 0.260823" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4512 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4513 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %pixel_104, i32 0.28115" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4513 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4514 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %pixel_105, i32 0.228308" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4514 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4515 [4/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %pixel_106, i32 -0.240369" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4515 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4516 [4/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %pixel_107, i32 -0.225776" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4516 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4517 [4/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %pixel_108, i32 0.0126111" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4517 'fmul' 'mul_1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4518 [4/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %pixel_109, i32 0.357252" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4518 'fmul' 'mul_1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4519 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %pixel_110, i32 0.0535128" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4519 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4520 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %pixel_111, i32 -0.0803419" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4520 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4521 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %pixel_112, i32 -0.354101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4521 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4522 [4/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %pixel_113, i32 0.0968496" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4522 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4523 [4/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %pixel_114, i32 0.354376" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4523 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4524 [4/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %pixel_115, i32 0.232105" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4524 'fmul' 'mul_2_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4525 [4/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %pixel_116, i32 0.142124" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4525 'fmul' 'mul_2_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4526 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %pixel_117, i32 -0.443893" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4526 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4527 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %pixel_118, i32 -0.192375" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4527 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4528 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %pixel_119, i32 0.377602" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4528 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4529 [4/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %pixel_120, i32 0.239988" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4529 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4530 [4/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %pixel_121, i32 -0.00314127" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4530 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4531 [4/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %pixel_122, i32 0.187073" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4531 'fmul' 'mul_3_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4532 [4/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %pixel_123, i32 -0.15095" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4532 'fmul' 'mul_3_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4533 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %pixel_124, i32 -0.362154" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4533 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4534 [4/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %pixel_125, i32 -0.0263561" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4534 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4535 [4/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %pixel_126, i32 0.306246" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4535 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4536 [4/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %pixel_127, i32 0.133278" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4536 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4537 [4/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %pixel_128, i32 0.327352" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4537 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4538 [4/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %pixel_129, i32 0.29449" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4538 'fmul' 'mul_4_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4539 [4/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %pixel_130, i32 -0.0187891" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4539 'fmul' 'mul_4_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4540 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_83 = load i6 %pad_img_0_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4540 'load' 'pad_img_0_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4541 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_83 = load i6 %pad_img_0_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4541 'load' 'pad_img_0_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4542 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_83 = load i6 %pad_img_0_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4542 'load' 'pad_img_0_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4543 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_83 = load i6 %pad_img_0_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4543 'load' 'pad_img_0_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4544 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_83 = load i6 %pad_img_0_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4544 'load' 'pad_img_0_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4545 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_83 = load i6 %pad_img_0_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4545 'load' 'pad_img_0_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4546 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_83 = load i6 %pad_img_0_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4546 'load' 'pad_img_0_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4547 [1/1] (2.18ns)   --->   "%tmp_480 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_0_0_load_83, i3 1, i32 %pad_img_0_1_load_83, i3 2, i32 %pad_img_0_2_load_83, i3 3, i32 %pad_img_0_3_load_83, i3 4, i32 %pad_img_0_4_load_83, i3 5, i32 %pad_img_0_5_load_83, i3 6, i32 %pad_img_0_6_load_83, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4547 'sparsemux' 'tmp_480' <Predicate = (trunc_ln17_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4548 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_83 = load i6 %pad_img_1_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4548 'load' 'pad_img_1_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4549 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_83 = load i6 %pad_img_1_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4549 'load' 'pad_img_1_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4550 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_83 = load i6 %pad_img_1_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4550 'load' 'pad_img_1_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4551 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_83 = load i6 %pad_img_1_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4551 'load' 'pad_img_1_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4552 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_83 = load i6 %pad_img_1_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4552 'load' 'pad_img_1_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4553 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_83 = load i6 %pad_img_1_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4553 'load' 'pad_img_1_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4554 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_83 = load i6 %pad_img_1_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4554 'load' 'pad_img_1_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4555 [1/1] (2.18ns)   --->   "%tmp_481 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_1_0_load_83, i3 1, i32 %pad_img_1_1_load_83, i3 2, i32 %pad_img_1_2_load_83, i3 3, i32 %pad_img_1_3_load_83, i3 4, i32 %pad_img_1_4_load_83, i3 5, i32 %pad_img_1_5_load_83, i3 6, i32 %pad_img_1_6_load_83, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4555 'sparsemux' 'tmp_481' <Predicate = (trunc_ln17_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4556 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_83 = load i6 %pad_img_2_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4556 'load' 'pad_img_2_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4557 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_83 = load i6 %pad_img_2_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4557 'load' 'pad_img_2_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4558 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_83 = load i6 %pad_img_2_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4558 'load' 'pad_img_2_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4559 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_83 = load i6 %pad_img_2_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4559 'load' 'pad_img_2_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4560 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_83 = load i6 %pad_img_2_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4560 'load' 'pad_img_2_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4561 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_83 = load i6 %pad_img_2_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4561 'load' 'pad_img_2_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4562 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_83 = load i6 %pad_img_2_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4562 'load' 'pad_img_2_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4563 [1/1] (2.18ns)   --->   "%tmp_482 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_2_0_load_83, i3 1, i32 %pad_img_2_1_load_83, i3 2, i32 %pad_img_2_2_load_83, i3 3, i32 %pad_img_2_3_load_83, i3 4, i32 %pad_img_2_4_load_83, i3 5, i32 %pad_img_2_5_load_83, i3 6, i32 %pad_img_2_6_load_83, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4563 'sparsemux' 'tmp_482' <Predicate = (trunc_ln17_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4564 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_83 = load i6 %pad_img_3_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4564 'load' 'pad_img_3_0_load_83' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4565 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_83 = load i6 %pad_img_3_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4565 'load' 'pad_img_3_1_load_83' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4566 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_83 = load i6 %pad_img_3_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4566 'load' 'pad_img_3_2_load_83' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4567 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_83 = load i6 %pad_img_3_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4567 'load' 'pad_img_3_3_load_83' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4568 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_83 = load i6 %pad_img_3_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4568 'load' 'pad_img_3_4_load_83' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4569 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_83 = load i6 %pad_img_3_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4569 'load' 'pad_img_3_5_load_83' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4570 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_83 = load i6 %pad_img_3_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4570 'load' 'pad_img_3_6_load_83' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4571 [1/1] (2.18ns)   --->   "%tmp_483 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_3_0_load_83, i3 1, i32 %pad_img_3_1_load_83, i3 2, i32 %pad_img_3_2_load_83, i3 3, i32 %pad_img_3_3_load_83, i3 4, i32 %pad_img_3_4_load_83, i3 5, i32 %pad_img_3_5_load_83, i3 6, i32 %pad_img_3_6_load_83, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4571 'sparsemux' 'tmp_483' <Predicate = (trunc_ln17_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4572 [1/1] (1.82ns)   --->   "%pixel_131 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_480, i2 1, i32 %tmp_481, i2 2, i32 %tmp_482, i2 3, i32 %tmp_483, i32 <undef>, i2 %trunc_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4572 'sparsemux' 'pixel_131' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4573 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_84 = load i6 %pad_img_0_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4573 'load' 'pad_img_0_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4574 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_84 = load i6 %pad_img_0_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4574 'load' 'pad_img_0_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4575 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_84 = load i6 %pad_img_0_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4575 'load' 'pad_img_0_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4576 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_84 = load i6 %pad_img_0_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4576 'load' 'pad_img_0_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4577 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_84 = load i6 %pad_img_0_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4577 'load' 'pad_img_0_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4578 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_84 = load i6 %pad_img_0_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4578 'load' 'pad_img_0_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4579 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_84 = load i6 %pad_img_0_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4579 'load' 'pad_img_0_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4580 [1/1] (2.18ns)   --->   "%tmp_484 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_0_0_load_84, i3 0, i32 %pad_img_0_1_load_84, i3 1, i32 %pad_img_0_2_load_84, i3 2, i32 %pad_img_0_3_load_84, i3 3, i32 %pad_img_0_4_load_84, i3 4, i32 %pad_img_0_5_load_84, i3 5, i32 %pad_img_0_6_load_84, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4580 'sparsemux' 'tmp_484' <Predicate = (trunc_ln17_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4581 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_84 = load i6 %pad_img_1_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4581 'load' 'pad_img_1_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4582 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_84 = load i6 %pad_img_1_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4582 'load' 'pad_img_1_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4583 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_84 = load i6 %pad_img_1_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4583 'load' 'pad_img_1_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4584 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_84 = load i6 %pad_img_1_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4584 'load' 'pad_img_1_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4585 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_84 = load i6 %pad_img_1_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4585 'load' 'pad_img_1_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4586 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_84 = load i6 %pad_img_1_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4586 'load' 'pad_img_1_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4587 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_84 = load i6 %pad_img_1_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4587 'load' 'pad_img_1_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4588 [1/1] (2.18ns)   --->   "%tmp_485 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_1_0_load_84, i3 0, i32 %pad_img_1_1_load_84, i3 1, i32 %pad_img_1_2_load_84, i3 2, i32 %pad_img_1_3_load_84, i3 3, i32 %pad_img_1_4_load_84, i3 4, i32 %pad_img_1_5_load_84, i3 5, i32 %pad_img_1_6_load_84, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4588 'sparsemux' 'tmp_485' <Predicate = (trunc_ln17_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4589 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_84 = load i6 %pad_img_2_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4589 'load' 'pad_img_2_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4590 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_84 = load i6 %pad_img_2_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4590 'load' 'pad_img_2_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4591 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_84 = load i6 %pad_img_2_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4591 'load' 'pad_img_2_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4592 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_84 = load i6 %pad_img_2_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4592 'load' 'pad_img_2_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4593 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_84 = load i6 %pad_img_2_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4593 'load' 'pad_img_2_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4594 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_84 = load i6 %pad_img_2_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4594 'load' 'pad_img_2_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4595 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_84 = load i6 %pad_img_2_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4595 'load' 'pad_img_2_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4596 [1/1] (2.18ns)   --->   "%tmp_486 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_2_0_load_84, i3 0, i32 %pad_img_2_1_load_84, i3 1, i32 %pad_img_2_2_load_84, i3 2, i32 %pad_img_2_3_load_84, i3 3, i32 %pad_img_2_4_load_84, i3 4, i32 %pad_img_2_5_load_84, i3 5, i32 %pad_img_2_6_load_84, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4596 'sparsemux' 'tmp_486' <Predicate = (trunc_ln17_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4597 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_84 = load i6 %pad_img_3_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4597 'load' 'pad_img_3_0_load_84' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4598 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_84 = load i6 %pad_img_3_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4598 'load' 'pad_img_3_1_load_84' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4599 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_84 = load i6 %pad_img_3_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4599 'load' 'pad_img_3_2_load_84' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4600 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_84 = load i6 %pad_img_3_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4600 'load' 'pad_img_3_3_load_84' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4601 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_84 = load i6 %pad_img_3_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4601 'load' 'pad_img_3_4_load_84' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4602 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_84 = load i6 %pad_img_3_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4602 'load' 'pad_img_3_5_load_84' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4603 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_84 = load i6 %pad_img_3_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4603 'load' 'pad_img_3_6_load_84' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4604 [1/1] (2.18ns)   --->   "%tmp_487 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_3_0_load_84, i3 0, i32 %pad_img_3_1_load_84, i3 1, i32 %pad_img_3_2_load_84, i3 2, i32 %pad_img_3_3_load_84, i3 3, i32 %pad_img_3_4_load_84, i3 4, i32 %pad_img_3_5_load_84, i3 5, i32 %pad_img_3_6_load_84, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4604 'sparsemux' 'tmp_487' <Predicate = (trunc_ln17_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4605 [1/1] (1.82ns)   --->   "%pixel_132 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_484, i2 1, i32 %tmp_485, i2 2, i32 %tmp_486, i2 3, i32 %tmp_487, i32 <undef>, i2 %trunc_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4605 'sparsemux' 'pixel_132' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4606 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_85 = load i6 %pad_img_0_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4606 'load' 'pad_img_0_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4607 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_85 = load i6 %pad_img_0_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4607 'load' 'pad_img_0_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4608 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_85 = load i6 %pad_img_0_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4608 'load' 'pad_img_0_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4609 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_85 = load i6 %pad_img_0_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4609 'load' 'pad_img_0_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4610 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_85 = load i6 %pad_img_0_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4610 'load' 'pad_img_0_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4611 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_85 = load i6 %pad_img_0_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4611 'load' 'pad_img_0_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4612 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_85 = load i6 %pad_img_0_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4612 'load' 'pad_img_0_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4613 [1/1] (2.18ns)   --->   "%tmp_488 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_0_0_load_85, i3 6, i32 %pad_img_0_1_load_85, i3 0, i32 %pad_img_0_2_load_85, i3 1, i32 %pad_img_0_3_load_85, i3 2, i32 %pad_img_0_4_load_85, i3 3, i32 %pad_img_0_5_load_85, i3 4, i32 %pad_img_0_6_load_85, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4613 'sparsemux' 'tmp_488' <Predicate = (trunc_ln17_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4614 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_85 = load i6 %pad_img_1_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4614 'load' 'pad_img_1_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4615 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_85 = load i6 %pad_img_1_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4615 'load' 'pad_img_1_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4616 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_85 = load i6 %pad_img_1_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4616 'load' 'pad_img_1_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4617 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_85 = load i6 %pad_img_1_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4617 'load' 'pad_img_1_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4618 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_85 = load i6 %pad_img_1_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4618 'load' 'pad_img_1_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4619 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_85 = load i6 %pad_img_1_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4619 'load' 'pad_img_1_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4620 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_85 = load i6 %pad_img_1_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4620 'load' 'pad_img_1_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4621 [1/1] (2.18ns)   --->   "%tmp_489 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_1_0_load_85, i3 6, i32 %pad_img_1_1_load_85, i3 0, i32 %pad_img_1_2_load_85, i3 1, i32 %pad_img_1_3_load_85, i3 2, i32 %pad_img_1_4_load_85, i3 3, i32 %pad_img_1_5_load_85, i3 4, i32 %pad_img_1_6_load_85, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4621 'sparsemux' 'tmp_489' <Predicate = (trunc_ln17_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4622 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_85 = load i6 %pad_img_2_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4622 'load' 'pad_img_2_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4623 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_85 = load i6 %pad_img_2_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4623 'load' 'pad_img_2_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4624 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_85 = load i6 %pad_img_2_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4624 'load' 'pad_img_2_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4625 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_85 = load i6 %pad_img_2_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4625 'load' 'pad_img_2_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4626 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_85 = load i6 %pad_img_2_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4626 'load' 'pad_img_2_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4627 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_85 = load i6 %pad_img_2_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4627 'load' 'pad_img_2_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4628 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_85 = load i6 %pad_img_2_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4628 'load' 'pad_img_2_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4629 [1/1] (2.18ns)   --->   "%tmp_490 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_2_0_load_85, i3 6, i32 %pad_img_2_1_load_85, i3 0, i32 %pad_img_2_2_load_85, i3 1, i32 %pad_img_2_3_load_85, i3 2, i32 %pad_img_2_4_load_85, i3 3, i32 %pad_img_2_5_load_85, i3 4, i32 %pad_img_2_6_load_85, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4629 'sparsemux' 'tmp_490' <Predicate = (trunc_ln17_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4630 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_85 = load i6 %pad_img_3_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4630 'load' 'pad_img_3_0_load_85' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4631 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_85 = load i6 %pad_img_3_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4631 'load' 'pad_img_3_1_load_85' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4632 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_85 = load i6 %pad_img_3_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4632 'load' 'pad_img_3_2_load_85' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4633 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_85 = load i6 %pad_img_3_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4633 'load' 'pad_img_3_3_load_85' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4634 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_85 = load i6 %pad_img_3_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4634 'load' 'pad_img_3_4_load_85' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4635 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_85 = load i6 %pad_img_3_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4635 'load' 'pad_img_3_5_load_85' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4636 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_85 = load i6 %pad_img_3_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4636 'load' 'pad_img_3_6_load_85' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4637 [1/1] (2.18ns)   --->   "%tmp_491 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_3_0_load_85, i3 6, i32 %pad_img_3_1_load_85, i3 0, i32 %pad_img_3_2_load_85, i3 1, i32 %pad_img_3_3_load_85, i3 2, i32 %pad_img_3_4_load_85, i3 3, i32 %pad_img_3_5_load_85, i3 4, i32 %pad_img_3_6_load_85, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4637 'sparsemux' 'tmp_491' <Predicate = (trunc_ln17_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4638 [1/1] (1.82ns)   --->   "%pixel_133 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_488, i2 1, i32 %tmp_489, i2 2, i32 %tmp_490, i2 3, i32 %tmp_491, i32 <undef>, i2 %trunc_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4638 'sparsemux' 'pixel_133' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4639 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_86 = load i6 %pad_img_0_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4639 'load' 'pad_img_0_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4640 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_86 = load i6 %pad_img_0_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4640 'load' 'pad_img_0_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4641 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_86 = load i6 %pad_img_0_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4641 'load' 'pad_img_0_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4642 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_86 = load i6 %pad_img_0_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4642 'load' 'pad_img_0_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4643 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_86 = load i6 %pad_img_0_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4643 'load' 'pad_img_0_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4644 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_86 = load i6 %pad_img_0_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4644 'load' 'pad_img_0_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4645 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_86 = load i6 %pad_img_0_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4645 'load' 'pad_img_0_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4646 [1/1] (2.18ns)   --->   "%tmp_492 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_0_0_load_86, i3 5, i32 %pad_img_0_1_load_86, i3 6, i32 %pad_img_0_2_load_86, i3 0, i32 %pad_img_0_3_load_86, i3 1, i32 %pad_img_0_4_load_86, i3 2, i32 %pad_img_0_5_load_86, i3 3, i32 %pad_img_0_6_load_86, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4646 'sparsemux' 'tmp_492' <Predicate = (trunc_ln17_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4647 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_86 = load i6 %pad_img_1_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4647 'load' 'pad_img_1_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4648 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_86 = load i6 %pad_img_1_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4648 'load' 'pad_img_1_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4649 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_86 = load i6 %pad_img_1_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4649 'load' 'pad_img_1_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4650 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_86 = load i6 %pad_img_1_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4650 'load' 'pad_img_1_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4651 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_86 = load i6 %pad_img_1_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4651 'load' 'pad_img_1_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4652 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_86 = load i6 %pad_img_1_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4652 'load' 'pad_img_1_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4653 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_86 = load i6 %pad_img_1_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4653 'load' 'pad_img_1_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4654 [1/1] (2.18ns)   --->   "%tmp_493 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_1_0_load_86, i3 5, i32 %pad_img_1_1_load_86, i3 6, i32 %pad_img_1_2_load_86, i3 0, i32 %pad_img_1_3_load_86, i3 1, i32 %pad_img_1_4_load_86, i3 2, i32 %pad_img_1_5_load_86, i3 3, i32 %pad_img_1_6_load_86, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4654 'sparsemux' 'tmp_493' <Predicate = (trunc_ln17_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4655 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_86 = load i6 %pad_img_2_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4655 'load' 'pad_img_2_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4656 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_86 = load i6 %pad_img_2_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4656 'load' 'pad_img_2_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4657 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_86 = load i6 %pad_img_2_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4657 'load' 'pad_img_2_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4658 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_86 = load i6 %pad_img_2_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4658 'load' 'pad_img_2_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4659 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_86 = load i6 %pad_img_2_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4659 'load' 'pad_img_2_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4660 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_86 = load i6 %pad_img_2_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4660 'load' 'pad_img_2_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4661 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_86 = load i6 %pad_img_2_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4661 'load' 'pad_img_2_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4662 [1/1] (2.18ns)   --->   "%tmp_494 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_2_0_load_86, i3 5, i32 %pad_img_2_1_load_86, i3 6, i32 %pad_img_2_2_load_86, i3 0, i32 %pad_img_2_3_load_86, i3 1, i32 %pad_img_2_4_load_86, i3 2, i32 %pad_img_2_5_load_86, i3 3, i32 %pad_img_2_6_load_86, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4662 'sparsemux' 'tmp_494' <Predicate = (trunc_ln17_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4663 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_86 = load i6 %pad_img_3_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4663 'load' 'pad_img_3_0_load_86' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4664 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_86 = load i6 %pad_img_3_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4664 'load' 'pad_img_3_1_load_86' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4665 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_86 = load i6 %pad_img_3_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4665 'load' 'pad_img_3_2_load_86' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4666 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_86 = load i6 %pad_img_3_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4666 'load' 'pad_img_3_3_load_86' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4667 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_86 = load i6 %pad_img_3_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4667 'load' 'pad_img_3_4_load_86' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4668 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_86 = load i6 %pad_img_3_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4668 'load' 'pad_img_3_5_load_86' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4669 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_86 = load i6 %pad_img_3_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4669 'load' 'pad_img_3_6_load_86' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4670 [1/1] (2.18ns)   --->   "%tmp_495 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_3_0_load_86, i3 5, i32 %pad_img_3_1_load_86, i3 6, i32 %pad_img_3_2_load_86, i3 0, i32 %pad_img_3_3_load_86, i3 1, i32 %pad_img_3_4_load_86, i3 2, i32 %pad_img_3_5_load_86, i3 3, i32 %pad_img_3_6_load_86, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4670 'sparsemux' 'tmp_495' <Predicate = (trunc_ln17_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4671 [1/1] (1.82ns)   --->   "%pixel_134 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_492, i2 1, i32 %tmp_493, i2 2, i32 %tmp_494, i2 3, i32 %tmp_495, i32 <undef>, i2 %trunc_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4671 'sparsemux' 'pixel_134' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4672 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_87 = load i6 %pad_img_0_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4672 'load' 'pad_img_0_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4673 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_87 = load i6 %pad_img_0_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4673 'load' 'pad_img_0_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4674 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_87 = load i6 %pad_img_0_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4674 'load' 'pad_img_0_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4675 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_87 = load i6 %pad_img_0_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4675 'load' 'pad_img_0_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4676 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_87 = load i6 %pad_img_0_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4676 'load' 'pad_img_0_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4677 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_87 = load i6 %pad_img_0_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4677 'load' 'pad_img_0_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4678 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_87 = load i6 %pad_img_0_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4678 'load' 'pad_img_0_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4679 [1/1] (2.18ns)   --->   "%tmp_496 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_0_0_load_87, i3 4, i32 %pad_img_0_1_load_87, i3 5, i32 %pad_img_0_2_load_87, i3 6, i32 %pad_img_0_3_load_87, i3 0, i32 %pad_img_0_4_load_87, i3 1, i32 %pad_img_0_5_load_87, i3 2, i32 %pad_img_0_6_load_87, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4679 'sparsemux' 'tmp_496' <Predicate = (trunc_ln17_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4680 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_87 = load i6 %pad_img_1_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4680 'load' 'pad_img_1_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4681 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_87 = load i6 %pad_img_1_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4681 'load' 'pad_img_1_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4682 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_87 = load i6 %pad_img_1_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4682 'load' 'pad_img_1_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4683 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_87 = load i6 %pad_img_1_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4683 'load' 'pad_img_1_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4684 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_87 = load i6 %pad_img_1_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4684 'load' 'pad_img_1_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4685 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_87 = load i6 %pad_img_1_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4685 'load' 'pad_img_1_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4686 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_87 = load i6 %pad_img_1_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4686 'load' 'pad_img_1_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4687 [1/1] (2.18ns)   --->   "%tmp_497 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_1_0_load_87, i3 4, i32 %pad_img_1_1_load_87, i3 5, i32 %pad_img_1_2_load_87, i3 6, i32 %pad_img_1_3_load_87, i3 0, i32 %pad_img_1_4_load_87, i3 1, i32 %pad_img_1_5_load_87, i3 2, i32 %pad_img_1_6_load_87, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4687 'sparsemux' 'tmp_497' <Predicate = (trunc_ln17_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4688 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_87 = load i6 %pad_img_2_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4688 'load' 'pad_img_2_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4689 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_87 = load i6 %pad_img_2_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4689 'load' 'pad_img_2_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4690 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_87 = load i6 %pad_img_2_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4690 'load' 'pad_img_2_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4691 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_87 = load i6 %pad_img_2_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4691 'load' 'pad_img_2_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4692 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_87 = load i6 %pad_img_2_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4692 'load' 'pad_img_2_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4693 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_87 = load i6 %pad_img_2_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4693 'load' 'pad_img_2_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4694 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_87 = load i6 %pad_img_2_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4694 'load' 'pad_img_2_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4695 [1/1] (2.18ns)   --->   "%tmp_498 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_2_0_load_87, i3 4, i32 %pad_img_2_1_load_87, i3 5, i32 %pad_img_2_2_load_87, i3 6, i32 %pad_img_2_3_load_87, i3 0, i32 %pad_img_2_4_load_87, i3 1, i32 %pad_img_2_5_load_87, i3 2, i32 %pad_img_2_6_load_87, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4695 'sparsemux' 'tmp_498' <Predicate = (trunc_ln17_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4696 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_87 = load i6 %pad_img_3_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4696 'load' 'pad_img_3_0_load_87' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4697 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_87 = load i6 %pad_img_3_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4697 'load' 'pad_img_3_1_load_87' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4698 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_87 = load i6 %pad_img_3_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4698 'load' 'pad_img_3_2_load_87' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4699 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_87 = load i6 %pad_img_3_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4699 'load' 'pad_img_3_3_load_87' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4700 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_87 = load i6 %pad_img_3_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4700 'load' 'pad_img_3_4_load_87' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4701 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_87 = load i6 %pad_img_3_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4701 'load' 'pad_img_3_5_load_87' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4702 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_87 = load i6 %pad_img_3_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4702 'load' 'pad_img_3_6_load_87' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4703 [1/1] (2.18ns)   --->   "%tmp_499 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_3_0_load_87, i3 4, i32 %pad_img_3_1_load_87, i3 5, i32 %pad_img_3_2_load_87, i3 6, i32 %pad_img_3_3_load_87, i3 0, i32 %pad_img_3_4_load_87, i3 1, i32 %pad_img_3_5_load_87, i3 2, i32 %pad_img_3_6_load_87, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4703 'sparsemux' 'tmp_499' <Predicate = (trunc_ln17_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4704 [1/1] (1.82ns)   --->   "%pixel_135 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_496, i2 1, i32 %tmp_497, i2 2, i32 %tmp_498, i2 3, i32 %tmp_499, i32 <undef>, i2 %trunc_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4704 'sparsemux' 'pixel_135' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4705 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_88 = load i6 %pad_img_0_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4705 'load' 'pad_img_0_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4706 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_88 = load i6 %pad_img_0_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4706 'load' 'pad_img_0_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4707 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_88 = load i6 %pad_img_0_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4707 'load' 'pad_img_0_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4708 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_88 = load i6 %pad_img_0_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4708 'load' 'pad_img_0_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4709 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_88 = load i6 %pad_img_0_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4709 'load' 'pad_img_0_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4710 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_88 = load i6 %pad_img_0_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4710 'load' 'pad_img_0_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4711 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_88 = load i6 %pad_img_0_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4711 'load' 'pad_img_0_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4712 [1/1] (2.18ns)   --->   "%tmp_500 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_0_0_load_88, i3 3, i32 %pad_img_0_1_load_88, i3 4, i32 %pad_img_0_2_load_88, i3 5, i32 %pad_img_0_3_load_88, i3 6, i32 %pad_img_0_4_load_88, i3 0, i32 %pad_img_0_5_load_88, i3 1, i32 %pad_img_0_6_load_88, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4712 'sparsemux' 'tmp_500' <Predicate = (trunc_ln17_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4713 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_88 = load i6 %pad_img_1_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4713 'load' 'pad_img_1_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4714 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_88 = load i6 %pad_img_1_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4714 'load' 'pad_img_1_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4715 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_88 = load i6 %pad_img_1_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4715 'load' 'pad_img_1_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4716 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_88 = load i6 %pad_img_1_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4716 'load' 'pad_img_1_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4717 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_88 = load i6 %pad_img_1_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4717 'load' 'pad_img_1_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4718 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_88 = load i6 %pad_img_1_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4718 'load' 'pad_img_1_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4719 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_88 = load i6 %pad_img_1_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4719 'load' 'pad_img_1_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4720 [1/1] (2.18ns)   --->   "%tmp_501 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_1_0_load_88, i3 3, i32 %pad_img_1_1_load_88, i3 4, i32 %pad_img_1_2_load_88, i3 5, i32 %pad_img_1_3_load_88, i3 6, i32 %pad_img_1_4_load_88, i3 0, i32 %pad_img_1_5_load_88, i3 1, i32 %pad_img_1_6_load_88, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4720 'sparsemux' 'tmp_501' <Predicate = (trunc_ln17_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4721 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_88 = load i6 %pad_img_2_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4721 'load' 'pad_img_2_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4722 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_88 = load i6 %pad_img_2_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4722 'load' 'pad_img_2_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4723 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_88 = load i6 %pad_img_2_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4723 'load' 'pad_img_2_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4724 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_88 = load i6 %pad_img_2_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4724 'load' 'pad_img_2_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4725 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_88 = load i6 %pad_img_2_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4725 'load' 'pad_img_2_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4726 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_88 = load i6 %pad_img_2_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4726 'load' 'pad_img_2_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4727 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_88 = load i6 %pad_img_2_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4727 'load' 'pad_img_2_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4728 [1/1] (2.18ns)   --->   "%tmp_502 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_2_0_load_88, i3 3, i32 %pad_img_2_1_load_88, i3 4, i32 %pad_img_2_2_load_88, i3 5, i32 %pad_img_2_3_load_88, i3 6, i32 %pad_img_2_4_load_88, i3 0, i32 %pad_img_2_5_load_88, i3 1, i32 %pad_img_2_6_load_88, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4728 'sparsemux' 'tmp_502' <Predicate = (trunc_ln17_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4729 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_88 = load i6 %pad_img_3_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4729 'load' 'pad_img_3_0_load_88' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4730 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_88 = load i6 %pad_img_3_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4730 'load' 'pad_img_3_1_load_88' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4731 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_88 = load i6 %pad_img_3_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4731 'load' 'pad_img_3_2_load_88' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4732 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_88 = load i6 %pad_img_3_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4732 'load' 'pad_img_3_3_load_88' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4733 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_88 = load i6 %pad_img_3_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4733 'load' 'pad_img_3_4_load_88' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4734 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_88 = load i6 %pad_img_3_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4734 'load' 'pad_img_3_5_load_88' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4735 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_88 = load i6 %pad_img_3_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4735 'load' 'pad_img_3_6_load_88' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4736 [1/1] (2.18ns)   --->   "%tmp_503 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_3_0_load_88, i3 3, i32 %pad_img_3_1_load_88, i3 4, i32 %pad_img_3_2_load_88, i3 5, i32 %pad_img_3_3_load_88, i3 6, i32 %pad_img_3_4_load_88, i3 0, i32 %pad_img_3_5_load_88, i3 1, i32 %pad_img_3_6_load_88, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4736 'sparsemux' 'tmp_503' <Predicate = (trunc_ln17_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4737 [1/1] (1.82ns)   --->   "%pixel_136 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_500, i2 1, i32 %tmp_501, i2 2, i32 %tmp_502, i2 3, i32 %tmp_503, i32 <undef>, i2 %trunc_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4737 'sparsemux' 'pixel_136' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4738 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_89 = load i6 %pad_img_0_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4738 'load' 'pad_img_0_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4739 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_89 = load i6 %pad_img_0_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4739 'load' 'pad_img_0_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4740 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_89 = load i6 %pad_img_0_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4740 'load' 'pad_img_0_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4741 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_89 = load i6 %pad_img_0_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4741 'load' 'pad_img_0_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4742 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_89 = load i6 %pad_img_0_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4742 'load' 'pad_img_0_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4743 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_89 = load i6 %pad_img_0_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4743 'load' 'pad_img_0_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4744 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_89 = load i6 %pad_img_0_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4744 'load' 'pad_img_0_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4745 [1/1] (2.18ns)   --->   "%tmp_504 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_0_0_load_89, i3 2, i32 %pad_img_0_1_load_89, i3 3, i32 %pad_img_0_2_load_89, i3 4, i32 %pad_img_0_3_load_89, i3 5, i32 %pad_img_0_4_load_89, i3 6, i32 %pad_img_0_5_load_89, i3 0, i32 %pad_img_0_6_load_89, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4745 'sparsemux' 'tmp_504' <Predicate = (trunc_ln17_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4746 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_89 = load i6 %pad_img_1_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4746 'load' 'pad_img_1_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4747 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_89 = load i6 %pad_img_1_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4747 'load' 'pad_img_1_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4748 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_89 = load i6 %pad_img_1_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4748 'load' 'pad_img_1_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4749 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_89 = load i6 %pad_img_1_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4749 'load' 'pad_img_1_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4750 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_89 = load i6 %pad_img_1_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4750 'load' 'pad_img_1_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4751 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_89 = load i6 %pad_img_1_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4751 'load' 'pad_img_1_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4752 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_89 = load i6 %pad_img_1_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4752 'load' 'pad_img_1_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4753 [1/1] (2.18ns)   --->   "%tmp_505 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_1_0_load_89, i3 2, i32 %pad_img_1_1_load_89, i3 3, i32 %pad_img_1_2_load_89, i3 4, i32 %pad_img_1_3_load_89, i3 5, i32 %pad_img_1_4_load_89, i3 6, i32 %pad_img_1_5_load_89, i3 0, i32 %pad_img_1_6_load_89, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4753 'sparsemux' 'tmp_505' <Predicate = (trunc_ln17_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4754 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_89 = load i6 %pad_img_2_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4754 'load' 'pad_img_2_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4755 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_89 = load i6 %pad_img_2_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4755 'load' 'pad_img_2_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4756 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_89 = load i6 %pad_img_2_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4756 'load' 'pad_img_2_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4757 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_89 = load i6 %pad_img_2_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4757 'load' 'pad_img_2_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4758 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_89 = load i6 %pad_img_2_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4758 'load' 'pad_img_2_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4759 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_89 = load i6 %pad_img_2_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4759 'load' 'pad_img_2_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4760 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_89 = load i6 %pad_img_2_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4760 'load' 'pad_img_2_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4761 [1/1] (2.18ns)   --->   "%tmp_506 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_2_0_load_89, i3 2, i32 %pad_img_2_1_load_89, i3 3, i32 %pad_img_2_2_load_89, i3 4, i32 %pad_img_2_3_load_89, i3 5, i32 %pad_img_2_4_load_89, i3 6, i32 %pad_img_2_5_load_89, i3 0, i32 %pad_img_2_6_load_89, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4761 'sparsemux' 'tmp_506' <Predicate = (trunc_ln17_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4762 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_89 = load i6 %pad_img_3_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4762 'load' 'pad_img_3_0_load_89' <Predicate = (trunc_ln17 == 1 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4763 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_89 = load i6 %pad_img_3_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4763 'load' 'pad_img_3_1_load_89' <Predicate = (trunc_ln17 == 2 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4764 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_89 = load i6 %pad_img_3_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4764 'load' 'pad_img_3_2_load_89' <Predicate = (trunc_ln17 == 3 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4765 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_89 = load i6 %pad_img_3_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4765 'load' 'pad_img_3_3_load_89' <Predicate = (trunc_ln17 == 4 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4766 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_89 = load i6 %pad_img_3_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4766 'load' 'pad_img_3_4_load_89' <Predicate = (trunc_ln17 == 5 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4767 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_89 = load i6 %pad_img_3_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4767 'load' 'pad_img_3_5_load_89' <Predicate = (trunc_ln17 == 6 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4768 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_89 = load i6 %pad_img_3_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4768 'load' 'pad_img_3_6_load_89' <Predicate = (trunc_ln17 == 0 & trunc_ln17_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4769 [1/1] (2.18ns)   --->   "%tmp_507 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_3_0_load_89, i3 2, i32 %pad_img_3_1_load_89, i3 3, i32 %pad_img_3_2_load_89, i3 4, i32 %pad_img_3_3_load_89, i3 5, i32 %pad_img_3_4_load_89, i3 6, i32 %pad_img_3_5_load_89, i3 0, i32 %pad_img_3_6_load_89, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4769 'sparsemux' 'tmp_507' <Predicate = (trunc_ln17_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4770 [1/1] (1.82ns)   --->   "%pixel_137 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_504, i2 1, i32 %tmp_505, i2 2, i32 %tmp_506, i2 3, i32 %tmp_507, i32 <undef>, i2 %trunc_ln17_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4770 'sparsemux' 'pixel_137' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4771 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_90 = load i6 %pad_img_0_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4771 'load' 'pad_img_0_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4772 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_90 = load i6 %pad_img_0_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4772 'load' 'pad_img_0_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4773 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_90 = load i6 %pad_img_0_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4773 'load' 'pad_img_0_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4774 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_90 = load i6 %pad_img_0_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4774 'load' 'pad_img_0_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4775 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_90 = load i6 %pad_img_0_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4775 'load' 'pad_img_0_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4776 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_90 = load i6 %pad_img_0_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4776 'load' 'pad_img_0_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4777 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_90 = load i6 %pad_img_0_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4777 'load' 'pad_img_0_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4778 [1/1] (2.18ns)   --->   "%tmp_508 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_0_0_load_90, i3 1, i32 %pad_img_0_1_load_90, i3 2, i32 %pad_img_0_2_load_90, i3 3, i32 %pad_img_0_3_load_90, i3 4, i32 %pad_img_0_4_load_90, i3 5, i32 %pad_img_0_5_load_90, i3 6, i32 %pad_img_0_6_load_90, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4778 'sparsemux' 'tmp_508' <Predicate = (trunc_ln17_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4779 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_90 = load i6 %pad_img_1_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4779 'load' 'pad_img_1_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4780 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_90 = load i6 %pad_img_1_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4780 'load' 'pad_img_1_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4781 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_90 = load i6 %pad_img_1_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4781 'load' 'pad_img_1_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4782 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_90 = load i6 %pad_img_1_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4782 'load' 'pad_img_1_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4783 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_90 = load i6 %pad_img_1_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4783 'load' 'pad_img_1_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4784 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_90 = load i6 %pad_img_1_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4784 'load' 'pad_img_1_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4785 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_90 = load i6 %pad_img_1_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4785 'load' 'pad_img_1_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4786 [1/1] (2.18ns)   --->   "%tmp_509 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_1_0_load_90, i3 1, i32 %pad_img_1_1_load_90, i3 2, i32 %pad_img_1_2_load_90, i3 3, i32 %pad_img_1_3_load_90, i3 4, i32 %pad_img_1_4_load_90, i3 5, i32 %pad_img_1_5_load_90, i3 6, i32 %pad_img_1_6_load_90, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4786 'sparsemux' 'tmp_509' <Predicate = (trunc_ln17_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4787 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_90 = load i6 %pad_img_2_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4787 'load' 'pad_img_2_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4788 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_90 = load i6 %pad_img_2_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4788 'load' 'pad_img_2_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4789 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_90 = load i6 %pad_img_2_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4789 'load' 'pad_img_2_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4790 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_90 = load i6 %pad_img_2_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4790 'load' 'pad_img_2_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4791 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_90 = load i6 %pad_img_2_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4791 'load' 'pad_img_2_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4792 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_90 = load i6 %pad_img_2_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4792 'load' 'pad_img_2_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4793 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_90 = load i6 %pad_img_2_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4793 'load' 'pad_img_2_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4794 [1/1] (2.18ns)   --->   "%tmp_510 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_2_0_load_90, i3 1, i32 %pad_img_2_1_load_90, i3 2, i32 %pad_img_2_2_load_90, i3 3, i32 %pad_img_2_3_load_90, i3 4, i32 %pad_img_2_4_load_90, i3 5, i32 %pad_img_2_5_load_90, i3 6, i32 %pad_img_2_6_load_90, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4794 'sparsemux' 'tmp_510' <Predicate = (trunc_ln17_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4795 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_90 = load i6 %pad_img_3_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4795 'load' 'pad_img_3_0_load_90' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4796 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_90 = load i6 %pad_img_3_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4796 'load' 'pad_img_3_1_load_90' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4797 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_90 = load i6 %pad_img_3_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4797 'load' 'pad_img_3_2_load_90' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4798 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_90 = load i6 %pad_img_3_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4798 'load' 'pad_img_3_3_load_90' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4799 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_90 = load i6 %pad_img_3_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4799 'load' 'pad_img_3_4_load_90' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4800 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_90 = load i6 %pad_img_3_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4800 'load' 'pad_img_3_5_load_90' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4801 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_90 = load i6 %pad_img_3_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4801 'load' 'pad_img_3_6_load_90' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4802 [1/1] (2.18ns)   --->   "%tmp_511 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 0, i32 %pad_img_3_0_load_90, i3 1, i32 %pad_img_3_1_load_90, i3 2, i32 %pad_img_3_2_load_90, i3 3, i32 %pad_img_3_3_load_90, i3 4, i32 %pad_img_3_4_load_90, i3 5, i32 %pad_img_3_5_load_90, i3 6, i32 %pad_img_3_6_load_90, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4802 'sparsemux' 'tmp_511' <Predicate = (trunc_ln17_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4803 [1/1] (1.82ns)   --->   "%pixel_138 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_508, i2 1, i32 %tmp_509, i2 2, i32 %tmp_510, i2 3, i32 %tmp_511, i32 <undef>, i2 %trunc_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4803 'sparsemux' 'pixel_138' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4804 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_91 = load i6 %pad_img_0_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4804 'load' 'pad_img_0_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4805 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_91 = load i6 %pad_img_0_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4805 'load' 'pad_img_0_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4806 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_91 = load i6 %pad_img_0_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4806 'load' 'pad_img_0_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4807 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_91 = load i6 %pad_img_0_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4807 'load' 'pad_img_0_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4808 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_91 = load i6 %pad_img_0_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4808 'load' 'pad_img_0_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4809 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_91 = load i6 %pad_img_0_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4809 'load' 'pad_img_0_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4810 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_91 = load i6 %pad_img_0_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4810 'load' 'pad_img_0_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4811 [1/1] (2.18ns)   --->   "%tmp_512 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_0_0_load_91, i3 0, i32 %pad_img_0_1_load_91, i3 1, i32 %pad_img_0_2_load_91, i3 2, i32 %pad_img_0_3_load_91, i3 3, i32 %pad_img_0_4_load_91, i3 4, i32 %pad_img_0_5_load_91, i3 5, i32 %pad_img_0_6_load_91, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4811 'sparsemux' 'tmp_512' <Predicate = (trunc_ln17_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4812 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_91 = load i6 %pad_img_1_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4812 'load' 'pad_img_1_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4813 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_91 = load i6 %pad_img_1_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4813 'load' 'pad_img_1_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4814 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_91 = load i6 %pad_img_1_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4814 'load' 'pad_img_1_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4815 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_91 = load i6 %pad_img_1_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4815 'load' 'pad_img_1_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4816 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_91 = load i6 %pad_img_1_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4816 'load' 'pad_img_1_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4817 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_91 = load i6 %pad_img_1_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4817 'load' 'pad_img_1_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4818 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_91 = load i6 %pad_img_1_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4818 'load' 'pad_img_1_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4819 [1/1] (2.18ns)   --->   "%tmp_513 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_1_0_load_91, i3 0, i32 %pad_img_1_1_load_91, i3 1, i32 %pad_img_1_2_load_91, i3 2, i32 %pad_img_1_3_load_91, i3 3, i32 %pad_img_1_4_load_91, i3 4, i32 %pad_img_1_5_load_91, i3 5, i32 %pad_img_1_6_load_91, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4819 'sparsemux' 'tmp_513' <Predicate = (trunc_ln17_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4820 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_91 = load i6 %pad_img_2_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4820 'load' 'pad_img_2_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4821 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_91 = load i6 %pad_img_2_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4821 'load' 'pad_img_2_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4822 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_91 = load i6 %pad_img_2_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4822 'load' 'pad_img_2_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4823 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_91 = load i6 %pad_img_2_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4823 'load' 'pad_img_2_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4824 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_91 = load i6 %pad_img_2_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4824 'load' 'pad_img_2_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4825 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_91 = load i6 %pad_img_2_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4825 'load' 'pad_img_2_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4826 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_91 = load i6 %pad_img_2_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4826 'load' 'pad_img_2_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4827 [1/1] (2.18ns)   --->   "%tmp_514 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_2_0_load_91, i3 0, i32 %pad_img_2_1_load_91, i3 1, i32 %pad_img_2_2_load_91, i3 2, i32 %pad_img_2_3_load_91, i3 3, i32 %pad_img_2_4_load_91, i3 4, i32 %pad_img_2_5_load_91, i3 5, i32 %pad_img_2_6_load_91, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4827 'sparsemux' 'tmp_514' <Predicate = (trunc_ln17_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4828 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_91 = load i6 %pad_img_3_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4828 'load' 'pad_img_3_0_load_91' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4829 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_91 = load i6 %pad_img_3_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4829 'load' 'pad_img_3_1_load_91' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4830 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_91 = load i6 %pad_img_3_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4830 'load' 'pad_img_3_2_load_91' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4831 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_91 = load i6 %pad_img_3_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4831 'load' 'pad_img_3_3_load_91' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4832 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_91 = load i6 %pad_img_3_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4832 'load' 'pad_img_3_4_load_91' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4833 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_91 = load i6 %pad_img_3_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4833 'load' 'pad_img_3_5_load_91' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4834 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_91 = load i6 %pad_img_3_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4834 'load' 'pad_img_3_6_load_91' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4835 [1/1] (2.18ns)   --->   "%tmp_515 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 6, i32 %pad_img_3_0_load_91, i3 0, i32 %pad_img_3_1_load_91, i3 1, i32 %pad_img_3_2_load_91, i3 2, i32 %pad_img_3_3_load_91, i3 3, i32 %pad_img_3_4_load_91, i3 4, i32 %pad_img_3_5_load_91, i3 5, i32 %pad_img_3_6_load_91, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4835 'sparsemux' 'tmp_515' <Predicate = (trunc_ln17_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4836 [1/1] (1.82ns)   --->   "%pixel_139 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_512, i2 1, i32 %tmp_513, i2 2, i32 %tmp_514, i2 3, i32 %tmp_515, i32 <undef>, i2 %trunc_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4836 'sparsemux' 'pixel_139' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4837 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_92 = load i6 %pad_img_0_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4837 'load' 'pad_img_0_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4838 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_92 = load i6 %pad_img_0_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4838 'load' 'pad_img_0_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4839 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_92 = load i6 %pad_img_0_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4839 'load' 'pad_img_0_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4840 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_92 = load i6 %pad_img_0_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4840 'load' 'pad_img_0_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4841 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_92 = load i6 %pad_img_0_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4841 'load' 'pad_img_0_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4842 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_92 = load i6 %pad_img_0_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4842 'load' 'pad_img_0_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4843 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_92 = load i6 %pad_img_0_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4843 'load' 'pad_img_0_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4844 [1/1] (2.18ns)   --->   "%tmp_516 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_0_0_load_92, i3 6, i32 %pad_img_0_1_load_92, i3 0, i32 %pad_img_0_2_load_92, i3 1, i32 %pad_img_0_3_load_92, i3 2, i32 %pad_img_0_4_load_92, i3 3, i32 %pad_img_0_5_load_92, i3 4, i32 %pad_img_0_6_load_92, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4844 'sparsemux' 'tmp_516' <Predicate = (trunc_ln17_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4845 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_92 = load i6 %pad_img_1_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4845 'load' 'pad_img_1_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4846 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_92 = load i6 %pad_img_1_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4846 'load' 'pad_img_1_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4847 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_92 = load i6 %pad_img_1_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4847 'load' 'pad_img_1_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4848 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_92 = load i6 %pad_img_1_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4848 'load' 'pad_img_1_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4849 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_92 = load i6 %pad_img_1_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4849 'load' 'pad_img_1_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4850 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_92 = load i6 %pad_img_1_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4850 'load' 'pad_img_1_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4851 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_92 = load i6 %pad_img_1_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4851 'load' 'pad_img_1_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4852 [1/1] (2.18ns)   --->   "%tmp_517 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_1_0_load_92, i3 6, i32 %pad_img_1_1_load_92, i3 0, i32 %pad_img_1_2_load_92, i3 1, i32 %pad_img_1_3_load_92, i3 2, i32 %pad_img_1_4_load_92, i3 3, i32 %pad_img_1_5_load_92, i3 4, i32 %pad_img_1_6_load_92, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4852 'sparsemux' 'tmp_517' <Predicate = (trunc_ln17_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4853 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_92 = load i6 %pad_img_2_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4853 'load' 'pad_img_2_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4854 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_92 = load i6 %pad_img_2_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4854 'load' 'pad_img_2_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4855 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_92 = load i6 %pad_img_2_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4855 'load' 'pad_img_2_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4856 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_92 = load i6 %pad_img_2_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4856 'load' 'pad_img_2_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4857 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_92 = load i6 %pad_img_2_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4857 'load' 'pad_img_2_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4858 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_92 = load i6 %pad_img_2_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4858 'load' 'pad_img_2_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4859 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_92 = load i6 %pad_img_2_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4859 'load' 'pad_img_2_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4860 [1/1] (2.18ns)   --->   "%tmp_518 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_2_0_load_92, i3 6, i32 %pad_img_2_1_load_92, i3 0, i32 %pad_img_2_2_load_92, i3 1, i32 %pad_img_2_3_load_92, i3 2, i32 %pad_img_2_4_load_92, i3 3, i32 %pad_img_2_5_load_92, i3 4, i32 %pad_img_2_6_load_92, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4860 'sparsemux' 'tmp_518' <Predicate = (trunc_ln17_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4861 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_92 = load i6 %pad_img_3_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4861 'load' 'pad_img_3_0_load_92' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4862 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_92 = load i6 %pad_img_3_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4862 'load' 'pad_img_3_1_load_92' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4863 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_92 = load i6 %pad_img_3_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4863 'load' 'pad_img_3_2_load_92' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4864 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_92 = load i6 %pad_img_3_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4864 'load' 'pad_img_3_3_load_92' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4865 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_92 = load i6 %pad_img_3_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4865 'load' 'pad_img_3_4_load_92' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4866 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_92 = load i6 %pad_img_3_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4866 'load' 'pad_img_3_5_load_92' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4867 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_92 = load i6 %pad_img_3_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4867 'load' 'pad_img_3_6_load_92' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4868 [1/1] (2.18ns)   --->   "%tmp_519 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 5, i32 %pad_img_3_0_load_92, i3 6, i32 %pad_img_3_1_load_92, i3 0, i32 %pad_img_3_2_load_92, i3 1, i32 %pad_img_3_3_load_92, i3 2, i32 %pad_img_3_4_load_92, i3 3, i32 %pad_img_3_5_load_92, i3 4, i32 %pad_img_3_6_load_92, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4868 'sparsemux' 'tmp_519' <Predicate = (trunc_ln17_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4869 [1/1] (1.82ns)   --->   "%pixel_140 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_516, i2 1, i32 %tmp_517, i2 2, i32 %tmp_518, i2 3, i32 %tmp_519, i32 <undef>, i2 %trunc_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4869 'sparsemux' 'pixel_140' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4870 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_93 = load i6 %pad_img_0_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4870 'load' 'pad_img_0_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4871 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_93 = load i6 %pad_img_0_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4871 'load' 'pad_img_0_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4872 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_93 = load i6 %pad_img_0_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4872 'load' 'pad_img_0_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4873 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_93 = load i6 %pad_img_0_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4873 'load' 'pad_img_0_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4874 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_93 = load i6 %pad_img_0_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4874 'load' 'pad_img_0_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4875 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_93 = load i6 %pad_img_0_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4875 'load' 'pad_img_0_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4876 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_93 = load i6 %pad_img_0_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4876 'load' 'pad_img_0_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4877 [1/1] (2.18ns)   --->   "%tmp_520 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_0_0_load_93, i3 5, i32 %pad_img_0_1_load_93, i3 6, i32 %pad_img_0_2_load_93, i3 0, i32 %pad_img_0_3_load_93, i3 1, i32 %pad_img_0_4_load_93, i3 2, i32 %pad_img_0_5_load_93, i3 3, i32 %pad_img_0_6_load_93, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4877 'sparsemux' 'tmp_520' <Predicate = (trunc_ln17_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4878 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_93 = load i6 %pad_img_1_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4878 'load' 'pad_img_1_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4879 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_93 = load i6 %pad_img_1_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4879 'load' 'pad_img_1_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4880 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_93 = load i6 %pad_img_1_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4880 'load' 'pad_img_1_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4881 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_93 = load i6 %pad_img_1_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4881 'load' 'pad_img_1_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4882 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_93 = load i6 %pad_img_1_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4882 'load' 'pad_img_1_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4883 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_93 = load i6 %pad_img_1_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4883 'load' 'pad_img_1_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4884 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_93 = load i6 %pad_img_1_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4884 'load' 'pad_img_1_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4885 [1/1] (2.18ns)   --->   "%tmp_521 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_1_0_load_93, i3 5, i32 %pad_img_1_1_load_93, i3 6, i32 %pad_img_1_2_load_93, i3 0, i32 %pad_img_1_3_load_93, i3 1, i32 %pad_img_1_4_load_93, i3 2, i32 %pad_img_1_5_load_93, i3 3, i32 %pad_img_1_6_load_93, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4885 'sparsemux' 'tmp_521' <Predicate = (trunc_ln17_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4886 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_93 = load i6 %pad_img_2_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4886 'load' 'pad_img_2_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4887 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_93 = load i6 %pad_img_2_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4887 'load' 'pad_img_2_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4888 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_93 = load i6 %pad_img_2_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4888 'load' 'pad_img_2_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4889 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_93 = load i6 %pad_img_2_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4889 'load' 'pad_img_2_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4890 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_93 = load i6 %pad_img_2_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4890 'load' 'pad_img_2_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4891 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_93 = load i6 %pad_img_2_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4891 'load' 'pad_img_2_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4892 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_93 = load i6 %pad_img_2_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4892 'load' 'pad_img_2_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4893 [1/1] (2.18ns)   --->   "%tmp_522 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_2_0_load_93, i3 5, i32 %pad_img_2_1_load_93, i3 6, i32 %pad_img_2_2_load_93, i3 0, i32 %pad_img_2_3_load_93, i3 1, i32 %pad_img_2_4_load_93, i3 2, i32 %pad_img_2_5_load_93, i3 3, i32 %pad_img_2_6_load_93, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4893 'sparsemux' 'tmp_522' <Predicate = (trunc_ln17_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4894 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_93 = load i6 %pad_img_3_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4894 'load' 'pad_img_3_0_load_93' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4895 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_93 = load i6 %pad_img_3_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4895 'load' 'pad_img_3_1_load_93' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4896 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_93 = load i6 %pad_img_3_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4896 'load' 'pad_img_3_2_load_93' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4897 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_93 = load i6 %pad_img_3_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4897 'load' 'pad_img_3_3_load_93' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4898 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_93 = load i6 %pad_img_3_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4898 'load' 'pad_img_3_4_load_93' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4899 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_93 = load i6 %pad_img_3_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4899 'load' 'pad_img_3_5_load_93' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4900 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_93 = load i6 %pad_img_3_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4900 'load' 'pad_img_3_6_load_93' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4901 [1/1] (2.18ns)   --->   "%tmp_523 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 4, i32 %pad_img_3_0_load_93, i3 5, i32 %pad_img_3_1_load_93, i3 6, i32 %pad_img_3_2_load_93, i3 0, i32 %pad_img_3_3_load_93, i3 1, i32 %pad_img_3_4_load_93, i3 2, i32 %pad_img_3_5_load_93, i3 3, i32 %pad_img_3_6_load_93, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4901 'sparsemux' 'tmp_523' <Predicate = (trunc_ln17_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4902 [1/1] (1.82ns)   --->   "%pixel_141 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_520, i2 1, i32 %tmp_521, i2 2, i32 %tmp_522, i2 3, i32 %tmp_523, i32 <undef>, i2 %trunc_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4902 'sparsemux' 'pixel_141' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4903 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_94 = load i6 %pad_img_0_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4903 'load' 'pad_img_0_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4904 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_94 = load i6 %pad_img_0_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4904 'load' 'pad_img_0_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4905 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_94 = load i6 %pad_img_0_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4905 'load' 'pad_img_0_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4906 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_94 = load i6 %pad_img_0_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4906 'load' 'pad_img_0_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4907 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_94 = load i6 %pad_img_0_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4907 'load' 'pad_img_0_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4908 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_94 = load i6 %pad_img_0_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4908 'load' 'pad_img_0_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4909 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_94 = load i6 %pad_img_0_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4909 'load' 'pad_img_0_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4910 [1/1] (2.18ns)   --->   "%tmp_524 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_0_0_load_94, i3 4, i32 %pad_img_0_1_load_94, i3 5, i32 %pad_img_0_2_load_94, i3 6, i32 %pad_img_0_3_load_94, i3 0, i32 %pad_img_0_4_load_94, i3 1, i32 %pad_img_0_5_load_94, i3 2, i32 %pad_img_0_6_load_94, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4910 'sparsemux' 'tmp_524' <Predicate = (trunc_ln17_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4911 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_94 = load i6 %pad_img_1_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4911 'load' 'pad_img_1_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4912 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_94 = load i6 %pad_img_1_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4912 'load' 'pad_img_1_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4913 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_94 = load i6 %pad_img_1_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4913 'load' 'pad_img_1_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4914 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_94 = load i6 %pad_img_1_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4914 'load' 'pad_img_1_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4915 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_94 = load i6 %pad_img_1_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4915 'load' 'pad_img_1_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4916 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_94 = load i6 %pad_img_1_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4916 'load' 'pad_img_1_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4917 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_94 = load i6 %pad_img_1_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4917 'load' 'pad_img_1_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4918 [1/1] (2.18ns)   --->   "%tmp_525 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_1_0_load_94, i3 4, i32 %pad_img_1_1_load_94, i3 5, i32 %pad_img_1_2_load_94, i3 6, i32 %pad_img_1_3_load_94, i3 0, i32 %pad_img_1_4_load_94, i3 1, i32 %pad_img_1_5_load_94, i3 2, i32 %pad_img_1_6_load_94, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4918 'sparsemux' 'tmp_525' <Predicate = (trunc_ln17_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4919 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_94 = load i6 %pad_img_2_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4919 'load' 'pad_img_2_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4920 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_94 = load i6 %pad_img_2_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4920 'load' 'pad_img_2_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4921 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_94 = load i6 %pad_img_2_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4921 'load' 'pad_img_2_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4922 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_94 = load i6 %pad_img_2_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4922 'load' 'pad_img_2_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4923 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_94 = load i6 %pad_img_2_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4923 'load' 'pad_img_2_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4924 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_94 = load i6 %pad_img_2_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4924 'load' 'pad_img_2_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4925 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_94 = load i6 %pad_img_2_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4925 'load' 'pad_img_2_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4926 [1/1] (2.18ns)   --->   "%tmp_526 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_2_0_load_94, i3 4, i32 %pad_img_2_1_load_94, i3 5, i32 %pad_img_2_2_load_94, i3 6, i32 %pad_img_2_3_load_94, i3 0, i32 %pad_img_2_4_load_94, i3 1, i32 %pad_img_2_5_load_94, i3 2, i32 %pad_img_2_6_load_94, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4926 'sparsemux' 'tmp_526' <Predicate = (trunc_ln17_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4927 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_94 = load i6 %pad_img_3_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4927 'load' 'pad_img_3_0_load_94' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4928 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_94 = load i6 %pad_img_3_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4928 'load' 'pad_img_3_1_load_94' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4929 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_94 = load i6 %pad_img_3_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4929 'load' 'pad_img_3_2_load_94' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4930 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_94 = load i6 %pad_img_3_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4930 'load' 'pad_img_3_3_load_94' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4931 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_94 = load i6 %pad_img_3_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4931 'load' 'pad_img_3_4_load_94' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4932 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_94 = load i6 %pad_img_3_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4932 'load' 'pad_img_3_5_load_94' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4933 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_94 = load i6 %pad_img_3_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4933 'load' 'pad_img_3_6_load_94' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4934 [1/1] (2.18ns)   --->   "%tmp_527 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 3, i32 %pad_img_3_0_load_94, i3 4, i32 %pad_img_3_1_load_94, i3 5, i32 %pad_img_3_2_load_94, i3 6, i32 %pad_img_3_3_load_94, i3 0, i32 %pad_img_3_4_load_94, i3 1, i32 %pad_img_3_5_load_94, i3 2, i32 %pad_img_3_6_load_94, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4934 'sparsemux' 'tmp_527' <Predicate = (trunc_ln17_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4935 [1/1] (1.82ns)   --->   "%pixel_142 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_524, i2 1, i32 %tmp_525, i2 2, i32 %tmp_526, i2 3, i32 %tmp_527, i32 <undef>, i2 %trunc_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4935 'sparsemux' 'pixel_142' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4936 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_95 = load i6 %pad_img_0_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4936 'load' 'pad_img_0_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4937 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_95 = load i6 %pad_img_0_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4937 'load' 'pad_img_0_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4938 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_95 = load i6 %pad_img_0_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4938 'load' 'pad_img_0_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4939 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_95 = load i6 %pad_img_0_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4939 'load' 'pad_img_0_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4940 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_95 = load i6 %pad_img_0_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4940 'load' 'pad_img_0_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4941 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_95 = load i6 %pad_img_0_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4941 'load' 'pad_img_0_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4942 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_95 = load i6 %pad_img_0_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4942 'load' 'pad_img_0_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4943 [1/1] (2.18ns)   --->   "%tmp_528 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_0_0_load_95, i3 3, i32 %pad_img_0_1_load_95, i3 4, i32 %pad_img_0_2_load_95, i3 5, i32 %pad_img_0_3_load_95, i3 6, i32 %pad_img_0_4_load_95, i3 0, i32 %pad_img_0_5_load_95, i3 1, i32 %pad_img_0_6_load_95, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4943 'sparsemux' 'tmp_528' <Predicate = (trunc_ln17_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4944 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_95 = load i6 %pad_img_1_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4944 'load' 'pad_img_1_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4945 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_95 = load i6 %pad_img_1_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4945 'load' 'pad_img_1_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4946 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_95 = load i6 %pad_img_1_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4946 'load' 'pad_img_1_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4947 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_95 = load i6 %pad_img_1_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4947 'load' 'pad_img_1_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4948 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_95 = load i6 %pad_img_1_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4948 'load' 'pad_img_1_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4949 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_95 = load i6 %pad_img_1_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4949 'load' 'pad_img_1_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4950 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_95 = load i6 %pad_img_1_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4950 'load' 'pad_img_1_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4951 [1/1] (2.18ns)   --->   "%tmp_529 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_1_0_load_95, i3 3, i32 %pad_img_1_1_load_95, i3 4, i32 %pad_img_1_2_load_95, i3 5, i32 %pad_img_1_3_load_95, i3 6, i32 %pad_img_1_4_load_95, i3 0, i32 %pad_img_1_5_load_95, i3 1, i32 %pad_img_1_6_load_95, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4951 'sparsemux' 'tmp_529' <Predicate = (trunc_ln17_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4952 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_95 = load i6 %pad_img_2_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4952 'load' 'pad_img_2_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4953 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_95 = load i6 %pad_img_2_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4953 'load' 'pad_img_2_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4954 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_95 = load i6 %pad_img_2_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4954 'load' 'pad_img_2_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4955 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_95 = load i6 %pad_img_2_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4955 'load' 'pad_img_2_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4956 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_95 = load i6 %pad_img_2_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4956 'load' 'pad_img_2_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4957 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_95 = load i6 %pad_img_2_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4957 'load' 'pad_img_2_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4958 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_95 = load i6 %pad_img_2_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4958 'load' 'pad_img_2_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4959 [1/1] (2.18ns)   --->   "%tmp_530 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_2_0_load_95, i3 3, i32 %pad_img_2_1_load_95, i3 4, i32 %pad_img_2_2_load_95, i3 5, i32 %pad_img_2_3_load_95, i3 6, i32 %pad_img_2_4_load_95, i3 0, i32 %pad_img_2_5_load_95, i3 1, i32 %pad_img_2_6_load_95, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4959 'sparsemux' 'tmp_530' <Predicate = (trunc_ln17_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4960 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_95 = load i6 %pad_img_3_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4960 'load' 'pad_img_3_0_load_95' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4961 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_95 = load i6 %pad_img_3_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4961 'load' 'pad_img_3_1_load_95' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4962 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_95 = load i6 %pad_img_3_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4962 'load' 'pad_img_3_2_load_95' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4963 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_95 = load i6 %pad_img_3_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4963 'load' 'pad_img_3_3_load_95' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4964 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_95 = load i6 %pad_img_3_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4964 'load' 'pad_img_3_4_load_95' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4965 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_95 = load i6 %pad_img_3_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4965 'load' 'pad_img_3_5_load_95' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4966 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_95 = load i6 %pad_img_3_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4966 'load' 'pad_img_3_6_load_95' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4967 [1/1] (2.18ns)   --->   "%tmp_531 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 2, i32 %pad_img_3_0_load_95, i3 3, i32 %pad_img_3_1_load_95, i3 4, i32 %pad_img_3_2_load_95, i3 5, i32 %pad_img_3_3_load_95, i3 6, i32 %pad_img_3_4_load_95, i3 0, i32 %pad_img_3_5_load_95, i3 1, i32 %pad_img_3_6_load_95, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4967 'sparsemux' 'tmp_531' <Predicate = (trunc_ln17_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4968 [1/1] (1.82ns)   --->   "%pixel_143 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_528, i2 1, i32 %tmp_529, i2 2, i32 %tmp_530, i2 3, i32 %tmp_531, i32 <undef>, i2 %trunc_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4968 'sparsemux' 'pixel_143' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4969 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_96 = load i6 %pad_img_0_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4969 'load' 'pad_img_0_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4970 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_96 = load i6 %pad_img_0_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4970 'load' 'pad_img_0_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4971 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_96 = load i6 %pad_img_0_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4971 'load' 'pad_img_0_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4972 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_96 = load i6 %pad_img_0_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4972 'load' 'pad_img_0_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4973 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_96 = load i6 %pad_img_0_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4973 'load' 'pad_img_0_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4974 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_96 = load i6 %pad_img_0_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4974 'load' 'pad_img_0_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4975 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_96 = load i6 %pad_img_0_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4975 'load' 'pad_img_0_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4976 [1/1] (2.18ns)   --->   "%tmp_532 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_0_0_load_96, i3 2, i32 %pad_img_0_1_load_96, i3 3, i32 %pad_img_0_2_load_96, i3 4, i32 %pad_img_0_3_load_96, i3 5, i32 %pad_img_0_4_load_96, i3 6, i32 %pad_img_0_5_load_96, i3 0, i32 %pad_img_0_6_load_96, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4976 'sparsemux' 'tmp_532' <Predicate = (trunc_ln17_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4977 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_96 = load i6 %pad_img_1_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4977 'load' 'pad_img_1_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4978 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_96 = load i6 %pad_img_1_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4978 'load' 'pad_img_1_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4979 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_96 = load i6 %pad_img_1_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4979 'load' 'pad_img_1_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4980 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_96 = load i6 %pad_img_1_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4980 'load' 'pad_img_1_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4981 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_96 = load i6 %pad_img_1_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4981 'load' 'pad_img_1_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4982 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_96 = load i6 %pad_img_1_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4982 'load' 'pad_img_1_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4983 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_96 = load i6 %pad_img_1_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4983 'load' 'pad_img_1_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4984 [1/1] (2.18ns)   --->   "%tmp_533 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_1_0_load_96, i3 2, i32 %pad_img_1_1_load_96, i3 3, i32 %pad_img_1_2_load_96, i3 4, i32 %pad_img_1_3_load_96, i3 5, i32 %pad_img_1_4_load_96, i3 6, i32 %pad_img_1_5_load_96, i3 0, i32 %pad_img_1_6_load_96, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4984 'sparsemux' 'tmp_533' <Predicate = (trunc_ln17_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4985 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_96 = load i6 %pad_img_2_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4985 'load' 'pad_img_2_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4986 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_96 = load i6 %pad_img_2_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4986 'load' 'pad_img_2_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4987 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_96 = load i6 %pad_img_2_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4987 'load' 'pad_img_2_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4988 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_96 = load i6 %pad_img_2_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4988 'load' 'pad_img_2_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4989 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_96 = load i6 %pad_img_2_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4989 'load' 'pad_img_2_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4990 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_96 = load i6 %pad_img_2_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4990 'load' 'pad_img_2_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4991 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_96 = load i6 %pad_img_2_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4991 'load' 'pad_img_2_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4992 [1/1] (2.18ns)   --->   "%tmp_534 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_2_0_load_96, i3 2, i32 %pad_img_2_1_load_96, i3 3, i32 %pad_img_2_2_load_96, i3 4, i32 %pad_img_2_3_load_96, i3 5, i32 %pad_img_2_4_load_96, i3 6, i32 %pad_img_2_5_load_96, i3 0, i32 %pad_img_2_6_load_96, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4992 'sparsemux' 'tmp_534' <Predicate = (trunc_ln17_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4993 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_96 = load i6 %pad_img_3_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4993 'load' 'pad_img_3_0_load_96' <Predicate = (trunc_ln17 == 1 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4994 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_96 = load i6 %pad_img_3_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4994 'load' 'pad_img_3_1_load_96' <Predicate = (trunc_ln17 == 2 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4995 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_96 = load i6 %pad_img_3_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4995 'load' 'pad_img_3_2_load_96' <Predicate = (trunc_ln17 == 3 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4996 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_96 = load i6 %pad_img_3_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4996 'load' 'pad_img_3_3_load_96' <Predicate = (trunc_ln17 == 4 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4997 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_96 = load i6 %pad_img_3_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4997 'load' 'pad_img_3_4_load_96' <Predicate = (trunc_ln17 == 5 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4998 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_96 = load i6 %pad_img_3_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4998 'load' 'pad_img_3_5_load_96' <Predicate = (trunc_ln17 == 6 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 4999 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_96 = load i6 %pad_img_3_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4999 'load' 'pad_img_3_6_load_96' <Predicate = (trunc_ln17 == 0 & trunc_ln17_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 45> <RAM>
ST_15 : Operation 5000 [1/1] (2.18ns)   --->   "%tmp_535 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7float.float.i3, i3 1, i32 %pad_img_3_0_load_96, i3 2, i32 %pad_img_3_1_load_96, i3 3, i32 %pad_img_3_2_load_96, i3 4, i32 %pad_img_3_3_load_96, i3 5, i32 %pad_img_3_4_load_96, i3 6, i32 %pad_img_3_5_load_96, i3 0, i32 %pad_img_3_6_load_96, i32 <undef>, i3 %trunc_ln17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5000 'sparsemux' 'tmp_535' <Predicate = (trunc_ln17_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 5001 [1/1] (1.82ns)   --->   "%pixel_144 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_532, i2 1, i32 %tmp_533, i2 2, i32 %tmp_534, i2 3, i32 %tmp_535, i32 <undef>, i2 %trunc_ln17_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 5001 'sparsemux' 'pixel_144' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 5002 [3/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 0.0623306" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5002 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5003 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %pixel_97, i32 0.132603" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5003 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5004 [3/4] (5.70ns)   --->   "%mul_17 = fmul i32 %pixel_98, i32 0.0451708" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5004 'fmul' 'mul_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5005 [3/4] (5.70ns)   --->   "%mul_18 = fmul i32 %pixel_99, i32 -0.0511206" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5005 'fmul' 'mul_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5006 [3/4] (5.70ns)   --->   "%mul_19 = fmul i32 %pixel_100, i32 0.143657" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5006 'fmul' 'mul_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5007 [3/4] (5.70ns)   --->   "%mul_20 = fmul i32 %pixel_101, i32 0.276019" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5007 'fmul' 'mul_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5008 [3/4] (5.70ns)   --->   "%mul_21 = fmul i32 %pixel_102, i32 -0.265558" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5008 'fmul' 'mul_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5009 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %pixel_103, i32 0.260823" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5009 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5010 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %pixel_104, i32 0.28115" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5010 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5011 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %pixel_105, i32 0.228308" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5011 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5012 [3/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %pixel_106, i32 -0.240369" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5012 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5013 [3/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %pixel_107, i32 -0.225776" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5013 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5014 [3/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %pixel_108, i32 0.0126111" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5014 'fmul' 'mul_1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5015 [3/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %pixel_109, i32 0.357252" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5015 'fmul' 'mul_1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5016 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %pixel_110, i32 0.0535128" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5016 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5017 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %pixel_111, i32 -0.0803419" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5017 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5018 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %pixel_112, i32 -0.354101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5018 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5019 [3/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %pixel_113, i32 0.0968496" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5019 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5020 [3/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %pixel_114, i32 0.354376" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5020 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5021 [3/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %pixel_115, i32 0.232105" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5021 'fmul' 'mul_2_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5022 [3/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %pixel_116, i32 0.142124" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5022 'fmul' 'mul_2_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5023 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %pixel_117, i32 -0.443893" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5023 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5024 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %pixel_118, i32 -0.192375" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5024 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5025 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %pixel_119, i32 0.377602" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5025 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5026 [3/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %pixel_120, i32 0.239988" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5026 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5027 [3/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %pixel_121, i32 -0.00314127" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5027 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5028 [3/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %pixel_122, i32 0.187073" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5028 'fmul' 'mul_3_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5029 [3/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %pixel_123, i32 -0.15095" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5029 'fmul' 'mul_3_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5030 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %pixel_124, i32 -0.362154" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5030 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5031 [3/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %pixel_125, i32 -0.0263561" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5031 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5032 [3/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %pixel_126, i32 0.306246" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5032 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5033 [3/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %pixel_127, i32 0.133278" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5033 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5034 [3/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %pixel_128, i32 0.327352" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5034 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5035 [3/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %pixel_129, i32 0.29449" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5035 'fmul' 'mul_4_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5036 [3/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %pixel_130, i32 -0.0187891" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5036 'fmul' 'mul_4_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5037 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %pixel_131, i32 -0.326039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5037 'fmul' 'mul_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5038 [4/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %pixel_132, i32 -0.10938" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5038 'fmul' 'mul_5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5039 [4/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %pixel_133, i32 0.542527" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5039 'fmul' 'mul_5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5040 [4/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %pixel_134, i32 0.182667" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5040 'fmul' 'mul_5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5041 [4/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %pixel_135, i32 0.399039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5041 'fmul' 'mul_5_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5042 [4/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %pixel_136, i32 -0.311293" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5042 'fmul' 'mul_5_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5043 [4/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %pixel_137, i32 -0.271033" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5043 'fmul' 'mul_5_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5044 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %pixel_138, i32 -0.29911" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5044 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5045 [4/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %pixel_139, i32 0.389632" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5045 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5046 [4/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %pixel_140, i32 0.45701" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5046 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5047 [4/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %pixel_141, i32 -0.175416" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5047 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5048 [4/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %pixel_142, i32 -0.236656" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5048 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5049 [4/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %pixel_143, i32 -0.818887" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5049 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5050 [4/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %pixel_144, i32 -0.477402" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5050 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 5051 [2/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 0.0623306" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5051 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5052 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %pixel_97, i32 0.132603" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5052 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5053 [2/4] (5.70ns)   --->   "%mul_17 = fmul i32 %pixel_98, i32 0.0451708" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5053 'fmul' 'mul_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5054 [2/4] (5.70ns)   --->   "%mul_18 = fmul i32 %pixel_99, i32 -0.0511206" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5054 'fmul' 'mul_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5055 [2/4] (5.70ns)   --->   "%mul_19 = fmul i32 %pixel_100, i32 0.143657" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5055 'fmul' 'mul_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5056 [2/4] (5.70ns)   --->   "%mul_20 = fmul i32 %pixel_101, i32 0.276019" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5056 'fmul' 'mul_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5057 [2/4] (5.70ns)   --->   "%mul_21 = fmul i32 %pixel_102, i32 -0.265558" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5057 'fmul' 'mul_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5058 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %pixel_103, i32 0.260823" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5058 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5059 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %pixel_104, i32 0.28115" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5059 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5060 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %pixel_105, i32 0.228308" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5060 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5061 [2/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %pixel_106, i32 -0.240369" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5061 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5062 [2/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %pixel_107, i32 -0.225776" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5062 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5063 [2/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %pixel_108, i32 0.0126111" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5063 'fmul' 'mul_1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5064 [2/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %pixel_109, i32 0.357252" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5064 'fmul' 'mul_1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5065 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %pixel_110, i32 0.0535128" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5065 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5066 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %pixel_111, i32 -0.0803419" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5066 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5067 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %pixel_112, i32 -0.354101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5067 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5068 [2/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %pixel_113, i32 0.0968496" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5068 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5069 [2/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %pixel_114, i32 0.354376" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5069 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5070 [2/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %pixel_115, i32 0.232105" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5070 'fmul' 'mul_2_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5071 [2/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %pixel_116, i32 0.142124" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5071 'fmul' 'mul_2_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5072 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %pixel_117, i32 -0.443893" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5072 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5073 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %pixel_118, i32 -0.192375" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5073 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5074 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %pixel_119, i32 0.377602" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5074 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5075 [2/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %pixel_120, i32 0.239988" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5075 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5076 [2/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %pixel_121, i32 -0.00314127" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5076 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5077 [2/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %pixel_122, i32 0.187073" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5077 'fmul' 'mul_3_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5078 [2/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %pixel_123, i32 -0.15095" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5078 'fmul' 'mul_3_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5079 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %pixel_124, i32 -0.362154" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5079 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5080 [2/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %pixel_125, i32 -0.0263561" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5080 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5081 [2/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %pixel_126, i32 0.306246" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5081 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5082 [2/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %pixel_127, i32 0.133278" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5082 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5083 [2/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %pixel_128, i32 0.327352" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5083 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5084 [2/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %pixel_129, i32 0.29449" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5084 'fmul' 'mul_4_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5085 [2/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %pixel_130, i32 -0.0187891" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5085 'fmul' 'mul_4_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5086 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %pixel_131, i32 -0.326039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5086 'fmul' 'mul_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5087 [3/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %pixel_132, i32 -0.10938" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5087 'fmul' 'mul_5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5088 [3/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %pixel_133, i32 0.542527" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5088 'fmul' 'mul_5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5089 [3/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %pixel_134, i32 0.182667" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5089 'fmul' 'mul_5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5090 [3/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %pixel_135, i32 0.399039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5090 'fmul' 'mul_5_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5091 [3/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %pixel_136, i32 -0.311293" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5091 'fmul' 'mul_5_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5092 [3/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %pixel_137, i32 -0.271033" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5092 'fmul' 'mul_5_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5093 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %pixel_138, i32 -0.29911" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5093 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5094 [3/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %pixel_139, i32 0.389632" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5094 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5095 [3/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %pixel_140, i32 0.45701" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5095 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5096 [3/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %pixel_141, i32 -0.175416" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5096 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5097 [3/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %pixel_142, i32 -0.236656" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5097 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5098 [3/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %pixel_143, i32 -0.818887" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5098 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 5099 [3/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %pixel_144, i32 -0.477402" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5099 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 5100 [1/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 0.0623306" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5100 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5101 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %pixel_97, i32 0.132603" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5101 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5102 [1/4] (5.70ns)   --->   "%mul_17 = fmul i32 %pixel_98, i32 0.0451708" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5102 'fmul' 'mul_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5103 [1/4] (5.70ns)   --->   "%mul_18 = fmul i32 %pixel_99, i32 -0.0511206" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5103 'fmul' 'mul_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5104 [1/4] (5.70ns)   --->   "%mul_19 = fmul i32 %pixel_100, i32 0.143657" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5104 'fmul' 'mul_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5105 [1/4] (5.70ns)   --->   "%mul_20 = fmul i32 %pixel_101, i32 0.276019" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5105 'fmul' 'mul_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5106 [1/4] (5.70ns)   --->   "%mul_21 = fmul i32 %pixel_102, i32 -0.265558" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5106 'fmul' 'mul_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5107 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %pixel_103, i32 0.260823" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5107 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5108 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %pixel_104, i32 0.28115" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5108 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5109 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %pixel_105, i32 0.228308" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5109 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5110 [1/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %pixel_106, i32 -0.240369" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5110 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5111 [1/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %pixel_107, i32 -0.225776" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5111 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5112 [1/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %pixel_108, i32 0.0126111" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5112 'fmul' 'mul_1_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5113 [1/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %pixel_109, i32 0.357252" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5113 'fmul' 'mul_1_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5114 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %pixel_110, i32 0.0535128" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5114 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5115 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %pixel_111, i32 -0.0803419" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5115 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5116 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %pixel_112, i32 -0.354101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5116 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5117 [1/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %pixel_113, i32 0.0968496" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5117 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5118 [1/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %pixel_114, i32 0.354376" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5118 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5119 [1/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %pixel_115, i32 0.232105" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5119 'fmul' 'mul_2_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5120 [1/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %pixel_116, i32 0.142124" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5120 'fmul' 'mul_2_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5121 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %pixel_117, i32 -0.443893" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5121 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5122 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %pixel_118, i32 -0.192375" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5122 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5123 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %pixel_119, i32 0.377602" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5123 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5124 [1/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %pixel_120, i32 0.239988" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5124 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5125 [1/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %pixel_121, i32 -0.00314127" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5125 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5126 [1/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %pixel_122, i32 0.187073" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5126 'fmul' 'mul_3_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5127 [1/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %pixel_123, i32 -0.15095" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5127 'fmul' 'mul_3_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5128 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %pixel_124, i32 -0.362154" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5128 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5129 [1/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %pixel_125, i32 -0.0263561" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5129 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5130 [1/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %pixel_126, i32 0.306246" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5130 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5131 [1/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %pixel_127, i32 0.133278" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5131 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5132 [1/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %pixel_128, i32 0.327352" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5132 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5133 [1/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %pixel_129, i32 0.29449" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5133 'fmul' 'mul_4_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5134 [1/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %pixel_130, i32 -0.0187891" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5134 'fmul' 'mul_4_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5135 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %pixel_131, i32 -0.326039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5135 'fmul' 'mul_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5136 [2/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %pixel_132, i32 -0.10938" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5136 'fmul' 'mul_5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5137 [2/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %pixel_133, i32 0.542527" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5137 'fmul' 'mul_5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5138 [2/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %pixel_134, i32 0.182667" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5138 'fmul' 'mul_5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5139 [2/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %pixel_135, i32 0.399039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5139 'fmul' 'mul_5_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5140 [2/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %pixel_136, i32 -0.311293" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5140 'fmul' 'mul_5_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5141 [2/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %pixel_137, i32 -0.271033" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5141 'fmul' 'mul_5_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5142 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %pixel_138, i32 -0.29911" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5142 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5143 [2/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %pixel_139, i32 0.389632" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5143 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5144 [2/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %pixel_140, i32 0.45701" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5144 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5145 [2/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %pixel_141, i32 -0.175416" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5145 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5146 [2/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %pixel_142, i32 -0.236656" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5146 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5147 [2/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %pixel_143, i32 -0.818887" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5147 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5148 [2/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %pixel_144, i32 -0.477402" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5148 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 5149 [5/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5149 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5150 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %pixel_131, i32 -0.326039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5150 'fmul' 'mul_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5151 [1/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %pixel_132, i32 -0.10938" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5151 'fmul' 'mul_5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5152 [1/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %pixel_133, i32 0.542527" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5152 'fmul' 'mul_5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5153 [1/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %pixel_134, i32 0.182667" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5153 'fmul' 'mul_5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5154 [1/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %pixel_135, i32 0.399039" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5154 'fmul' 'mul_5_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5155 [1/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %pixel_136, i32 -0.311293" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5155 'fmul' 'mul_5_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5156 [1/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %pixel_137, i32 -0.271033" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5156 'fmul' 'mul_5_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5157 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %pixel_138, i32 -0.29911" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5157 'fmul' 'mul_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5158 [1/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %pixel_139, i32 0.389632" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5158 'fmul' 'mul_6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5159 [1/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %pixel_140, i32 0.45701" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5159 'fmul' 'mul_6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5160 [1/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %pixel_141, i32 -0.175416" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5160 'fmul' 'mul_6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5161 [1/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %pixel_142, i32 -0.236656" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5161 'fmul' 'mul_6_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5162 [1/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %pixel_143, i32 -0.818887" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5162 'fmul' 'mul_6_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5163 [1/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %pixel_144, i32 -0.477402" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5163 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 5164 [4/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5164 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 5165 [3/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5165 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 5166 [2/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5166 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 5167 [1/5] (7.25ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5167 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 5168 [5/5] (7.25ns)   --->   "%w_sum_97 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5168 'fadd' 'w_sum_97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 5169 [4/5] (7.25ns)   --->   "%w_sum_97 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5169 'fadd' 'w_sum_97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 5170 [3/5] (7.25ns)   --->   "%w_sum_97 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5170 'fadd' 'w_sum_97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 5171 [2/5] (7.25ns)   --->   "%w_sum_97 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5171 'fadd' 'w_sum_97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 5172 [1/5] (7.25ns)   --->   "%w_sum_97 = fadd i32 %w_sum, i32 %mul_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5172 'fadd' 'w_sum_97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 5173 [5/5] (7.25ns)   --->   "%w_sum_98 = fadd i32 %w_sum_97, i32 %mul_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5173 'fadd' 'w_sum_98' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 5174 [4/5] (7.25ns)   --->   "%w_sum_98 = fadd i32 %w_sum_97, i32 %mul_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5174 'fadd' 'w_sum_98' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 5175 [3/5] (7.25ns)   --->   "%w_sum_98 = fadd i32 %w_sum_97, i32 %mul_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5175 'fadd' 'w_sum_98' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 5176 [2/5] (7.25ns)   --->   "%w_sum_98 = fadd i32 %w_sum_97, i32 %mul_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5176 'fadd' 'w_sum_98' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 5177 [1/5] (7.25ns)   --->   "%w_sum_98 = fadd i32 %w_sum_97, i32 %mul_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5177 'fadd' 'w_sum_98' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 5178 [5/5] (7.25ns)   --->   "%w_sum_99 = fadd i32 %w_sum_98, i32 %mul_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5178 'fadd' 'w_sum_99' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 5179 [4/5] (7.25ns)   --->   "%w_sum_99 = fadd i32 %w_sum_98, i32 %mul_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5179 'fadd' 'w_sum_99' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 5180 [3/5] (7.25ns)   --->   "%w_sum_99 = fadd i32 %w_sum_98, i32 %mul_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5180 'fadd' 'w_sum_99' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 5181 [2/5] (7.25ns)   --->   "%w_sum_99 = fadd i32 %w_sum_98, i32 %mul_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5181 'fadd' 'w_sum_99' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 5182 [1/5] (7.25ns)   --->   "%w_sum_99 = fadd i32 %w_sum_98, i32 %mul_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5182 'fadd' 'w_sum_99' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 5183 [5/5] (7.25ns)   --->   "%w_sum_100 = fadd i32 %w_sum_99, i32 %mul_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5183 'fadd' 'w_sum_100' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 5184 [4/5] (7.25ns)   --->   "%w_sum_100 = fadd i32 %w_sum_99, i32 %mul_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5184 'fadd' 'w_sum_100' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 5185 [3/5] (7.25ns)   --->   "%w_sum_100 = fadd i32 %w_sum_99, i32 %mul_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5185 'fadd' 'w_sum_100' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 5186 [2/5] (7.25ns)   --->   "%w_sum_100 = fadd i32 %w_sum_99, i32 %mul_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5186 'fadd' 'w_sum_100' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 5187 [1/5] (7.25ns)   --->   "%w_sum_100 = fadd i32 %w_sum_99, i32 %mul_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5187 'fadd' 'w_sum_100' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 5188 [5/5] (7.25ns)   --->   "%w_sum_101 = fadd i32 %w_sum_100, i32 %mul_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5188 'fadd' 'w_sum_101' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 5189 [4/5] (7.25ns)   --->   "%w_sum_101 = fadd i32 %w_sum_100, i32 %mul_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5189 'fadd' 'w_sum_101' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 5190 [3/5] (7.25ns)   --->   "%w_sum_101 = fadd i32 %w_sum_100, i32 %mul_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5190 'fadd' 'w_sum_101' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 5191 [2/5] (7.25ns)   --->   "%w_sum_101 = fadd i32 %w_sum_100, i32 %mul_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5191 'fadd' 'w_sum_101' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 5192 [1/5] (7.25ns)   --->   "%w_sum_101 = fadd i32 %w_sum_100, i32 %mul_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5192 'fadd' 'w_sum_101' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 5193 [5/5] (7.25ns)   --->   "%w_sum_102 = fadd i32 %w_sum_101, i32 %mul_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5193 'fadd' 'w_sum_102' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 5194 [4/5] (7.25ns)   --->   "%w_sum_102 = fadd i32 %w_sum_101, i32 %mul_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5194 'fadd' 'w_sum_102' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 5195 [3/5] (7.25ns)   --->   "%w_sum_102 = fadd i32 %w_sum_101, i32 %mul_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5195 'fadd' 'w_sum_102' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 5196 [2/5] (7.25ns)   --->   "%w_sum_102 = fadd i32 %w_sum_101, i32 %mul_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5196 'fadd' 'w_sum_102' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 5197 [1/5] (7.25ns)   --->   "%w_sum_102 = fadd i32 %w_sum_101, i32 %mul_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5197 'fadd' 'w_sum_102' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 5198 [5/5] (7.25ns)   --->   "%w_sum_103 = fadd i32 %w_sum_102, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5198 'fadd' 'w_sum_103' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 5199 [4/5] (7.25ns)   --->   "%w_sum_103 = fadd i32 %w_sum_102, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5199 'fadd' 'w_sum_103' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 5200 [3/5] (7.25ns)   --->   "%w_sum_103 = fadd i32 %w_sum_102, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5200 'fadd' 'w_sum_103' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 5201 [2/5] (7.25ns)   --->   "%w_sum_103 = fadd i32 %w_sum_102, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5201 'fadd' 'w_sum_103' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 5202 [1/5] (7.25ns)   --->   "%w_sum_103 = fadd i32 %w_sum_102, i32 %mul_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5202 'fadd' 'w_sum_103' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 5203 [5/5] (7.25ns)   --->   "%w_sum_104 = fadd i32 %w_sum_103, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5203 'fadd' 'w_sum_104' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 5204 [4/5] (7.25ns)   --->   "%w_sum_104 = fadd i32 %w_sum_103, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5204 'fadd' 'w_sum_104' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 5205 [3/5] (7.25ns)   --->   "%w_sum_104 = fadd i32 %w_sum_103, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5205 'fadd' 'w_sum_104' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 5206 [2/5] (7.25ns)   --->   "%w_sum_104 = fadd i32 %w_sum_103, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5206 'fadd' 'w_sum_104' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 5207 [1/5] (7.25ns)   --->   "%w_sum_104 = fadd i32 %w_sum_103, i32 %mul_1_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5207 'fadd' 'w_sum_104' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 5208 [5/5] (7.25ns)   --->   "%w_sum_105 = fadd i32 %w_sum_104, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5208 'fadd' 'w_sum_105' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 5209 [4/5] (7.25ns)   --->   "%w_sum_105 = fadd i32 %w_sum_104, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5209 'fadd' 'w_sum_105' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 5210 [3/5] (7.25ns)   --->   "%w_sum_105 = fadd i32 %w_sum_104, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5210 'fadd' 'w_sum_105' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 5211 [2/5] (7.25ns)   --->   "%w_sum_105 = fadd i32 %w_sum_104, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5211 'fadd' 'w_sum_105' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 5212 [1/5] (7.25ns)   --->   "%w_sum_105 = fadd i32 %w_sum_104, i32 %mul_1_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5212 'fadd' 'w_sum_105' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 5213 [5/5] (7.25ns)   --->   "%w_sum_106 = fadd i32 %w_sum_105, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5213 'fadd' 'w_sum_106' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 5214 [4/5] (7.25ns)   --->   "%w_sum_106 = fadd i32 %w_sum_105, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5214 'fadd' 'w_sum_106' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 5215 [3/5] (7.25ns)   --->   "%w_sum_106 = fadd i32 %w_sum_105, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5215 'fadd' 'w_sum_106' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 5216 [2/5] (7.25ns)   --->   "%w_sum_106 = fadd i32 %w_sum_105, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5216 'fadd' 'w_sum_106' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 5217 [1/5] (7.25ns)   --->   "%w_sum_106 = fadd i32 %w_sum_105, i32 %mul_1_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5217 'fadd' 'w_sum_106' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 5218 [5/5] (7.25ns)   --->   "%w_sum_107 = fadd i32 %w_sum_106, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5218 'fadd' 'w_sum_107' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 5219 [4/5] (7.25ns)   --->   "%w_sum_107 = fadd i32 %w_sum_106, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5219 'fadd' 'w_sum_107' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 5220 [3/5] (7.25ns)   --->   "%w_sum_107 = fadd i32 %w_sum_106, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5220 'fadd' 'w_sum_107' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 5221 [2/5] (7.25ns)   --->   "%w_sum_107 = fadd i32 %w_sum_106, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5221 'fadd' 'w_sum_107' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 5222 [1/5] (7.25ns)   --->   "%w_sum_107 = fadd i32 %w_sum_106, i32 %mul_1_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5222 'fadd' 'w_sum_107' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 5223 [5/5] (7.25ns)   --->   "%w_sum_108 = fadd i32 %w_sum_107, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5223 'fadd' 'w_sum_108' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 5224 [4/5] (7.25ns)   --->   "%w_sum_108 = fadd i32 %w_sum_107, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5224 'fadd' 'w_sum_108' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 5225 [3/5] (7.25ns)   --->   "%w_sum_108 = fadd i32 %w_sum_107, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5225 'fadd' 'w_sum_108' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 5226 [2/5] (7.25ns)   --->   "%w_sum_108 = fadd i32 %w_sum_107, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5226 'fadd' 'w_sum_108' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 5227 [1/5] (7.25ns)   --->   "%w_sum_108 = fadd i32 %w_sum_107, i32 %mul_1_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5227 'fadd' 'w_sum_108' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 5228 [5/5] (7.25ns)   --->   "%w_sum_109 = fadd i32 %w_sum_108, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5228 'fadd' 'w_sum_109' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 5229 [4/5] (7.25ns)   --->   "%w_sum_109 = fadd i32 %w_sum_108, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5229 'fadd' 'w_sum_109' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 5230 [3/5] (7.25ns)   --->   "%w_sum_109 = fadd i32 %w_sum_108, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5230 'fadd' 'w_sum_109' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 5231 [2/5] (7.25ns)   --->   "%w_sum_109 = fadd i32 %w_sum_108, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5231 'fadd' 'w_sum_109' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 5232 [1/5] (7.25ns)   --->   "%w_sum_109 = fadd i32 %w_sum_108, i32 %mul_1_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5232 'fadd' 'w_sum_109' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 5233 [5/5] (7.25ns)   --->   "%w_sum_110 = fadd i32 %w_sum_109, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5233 'fadd' 'w_sum_110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 5234 [4/5] (7.25ns)   --->   "%w_sum_110 = fadd i32 %w_sum_109, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5234 'fadd' 'w_sum_110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 5235 [3/5] (7.25ns)   --->   "%w_sum_110 = fadd i32 %w_sum_109, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5235 'fadd' 'w_sum_110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 5236 [2/5] (7.25ns)   --->   "%w_sum_110 = fadd i32 %w_sum_109, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5236 'fadd' 'w_sum_110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 5237 [1/5] (7.25ns)   --->   "%w_sum_110 = fadd i32 %w_sum_109, i32 %mul_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5237 'fadd' 'w_sum_110' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 5238 [5/5] (7.25ns)   --->   "%w_sum_111 = fadd i32 %w_sum_110, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5238 'fadd' 'w_sum_111' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 5239 [4/5] (7.25ns)   --->   "%w_sum_111 = fadd i32 %w_sum_110, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5239 'fadd' 'w_sum_111' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 5240 [3/5] (7.25ns)   --->   "%w_sum_111 = fadd i32 %w_sum_110, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5240 'fadd' 'w_sum_111' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 5241 [2/5] (7.25ns)   --->   "%w_sum_111 = fadd i32 %w_sum_110, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5241 'fadd' 'w_sum_111' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 5242 [1/5] (7.25ns)   --->   "%w_sum_111 = fadd i32 %w_sum_110, i32 %mul_2_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5242 'fadd' 'w_sum_111' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 5243 [5/5] (7.25ns)   --->   "%w_sum_112 = fadd i32 %w_sum_111, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5243 'fadd' 'w_sum_112' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 5244 [4/5] (7.25ns)   --->   "%w_sum_112 = fadd i32 %w_sum_111, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5244 'fadd' 'w_sum_112' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 5245 [3/5] (7.25ns)   --->   "%w_sum_112 = fadd i32 %w_sum_111, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5245 'fadd' 'w_sum_112' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 5246 [2/5] (7.25ns)   --->   "%w_sum_112 = fadd i32 %w_sum_111, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5246 'fadd' 'w_sum_112' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 5247 [1/5] (7.25ns)   --->   "%w_sum_112 = fadd i32 %w_sum_111, i32 %mul_2_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5247 'fadd' 'w_sum_112' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 5248 [5/5] (7.25ns)   --->   "%w_sum_113 = fadd i32 %w_sum_112, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5248 'fadd' 'w_sum_113' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 5249 [4/5] (7.25ns)   --->   "%w_sum_113 = fadd i32 %w_sum_112, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5249 'fadd' 'w_sum_113' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 5250 [3/5] (7.25ns)   --->   "%w_sum_113 = fadd i32 %w_sum_112, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5250 'fadd' 'w_sum_113' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 5251 [2/5] (7.25ns)   --->   "%w_sum_113 = fadd i32 %w_sum_112, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5251 'fadd' 'w_sum_113' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 5252 [1/5] (7.25ns)   --->   "%w_sum_113 = fadd i32 %w_sum_112, i32 %mul_2_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5252 'fadd' 'w_sum_113' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 5253 [5/5] (7.25ns)   --->   "%w_sum_114 = fadd i32 %w_sum_113, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5253 'fadd' 'w_sum_114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 5254 [4/5] (7.25ns)   --->   "%w_sum_114 = fadd i32 %w_sum_113, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5254 'fadd' 'w_sum_114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 5255 [3/5] (7.25ns)   --->   "%w_sum_114 = fadd i32 %w_sum_113, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5255 'fadd' 'w_sum_114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 5256 [2/5] (7.25ns)   --->   "%w_sum_114 = fadd i32 %w_sum_113, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5256 'fadd' 'w_sum_114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 5257 [1/5] (7.25ns)   --->   "%w_sum_114 = fadd i32 %w_sum_113, i32 %mul_2_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5257 'fadd' 'w_sum_114' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 5258 [5/5] (7.25ns)   --->   "%w_sum_115 = fadd i32 %w_sum_114, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5258 'fadd' 'w_sum_115' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 5259 [4/5] (7.25ns)   --->   "%w_sum_115 = fadd i32 %w_sum_114, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5259 'fadd' 'w_sum_115' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 5260 [3/5] (7.25ns)   --->   "%w_sum_115 = fadd i32 %w_sum_114, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5260 'fadd' 'w_sum_115' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 5261 [2/5] (7.25ns)   --->   "%w_sum_115 = fadd i32 %w_sum_114, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5261 'fadd' 'w_sum_115' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 5262 [1/5] (7.25ns)   --->   "%w_sum_115 = fadd i32 %w_sum_114, i32 %mul_2_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5262 'fadd' 'w_sum_115' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 5263 [5/5] (7.25ns)   --->   "%w_sum_116 = fadd i32 %w_sum_115, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5263 'fadd' 'w_sum_116' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 5264 [4/5] (7.25ns)   --->   "%w_sum_116 = fadd i32 %w_sum_115, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5264 'fadd' 'w_sum_116' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 5265 [3/5] (7.25ns)   --->   "%w_sum_116 = fadd i32 %w_sum_115, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5265 'fadd' 'w_sum_116' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 5266 [2/5] (7.25ns)   --->   "%w_sum_116 = fadd i32 %w_sum_115, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5266 'fadd' 'w_sum_116' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 5267 [1/5] (7.25ns)   --->   "%w_sum_116 = fadd i32 %w_sum_115, i32 %mul_2_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5267 'fadd' 'w_sum_116' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 5268 [5/5] (7.25ns)   --->   "%w_sum_117 = fadd i32 %w_sum_116, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5268 'fadd' 'w_sum_117' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 5269 [4/5] (7.25ns)   --->   "%w_sum_117 = fadd i32 %w_sum_116, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5269 'fadd' 'w_sum_117' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 5270 [3/5] (7.25ns)   --->   "%w_sum_117 = fadd i32 %w_sum_116, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5270 'fadd' 'w_sum_117' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 5271 [2/5] (7.25ns)   --->   "%w_sum_117 = fadd i32 %w_sum_116, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5271 'fadd' 'w_sum_117' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 5272 [1/5] (7.25ns)   --->   "%w_sum_117 = fadd i32 %w_sum_116, i32 %mul_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5272 'fadd' 'w_sum_117' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 5273 [5/5] (7.25ns)   --->   "%w_sum_118 = fadd i32 %w_sum_117, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5273 'fadd' 'w_sum_118' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 5274 [4/5] (7.25ns)   --->   "%w_sum_118 = fadd i32 %w_sum_117, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5274 'fadd' 'w_sum_118' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 5275 [3/5] (7.25ns)   --->   "%w_sum_118 = fadd i32 %w_sum_117, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5275 'fadd' 'w_sum_118' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 5276 [2/5] (7.25ns)   --->   "%w_sum_118 = fadd i32 %w_sum_117, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5276 'fadd' 'w_sum_118' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 5277 [1/5] (7.25ns)   --->   "%w_sum_118 = fadd i32 %w_sum_117, i32 %mul_3_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5277 'fadd' 'w_sum_118' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 5278 [5/5] (7.25ns)   --->   "%w_sum_119 = fadd i32 %w_sum_118, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5278 'fadd' 'w_sum_119' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 5279 [4/5] (7.25ns)   --->   "%w_sum_119 = fadd i32 %w_sum_118, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5279 'fadd' 'w_sum_119' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 5280 [3/5] (7.25ns)   --->   "%w_sum_119 = fadd i32 %w_sum_118, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5280 'fadd' 'w_sum_119' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 5281 [2/5] (7.25ns)   --->   "%w_sum_119 = fadd i32 %w_sum_118, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5281 'fadd' 'w_sum_119' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 5282 [1/5] (7.25ns)   --->   "%w_sum_119 = fadd i32 %w_sum_118, i32 %mul_3_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5282 'fadd' 'w_sum_119' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 5283 [5/5] (7.25ns)   --->   "%w_sum_120 = fadd i32 %w_sum_119, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5283 'fadd' 'w_sum_120' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 5284 [4/5] (7.25ns)   --->   "%w_sum_120 = fadd i32 %w_sum_119, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5284 'fadd' 'w_sum_120' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 5285 [3/5] (7.25ns)   --->   "%w_sum_120 = fadd i32 %w_sum_119, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5285 'fadd' 'w_sum_120' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 5286 [2/5] (7.25ns)   --->   "%w_sum_120 = fadd i32 %w_sum_119, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5286 'fadd' 'w_sum_120' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 5287 [1/5] (7.25ns)   --->   "%w_sum_120 = fadd i32 %w_sum_119, i32 %mul_3_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5287 'fadd' 'w_sum_120' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 5288 [5/5] (7.25ns)   --->   "%w_sum_121 = fadd i32 %w_sum_120, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5288 'fadd' 'w_sum_121' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 5289 [4/5] (7.25ns)   --->   "%w_sum_121 = fadd i32 %w_sum_120, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5289 'fadd' 'w_sum_121' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 5290 [3/5] (7.25ns)   --->   "%w_sum_121 = fadd i32 %w_sum_120, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5290 'fadd' 'w_sum_121' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 5291 [2/5] (7.25ns)   --->   "%w_sum_121 = fadd i32 %w_sum_120, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5291 'fadd' 'w_sum_121' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 5292 [1/5] (7.25ns)   --->   "%w_sum_121 = fadd i32 %w_sum_120, i32 %mul_3_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5292 'fadd' 'w_sum_121' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 5293 [5/5] (7.25ns)   --->   "%w_sum_122 = fadd i32 %w_sum_121, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5293 'fadd' 'w_sum_122' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 5294 [4/5] (7.25ns)   --->   "%w_sum_122 = fadd i32 %w_sum_121, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5294 'fadd' 'w_sum_122' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 5295 [3/5] (7.25ns)   --->   "%w_sum_122 = fadd i32 %w_sum_121, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5295 'fadd' 'w_sum_122' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 5296 [2/5] (7.25ns)   --->   "%w_sum_122 = fadd i32 %w_sum_121, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5296 'fadd' 'w_sum_122' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 5297 [1/5] (7.25ns)   --->   "%w_sum_122 = fadd i32 %w_sum_121, i32 %mul_3_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5297 'fadd' 'w_sum_122' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 5298 [5/5] (7.25ns)   --->   "%w_sum_123 = fadd i32 %w_sum_122, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5298 'fadd' 'w_sum_123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 5299 [4/5] (7.25ns)   --->   "%w_sum_123 = fadd i32 %w_sum_122, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5299 'fadd' 'w_sum_123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 5300 [3/5] (7.25ns)   --->   "%w_sum_123 = fadd i32 %w_sum_122, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5300 'fadd' 'w_sum_123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 5301 [2/5] (7.25ns)   --->   "%w_sum_123 = fadd i32 %w_sum_122, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5301 'fadd' 'w_sum_123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 5302 [1/5] (7.25ns)   --->   "%w_sum_123 = fadd i32 %w_sum_122, i32 %mul_3_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5302 'fadd' 'w_sum_123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 5303 [5/5] (7.25ns)   --->   "%w_sum_124 = fadd i32 %w_sum_123, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5303 'fadd' 'w_sum_124' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 5304 [4/5] (7.25ns)   --->   "%w_sum_124 = fadd i32 %w_sum_123, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5304 'fadd' 'w_sum_124' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 5305 [3/5] (7.25ns)   --->   "%w_sum_124 = fadd i32 %w_sum_123, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5305 'fadd' 'w_sum_124' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 5306 [2/5] (7.25ns)   --->   "%w_sum_124 = fadd i32 %w_sum_123, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5306 'fadd' 'w_sum_124' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 5307 [1/5] (7.25ns)   --->   "%w_sum_124 = fadd i32 %w_sum_123, i32 %mul_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5307 'fadd' 'w_sum_124' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 5308 [5/5] (7.25ns)   --->   "%w_sum_125 = fadd i32 %w_sum_124, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5308 'fadd' 'w_sum_125' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 5309 [4/5] (7.25ns)   --->   "%w_sum_125 = fadd i32 %w_sum_124, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5309 'fadd' 'w_sum_125' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 5310 [3/5] (7.25ns)   --->   "%w_sum_125 = fadd i32 %w_sum_124, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5310 'fadd' 'w_sum_125' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 5311 [2/5] (7.25ns)   --->   "%w_sum_125 = fadd i32 %w_sum_124, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5311 'fadd' 'w_sum_125' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 5312 [1/5] (7.25ns)   --->   "%w_sum_125 = fadd i32 %w_sum_124, i32 %mul_4_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5312 'fadd' 'w_sum_125' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 5313 [5/5] (7.25ns)   --->   "%w_sum_126 = fadd i32 %w_sum_125, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5313 'fadd' 'w_sum_126' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 5314 [4/5] (7.25ns)   --->   "%w_sum_126 = fadd i32 %w_sum_125, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5314 'fadd' 'w_sum_126' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 5315 [3/5] (7.25ns)   --->   "%w_sum_126 = fadd i32 %w_sum_125, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5315 'fadd' 'w_sum_126' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 5316 [2/5] (7.25ns)   --->   "%w_sum_126 = fadd i32 %w_sum_125, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5316 'fadd' 'w_sum_126' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.25>
ST_173 : Operation 5317 [1/5] (7.25ns)   --->   "%w_sum_126 = fadd i32 %w_sum_125, i32 %mul_4_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5317 'fadd' 'w_sum_126' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 5318 [5/5] (7.25ns)   --->   "%w_sum_127 = fadd i32 %w_sum_126, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5318 'fadd' 'w_sum_127' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 5319 [4/5] (7.25ns)   --->   "%w_sum_127 = fadd i32 %w_sum_126, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5319 'fadd' 'w_sum_127' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 5320 [3/5] (7.25ns)   --->   "%w_sum_127 = fadd i32 %w_sum_126, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5320 'fadd' 'w_sum_127' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 5321 [2/5] (7.25ns)   --->   "%w_sum_127 = fadd i32 %w_sum_126, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5321 'fadd' 'w_sum_127' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 5322 [1/5] (7.25ns)   --->   "%w_sum_127 = fadd i32 %w_sum_126, i32 %mul_4_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5322 'fadd' 'w_sum_127' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.25>
ST_179 : Operation 5323 [5/5] (7.25ns)   --->   "%w_sum_128 = fadd i32 %w_sum_127, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5323 'fadd' 'w_sum_128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 5324 [4/5] (7.25ns)   --->   "%w_sum_128 = fadd i32 %w_sum_127, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5324 'fadd' 'w_sum_128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 5325 [3/5] (7.25ns)   --->   "%w_sum_128 = fadd i32 %w_sum_127, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5325 'fadd' 'w_sum_128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 5326 [2/5] (7.25ns)   --->   "%w_sum_128 = fadd i32 %w_sum_127, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5326 'fadd' 'w_sum_128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 5327 [1/5] (7.25ns)   --->   "%w_sum_128 = fadd i32 %w_sum_127, i32 %mul_4_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5327 'fadd' 'w_sum_128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 5328 [5/5] (7.25ns)   --->   "%w_sum_129 = fadd i32 %w_sum_128, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5328 'fadd' 'w_sum_129' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.25>
ST_185 : Operation 5329 [4/5] (7.25ns)   --->   "%w_sum_129 = fadd i32 %w_sum_128, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5329 'fadd' 'w_sum_129' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 5330 [3/5] (7.25ns)   --->   "%w_sum_129 = fadd i32 %w_sum_128, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5330 'fadd' 'w_sum_129' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 5331 [2/5] (7.25ns)   --->   "%w_sum_129 = fadd i32 %w_sum_128, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5331 'fadd' 'w_sum_129' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 5332 [1/5] (7.25ns)   --->   "%w_sum_129 = fadd i32 %w_sum_128, i32 %mul_4_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5332 'fadd' 'w_sum_129' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 5333 [5/5] (7.25ns)   --->   "%w_sum_130 = fadd i32 %w_sum_129, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5333 'fadd' 'w_sum_130' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 5334 [4/5] (7.25ns)   --->   "%w_sum_130 = fadd i32 %w_sum_129, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5334 'fadd' 'w_sum_130' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.25>
ST_191 : Operation 5335 [3/5] (7.25ns)   --->   "%w_sum_130 = fadd i32 %w_sum_129, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5335 'fadd' 'w_sum_130' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.25>
ST_192 : Operation 5336 [2/5] (7.25ns)   --->   "%w_sum_130 = fadd i32 %w_sum_129, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5336 'fadd' 'w_sum_130' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 5337 [1/5] (7.25ns)   --->   "%w_sum_130 = fadd i32 %w_sum_129, i32 %mul_4_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5337 'fadd' 'w_sum_130' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.25>
ST_194 : Operation 5338 [5/5] (7.25ns)   --->   "%w_sum_131 = fadd i32 %w_sum_130, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5338 'fadd' 'w_sum_131' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.25>
ST_195 : Operation 5339 [4/5] (7.25ns)   --->   "%w_sum_131 = fadd i32 %w_sum_130, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5339 'fadd' 'w_sum_131' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.25>
ST_196 : Operation 5340 [3/5] (7.25ns)   --->   "%w_sum_131 = fadd i32 %w_sum_130, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5340 'fadd' 'w_sum_131' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.25>
ST_197 : Operation 5341 [2/5] (7.25ns)   --->   "%w_sum_131 = fadd i32 %w_sum_130, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5341 'fadd' 'w_sum_131' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.25>
ST_198 : Operation 5342 [1/5] (7.25ns)   --->   "%w_sum_131 = fadd i32 %w_sum_130, i32 %mul_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5342 'fadd' 'w_sum_131' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.25>
ST_199 : Operation 5343 [5/5] (7.25ns)   --->   "%w_sum_132 = fadd i32 %w_sum_131, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5343 'fadd' 'w_sum_132' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 5344 [4/5] (7.25ns)   --->   "%w_sum_132 = fadd i32 %w_sum_131, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5344 'fadd' 'w_sum_132' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 5345 [3/5] (7.25ns)   --->   "%w_sum_132 = fadd i32 %w_sum_131, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5345 'fadd' 'w_sum_132' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.25>
ST_202 : Operation 5346 [2/5] (7.25ns)   --->   "%w_sum_132 = fadd i32 %w_sum_131, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5346 'fadd' 'w_sum_132' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 5347 [1/5] (7.25ns)   --->   "%w_sum_132 = fadd i32 %w_sum_131, i32 %mul_5_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5347 'fadd' 'w_sum_132' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 5348 [5/5] (7.25ns)   --->   "%w_sum_133 = fadd i32 %w_sum_132, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5348 'fadd' 'w_sum_133' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 5349 [4/5] (7.25ns)   --->   "%w_sum_133 = fadd i32 %w_sum_132, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5349 'fadd' 'w_sum_133' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 5350 [3/5] (7.25ns)   --->   "%w_sum_133 = fadd i32 %w_sum_132, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5350 'fadd' 'w_sum_133' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 5351 [2/5] (7.25ns)   --->   "%w_sum_133 = fadd i32 %w_sum_132, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5351 'fadd' 'w_sum_133' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.25>
ST_208 : Operation 5352 [1/5] (7.25ns)   --->   "%w_sum_133 = fadd i32 %w_sum_132, i32 %mul_5_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5352 'fadd' 'w_sum_133' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.25>
ST_209 : Operation 5353 [5/5] (7.25ns)   --->   "%w_sum_134 = fadd i32 %w_sum_133, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5353 'fadd' 'w_sum_134' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.25>
ST_210 : Operation 5354 [4/5] (7.25ns)   --->   "%w_sum_134 = fadd i32 %w_sum_133, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5354 'fadd' 'w_sum_134' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.25>
ST_211 : Operation 5355 [3/5] (7.25ns)   --->   "%w_sum_134 = fadd i32 %w_sum_133, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5355 'fadd' 'w_sum_134' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.25>
ST_212 : Operation 5356 [2/5] (7.25ns)   --->   "%w_sum_134 = fadd i32 %w_sum_133, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5356 'fadd' 'w_sum_134' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.25>
ST_213 : Operation 5357 [1/5] (7.25ns)   --->   "%w_sum_134 = fadd i32 %w_sum_133, i32 %mul_5_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5357 'fadd' 'w_sum_134' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 7.25>
ST_214 : Operation 5358 [5/5] (7.25ns)   --->   "%w_sum_135 = fadd i32 %w_sum_134, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5358 'fadd' 'w_sum_135' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 5359 [4/5] (7.25ns)   --->   "%w_sum_135 = fadd i32 %w_sum_134, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5359 'fadd' 'w_sum_135' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.25>
ST_216 : Operation 5360 [3/5] (7.25ns)   --->   "%w_sum_135 = fadd i32 %w_sum_134, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5360 'fadd' 'w_sum_135' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.25>
ST_217 : Operation 5361 [2/5] (7.25ns)   --->   "%w_sum_135 = fadd i32 %w_sum_134, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5361 'fadd' 'w_sum_135' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 5362 [1/5] (7.25ns)   --->   "%w_sum_135 = fadd i32 %w_sum_134, i32 %mul_5_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5362 'fadd' 'w_sum_135' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 5363 [5/5] (7.25ns)   --->   "%w_sum_136 = fadd i32 %w_sum_135, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5363 'fadd' 'w_sum_136' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.25>
ST_220 : Operation 5364 [4/5] (7.25ns)   --->   "%w_sum_136 = fadd i32 %w_sum_135, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5364 'fadd' 'w_sum_136' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 5365 [3/5] (7.25ns)   --->   "%w_sum_136 = fadd i32 %w_sum_135, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5365 'fadd' 'w_sum_136' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 5366 [2/5] (7.25ns)   --->   "%w_sum_136 = fadd i32 %w_sum_135, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5366 'fadd' 'w_sum_136' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.25>
ST_223 : Operation 5367 [1/5] (7.25ns)   --->   "%w_sum_136 = fadd i32 %w_sum_135, i32 %mul_5_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5367 'fadd' 'w_sum_136' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.25>
ST_224 : Operation 5368 [5/5] (7.25ns)   --->   "%w_sum_137 = fadd i32 %w_sum_136, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5368 'fadd' 'w_sum_137' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.25>
ST_225 : Operation 5369 [4/5] (7.25ns)   --->   "%w_sum_137 = fadd i32 %w_sum_136, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5369 'fadd' 'w_sum_137' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.25>
ST_226 : Operation 5370 [3/5] (7.25ns)   --->   "%w_sum_137 = fadd i32 %w_sum_136, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5370 'fadd' 'w_sum_137' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.25>
ST_227 : Operation 5371 [2/5] (7.25ns)   --->   "%w_sum_137 = fadd i32 %w_sum_136, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5371 'fadd' 'w_sum_137' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.25>
ST_228 : Operation 5372 [1/5] (7.25ns)   --->   "%w_sum_137 = fadd i32 %w_sum_136, i32 %mul_5_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5372 'fadd' 'w_sum_137' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.25>
ST_229 : Operation 5373 [5/5] (7.25ns)   --->   "%w_sum_138 = fadd i32 %w_sum_137, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5373 'fadd' 'w_sum_138' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.25>
ST_230 : Operation 5374 [4/5] (7.25ns)   --->   "%w_sum_138 = fadd i32 %w_sum_137, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5374 'fadd' 'w_sum_138' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.25>
ST_231 : Operation 5375 [3/5] (7.25ns)   --->   "%w_sum_138 = fadd i32 %w_sum_137, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5375 'fadd' 'w_sum_138' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.25>
ST_232 : Operation 5376 [2/5] (7.25ns)   --->   "%w_sum_138 = fadd i32 %w_sum_137, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5376 'fadd' 'w_sum_138' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.25>
ST_233 : Operation 5377 [1/5] (7.25ns)   --->   "%w_sum_138 = fadd i32 %w_sum_137, i32 %mul_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5377 'fadd' 'w_sum_138' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.25>
ST_234 : Operation 5378 [5/5] (7.25ns)   --->   "%w_sum_139 = fadd i32 %w_sum_138, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5378 'fadd' 'w_sum_139' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.25>
ST_235 : Operation 5379 [4/5] (7.25ns)   --->   "%w_sum_139 = fadd i32 %w_sum_138, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5379 'fadd' 'w_sum_139' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.25>
ST_236 : Operation 5380 [3/5] (7.25ns)   --->   "%w_sum_139 = fadd i32 %w_sum_138, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5380 'fadd' 'w_sum_139' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.25>
ST_237 : Operation 5381 [2/5] (7.25ns)   --->   "%w_sum_139 = fadd i32 %w_sum_138, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5381 'fadd' 'w_sum_139' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.25>
ST_238 : Operation 5382 [1/5] (7.25ns)   --->   "%w_sum_139 = fadd i32 %w_sum_138, i32 %mul_6_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5382 'fadd' 'w_sum_139' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.25>
ST_239 : Operation 5383 [5/5] (7.25ns)   --->   "%w_sum_140 = fadd i32 %w_sum_139, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5383 'fadd' 'w_sum_140' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.25>
ST_240 : Operation 5384 [4/5] (7.25ns)   --->   "%w_sum_140 = fadd i32 %w_sum_139, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5384 'fadd' 'w_sum_140' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.25>
ST_241 : Operation 5385 [3/5] (7.25ns)   --->   "%w_sum_140 = fadd i32 %w_sum_139, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5385 'fadd' 'w_sum_140' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.25>
ST_242 : Operation 5386 [2/5] (7.25ns)   --->   "%w_sum_140 = fadd i32 %w_sum_139, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5386 'fadd' 'w_sum_140' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.25>
ST_243 : Operation 5387 [1/5] (7.25ns)   --->   "%w_sum_140 = fadd i32 %w_sum_139, i32 %mul_6_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5387 'fadd' 'w_sum_140' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.25>
ST_244 : Operation 5388 [5/5] (7.25ns)   --->   "%w_sum_141 = fadd i32 %w_sum_140, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5388 'fadd' 'w_sum_141' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.25>
ST_245 : Operation 5389 [4/5] (7.25ns)   --->   "%w_sum_141 = fadd i32 %w_sum_140, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5389 'fadd' 'w_sum_141' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.25>
ST_246 : Operation 5390 [3/5] (7.25ns)   --->   "%w_sum_141 = fadd i32 %w_sum_140, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5390 'fadd' 'w_sum_141' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.25>
ST_247 : Operation 5391 [2/5] (7.25ns)   --->   "%w_sum_141 = fadd i32 %w_sum_140, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5391 'fadd' 'w_sum_141' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.25>
ST_248 : Operation 5392 [1/5] (7.25ns)   --->   "%w_sum_141 = fadd i32 %w_sum_140, i32 %mul_6_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5392 'fadd' 'w_sum_141' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.25>
ST_249 : Operation 5393 [5/5] (7.25ns)   --->   "%w_sum_142 = fadd i32 %w_sum_141, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5393 'fadd' 'w_sum_142' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.25>
ST_250 : Operation 5394 [4/5] (7.25ns)   --->   "%w_sum_142 = fadd i32 %w_sum_141, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5394 'fadd' 'w_sum_142' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.25>
ST_251 : Operation 5395 [3/5] (7.25ns)   --->   "%w_sum_142 = fadd i32 %w_sum_141, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5395 'fadd' 'w_sum_142' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.25>
ST_252 : Operation 5396 [2/5] (7.25ns)   --->   "%w_sum_142 = fadd i32 %w_sum_141, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5396 'fadd' 'w_sum_142' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.25>
ST_253 : Operation 5397 [1/5] (7.25ns)   --->   "%w_sum_142 = fadd i32 %w_sum_141, i32 %mul_6_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5397 'fadd' 'w_sum_142' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 7.25>
ST_254 : Operation 5398 [5/5] (7.25ns)   --->   "%w_sum_143 = fadd i32 %w_sum_142, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5398 'fadd' 'w_sum_143' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.25>
ST_255 : Operation 5399 [4/5] (7.25ns)   --->   "%w_sum_143 = fadd i32 %w_sum_142, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5399 'fadd' 'w_sum_143' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.25>
ST_256 : Operation 5400 [3/5] (7.25ns)   --->   "%w_sum_143 = fadd i32 %w_sum_142, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5400 'fadd' 'w_sum_143' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.25>
ST_257 : Operation 5401 [2/5] (7.25ns)   --->   "%w_sum_143 = fadd i32 %w_sum_142, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5401 'fadd' 'w_sum_143' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 7.25>
ST_258 : Operation 5402 [1/5] (7.25ns)   --->   "%w_sum_143 = fadd i32 %w_sum_142, i32 %mul_6_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5402 'fadd' 'w_sum_143' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.25>
ST_259 : Operation 5403 [5/5] (7.25ns)   --->   "%w_sum_144 = fadd i32 %w_sum_143, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5403 'fadd' 'w_sum_144' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.25>
ST_260 : Operation 5404 [4/5] (7.25ns)   --->   "%w_sum_144 = fadd i32 %w_sum_143, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5404 'fadd' 'w_sum_144' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.25>
ST_261 : Operation 5405 [3/5] (7.25ns)   --->   "%w_sum_144 = fadd i32 %w_sum_143, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5405 'fadd' 'w_sum_144' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.25>
ST_262 : Operation 5406 [2/5] (7.25ns)   --->   "%w_sum_144 = fadd i32 %w_sum_143, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5406 'fadd' 'w_sum_144' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 7.25>
ST_263 : Operation 5407 [1/5] (7.25ns)   --->   "%w_sum_144 = fadd i32 %w_sum_143, i32 %mul_6_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5407 'fadd' 'w_sum_144' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 7.25>
ST_264 : Operation 5408 [5/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_144, i32 -0.178301" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5408 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 7.25>
ST_265 : Operation 5409 [4/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_144, i32 -0.178301" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5409 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 7.25>
ST_266 : Operation 5410 [3/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_144, i32 -0.178301" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5410 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 7.25>
ST_267 : Operation 5411 [2/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_144, i32 -0.178301" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5411 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 7.25>
ST_268 : Operation 5412 [1/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_144, i32 -0.178301" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5412 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 5.43>
ST_269 : Operation 5413 [2/2] (5.43ns)   --->   "%tmp_537 = fcmp_ogt  i32 %x_assign, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5413 'fcmp' 'tmp_537' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 6.40>
ST_270 : Operation 5414 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %x_assign" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5414 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5415 [1/1] (0.00ns)   --->   "%tmp_536 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5415 'partselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5416 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5416 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5417 [1/1] (1.91ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_536, i8 255" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5417 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5418 [1/1] (2.28ns)   --->   "%icmp_ln7_3 = icmp_eq  i23 %trunc_ln7, i23 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5418 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln7 = or i1 %icmp_ln7_3, i1 %icmp_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5419 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5420 [1/2] (5.43ns)   --->   "%tmp_537 = fcmp_ogt  i32 %x_assign, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5420 'fcmp' 'tmp_537' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_537" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5421 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5422 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %and_ln7, i32 %bitcast_ln7, i32 0" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5422 'select' 'select_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_270 : Operation 5428 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [CNN_Optimal/src/conv.cpp:49]   --->   Operation 5428 'ret' 'ret_ln49' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 271 <SV = 270> <Delay = 3.56>
ST_271 : Operation 5423 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str"   --->   Operation 5423 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5424 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 5424 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5425 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 5425 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5426 [1/1] (3.56ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_0, i32 %select_ln44" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5426 'write' 'write_ln44' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_271 : Operation 5427 [1/1] (0.00ns)   --->   "%br_ln28 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 5427 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.039ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten11' [40]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten11_load', CNN_Optimal/src/conv.cpp:22) on local variable 'indvar_flatten11' [56]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', CNN_Optimal/src/conv.cpp:22) [61]  (1.870 ns)
	'select' operation 7 bit ('select_ln22_6', CNN_Optimal/src/conv.cpp:22) [3382]  (0.993 ns)
	'store' operation 0 bit ('store_ln22', CNN_Optimal/src/conv.cpp:22) of variable 'select_ln22_6', CNN_Optimal/src/conv.cpp:22 on local variable 'indvar_flatten11' [3385]  (1.588 ns)

 <State 2>: 6.303ns
The critical path consists of the following:
	'load' operation 4 bit ('indvar_flatten_load', CNN_Optimal/src/conv.cpp:26) on local variable 'indvar_flatten' [54]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', CNN_Optimal/src/conv.cpp:26) [65]  (1.735 ns)
	'and' operation 1 bit ('and_ln20_3', CNN_Optimal/src/conv.cpp:20) [66]  (0.978 ns)
	'or' operation 1 bit ('or_ln22', CNN_Optimal/src/conv.cpp:22) [69]  (0.978 ns)
	'select' operation 4 bit ('select_ln26_6', CNN_Optimal/src/conv.cpp:26) [3380]  (1.024 ns)
	'store' operation 0 bit ('store_ln26', CNN_Optimal/src/conv.cpp:26) of variable 'select_ln26_6', CNN_Optimal/src/conv.cpp:26 on local variable 'indvar_flatten' [3387]  (1.588 ns)

 <State 3>: 6.689ns
The critical path consists of the following:
	'load' operation 2 bit ('pc_load', CNN_Optimal/src/conv.cpp:26) on local variable 'pc', CNN_Optimal/src/conv.cpp:28 [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', CNN_Optimal/src/conv.cpp:28) [64]  (1.565 ns)
	'and' operation 1 bit ('and_ln22', CNN_Optimal/src/conv.cpp:22) [74]  (0.978 ns)
	'or' operation 1 bit ('or_ln26', CNN_Optimal/src/conv.cpp:26) [77]  (0.000 ns)
	'or' operation 1 bit ('or_ln26_3', CNN_Optimal/src/conv.cpp:26) [78]  (0.000 ns)
	'select' operation 2 bit ('select_ln26', CNN_Optimal/src/conv.cpp:26) [79]  (0.993 ns)
	'add' operation 2 bit ('add_ln28', CNN_Optimal/src/conv.cpp:28) [3378]  (1.565 ns)
	'store' operation 0 bit ('store_ln28', CNN_Optimal/src/conv.cpp:28) of variable 'add_ln28', CNN_Optimal/src/conv.cpp:28 on local variable 'pc', CNN_Optimal/src/conv.cpp:28 [3389]  (1.588 ns)

 <State 4>: 5.950ns
The critical path consists of the following:
	'add' operation 6 bit ('empty_57', CNN_Optimal/src/conv.cpp:20) [2657]  (1.780 ns)
	'mul' operation 13 bit ('mul_ln17_11', CNN_Optimal/src/conv.cpp:17) [2872]  (4.170 ns)

 <State 5>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln17', CNN_Optimal/src/conv.cpp:17) [85]  (4.042 ns)

 <State 6>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln17', CNN_Optimal/src/conv.cpp:17) [85]  (4.042 ns)

 <State 7>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln17', CNN_Optimal/src/conv.cpp:17) [85]  (4.042 ns)

 <State 8>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln17', CNN_Optimal/src/conv.cpp:17) [85]  (4.042 ns)

 <State 9>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln17', CNN_Optimal/src/conv.cpp:17) [85]  (4.042 ns)

 <State 10>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln17', CNN_Optimal/src/conv.cpp:17) [85]  (4.042 ns)

 <State 11>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln17', CNN_Optimal/src/conv.cpp:17) [85]  (4.042 ns)

 <State 12>: 5.520ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln17_5', CNN_Optimal/src/conv.cpp:17) [97]  (1.780 ns)
	'mul' operation 11 bit ('mul_ln39', CNN_Optimal/src/conv.cpp:39) [208]  (3.740 ns)

 <State 13>: 5.079ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln39_114', CNN_Optimal/src/conv.cpp:39) [139]  (1.825 ns)
	'getelementptr' operation 6 bit ('pad_img_0_0_addr', CNN_Optimal/src/conv.cpp:39) [141]  (0.000 ns)
	'load' operation 32 bit ('pad_img_0_0_load', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [172]  (3.254 ns)

 <State 14>: 7.265ns
The critical path consists of the following:
	'load' operation 32 bit ('pad_img_0_0_load', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [172]  (3.254 ns)
	'sparsemux' operation 32 bit ('tmp', CNN_Optimal/src/conv.cpp:39) [179]  (2.184 ns)
	'sparsemux' operation 32 bit ('pixel', CNN_Optimal/src/conv.cpp:39) [204]  (1.827 ns)

 <State 15>: 7.265ns
The critical path consists of the following:
	'load' operation 32 bit ('pad_img_0_0_load_83', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [2874]  (3.254 ns)
	'sparsemux' operation 32 bit ('tmp_480', CNN_Optimal/src/conv.cpp:39) [2881]  (2.184 ns)
	'sparsemux' operation 32 bit ('pixel', CNN_Optimal/src/conv.cpp:39) [2906]  (1.827 ns)

 <State 16>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', CNN_Optimal/src/conv.cpp:40) [205]  (5.702 ns)

 <State 17>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', CNN_Optimal/src/conv.cpp:40) [205]  (5.702 ns)

 <State 18>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', CNN_Optimal/src/conv.cpp:40) [205]  (5.702 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [206]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [206]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [206]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [206]  (7.256 ns)

 <State 23>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [206]  (7.256 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [305]  (7.256 ns)

 <State 25>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [305]  (7.256 ns)

 <State 26>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [305]  (7.256 ns)

 <State 27>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [305]  (7.256 ns)

 <State 28>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [305]  (7.256 ns)

 <State 29>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [404]  (7.256 ns)

 <State 30>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [404]  (7.256 ns)

 <State 31>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [404]  (7.256 ns)

 <State 32>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [404]  (7.256 ns)

 <State 33>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [404]  (7.256 ns)

 <State 34>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 35>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 36>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 37>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 38>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [503]  (7.256 ns)

 <State 39>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [602]  (7.256 ns)

 <State 40>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [602]  (7.256 ns)

 <State 41>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [602]  (7.256 ns)

 <State 42>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [602]  (7.256 ns)

 <State 43>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [602]  (7.256 ns)

 <State 44>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [701]  (7.256 ns)

 <State 45>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [701]  (7.256 ns)

 <State 46>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [701]  (7.256 ns)

 <State 47>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [701]  (7.256 ns)

 <State 48>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [701]  (7.256 ns)

 <State 49>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [800]  (7.256 ns)

 <State 50>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [800]  (7.256 ns)

 <State 51>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [800]  (7.256 ns)

 <State 52>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [800]  (7.256 ns)

 <State 53>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [800]  (7.256 ns)

 <State 54>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1054]  (7.256 ns)

 <State 55>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1054]  (7.256 ns)

 <State 56>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1054]  (7.256 ns)

 <State 57>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1054]  (7.256 ns)

 <State 58>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1054]  (7.256 ns)

 <State 59>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1089]  (7.256 ns)

 <State 60>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1089]  (7.256 ns)

 <State 61>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1089]  (7.256 ns)

 <State 62>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1089]  (7.256 ns)

 <State 63>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1089]  (7.256 ns)

 <State 64>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1124]  (7.256 ns)

 <State 65>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1124]  (7.256 ns)

 <State 66>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1124]  (7.256 ns)

 <State 67>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1124]  (7.256 ns)

 <State 68>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1124]  (7.256 ns)

 <State 69>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1159]  (7.256 ns)

 <State 70>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1159]  (7.256 ns)

 <State 71>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1159]  (7.256 ns)

 <State 72>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1159]  (7.256 ns)

 <State 73>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1159]  (7.256 ns)

 <State 74>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1194]  (7.256 ns)

 <State 75>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1194]  (7.256 ns)

 <State 76>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1194]  (7.256 ns)

 <State 77>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1194]  (7.256 ns)

 <State 78>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1194]  (7.256 ns)

 <State 79>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1229]  (7.256 ns)

 <State 80>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1229]  (7.256 ns)

 <State 81>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1229]  (7.256 ns)

 <State 82>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1229]  (7.256 ns)

 <State 83>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1229]  (7.256 ns)

 <State 84>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1264]  (7.256 ns)

 <State 85>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1264]  (7.256 ns)

 <State 86>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1264]  (7.256 ns)

 <State 87>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1264]  (7.256 ns)

 <State 88>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1264]  (7.256 ns)

 <State 89>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1518]  (7.256 ns)

 <State 90>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1518]  (7.256 ns)

 <State 91>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1518]  (7.256 ns)

 <State 92>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1518]  (7.256 ns)

 <State 93>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1518]  (7.256 ns)

 <State 94>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1553]  (7.256 ns)

 <State 95>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1553]  (7.256 ns)

 <State 96>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1553]  (7.256 ns)

 <State 97>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1553]  (7.256 ns)

 <State 98>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1553]  (7.256 ns)

 <State 99>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1588]  (7.256 ns)

 <State 100>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1588]  (7.256 ns)

 <State 101>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1588]  (7.256 ns)

 <State 102>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1588]  (7.256 ns)

 <State 103>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1588]  (7.256 ns)

 <State 104>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1623]  (7.256 ns)

 <State 105>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1623]  (7.256 ns)

 <State 106>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1623]  (7.256 ns)

 <State 107>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1623]  (7.256 ns)

 <State 108>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1623]  (7.256 ns)

 <State 109>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1658]  (7.256 ns)

 <State 110>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1658]  (7.256 ns)

 <State 111>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1658]  (7.256 ns)

 <State 112>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1658]  (7.256 ns)

 <State 113>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1658]  (7.256 ns)

 <State 114>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1693]  (7.256 ns)

 <State 115>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1693]  (7.256 ns)

 <State 116>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1693]  (7.256 ns)

 <State 117>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1693]  (7.256 ns)

 <State 118>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1693]  (7.256 ns)

 <State 119>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1728]  (7.256 ns)

 <State 120>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1728]  (7.256 ns)

 <State 121>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1728]  (7.256 ns)

 <State 122>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1728]  (7.256 ns)

 <State 123>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1728]  (7.256 ns)

 <State 124>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1982]  (7.256 ns)

 <State 125>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1982]  (7.256 ns)

 <State 126>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1982]  (7.256 ns)

 <State 127>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1982]  (7.256 ns)

 <State 128>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [1982]  (7.256 ns)

 <State 129>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2017]  (7.256 ns)

 <State 130>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2017]  (7.256 ns)

 <State 131>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2017]  (7.256 ns)

 <State 132>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2017]  (7.256 ns)

 <State 133>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2017]  (7.256 ns)

 <State 134>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2052]  (7.256 ns)

 <State 135>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2052]  (7.256 ns)

 <State 136>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2052]  (7.256 ns)

 <State 137>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2052]  (7.256 ns)

 <State 138>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2052]  (7.256 ns)

 <State 139>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2087]  (7.256 ns)

 <State 140>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2087]  (7.256 ns)

 <State 141>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2087]  (7.256 ns)

 <State 142>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2087]  (7.256 ns)

 <State 143>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2087]  (7.256 ns)

 <State 144>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2122]  (7.256 ns)

 <State 145>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2122]  (7.256 ns)

 <State 146>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2122]  (7.256 ns)

 <State 147>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2122]  (7.256 ns)

 <State 148>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2122]  (7.256 ns)

 <State 149>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2157]  (7.256 ns)

 <State 150>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2157]  (7.256 ns)

 <State 151>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2157]  (7.256 ns)

 <State 152>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2157]  (7.256 ns)

 <State 153>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2157]  (7.256 ns)

 <State 154>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2192]  (7.256 ns)

 <State 155>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2192]  (7.256 ns)

 <State 156>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2192]  (7.256 ns)

 <State 157>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2192]  (7.256 ns)

 <State 158>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2192]  (7.256 ns)

 <State 159>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2446]  (7.256 ns)

 <State 160>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2446]  (7.256 ns)

 <State 161>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2446]  (7.256 ns)

 <State 162>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2446]  (7.256 ns)

 <State 163>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2446]  (7.256 ns)

 <State 164>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2481]  (7.256 ns)

 <State 165>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2481]  (7.256 ns)

 <State 166>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2481]  (7.256 ns)

 <State 167>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2481]  (7.256 ns)

 <State 168>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2481]  (7.256 ns)

 <State 169>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2516]  (7.256 ns)

 <State 170>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2516]  (7.256 ns)

 <State 171>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2516]  (7.256 ns)

 <State 172>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2516]  (7.256 ns)

 <State 173>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2516]  (7.256 ns)

 <State 174>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2551]  (7.256 ns)

 <State 175>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2551]  (7.256 ns)

 <State 176>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2551]  (7.256 ns)

 <State 177>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2551]  (7.256 ns)

 <State 178>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2551]  (7.256 ns)

 <State 179>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2586]  (7.256 ns)

 <State 180>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2586]  (7.256 ns)

 <State 181>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2586]  (7.256 ns)

 <State 182>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2586]  (7.256 ns)

 <State 183>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2586]  (7.256 ns)

 <State 184>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2621]  (7.256 ns)

 <State 185>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2621]  (7.256 ns)

 <State 186>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2621]  (7.256 ns)

 <State 187>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2621]  (7.256 ns)

 <State 188>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2621]  (7.256 ns)

 <State 189>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2656]  (7.256 ns)

 <State 190>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2656]  (7.256 ns)

 <State 191>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2656]  (7.256 ns)

 <State 192>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2656]  (7.256 ns)

 <State 193>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2656]  (7.256 ns)

 <State 194>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2908]  (7.256 ns)

 <State 195>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2908]  (7.256 ns)

 <State 196>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2908]  (7.256 ns)

 <State 197>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2908]  (7.256 ns)

 <State 198>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2908]  (7.256 ns)

 <State 199>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2943]  (7.256 ns)

 <State 200>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2943]  (7.256 ns)

 <State 201>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2943]  (7.256 ns)

 <State 202>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2943]  (7.256 ns)

 <State 203>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2943]  (7.256 ns)

 <State 204>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2978]  (7.256 ns)

 <State 205>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2978]  (7.256 ns)

 <State 206>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2978]  (7.256 ns)

 <State 207>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2978]  (7.256 ns)

 <State 208>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [2978]  (7.256 ns)

 <State 209>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3013]  (7.256 ns)

 <State 210>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3013]  (7.256 ns)

 <State 211>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3013]  (7.256 ns)

 <State 212>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3013]  (7.256 ns)

 <State 213>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3013]  (7.256 ns)

 <State 214>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3048]  (7.256 ns)

 <State 215>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3048]  (7.256 ns)

 <State 216>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3048]  (7.256 ns)

 <State 217>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3048]  (7.256 ns)

 <State 218>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3048]  (7.256 ns)

 <State 219>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3083]  (7.256 ns)

 <State 220>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3083]  (7.256 ns)

 <State 221>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3083]  (7.256 ns)

 <State 222>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3083]  (7.256 ns)

 <State 223>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3083]  (7.256 ns)

 <State 224>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3118]  (7.256 ns)

 <State 225>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3118]  (7.256 ns)

 <State 226>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3118]  (7.256 ns)

 <State 227>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3118]  (7.256 ns)

 <State 228>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3118]  (7.256 ns)

 <State 229>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3156]  (7.256 ns)

 <State 230>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3156]  (7.256 ns)

 <State 231>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3156]  (7.256 ns)

 <State 232>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3156]  (7.256 ns)

 <State 233>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3156]  (7.256 ns)

 <State 234>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3191]  (7.256 ns)

 <State 235>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3191]  (7.256 ns)

 <State 236>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3191]  (7.256 ns)

 <State 237>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3191]  (7.256 ns)

 <State 238>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3191]  (7.256 ns)

 <State 239>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3226]  (7.256 ns)

 <State 240>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3226]  (7.256 ns)

 <State 241>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3226]  (7.256 ns)

 <State 242>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3226]  (7.256 ns)

 <State 243>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3226]  (7.256 ns)

 <State 244>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3261]  (7.256 ns)

 <State 245>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3261]  (7.256 ns)

 <State 246>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3261]  (7.256 ns)

 <State 247>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3261]  (7.256 ns)

 <State 248>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3261]  (7.256 ns)

 <State 249>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3296]  (7.256 ns)

 <State 250>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3296]  (7.256 ns)

 <State 251>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3296]  (7.256 ns)

 <State 252>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3296]  (7.256 ns)

 <State 253>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3296]  (7.256 ns)

 <State 254>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3331]  (7.256 ns)

 <State 255>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3331]  (7.256 ns)

 <State 256>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3331]  (7.256 ns)

 <State 257>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3331]  (7.256 ns)

 <State 258>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3331]  (7.256 ns)

 <State 259>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3366]  (7.256 ns)

 <State 260>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3366]  (7.256 ns)

 <State 261>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3366]  (7.256 ns)

 <State 262>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3366]  (7.256 ns)

 <State 263>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN_Optimal/src/conv.cpp:40) [3366]  (7.256 ns)

 <State 264>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [3367]  (7.256 ns)

 <State 265>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [3367]  (7.256 ns)

 <State 266>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [3367]  (7.256 ns)

 <State 267>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [3367]  (7.256 ns)

 <State 268>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN_Optimal/src/conv.cpp:44) [3367]  (7.256 ns)

 <State 269>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_537', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3374]  (5.431 ns)

 <State 270>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_537', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3374]  (5.431 ns)
	'and' operation 1 bit ('and_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3375]  (0.000 ns)
	'select' operation 32 bit ('select_ln44', CNN_Optimal/src/conv.cpp:44) [3376]  (0.978 ns)

 <State 271>: 3.563ns
The critical path consists of the following:
	fifo write operation ('write_ln44', CNN_Optimal/src/conv.cpp:44) on port 'conv_to_pool_streams_0' (CNN_Optimal/src/conv.cpp:44) [3377]  (3.563 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
