nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 94.1722214743495, gates: 769, depth: 193
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//adder.lib; read_verilog /tmp/MF7WBKV5BH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MF7WBKV5BH.v
Parsing Verilog input from `/tmp/MF7WBKV5BH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 33e28b4d7c
CPU: user 0.07s system 0.00s, MEM: 22.01 MB total, 16.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 769, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('XNOR2x1', 253), ('INVx1', 130), ('AOI21x1', 97), ('OAI21x1', 95), ('NAND2x1', 62), ('NOR2x1', 33), ('NOR3x1', 32), ('OR2x2', 32), ('NAND3x1', 31), ('XOR2x1', 3), ('AND2x2', 1)]
creating networkx graph with  1026  nodes
created networkx graph with  1026  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06631350517272949
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2910752296447754
loadDataAndPreprocess done. time esclaped:  0.29112958908081055
originalArea= 94.17221999999948
initial iCellArea= 94.17221999999948
dealing with pattern# ADDER_G0_455_456 with 126 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_455_456 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 83.0476803779602, gates: 640, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G0_455_456.lib; read_verilog /tmp/66A7INCQ4R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G0_455_456.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/66A7INCQ4R.v
Parsing Verilog input from `/tmp/66A7INCQ4R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 535650c311
CPU: user 0.05s system 0.02s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 640, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVx1', 128), ('ADDER_G0_455_456', 128), ('AOI21x1', 96), ('OAI21x1', 96), ('NAND2x1', 62), ('NOR2x1', 35), ('NOR3x1', 33), ('NAND3x1', 31), ('OR2x2', 31)]
creating networkx graph with  897  nodes
created networkx graph with  897  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.124974250793457
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.17966628074646
loadDataAndPreprocess done. time esclaped:  1.1796984672546387
current iCellArea= 83.04767999999957
>>> choose the cluster ADDER_G0_455_456!

dealing with pattern# ADDER_G1_1_439 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_1_439 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 82.58112013339996, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G1_1_439.lib; read_verilog /tmp/VRQQJ544JE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G1_1_439.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VRQQJ544JE.v
Parsing Verilog input from `/tmp/VRQQJ544JE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3cea95b882
CPU: user 0.06s system 0.01s, MEM: 21.01 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 96), ('OAI21x1', 96), ('AOI21x1', 64), ('NAND2x1', 62), ('NOR2x1', 35), ('NOR3x1', 33), ('ADDER_G1_1_439', 32), ('NAND3x1', 31), ('OR2x2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.048832654953003
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.0897741317749023
loadDataAndPreprocess done. time esclaped:  2.0898046493530273
current iCellArea= 82.58111999999964
>>> choose the cluster ADDER_G1_1_439!

dealing with pattern# ADDER_G2_0_605 with 33 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_605 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ADDER_G2_0_411 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_411 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 87.39252019673586, gates: 638, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_0_411.lib; read_verilog /tmp/6LD0TT6MXE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_0_411.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6LD0TT6MXE.v
Parsing Verilog input from `/tmp/6LD0TT6MXE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 09da631ffa
CPU: user 0.06s system 0.00s, MEM: 21.27 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 638, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 126), ('OAI21x1', 126), ('NOR3x1', 63), ('OR2x2', 61), ('AND2x2', 60), ('ADDER_G2_0_411', 60), ('NOR2x1', 5), ('AOI21x1', 4), ('ADDER_G1_1_439', 2), ('NAND2x1', 2), ('NAND3x1', 1)]
creating networkx graph with  895  nodes
created networkx graph with  895  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.238215208053589
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2673912048339844
loadDataAndPreprocess done. time esclaped:  3.267422676086426
current iCellArea= 87.39251999999962
>>> area increased after remapping!

dealing with pattern# ADDER_G2_72_74 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_72_74 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 90.45431998372078, gates: 701, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_72_74.lib; read_verilog /tmp/TEQOAEHO4F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_72_74.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TEQOAEHO4F.v
Parsing Verilog input from `/tmp/TEQOAEHO4F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bcc396b5be
CPU: user 0.06s system 0.01s, MEM: 21.69 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 701, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 126), ('ADDER_G2_72_74', 122), ('NAND2x1', 121), ('OAI21x1', 65), ('AND2x2', 61), ('NAND3x1', 61), ('NOR2x1', 5), ('ADDER_G1_1_439', 5), ('NOR3x1', 3), ('AOI21x1', 2), ('OR2x2', 2)]
creating networkx graph with  958  nodes
created networkx graph with  958  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.7553205490112305
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.78359317779541
loadDataAndPreprocess done. time esclaped:  3.7836241722106934
current iCellArea= 90.45431999999954
>>> area increased after remapping!

dealing with pattern# ADDER_G2_0_410 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_0_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 82.58112013339996, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_0_410.lib; read_verilog /tmp/X331JA9RGA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_0_410.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X331JA9RGA.v
Parsing Verilog input from `/tmp/X331JA9RGA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d924e5fdd
CPU: user 0.06s system 0.00s, MEM: 21.01 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 96), ('OAI21x1', 96), ('AOI21x1', 64), ('NAND2x1', 62), ('NOR2x1', 35), ('NOR3x1', 33), ('ADDER_G1_1_439', 32), ('NAND3x1', 31), ('OR2x2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.4609715938568115
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.501841068267822
loadDataAndPreprocess done. time esclaped:  4.501874208450317
current iCellArea= 82.58111999999964
>>> area increased after remapping!

dealing with pattern# ADDER_G2_69_70_420 with 31 clusters ( size = 4 )
>>> : Synthesis pattern# ADDER_G2_69_70_420 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 76.50125816091895, gates: 386, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_69_70_420.lib; read_verilog /tmp/0YD7NJANFI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_69_70_420.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0YD7NJANFI.v
Parsing Verilog input from `/tmp/0YD7NJANFI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7b7a880dff
CPU: user 0.04s system 0.01s, MEM: 19.09 MB total, 12.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 68% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 386, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVx1', 129), ('ADDER_G0_455_456', 128), ('ADDER_G2_69_70_420', 127), ('AOI21x1', 2)]
creating networkx graph with  643  nodes
created networkx graph with  643  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.200099468231201
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.2138776779174805
loadDataAndPreprocess done. time esclaped:  5.213907241821289
current iCellArea= 76.50125999999972
>>> choose the cluster ADDER_G2_69_70_420!

dealing with pattern# ADDER_G3_0_385 with 126 clusters ( size = 3 )
dealing with pattern# ADDER_G4_0_385 with 126 clusters ( size = 3 )
saveArea= 17.670959999999766  /  18.764514630747648 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 750.3305509276688, gates: 6704, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//arbiter.lib; read_verilog /tmp/QYUSON04XD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QYUSON04XD.v
Parsing Verilog input from `/tmp/QYUSON04XD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ad0a4a74a3
CPU: user 0.53s system 0.02s, MEM: 75.62 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6704, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 393), ('OR2x2', 265), ('AND2x2', 256), ('PI', 256), ('NOR3x1', 148), ('NAND3x1', 134), ('NAND2x1', 4)]
creating networkx graph with  6960  nodes
created networkx graph with  6960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8356709480285645
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.069460153579712
loadDataAndPreprocess done. time esclaped:  2.069514751434326
originalArea= 750.3305399999601
initial iCellArea= 750.3305399999601
dealing with pattern# ARBITER_G0_0_6388 with 2816 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_0_6388 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ARBITER_G0_116_121_122 with 2560 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G0_116_121_122 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 750.3305509276688, gates: 6704, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_116_121_122.lib; read_verilog /tmp/NZ81TSJQ2J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_116_121_122.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NZ81TSJQ2J.v
Parsing Verilog input from `/tmp/NZ81TSJQ2J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 710c719ffa
CPU: user 0.52s system 0.04s, MEM: 75.71 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6704, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 393), ('OR2x2', 265), ('AND2x2', 256), ('PI', 256), ('NOR3x1', 148), ('NAND3x1', 134), ('NAND2x1', 4)]
creating networkx graph with  6960  nodes
created networkx graph with  6960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.547960996627808
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.547967195510864
loadDataAndPreprocess done. time esclaped:  8.548024415969849
current iCellArea= 750.3305399999601
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_116_122 with 2560 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_116_122 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 750.3305509276688, gates: 6704, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_116_122.lib; read_verilog /tmp/3N7NCEHGXP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_116_122.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3N7NCEHGXP.v
Parsing Verilog input from `/tmp/3N7NCEHGXP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a71674ddfb
CPU: user 0.53s system 0.03s, MEM: 75.69 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6704, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 393), ('OR2x2', 265), ('AND2x2', 256), ('PI', 256), ('NOR3x1', 148), ('NAND3x1', 134), ('NAND2x1', 4)]
creating networkx graph with  6960  nodes
created networkx graph with  6960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.010290145874023
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.01570749282837
loadDataAndPreprocess done. time esclaped:  12.015779256820679
current iCellArea= 750.3305399999601
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_0_4 with 258 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_0_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 748.6246893405914, gates: 6712, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_0_4.lib; read_verilog /tmp/WOKR0XBI53.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_0_4.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WOKR0XBI53.v
Parsing Verilog input from `/tmp/WOKR0XBI53.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 19968111e7
CPU: user 0.53s system 0.02s, MEM: 75.71 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2818), ('OAI21x1', 2688), ('INVx1', 398), ('OR2x2', 266), ('PI', 256), ('AND2x2', 255), ('NOR3x1', 140), ('ARBITER_G0_0_4', 139), ('NAND2x1', 7), ('NOR2x1', 1)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.624637365341187
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.015328645706177
loadDataAndPreprocess done. time esclaped:  16.015382289886475
current iCellArea= 748.6246799999602
>>> choose the cluster ARBITER_G0_0_4!

dealing with pattern# ARBITER_G1_0_330 with 2796 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_95_100 with 2541 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_95_99_100 with 2540 clusters ( size = 3 )
dealing with pattern# ARBITER_G1_0_3 with 137 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G1_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 748.6538493260741, gates: 6717, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_0_3.lib; read_verilog /tmp/PE9LEEGF5K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_0_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PE9LEEGF5K.v
Parsing Verilog input from `/tmp/PE9LEEGF5K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 914fb17bdc
CPU: user 0.54s system 0.03s, MEM: 75.73 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6717, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2818), ('OAI21x1', 2688), ('INVx1', 396), ('OR2x2', 274), ('PI', 256), ('AND2x2', 255), ('NOR3x1', 134), ('ARBITER_G0_0_4', 132), ('NAND2x1', 13), ('ARBITER_G1_0_3', 6), ('NOR2x1', 1)]
creating networkx graph with  6973  nodes
created networkx graph with  6973  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.71820640563965
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.413666248321533
loadDataAndPreprocess done. time esclaped:  22.41374683380127
current iCellArea= 748.6538399999606
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_1_621 with 128 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_1_621 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 757.4455884248018, gates: 6830, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_1_621.lib; read_verilog /tmp/ZTB24TFN7Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_1_621.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZTB24TFN7Q.v
Parsing Verilog input from `/tmp/ZTB24TFN7Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: de5947eb1d
CPU: user 0.55s system 0.02s, MEM: 76.46 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6830, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2815), ('AOI21x1', 2688), ('INVx1', 512), ('ARBITER_G1_1_621', 260), ('NOR2x1', 260), ('PI', 256), ('ARBITER_G0_0_4', 144), ('NOR3x1', 130), ('NAND2x1', 13), ('OR2x2', 5), ('NAND3x1', 3)]
creating networkx graph with  7086  nodes
created networkx graph with  7086  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  24.4100239276886
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  25.932446241378784
loadDataAndPreprocess done. time esclaped:  25.932502031326294
current iCellArea= 757.4455799999569
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_3_974 with 127 clusters ( size = 4 )
>>> : Synthesis pattern# ARBITER_G1_0_3_974 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 751.7739679329097, gates: 6828, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_0_3_974.lib; read_verilog /tmp/UU42U8O1AL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_0_3_974.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UU42U8O1AL.v
Parsing Verilog input from `/tmp/UU42U8O1AL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 93a65a2218
CPU: user 0.55s system 0.02s, MEM: 76.45 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6828, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 515), ('AND2x2', 256), ('PI', 256), ('OR2x2', 146), ('ARBITER_G0_0_4', 136), ('ARBITER_G1_0_3_974', 133), ('NAND2x1', 127), ('NOR3x1', 11)]
creating networkx graph with  7084  nodes
created networkx graph with  7084  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.928614854812622
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  29.602431535720825
loadDataAndPreprocess done. time esclaped:  29.60249161720276
current iCellArea= 751.7739599999585
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_3_974 with 127 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G1_3_974 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 749.7473483942449, gates: 6831, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_3_974.lib; read_verilog /tmp/EM0QHU5UFF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_3_974.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EM0QHU5UFF.v
Parsing Verilog input from `/tmp/EM0QHU5UFF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4fdee6bb9c
CPU: user 0.55s system 0.03s, MEM: 76.45 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6831, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 519), ('AND2x2', 256), ('PI', 256), ('ARBITER_G1_3_974', 145), ('OR2x2', 143), ('ARBITER_G0_0_4', 129), ('NAND2x1', 128), ('NOR3x1', 7)]
creating networkx graph with  7087  nodes
created networkx graph with  7087  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  31.706516981124878
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.437697410583496
loadDataAndPreprocess done. time esclaped:  33.4377555847168
current iCellArea= 749.7473399999585
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_90_1435 with 126 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_90_1435 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 743.988249361515, gates: 6806, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_90_1435.lib; read_verilog /tmp/D7ZKHPDX97.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_90_1435.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D7ZKHPDX97.v
Parsing Verilog input from `/tmp/D7ZKHPDX97.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 108755cfb2
CPU: user 0.55s system 0.02s, MEM: 76.51 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6806, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2943), ('OAI21x1', 2688), ('INVx1', 434), ('AND2x2', 256), ('PI', 256), ('ARBITER_G1_90_1435', 166), ('NAND2x1', 122), ('NOR2x1', 70), ('OR2x2', 69), ('ARBITER_G0_0_4', 58)]
creating networkx graph with  7062  nodes
created networkx graph with  7062  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.33441710472107
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  35.54051351547241
loadDataAndPreprocess done. time esclaped:  35.54056739807129
current iCellArea= 743.9882399999636
>>> choose the cluster ARBITER_G1_90_1435!

dealing with pattern# ARBITER_G2_0_332 with 313 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_629 with 195 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_43_212_213 with 184 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G2_43_212_213 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 757.3581086285412, gates: 6753, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_43_212_213.lib; read_verilog /tmp/PRR6RYBE15.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_43_212_213.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PRR6RYBE15.v
Parsing Verilog input from `/tmp/PRR6RYBE15.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 728ca5e765
CPU: user 0.52s system 0.05s, MEM: 76.34 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6753, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2749), ('OAI21x1', 2723), ('INVx1', 317), ('NOR2x1', 317), ('ARBITER_G2_43_212_213', 287), ('PI', 256), ('OR2x2', 203), ('ARBITER_G0_0_4', 67), ('NOR3x1', 61), ('ARBITER_G1_90_1435', 29)]
creating networkx graph with  7009  nodes
created networkx graph with  7009  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  38.98184156417847
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.658610343933105
loadDataAndPreprocess done. time esclaped:  39.65867257118225
current iCellArea= 757.3580999999583
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_212_213 with 184 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_212_213 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ARBITER_G2_43_213 with 184 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_43_213 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 743.2592492587864, gates: 6781, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_43_213.lib; read_verilog /tmp/P3PIRUV286.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_43_213.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P3PIRUV286.v
Parsing Verilog input from `/tmp/P3PIRUV286.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c11670d897
CPU: user 0.55s system 0.02s, MEM: 76.39 MB total, 69.98 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6781, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2943), ('OAI21x1', 2663), ('INVx1', 409), ('AND2x2', 256), ('PI', 256), ('ARBITER_G1_90_1435', 166), ('NAND2x1', 122), ('NOR2x1', 70), ('OR2x2', 69), ('ARBITER_G0_0_4', 58), ('ARBITER_G2_43_213', 25)]
creating networkx graph with  7037  nodes
created networkx graph with  7037  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.07809019088745
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.25908136367798
loadDataAndPreprocess done. time esclaped:  42.25913119316101
current iCellArea= 743.259239999963
>>> choose the cluster ARBITER_G2_43_213!

dealing with pattern# ARBITER_G3_0_332 with 313 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_629 with 195 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_43_212_213 with 159 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_212_213 with 159 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_43_213 with 159 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_6650 with 122 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G3_0_6650 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 766.9809077121317, gates: 7002, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G3_0_6650.lib; read_verilog /tmp/CNO6AYMM4R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G3_0_6650.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CNO6AYMM4R.v
Parsing Verilog input from `/tmp/CNO6AYMM4R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 05ee0b0d8d
CPU: user 0.58s system 0.00s, MEM: 77.54 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7002, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2688), ('OAI21x1', 2560), ('INVx1', 693), ('NAND2x1', 256), ('ARBITER_G0_0_4', 256), ('PI', 256), ('ARBITER_G3_0_6650', 128), ('ARBITER_G2_43_213', 128), ('NOR3x1', 128), ('NOR2x1', 75), ('OR2x2', 53), ('ARBITER_G1_90_1435', 37)]
creating networkx graph with  7258  nodes
created networkx graph with  7258  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  45.22808289527893
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  46.39446997642517
loadDataAndPreprocess done. time esclaped:  46.39453148841858
current iCellArea= 766.9808999999545
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_1_6562 with 70 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_39_42_43 with 69 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_42_43 with 69 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_3 with 58 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_3070_3071_3072 with 58 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_3070_3072 with 58 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_18_3626 with 48 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_0_3_3642 with 39 clusters ( size = 4 )
dealing with pattern# ARBITER_G3_3_3642 with 39 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_3058_3097 with 25 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_332 with 313 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_629 with 195 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_43_212_213 with 159 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_212_213 with 159 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_43_213 with 159 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_6650 with 122 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_1_6562 with 70 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_39_42_43 with 69 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_42_43 with 69 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_3 with 58 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_3070_3071_3072 with 58 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_3070_3072 with 58 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_18_3626 with 48 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_3_3642 with 39 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_3_3642 with 39 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_3058_3097 with 25 clusters ( size = 3 )
saveArea= 7.071299999997109  /  0.9424246546058868 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 265.0206647068262, gates: 2456, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//bar.lib; read_verilog /tmp/UWMJVNPG81.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UWMJVNPG81.v
Parsing Verilog input from `/tmp/UWMJVNPG81.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 38de5383ae
CPU: user 0.17s system 0.02s, MEM: 36.70 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2456, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 685), ('AOI21x1', 452), ('NAND2x1', 377), ('AND2x2', 292), ('NOR3x1', 241), ('INVx1', 156), ('PI', 135), ('NOR2x1', 105), ('NAND3x1', 86), ('OR2x2', 62)]
creating networkx graph with  2591  nodes
created networkx graph with  2591  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.18845105171203613
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.8601396083831787
loadDataAndPreprocess done. time esclaped:  0.860201358795166
originalArea= 265.02065999999684
initial iCellArea= 265.02065999999684
dealing with pattern# BAR_G0_0_414 with 351 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_414 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 243.2673035338521, gates: 2186, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G0_0_414.lib; read_verilog /tmp/IMB8FGF0F8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G0_0_414.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IMB8FGF0F8.v
Parsing Verilog input from `/tmp/IMB8FGF0F8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 90448f6854
CPU: user 0.17s system 0.01s, MEM: 34.70 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2186, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 483), ('AOI21x1', 464), ('AND2x2', 317), ('NAND2x1', 249), ('NOR3x1', 196), ('BAR_G0_0_414', 168), ('PI', 135), ('NOR2x1', 127), ('OR2x2', 83), ('NAND3x1', 61), ('INVx1', 38)]
creating networkx graph with  2321  nodes
created networkx graph with  2321  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.2752599716186523
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.4988491535186768
loadDataAndPreprocess done. time esclaped:  2.4988934993743896
current iCellArea= 243.2672999999955
>>> choose the cluster BAR_G0_0_414!

dealing with pattern# BAR_G1_0_2058 with 117 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G1_0_2058 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G1_0_139 with 113 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G1_0_139 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 235.86066041886806, gates: 2134, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G1_0_139.lib; read_verilog /tmp/RWDVOC8N0I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G1_0_139.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RWDVOC8N0I.v
Parsing Verilog input from `/tmp/RWDVOC8N0I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7dd6e1d817
CPU: user 0.16s system 0.01s, MEM: 34.37 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2134, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 528), ('OAI21x1', 415), ('AND2x2', 352), ('BAR_G1_0_139', 296), ('NAND2x1', 137), ('PI', 135), ('BAR_G0_0_414', 129), ('NOR2x1', 129), ('OR2x2', 120), ('INVx1', 28)]
creating networkx graph with  2269  nodes
created networkx graph with  2269  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.390499591827393
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.583658218383789
loadDataAndPreprocess done. time esclaped:  4.583699464797974
current iCellArea= 235.86065999999602
>>> choose the cluster BAR_G1_0_139!

dealing with pattern# BAR_G2_0_270 with 157 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G2_0_270 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G2_0_798 with 135 clusters ( size = 3 )
dealing with pattern# BAR_G2_0_2006 with 112 clusters ( size = 2 )
dealing with pattern# BAR_G2_1_52 with 104 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G2_1_52 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 245.51262225955725, gates: 2189, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_52.lib; read_verilog /tmp/NEZZ7AVQQ6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_52.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NEZZ7AVQQ6.v
Parsing Verilog input from `/tmp/NEZZ7AVQQ6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 595abf5869
CPU: user 0.16s system 0.01s, MEM: 34.75 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2189, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 458), ('OAI21x1', 443), ('NAND2x1', 280), ('AND2x2', 232), ('NAND3x1', 202), ('BAR_G1_0_139', 158), ('BAR_G0_0_414', 138), ('PI', 135), ('OR2x2', 117), ('NOR2x1', 98), ('INVx1', 54), ('BAR_G2_1_52', 9)]
creating networkx graph with  2324  nodes
created networkx graph with  2324  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.1690075397491455
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.370126724243164
loadDataAndPreprocess done. time esclaped:  6.370171308517456
current iCellArea= 245.5126199999969
>>> area increased after remapping!

dealing with pattern# BAR_G2_1_18 with 83 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G2_1_18 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 236.09394025802612, gates: 2126, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_18.lib; read_verilog /tmp/8I4KCS7BI9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_18.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8I4KCS7BI9.v
Parsing Verilog input from `/tmp/8I4KCS7BI9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 68d16ee69f
CPU: user 0.15s system 0.02s, MEM: 34.34 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2126, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 514), ('OAI21x1', 411), ('AND2x2', 347), ('BAR_G1_0_139', 301), ('NAND2x1', 141), ('PI', 135), ('BAR_G0_0_414', 129), ('NOR2x1', 122), ('OR2x2', 120), ('INVx1', 24), ('BAR_G2_1_18', 17)]
creating networkx graph with  2261  nodes
created networkx graph with  2261  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.943918228149414
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.141427278518677
loadDataAndPreprocess done. time esclaped:  8.141490697860718
current iCellArea= 236.09393999999608
>>> area increased after remapping!

dealing with pattern# BAR_G2_2_3 with 67 clusters ( size = 3 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[226823] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# BAR_G2_2_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 214.51553705334663, gates: 1341, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_2_3.lib; read_verilog /tmp/OJBOUU25P2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_2_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OJBOUU25P2.v
Parsing Verilog input from `/tmp/OJBOUU25P2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e1c300a7eb
CPU: user 0.11s system 0.01s, MEM: 27.88 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1341, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G2_2_3', 715), ('AOI21x1', 160), ('OAI21x1', 155), ('AND2x2', 140), ('PI', 135), ('BAR_G0_0_414', 83), ('NAND2x1', 30), ('BAR_G1_0_139', 22), ('INVx1', 20), ('NAND3x1', 8), ('OR2x2', 8)]
creating networkx graph with  1476  nodes
created networkx graph with  1476  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2394.635050058365
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2394.752425432205
loadDataAndPreprocess done. time esclaped:  2394.752459049225
current iCellArea= 214.51553999999672
>>> choose the cluster BAR_G2_2_3!

dealing with pattern# BAR_G3_1_3 with 526 clusters ( size = 4 )
dealing with pattern# BAR_G3_4_767 with 99 clusters ( size = 2 )
dealing with pattern# BAR_G3_4_769 with 36 clusters ( size = 2 )
dealing with pattern# BAR_G3_4_258_769 with 19 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G3_4_258_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 218.0584770180285, gates: 1360, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_4_258_769.lib; read_verilog /tmp/2B0PU9RNNO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_4_258_769.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2B0PU9RNNO.v
Parsing Verilog input from `/tmp/2B0PU9RNNO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 277e4765bf
CPU: user 0.10s system 0.02s, MEM: 28.02 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1360, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G2_2_3', 718), ('OAI21x1', 159), ('AOI21x1', 151), ('PI', 135), ('AND2x2', 131), ('BAR_G0_0_414', 80), ('NAND2x1', 41), ('INVx1', 23), ('BAR_G1_0_139', 22), ('BAR_G3_4_258_769', 19), ('NAND3x1', 8), ('OR2x2', 8)]
creating networkx graph with  1495  nodes
created networkx graph with  1495  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2395.89803481102
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2396.0168602466583
loadDataAndPreprocess done. time esclaped:  2396.0168931484222
current iCellArea= 218.05847999999645
>>> area increased after remapping!

dealing with pattern# BAR_G3_17_1099 with 11 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G3_17_1099 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 214.1947771459818, gates: 1342, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_17_1099.lib; read_verilog /tmp/3GDDCW91B0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_17_1099.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3GDDCW91B0.v
Parsing Verilog input from `/tmp/3GDDCW91B0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e061af9faa
CPU: user 0.11s system 0.01s, MEM: 27.80 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1342, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G2_2_3', 713), ('AOI21x1', 160), ('OAI21x1', 157), ('AND2x2', 140), ('PI', 135), ('BAR_G0_0_414', 82), ('NAND2x1', 29), ('BAR_G3_17_1099', 22), ('INVx1', 20), ('NAND3x1', 9), ('OR2x2', 8), ('BAR_G1_0_139', 1), ('NOR2x1', 1)]
creating networkx graph with  1477  nodes
created networkx graph with  1477  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2397.1553270816803
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2397.2750623226166
loadDataAndPreprocess done. time esclaped:  2397.2750959396362
current iCellArea= 214.19477999999685
>>> choose the cluster BAR_G3_17_1099!

dealing with pattern# BAR_G4_1_3 with 524 clusters ( size = 4 )
dealing with pattern# BAR_G4_4_767 with 108 clusters ( size = 2 )
dealing with pattern# BAR_G4_4_769 with 36 clusters ( size = 2 )
dealing with pattern# BAR_G4_4_258_769 with 19 clusters ( size = 3 )
dealing with pattern# BAR_G4_17_977 with 13 clusters ( size = 4 )
dealing with pattern# BAR_G4_17_368 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G4_17_368 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 229.63499673455954, gates: 1499, depth: 8
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G4_17_368.lib; read_verilog /tmp/2TS4ARSLGA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G4_17_368.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2TS4ARSLGA.v
Parsing Verilog input from `/tmp/2TS4ARSLGA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ffcea5c954
CPU: user 0.11s system 0.02s, MEM: 29.14 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1499, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G2_2_3', 659), ('AOI21x1', 155), ('BAR_G4_17_368', 135), ('PI', 135), ('BAR_G0_0_414', 130), ('AND2x2', 112), ('OAI21x1', 95), ('BAR_G3_17_1099', 70), ('BAR_G1_0_139', 32), ('NAND2x1', 29), ('NAND3x1', 29), ('OR2x2', 26), ('NOR2x1', 19), ('INVx1', 8)]
creating networkx graph with  1634  nodes
created networkx graph with  1634  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2398.388833999634
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2398.492486000061
loadDataAndPreprocess done. time esclaped:  2398.4925186634064
current iCellArea= 229.634999999996
>>> area increased after remapping!

dealing with pattern# BAR_G4_368_376 with 9 clusters ( size = 3 )
dealing with pattern# BAR_G4_430_431 with 6 clusters ( size = 4 )
>>> : Synthesis pattern# BAR_G4_430_431 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 198.91493675857782, gates: 1481, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G4_430_431.lib; read_verilog /tmp/FJEFKFUMPD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G4_430_431.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FJEFKFUMPD.v
Parsing Verilog input from `/tmp/FJEFKFUMPD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f4599f7143
CPU: user 0.11s system 0.02s, MEM: 28.75 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1481, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G4_430_431', 387), ('BAR_G2_2_3', 357), ('INVx1', 168), ('AND2x2', 152), ('OAI21x1', 149), ('AOI21x1', 142), ('PI', 135), ('BAR_G0_0_414', 65), ('NAND2x1', 32), ('BAR_G3_17_1099', 19), ('OR2x2', 4), ('NAND3x1', 3), ('BAR_G1_0_139', 2), ('NOR2x1', 1)]
creating networkx graph with  1616  nodes
created networkx graph with  1616  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2399.4395356178284
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2399.614488363266
loadDataAndPreprocess done. time esclaped:  2399.6145420074463
current iCellArea= 198.91494000000117
>>> choose the cluster BAR_G4_430_431!

saveArea= 66.10571999999567  /  24.943610056663683 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 55.1561409458518, gates: 523, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//cavlc.lib; read_verilog /tmp/G75FF31AYE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G75FF31AYE.v
Parsing Verilog input from `/tmp/G75FF31AYE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 43e191c939
CPU: user 0.04s system 0.02s, MEM: 20.07 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 523, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 140), ('AOI21x1', 104), ('NAND2x1', 74), ('OR2x2', 60), ('INVx1', 52), ('NAND3x1', 31), ('NOR3x1', 28), ('AND2x2', 17), ('NOR2x1', 14), ('PI', 10), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  533  nodes
created networkx graph with  533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.05749320983886719
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.1379392147064209
loadDataAndPreprocess done. time esclaped:  0.1379683017730713
originalArea= 55.1561399999997
initial iCellArea= 55.1561399999997
dealing with pattern# CAVLC_G0_2_96 with 77 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_2_96 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 54.86454087495804, gates: 512, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G0_2_96.lib; read_verilog /tmp/LN57OSHMIU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G0_2_96.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LN57OSHMIU.v
Parsing Verilog input from `/tmp/LN57OSHMIU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cebedac6d6
CPU: user 0.05s system 0.00s, MEM: 19.95 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 512, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 126), ('AOI21x1', 104), ('NAND2x1', 72), ('OR2x2', 64), ('INVx1', 40), ('NOR3x1', 29), ('NAND3x1', 28), ('CAVLC_G0_2_96', 16), ('AND2x2', 16), ('NOR2x1', 14), ('PI', 10), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  522  nodes
created networkx graph with  522  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  54.95300078392029
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  55.027751207351685
loadDataAndPreprocess done. time esclaped:  55.027785539627075
current iCellArea= 54.864539999999714
>>> choose the cluster CAVLC_G0_2_96!

dealing with pattern# CAVLC_G1_0_30 with 66 clusters ( size = 2 )
dealing with pattern# CAVLC_G1_0_239 with 43 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_239 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CAVLC_G1_0_15 with 37 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 55.068660866469145, gates: 505, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G1_0_15.lib; read_verilog /tmp/I27C5RDQB1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G1_0_15.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I27C5RDQB1.v
Parsing Verilog input from `/tmp/I27C5RDQB1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d79d74527f
CPU: user 0.04s system 0.01s, MEM: 19.95 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 505, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 110), ('AOI21x1', 104), ('NAND2x1', 70), ('OR2x2', 55), ('NOR3x1', 36), ('INVx1', 33), ('NAND3x1', 29), ('CAVLC_G0_2_96', 21), ('NOR2x1', 19), ('AND2x2', 18), ('PI', 10), ('CAVLC_G1_0_15', 6), ('XNOR2x1', 4)]
creating networkx graph with  515  nodes
created networkx graph with  515  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  109.69787240028381
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  109.75994539260864
loadDataAndPreprocess done. time esclaped:  109.7599744796753
current iCellArea= 55.068659999999745
>>> area increased after remapping!

dealing with pattern# CAVLC_G1_0_351 with 28 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_351 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CAVLC_G1_0_172 with 26 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_172 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 54.25218030065298, gates: 505, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G1_0_172.lib; read_verilog /tmp/T7QD897TYX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G1_0_172.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T7QD897TYX.v
Parsing Verilog input from `/tmp/T7QD897TYX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 918f4e54c6
CPU: user 0.05s system 0.00s, MEM: 19.88 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 505, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 118), ('AOI21x1', 106), ('NAND2x1', 65), ('OR2x2', 56), ('CAVLC_G1_0_172', 54), ('INVx1', 40), ('CAVLC_G0_2_96', 18), ('AND2x2', 15), ('NOR3x1', 15), ('NOR2x1', 15), ('PI', 10), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  515  nodes
created networkx graph with  515  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  164.46202397346497
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  164.53515791893005
loadDataAndPreprocess done. time esclaped:  164.5351870059967
current iCellArea= 54.252179999999704
>>> choose the cluster CAVLC_G1_0_172!

dealing with pattern# CAVLC_G2_0_20 with 56 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_0_83 with 45 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_0_437 with 43 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G2_0_437 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 54.25218028202653, gates: 504, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G2_0_437.lib; read_verilog /tmp/HEKCGZ340V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G2_0_437.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HEKCGZ340V.v
Parsing Verilog input from `/tmp/HEKCGZ340V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5bd84cd21e
CPU: user 0.05s system 0.00s, MEM: 19.96 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 504, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 116), ('AOI21x1', 108), ('NAND2x1', 68), ('OR2x2', 52), ('CAVLC_G1_0_172', 49), ('INVx1', 41), ('CAVLC_G0_2_96', 17), ('NOR3x1', 15), ('NOR2x1', 14), ('AND2x2', 13), ('PI', 10), ('CAVLC_G2_0_437', 8), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  514  nodes
created networkx graph with  514  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  218.91987800598145
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  218.99143767356873
loadDataAndPreprocess done. time esclaped:  218.99146389961243
current iCellArea= 54.2521799999997
>>> choose the cluster CAVLC_G2_0_437!

dealing with pattern# CAVLC_G3_0_58 with 56 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_10 with 48 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_256 with 37 clusters ( size = 3 )
dealing with pattern# CAVLC_G3_0_100 with 31 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_98 with 28 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G3_0_98 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 54.06264019012451, gates: 495, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G3_0_98.lib; read_verilog /tmp/IMU2CXLPAM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G3_0_98.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IMU2CXLPAM.v
Parsing Verilog input from `/tmp/IMU2CXLPAM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 627b163ef0
CPU: user 0.05s system 0.01s, MEM: 19.84 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 495, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 127), ('AOI21x1', 90), ('NAND2x1', 69), ('OR2x2', 57), ('CAVLC_G1_0_172', 51), ('INVx1', 32), ('CAVLC_G0_2_96', 18), ('NOR2x1', 13), ('NOR3x1', 12), ('PI', 10), ('CAVLC_G3_0_98', 9), ('CAVLC_G2_0_437', 7), ('AND2x2', 7), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  505  nodes
created networkx graph with  505  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  273.31167554855347
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  273.381219625473
loadDataAndPreprocess done. time esclaped:  273.3812475204468
current iCellArea= 54.06263999999972
>>> choose the cluster CAVLC_G3_0_98!

dealing with pattern# CAVLC_G4_0_48 with 62 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_251 with 39 clusters ( size = 3 )
dealing with pattern# CAVLC_G4_0_10 with 36 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_97 with 34 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_76 with 25 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_96 with 23 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_16_28 with 20 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_16_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 53.989740174263716, gates: 492, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_16_28.lib; read_verilog /tmp/ZB937UZ6PN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_16_28.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZB937UZ6PN.v
Parsing Verilog input from `/tmp/ZB937UZ6PN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: da0222cd95
CPU: user 0.04s system 0.01s, MEM: 19.84 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 492, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 126), ('AOI21x1', 87), ('NAND2x1', 70), ('OR2x2', 57), ('CAVLC_G1_0_172', 52), ('INVx1', 29), ('CAVLC_G0_2_96', 17), ('NOR2x1', 12), ('NOR3x1', 12), ('PI', 10), ('CAVLC_G3_0_98', 9), ('AND2x2', 7), ('CAVLC_G2_0_437', 6), ('CAVLC_G4_16_28', 5), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  502  nodes
created networkx graph with  502  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  426.25956749916077
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  426.3295707702637
loadDataAndPreprocess done. time esclaped:  426.32961320877075
current iCellArea= 53.98973999999972
>>> choose the cluster CAVLC_G4_16_28!

saveArea= 1.1663999999999817  /  2.1147237642082786 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.483020178973675, gates: 104, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//ctrl.lib; read_verilog /tmp/LAUJKQZQQP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LAUJKQZQQP.v
Parsing Verilog input from `/tmp/LAUJKQZQQP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 04fc4fdd11
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 21), ('NAND2x1', 18), ('INVx1', 14), ('OAI21x1', 14), ('OR2x2', 9), ('NOR2x1', 9), ('NOR3x1', 8), ('PI', 7), ('AND2x2', 6), ('NAND3x1', 3), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  112  nodes
created networkx graph with  112  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.015790462493896484
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.03434395790100098
loadDataAndPreprocess done. time esclaped:  0.03437042236328125
originalArea= 10.526760000000003
initial iCellArea= 10.526760000000003
dealing with pattern# CTRL_G0_1_51 with 8 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.526760175824165, gates: 104, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_1_51.lib; read_verilog /tmp/GAVZ9S50SI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_1_51.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GAVZ9S50SI.v
Parsing Verilog input from `/tmp/GAVZ9S50SI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5a9fec4635
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 20), ('NAND2x1', 17), ('OAI21x1', 16), ('INVx1', 14), ('NOR2x1', 10), ('OR2x2', 9), ('NOR3x1', 7), ('PI', 7), ('AND2x2', 5), ('XOR2x1', 3), ('NAND3x1', 3), ('TIEHIx1', 1)]
creating networkx graph with  112  nodes
created networkx graph with  112  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.0821537971496582
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.0998272895812988
loadDataAndPreprocess done. time esclaped:  1.099855899810791
current iCellArea= 10.570500000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G0_2_36 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_2_36 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.483020182698965, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_2_36.lib; read_verilog /tmp/WIDW9G1MKG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_2_36.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WIDW9G1MKG.v
Parsing Verilog input from `/tmp/WIDW9G1MKG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2d28fe8462
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 19), ('NAND2x1', 17), ('INVx1', 15), ('OAI21x1', 13), ('NOR3x1', 11), ('OR2x2', 9), ('PI', 7), ('NOR2x1', 6), ('AND2x2', 5), ('NAND3x1', 3), ('XOR2x1', 2), ('CTRL_G0_2_36', 2), ('TIEHIx1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.140974521636963
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.160520315170288
loadDataAndPreprocess done. time esclaped:  2.1605474948883057
current iCellArea= 10.526760000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_6 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.59966016560793, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_1_6.lib; read_verilog /tmp/1SGW6CI7LH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_1_6.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1SGW6CI7LH.v
Parsing Verilog input from `/tmp/1SGW6CI7LH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2d762a649f
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 18), ('AOI21x1', 16), ('OAI21x1', 15), ('INVx1', 14), ('NOR3x1', 10), ('OR2x2', 9), ('NOR2x1', 9), ('PI', 7), ('AND2x2', 4), ('CTRL_G0_1_6', 3), ('NAND3x1', 3), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.2011022567749023
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2201974391937256
loadDataAndPreprocess done. time esclaped:  3.2202227115631104
current iCellArea= 10.643400000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_67 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_67 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G0_13_48 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_13_48 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.468440167605877, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_13_48.lib; read_verilog /tmp/JERP9OTIFZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_13_48.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JERP9OTIFZ.v
Parsing Verilog input from `/tmp/JERP9OTIFZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7be9ad2bb2
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 19), ('NAND2x1', 15), ('INVx1', 14), ('OAI21x1', 14), ('OR2x2', 11), ('NOR2x1', 8), ('NOR3x1', 8), ('PI', 7), ('AND2x2', 6), ('NAND3x1', 3), ('CTRL_G0_13_48', 3), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  99.59124994277954
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  99.61164927482605
loadDataAndPreprocess done. time esclaped:  99.61167740821838
current iCellArea= 10.512180000000004
>>> choose the cluster CTRL_G0_13_48!

dealing with pattern# CTRL_G1_1_6 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_51 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G1_18_20 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_66 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_41 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G1_5_46 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_5_46 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.628820087760687, gates: 96, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G1_5_46.lib; read_verilog /tmp/7FDHR15KDP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G1_5_46.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7FDHR15KDP.v
Parsing Verilog input from `/tmp/7FDHR15KDP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 22dbc402b5
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 19), ('OAI21x1', 15), ('INVx1', 11), ('CTRL_G1_5_46', 11), ('NOR3x1', 10), ('NOR2x1', 9), ('NAND2x1', 7), ('PI', 7), ('AND2x2', 6), ('OR2x2', 3), ('XOR2x1', 2), ('CTRL_G0_13_48', 2), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  100.53687024116516
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  100.55351185798645
loadDataAndPreprocess done. time esclaped:  100.55354166030884
current iCellArea= 10.672560000000004
>>> area increased after remapping!

dealing with pattern# CTRL_G1_1_5_46 with 4 clusters ( size = 3 )
dealing with pattern# CTRL_G1_7_9 with 4 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_7_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.410120159387589, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G1_7_9.lib; read_verilog /tmp/ZUD699B9SA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G1_7_9.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZUD699B9SA.v
Parsing Verilog input from `/tmp/ZUD699B9SA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 92fea786d6
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 20), ('INVx1', 14), ('AOI21x1', 14), ('NOR2x1', 12), ('NAND2x1', 11), ('OR2x2', 8), ('AND2x2', 8), ('NOR3x1', 7), ('PI', 7), ('NAND3x1', 3), ('CTRL_G0_13_48', 2), ('CTRL_G1_7_9', 2), ('TIEHIx1', 1), ('XOR2x1', 1), ('XNOR2x1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  101.57784748077393
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  101.59518098831177
loadDataAndPreprocess done. time esclaped:  101.59520983695984
current iCellArea= 10.45386
>>> choose the cluster CTRL_G1_7_9!

dealing with pattern# CTRL_G2_13_25 with 11 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_18 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_1_18 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G2_1_63 with 5 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_13_87 with 4 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G2_1_13_87 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.278900146484375, gates: 99, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G2_1_13_87.lib; read_verilog /tmp/J9W7UYIGF9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G2_1_13_87.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J9W7UYIGF9.v
Parsing Verilog input from `/tmp/J9W7UYIGF9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b0163da4d7
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 19), ('AOI21x1', 12), ('NOR2x1', 12), ('NAND2x1', 11), ('INVx1', 10), ('OR2x2', 8), ('AND2x2', 8), ('NOR3x1', 7), ('PI', 7), ('CTRL_G2_1_13_87', 3), ('NAND3x1', 3), ('CTRL_G0_13_48', 2), ('CTRL_G1_7_9', 2), ('TIEHIx1', 1), ('XOR2x1', 1), ('XNOR2x1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  103.16083550453186
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  103.17588901519775
loadDataAndPreprocess done. time esclaped:  103.17591381072998
current iCellArea= 10.322640000000002
>>> choose the cluster CTRL_G2_1_13_87!

dealing with pattern# CTRL_G3_12_24 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G3_4_60 with 5 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_89 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_62 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_3 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_4_61 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_14 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_12_89 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G3_1_58 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_1_58 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.453859977424145, gates: 96, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G3_1_58.lib; read_verilog /tmp/MNWMMI9MVF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G3_1_58.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MNWMMI9MVF.v
Parsing Verilog input from `/tmp/MNWMMI9MVF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 638af448f6
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 17), ('CTRL_G3_1_58', 17), ('AOI21x1', 12), ('INVx1', 10), ('NAND2x1', 7), ('AND2x2', 7), ('NOR2x1', 7), ('PI', 7), ('CTRL_G1_7_9', 5), ('OR2x2', 4), ('CTRL_G2_1_13_87', 4), ('XOR2x1', 2), ('CTRL_G0_13_48', 2), ('NAND3x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  104.30975198745728
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.32270288467407
loadDataAndPreprocess done. time esclaped:  104.32272958755493
current iCellArea= 10.497600000000006
>>> area increased after remapping!

dealing with pattern# CTRL_G3_42_81 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_42_81 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 9.958140023052692, gates: 94, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G3_42_81.lib; read_verilog /tmp/FPQ3F4UGWJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G3_42_81.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FPQ3F4UGWJ.v
Parsing Verilog input from `/tmp/FPQ3F4UGWJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 47c265a809
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CTRL_G3_42_81', 21), ('AOI21x1', 15), ('OAI21x1', 13), ('AND2x2', 11), ('INVx1', 10), ('PI', 7), ('OR2x2', 5), ('NAND2x1', 5), ('CTRL_G2_1_13_87', 4), ('CTRL_G1_7_9', 4), ('NOR2x1', 3), ('TIEHIx1', 1), ('CTRL_G0_13_48', 1), ('NAND3x1', 1), ('XOR2x1', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  203.71537566184998
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  203.73098158836365
loadDataAndPreprocess done. time esclaped:  203.73100781440735
current iCellArea= 10.001880000000009
>>> choose the cluster CTRL_G3_42_81!

dealing with pattern# CTRL_G4_1_3 with 17 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_90 with 8 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_10 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_45 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_9_10 with 4 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_1_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 9.958140041679144, gates: 95, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G4_1_9_10.lib; read_verilog /tmp/S4G1WQLP0J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G4_1_9_10.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S4G1WQLP0J.v
Parsing Verilog input from `/tmp/S4G1WQLP0J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9d541c4332
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 56% 2x read_liberty (0 sec), 37% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CTRL_G3_42_81', 18), ('AOI21x1', 18), ('OAI21x1', 14), ('INVx1', 11), ('AND2x2', 10), ('NAND2x1', 7), ('PI', 7), ('OR2x2', 4), ('CTRL_G2_1_13_87', 4), ('NOR2x1', 4), ('CTRL_G1_7_9', 2), ('TIEHIx1', 1), ('CTRL_G0_13_48', 1), ('NAND3x1', 1), ('XOR2x1', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  204.85074400901794
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  204.86627554893494
loadDataAndPreprocess done. time esclaped:  204.86630511283875
current iCellArea= 10.001880000000005
>>> choose the cluster CTRL_G4_1_9_10!

saveArea= 0.5248799999999978  /  4.986149584487512 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 27.876960396766663, gates: 316, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//dec.lib; read_verilog /tmp/0F6L2O9688.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0F6L2O9688.v
Parsing Verilog input from `/tmp/0F6L2O9688.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e7d0fc01d7
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 31% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 316, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 276), ('NOR2x1', 14), ('INVx1', 8), ('NOR3x1', 8), ('OR2x2', 8), ('PI', 8), ('NAND2x1', 2)]
creating networkx graph with  324  nodes
created networkx graph with  324  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.03867053985595703
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.12718462944030762
loadDataAndPreprocess done. time esclaped:  0.127211332321167
originalArea= 27.876959999999865
initial iCellArea= 27.876959999999865
dealing with pattern# DEC_G0_3_8 with 319 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_3_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.943840354681015, gates: 314, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G0_3_8.lib; read_verilog /tmp/9G0R2TQBE6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G0_3_8.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9G0R2TQBE6.v
Parsing Verilog input from `/tmp/9G0R2TQBE6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d96ade393f
CPU: user 0.03s system 0.01s, MEM: 18.14 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 31% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 314, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 150), ('DEC_G0_3_8', 142), ('INVx1', 12), ('PI', 8), ('NOR2x1', 6), ('NAND2x1', 4)]
creating networkx graph with  322  nodes
created networkx graph with  322  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.024428129196167
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.081641435623169
loadDataAndPreprocess done. time esclaped:  1.0816688537597656
current iCellArea= 26.94383999999987
>>> choose the cluster DEC_G0_3_8!

dealing with pattern# DEC_G1_15_19 with 159 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_8 with 86 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_8 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DEC_G1_0_15_19 with 80 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_15 with 40 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G1_0_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G1_0_15.lib; read_verilog /tmp/IAOUOSCVNH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G1_0_15.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IAOUOSCVNH.v
Parsing Verilog input from `/tmp/IAOUOSCVNH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dc59ee60e2
CPU: user 0.03s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 32% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_3_8', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.9408764839172363
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.955554485321045
loadDataAndPreprocess done. time esclaped:  1.9555814266204834
current iCellArea= 26.302319999999877
>>> choose the cluster DEC_G1_0_15!

dealing with pattern# DEC_G2_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_130_131 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_3 with 30 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_1_3 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# DEC_G2_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G2_0_1_3.lib; read_verilog /tmp/7DWDVJTHVT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G2_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7DWDVJTHVT.v
Parsing Verilog input from `/tmp/7DWDVJTHVT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6e5ae17154
CPU: user 0.02s system 0.02s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 31% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_3_8', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.412060260772705
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.4261555671691895
loadDataAndPreprocess done. time esclaped:  2.4261810779571533
current iCellArea= 26.302319999999877
>>> area increased after remapping!

dealing with pattern# DEC_G2_0_130 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G3_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_130_131 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_3 with 30 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_1_3 with 8 clusters ( size = 4 )
dealing with pattern# DEC_G3_0_130 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G4_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_130_131 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_3 with 30 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_1_3 with 8 clusters ( size = 4 )
dealing with pattern# DEC_G4_0_130 with 2 clusters ( size = 2 )
saveArea= 1.574639999999988  /  5.648535564853541 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 4480.594441559166, gates: 43755, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//div.lib; read_verilog /tmp/ZQROOBSVM3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//div.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZQROOBSVM3.v
Parsing Verilog input from `/tmp/ZQROOBSVM3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 94ea22a809
CPU: user 3.27s system 0.18s, MEM: 363.13 MB total, 354.51 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 43755, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 10471), ('INVx1', 9591), ('OAI21x1', 7870), ('XNOR2x1', 7167), ('AOI21x1', 4803), ('AND2x2', 1755), ('OR2x2', 983), ('NAND3x1', 350), ('NOR3x1', 342), ('XOR2x1', 291), ('NOR2x1', 132), ('PI', 128)]
creating networkx graph with  43883  nodes
created networkx graph with  43883  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.34131383895874
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.124441862106323
loadDataAndPreprocess done. time esclaped:  14.124494791030884
originalArea= 4480.594380002243
initial iCellArea= 4480.594380002243
dealing with pattern# DIV_G0_44_19615 with 6074 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G0_44_19615 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3823.9841097705066, gates: 32933, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G0_44_19615.lib; read_verilog /tmp/3OLRIAM9XU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G0_44_19615.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3OLRIAM9XU.v
Parsing Verilog input from `/tmp/3OLRIAM9XU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c78fbd7cf0
CPU: user 2.55s system 0.08s, MEM: 288.43 MB total, 278.13 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 32933, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 8284), ('DIV_G0_44_19615', 6689), ('XNOR2x1', 5926), ('INVx1', 3425), ('AND2x2', 2348), ('AOI21x1', 1942), ('XOR2x1', 1402), ('OR2x2', 1036), ('NAND3x1', 977), ('OAI21x1', 597), ('NOR3x1', 191), ('PI', 128), ('NOR2x1', 116)]
creating networkx graph with  33061  nodes
created networkx graph with  33061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.403552293777466
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  49.70502328872681
loadDataAndPreprocess done. time esclaped:  49.705074071884155
current iCellArea= 3823.984080001157
>>> choose the cluster DIV_G0_44_19615!

dealing with pattern# DIV_G1_0_32636 with 3695 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_0_32636 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3831.9156296513975, gates: 32981, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_0_32636.lib; read_verilog /tmp/J8YVI02YTS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_0_32636.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J8YVI02YTS.v
Parsing Verilog input from `/tmp/J8YVI02YTS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c84adfbd2a
CPU: user 2.51s system 0.10s, MEM: 288.75 MB total, 278.46 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 32981, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 8310), ('DIV_G0_44_19615', 6702), ('XNOR2x1', 5986), ('INVx1', 3403), ('AND2x2', 2309), ('AOI21x1', 1950), ('XOR2x1', 1343), ('OR2x2', 1006), ('NAND3x1', 987), ('OAI21x1', 596), ('NOR3x1', 195), ('NOR2x1', 133), ('PI', 128), ('DIV_G1_0_32636', 61)]
creating networkx graph with  33109  nodes
created networkx graph with  33109  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  69.12014031410217
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  77.61508989334106
loadDataAndPreprocess done. time esclaped:  77.61515045166016
current iCellArea= 3831.9156000011553
>>> area increased after remapping!

dealing with pattern# DIV_G1_174_175 with 3175 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_174_175 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3713.9051093794405, gates: 30243, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_174_175.lib; read_verilog /tmp/QHZ4HDBHRP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_174_175.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QHZ4HDBHRP.v
Parsing Verilog input from `/tmp/QHZ4HDBHRP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c70b1dada1
CPU: user 2.38s system 0.11s, MEM: 265.45 MB total, 259.03 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 7927), ('XNOR2x1', 5930), ('DIV_G1_174_175', 3412), ('DIV_G0_44_19615', 3353), ('AND2x2', 2010), ('AOI21x1', 1855), ('XOR2x1', 1398), ('NAND3x1', 1334), ('INVx1', 1151), ('OR2x2', 1031), ('OAI21x1', 554), ('NOR3x1', 194), ('PI', 128), ('NOR2x1', 94)]
creating networkx graph with  30371  nodes
created networkx graph with  30371  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  182.93788838386536
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  188.28134870529175
loadDataAndPreprocess done. time esclaped:  188.2814061641693
current iCellArea= 3713.905080000846
>>> choose the cluster DIV_G1_174_175!

dealing with pattern# DIV_G2_0_29947 with 3678 clusters ( size = 2 )
dealing with pattern# DIV_G2_177_186 with 2851 clusters ( size = 2 )
dealing with pattern# DIV_G2_588_589 with 2034 clusters ( size = 3 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[237518] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# DIV_G2_588_589 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3649.8260082006454, gates: 28086, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G2_588_589.lib; read_verilog /tmp/LBY3CTC50N.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G2_588_589.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LBY3CTC50N.v
Parsing Verilog input from `/tmp/LBY3CTC50N.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4567367ce9
CPU: user 2.18s system 0.17s, MEM: 248.29 MB total, 241.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28086, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 5914), ('NAND2x1', 5799), ('DIV_G1_174_175', 3354), ('DIV_G2_588_589', 2178), ('AND2x2', 1990), ('AOI21x1', 1762), ('XOR2x1', 1420), ('NAND3x1', 1310), ('DIV_G0_44_19615', 1292), ('INVx1', 1186), ('OR2x2', 1013), ('OAI21x1', 588), ('NOR3x1', 187), ('PI', 128), ('NOR2x1', 93)]
creating networkx graph with  28214  nodes
created networkx graph with  28214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4442.9464383125305
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4447.294144153595
loadDataAndPreprocess done. time esclaped:  4447.294200897217
current iCellArea= 3649.8259800004266
>>> choose the cluster DIV_G2_588_589!

dealing with pattern# DIV_G3_1_27890 with 3693 clusters ( size = 2 )
dealing with pattern# DIV_G3_135_136 with 2310 clusters ( size = 2 )
dealing with pattern# DIV_G3_330_403 with 1978 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_330_403 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3538.420228984207, gates: 26773, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G3_330_403.lib; read_verilog /tmp/AEYXKJ1O18.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G3_330_403.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AEYXKJ1O18.v
Parsing Verilog input from `/tmp/AEYXKJ1O18.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 09d9d02d79
CPU: user 2.22s system 0.09s, MEM: 238.33 MB total, 231.27 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 26773, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 5843), ('NAND2x1', 4735), ('DIV_G1_174_175', 2296), ('DIV_G2_588_589', 2194), ('AOI21x1', 2106), ('AND2x2', 1991), ('DIV_G0_44_19615', 1540), ('XOR2x1', 1459), ('NAND3x1', 1325), ('INVx1', 1029), ('OR2x2', 1008), ('OAI21x1', 724), ('NOR2x1', 232), ('NOR3x1', 188), ('PI', 128), ('DIV_G3_330_403', 103)]
creating networkx graph with  26901  nodes
created networkx graph with  26901  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4464.0098576545715
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4468.005781412125
loadDataAndPreprocess done. time esclaped:  4468.005852460861
current iCellArea= 3538.4202000002642
>>> choose the cluster DIV_G3_330_403!

dealing with pattern# DIV_G4_0_12684 with 3026 clusters ( size = 2 )
dealing with pattern# DIV_G4_343_438 with 1909 clusters ( size = 2 )
dealing with pattern# DIV_G4_186_195 with 1844 clusters ( size = 2 )
dealing with pattern# DIV_G4_426_468 with 1457 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G4_426_468 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3538.420228984207, gates: 26773, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_426_468.lib; read_verilog /tmp/S1XIN5M9OS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_426_468.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S1XIN5M9OS.v
Parsing Verilog input from `/tmp/S1XIN5M9OS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f388811e9b
CPU: user 2.12s system 0.12s, MEM: 238.33 MB total, 231.93 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 26773, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 5843), ('NAND2x1', 4735), ('DIV_G1_174_175', 2296), ('DIV_G2_588_589', 2194), ('AOI21x1', 2106), ('AND2x2', 1991), ('DIV_G0_44_19615', 1540), ('XOR2x1', 1459), ('NAND3x1', 1325), ('INVx1', 1029), ('OR2x2', 1008), ('OAI21x1', 724), ('NOR2x1', 232), ('NOR3x1', 188), ('PI', 128), ('DIV_G3_330_403', 103)]
creating networkx graph with  26901  nodes
created networkx graph with  26901  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4485.229788064957
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4489.331986904144
loadDataAndPreprocess done. time esclaped:  4489.3320462703705
current iCellArea= 3538.4202000002642
>>> area increased after remapping!

dealing with pattern# DIV_G4_4_6 with 1362 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G4_4_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3553.495948906988, gates: 26953, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_4_6.lib; read_verilog /tmp/5OUR059U7W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_4_6.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5OUR059U7W.v
Parsing Verilog input from `/tmp/5OUR059U7W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 81f91532f9
CPU: user 2.16s system 0.10s, MEM: 239.71 MB total, 233.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 26953, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 5888), ('NAND2x1', 4793), ('DIV_G1_174_175', 2292), ('DIV_G2_588_589', 2194), ('AOI21x1', 2149), ('AND2x2', 1943), ('DIV_G0_44_19615', 1590), ('XOR2x1', 1413), ('NAND3x1', 1319), ('INVx1', 1109), ('OR2x2', 994), ('OAI21x1', 720), ('NOR2x1', 243), ('NOR3x1', 185), ('PI', 128), ('DIV_G3_330_403', 104), ('DIV_G4_4_6', 17)]
creating networkx graph with  27081  nodes
created networkx graph with  27081  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4496.655637025833
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4499.836220502853
loadDataAndPreprocess done. time esclaped:  4499.8362901210785
current iCellArea= 3553.4959200002613
>>> area increased after remapping!

dealing with pattern# DIV_G4_4_12688_13362 with 976 clusters ( size = 3 )
dealing with pattern# DIV_G4_4_13358_13359_13360 with 935 clusters ( size = 4 )
>>> : Synthesis pattern# DIV_G4_4_13358_13359_13360 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3317.5186081826687, gates: 19966, depth: 2179
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_4_13358_13359_13360.lib; read_verilog /tmp/RA2VZ2AWKM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_4_13358_13359_13360.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RA2VZ2AWKM.v
Parsing Verilog input from `/tmp/RA2VZ2AWKM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9633b820a5
CPU: user 1.58s system 0.11s, MEM: 188.55 MB total, 180.63 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19966, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 3418), ('DIV_G4_4_13358_13359_13360', 2105), ('DIV_G3_330_403', 2085), ('NAND2x1', 2057), ('DIV_G2_588_589', 1995), ('DIV_G0_44_19615', 1883), ('INVx1', 1222), ('NAND3x1', 1211), ('OAI21x1', 1045), ('AOI21x1', 810), ('NOR3x1', 762), ('OR2x2', 540), ('DIV_G1_174_175', 400), ('XOR2x1', 337), ('PI', 128), ('AND2x2', 61), ('NOR2x1', 35)]
creating networkx graph with  20094  nodes
created networkx graph with  20094  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4507.1471309661865
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4510.328799962997
loadDataAndPreprocess done. time esclaped:  4510.3288514614105
current iCellArea= 3317.518619999985
>>> choose the cluster DIV_G4_4_13358_13359_13360!

saveArea= 1163.0757600022584  /  25.958068536471185 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 21316.149884536862, gates: 185740, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//hyp.lib; read_verilog /tmp/2MW1A1X4EA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2MW1A1X4EA.v
Parsing Verilog input from `/tmp/2MW1A1X4EA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 984d7fb893
CPU: user 16.08s system 0.58s, MEM: 1518.29 MB total, 1504.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (15 sec), 7% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 185740, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 32884), ('INVx1', 26434), ('XNOR2x1', 25267), ('AOI21x1', 22971), ('OAI21x1', 22666), ('XOR2x1', 16342), ('OR2x2', 11418), ('NOR3x1', 8897), ('NAND3x1', 8266), ('AND2x2', 7815), ('NOR2x1', 2780), ('PI', 256)]
creating networkx graph with  185996  nodes
created networkx graph with  185996  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.615278959274292
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  71.86637997627258
loadDataAndPreprocess done. time esclaped:  71.86645150184631
originalArea= 21314.224980004146
initial iCellArea= 21314.224980004146
dealing with pattern# HYP_G0_3_2242 with 13363 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_3_2242 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 19755.20044326037, gates: 167438, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G0_3_2242.lib; read_verilog /tmp/O65BAD0ACC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G0_3_2242.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O65BAD0ACC.v
Parsing Verilog input from `/tmp/O65BAD0ACC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a12c137e00
CPU: user 14.22s system 0.54s, MEM: 1379.55 MB total, 1363.15 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 167438, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 29480), ('XNOR2x1', 23659), ('AOI21x1', 20061), ('INVx1', 18670), ('XOR2x1', 17872), ('OAI21x1', 12829), ('OR2x2', 11110), ('NOR3x1', 8250), ('AND2x2', 8020), ('HYP_G0_3_2242', 7507), ('NAND3x1', 5487), ('NOR2x1', 4493), ('PI', 256)]
creating networkx graph with  167694  nodes
created networkx graph with  167694  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  255.74074864387512
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  302.79544830322266
loadDataAndPreprocess done. time esclaped:  302.7955484390259
current iCellArea= 19752.838200001195
>>> choose the cluster HYP_G0_3_2242!

dealing with pattern# HYP_G1_0_8 with 11344 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_0_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 20016.823950394988, gates: 161326, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_0_8.lib; read_verilog /tmp/D9NNOUOQO9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_0_8.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D9NNOUOQO9.v
Parsing Verilog input from `/tmp/D9NNOUOQO9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 47dc671a7e
CPU: user 16.16s system 0.55s, MEM: 1348.53 MB total, 1331.03 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (15 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 161326, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 24264), ('INVx1', 19638), ('XNOR2x1', 18934), ('AOI21x1', 16633), ('OAI21x1', 15732), ('HYP_G1_0_8', 13718), ('OR2x2', 11606), ('XOR2x1', 10679), ('HYP_G0_3_2242', 9357), ('AND2x2', 7426), ('NOR3x1', 7127), ('NAND3x1', 4082), ('NOR2x1', 2130), ('PI', 256)]
creating networkx graph with  161582  nodes
created networkx graph with  161582  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  483.3239104747772
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  515.8307411670685
loadDataAndPreprocess done. time esclaped:  515.830836057663
current iCellArea= 20014.63668000426
>>> area increased after remapping!

dealing with pattern# HYP_G1_2_5 with 10071 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_2_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 44
[i] area: 18700.30816770345, gates: 154608, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_2_5.lib; read_verilog /tmp/6CWR02CWGT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_2_5.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6CWR02CWGT.v
Parsing Verilog input from `/tmp/6CWR02CWGT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8575c8b6b2
CPU: user 12.99s system 0.48s, MEM: 1288.54 MB total, 1270.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 154608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 31091), ('XNOR2x1', 22942), ('XOR2x1', 18489), ('AOI21x1', 18428), ('OAI21x1', 12276), ('INVx1', 11320), ('OR2x2', 9146), ('HYP_G1_2_5', 9091), ('HYP_G0_3_2242', 7099), ('AND2x2', 6467), ('NAND3x1', 4185), ('NOR2x1', 4040), ('PI', 256), ('NOR3x1', 34)]
creating networkx graph with  154864  nodes
created networkx graph with  154864  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  600.3549666404724
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  633.517308473587
loadDataAndPreprocess done. time esclaped:  633.5173952579498
current iCellArea= 18697.946040000726
>>> choose the cluster HYP_G1_2_5!

dealing with pattern# HYP_G2_6_11 with 11394 clusters ( size = 2 )
dealing with pattern# HYP_G2_11_15 with 9613 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_11_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 45
[i] area: 17719.832226317376, gates: 142762, depth: 10748
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G2_11_15.lib; read_verilog /tmp/EAKV3C4483.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G2_11_15.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EAKV3C4483.v
Parsing Verilog input from `/tmp/EAKV3C4483.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5d0b0ae68e
CPU: user 13.27s system 0.52s, MEM: 1214.43 MB total, 1194.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (12 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 142762, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 31078), ('AOI21x1', 18129), ('OAI21x1', 12855), ('HYP_G2_11_15', 12350), ('INVx1', 11353), ('XNOR2x1', 9670), ('HYP_G1_2_5', 8986), ('OR2x2', 8911), ('XOR2x1', 8042), ('HYP_G0_3_2242', 6377), ('AND2x2', 6270), ('NOR2x1', 4505), ('NAND3x1', 4190), ('PI', 256), ('NOR3x1', 46)]
creating networkx graph with  143018  nodes
created networkx graph with  143018  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  783.4718985557556
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  821.5463013648987
loadDataAndPreprocess done. time esclaped:  821.5463898181915
current iCellArea= 17717.732640005568
>>> choose the cluster HYP_G2_11_15!

dealing with pattern# HYP_G3_74_79 with 8674 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_74_79 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 46
[i] area: 17612.0568584688, gates: 140280, depth: 10748
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G3_74_79.lib; read_verilog /tmp/3JP5AER09G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G3_74_79.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3JP5AER09G.v
Parsing Verilog input from `/tmp/3JP5AER09G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 82790506ab
CPU: user 12.91s system 0.58s, MEM: 1198.97 MB total, 1179.26 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 140280, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 28899), ('AOI21x1', 17295), ('OAI21x1', 13397), ('HYP_G2_11_15', 12341), ('INVx1', 10345), ('XNOR2x1', 9663), ('HYP_G1_2_5', 8976), ('OR2x2', 8532), ('XOR2x1', 8021), ('AND2x2', 5975), ('HYP_G0_3_2242', 5334), ('NOR2x1', 4441), ('NAND3x1', 4200), ('HYP_G3_74_79', 2816), ('PI', 256), ('NOR3x1', 45)]
creating networkx graph with  140536  nodes
created networkx graph with  140536  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1055.538673400879
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1079.6707634925842
loadDataAndPreprocess done. time esclaped:  1079.670878648758
current iCellArea= 17609.782320005976
>>> choose the cluster HYP_G3_74_79!

dealing with pattern# HYP_G4_84_86 with 7230 clusters ( size = 2 )
dealing with pattern# HYP_G4_1_8 with 7062 clusters ( size = 2 )
dealing with pattern# HYP_G4_0_501 with 6141 clusters ( size = 3 )
>>> : Synthesis pattern# HYP_G4_0_501 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 47
[i] area: 17389.711868293583, gates: 140188, depth: 10748
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G4_0_501.lib; read_verilog /tmp/2CETCUR7WC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G4_0_501.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2CETCUR7WC.v
Parsing Verilog input from `/tmp/2CETCUR7WC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f96d797a9b
CPU: user 13.68s system 0.84s, MEM: 1197.38 MB total, 1177.09 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 140188, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 28836), ('AOI21x1', 17288), ('OAI21x1', 13000), ('HYP_G2_11_15', 12375), ('HYP_G4_0_501', 11225), ('INVx1', 11080), ('XNOR2x1', 10203), ('OR2x2', 8699), ('XOR2x1', 7441), ('HYP_G0_3_2242', 5889), ('AND2x2', 5350), ('NOR2x1', 4000), ('HYP_G3_74_79', 2742), ('NAND3x1', 1862), ('PI', 256), ('HYP_G1_2_5', 190), ('NOR3x1', 8)]
creating networkx graph with  140444  nodes
created networkx graph with  140444  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1221.2847108840942
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1244.4349749088287
loadDataAndPreprocess done. time esclaped:  1244.4350628852844
current iCellArea= 17386.73748000241
>>> choose the cluster HYP_G4_0_501!

saveArea= 3927.4875000017346  /  18.42660243891716 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 112.92210225760937, gates: 1081, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//i2c.lib; read_verilog /tmp/T5N97WYT5J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T5N97WYT5J.v
Parsing Verilog input from `/tmp/T5N97WYT5J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e1337188c0
CPU: user 0.09s system 0.00s, MEM: 24.82 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1082, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 168), ('INVx1', 152), ('OAI21x1', 152), ('PI', 147), ('AOI21x1', 145), ('NOR3x1', 144), ('OR2x2', 143), ('NAND3x1', 76), ('NOR2x1', 50), ('AND2x2', 33), ('BUFx2', 14), ('XOR2x1', 2), ('XNOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  1229  nodes
created networkx graph with  1229  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.10905003547668457
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2621324062347412
loadDataAndPreprocess done. time esclaped:  0.262188196182251
originalArea= 112.80546000000044
initial iCellArea= 112.80546000000044
dealing with pattern# I2C_G0_15_60 with 119 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_15_60 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 110.31228014454246, gates: 1069, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G0_15_60.lib; read_verilog /tmp/XKB0L0B094.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G0_15_60.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XKB0L0B094.v
Parsing Verilog input from `/tmp/XKB0L0B094.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 737fb4c6fb
CPU: user 0.09s system 0.00s, MEM: 24.79 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1070, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_15_60', 189), ('OR2x2', 165), ('OAI21x1', 159), ('PI', 147), ('INVx1', 141), ('NAND2x1', 133), ('AOI21x1', 133), ('NOR2x1', 58), ('NOR3x1', 43), ('AND2x2', 30), ('BUFx2', 14), ('XOR2x1', 2), ('XNOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  1217  nodes
created networkx graph with  1217  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.373699188232422
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.516506671905518
loadDataAndPreprocess done. time esclaped:  9.516540288925171
current iCellArea= 110.21021999999988
>>> choose the cluster I2C_G0_15_60!

dealing with pattern# I2C_G1_16_134 with 239 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G1_16_134 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 109.5832799486816, gates: 1047, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G1_16_134.lib; read_verilog /tmp/7MC00HS5DZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G1_16_134.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7MC00HS5DZ.v
Parsing Verilog input from `/tmp/7MC00HS5DZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 772d926144
CPU: user 0.09s system 0.00s, MEM: 24.55 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1048, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 160), ('I2C_G0_15_60', 152), ('PI', 147), ('OR2x2', 146), ('INVx1', 133), ('AOI21x1', 132), ('NAND2x1', 127), ('I2C_G1_16_134', 59), ('NOR2x1', 54), ('NOR3x1', 37), ('AND2x2', 29), ('BUFx2', 14), ('XOR2x1', 3), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  1195  nodes
created networkx graph with  1195  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.544270515441895
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.6811945438385
loadDataAndPreprocess done. time esclaped:  18.681231260299683
current iCellArea= 109.48121999999985
>>> choose the cluster I2C_G1_16_134!

dealing with pattern# I2C_G2_16_133 with 200 clusters ( size = 3 )
dealing with pattern# I2C_G2_16_75_133 with 81 clusters ( size = 4 )
>>> : Synthesis pattern# I2C_G2_16_75_133 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 95.25114113464952, gates: 1108, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G2_16_75_133.lib; read_verilog /tmp/8KV5KC7PKO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G2_16_75_133.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8KV5KC7PKO.v
Parsing Verilog input from `/tmp/8KV5KC7PKO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c0efda4d53
CPU: user 0.10s system 0.00s, MEM: 25.14 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1109, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_16_75_133', 372), ('INVx1', 215), ('PI', 147), ('AOI21x1', 146), ('OAI21x1', 90), ('NAND2x1', 81), ('NOR2x1', 62), ('OR2x2', 61), ('AND2x2', 54), ('BUFx2', 14), ('I2C_G0_15_60', 8), ('XOR2x1', 3), ('TIEHIx1', 1), ('I2C_G1_16_134', 1), ('XNOR2x1', 1)]
creating networkx graph with  1256  nodes
created networkx graph with  1256  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.453253507614136
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.569719552993774
loadDataAndPreprocess done. time esclaped:  27.56975030899048
current iCellArea= 95.11991999999957
>>> choose the cluster I2C_G2_16_75_133!

dealing with pattern# I2C_G3_18_35 with 77 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_18_35 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# I2C_G3_22_35 with 47 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_22_35 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 94.98870082572103, gates: 1078, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G3_22_35.lib; read_verilog /tmp/XQF02NW0BH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G3_22_35.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XQF02NW0BH.v
Parsing Verilog input from `/tmp/XQF02NW0BH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 588b9159b5
CPU: user 0.08s system 0.02s, MEM: 24.91 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1079, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_16_75_133', 374), ('INVx1', 189), ('PI', 147), ('AOI21x1', 109), ('OAI21x1', 87), ('NAND2x1', 80), ('OR2x2', 66), ('NOR2x1', 56), ('AND2x2', 49), ('I2C_G3_22_35', 40), ('BUFx2', 14), ('I2C_G0_15_60', 9), ('XOR2x1', 3), ('TIEHIx1', 1), ('I2C_G1_16_134', 1), ('XNOR2x1', 1)]
creating networkx graph with  1226  nodes
created networkx graph with  1226  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.57450342178345
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.68581199645996
loadDataAndPreprocess done. time esclaped:  36.685869216918945
current iCellArea= 94.85747999999951
>>> choose the cluster I2C_G3_22_35!

dealing with pattern# I2C_G4_22_25 with 45 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G4_22_25 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 94.82832079008222, gates: 1071, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G4_22_25.lib; read_verilog /tmp/OST6WB79SF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G4_22_25.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OST6WB79SF.v
Parsing Verilog input from `/tmp/OST6WB79SF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7350553371
CPU: user 0.09s system 0.01s, MEM: 24.91 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1072, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_16_75_133', 375), ('INVx1', 181), ('PI', 147), ('AOI21x1', 109), ('NAND2x1', 81), ('OAI21x1', 75), ('OR2x2', 65), ('NOR2x1', 58), ('AND2x2', 48), ('I2C_G3_22_35', 39), ('BUFx2', 14), ('I2C_G4_22_25', 13), ('I2C_G0_15_60', 9), ('XOR2x1', 3), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  1219  nodes
created networkx graph with  1219  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  45.29383707046509
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  45.39365363121033
loadDataAndPreprocess done. time esclaped:  45.393683195114136
current iCellArea= 94.69709999999952
>>> choose the cluster I2C_G4_22_25!

saveArea= 18.108360000000914  /  16.05273361768202 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 19.68300039321184, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//int2float.lib; read_verilog /tmp/LKFLNE8JDT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LKFLNE8JDT.v
Parsing Verilog input from `/tmp/LKFLNE8JDT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1a1f3d86ac
CPU: user 0.03s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 42% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 40), ('NAND2x1', 35), ('AOI21x1', 29), ('INVx1', 22), ('NAND3x1', 18), ('NOR3x1', 18), ('OR2x2', 12), ('PI', 11), ('AND2x2', 4), ('NOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02487969398498535
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.04741191864013672
loadDataAndPreprocess done. time esclaped:  0.04743313789367676
originalArea= 19.682999999999993
initial iCellArea= 19.682999999999993
dealing with pattern# INT2FLOAT_G0_1_124 with 20 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_1_124 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 19.53720036521554, gates: 178, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G0_1_124.lib; read_verilog /tmp/KBSKI9256C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G0_1_124.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KBSKI9256C.v
Parsing Verilog input from `/tmp/KBSKI9256C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 54de9ac57d
CPU: user 0.03s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 41% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 178, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 37), ('NAND2x1', 34), ('AOI21x1', 28), ('INVx1', 19), ('NOR3x1', 18), ('NAND3x1', 17), ('OR2x2', 13), ('PI', 11), ('INT2FLOAT_G0_1_124', 6), ('NOR2x1', 3), ('AND2x2', 2), ('XOR2x1', 1)]
creating networkx graph with  189  nodes
created networkx graph with  189  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7179689407348633
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.738889217376709
loadDataAndPreprocess done. time esclaped:  0.7389106750488281
current iCellArea= 19.537199999999995
>>> choose the cluster INT2FLOAT_G0_1_124!

dealing with pattern# INT2FLOAT_G1_0_49 with 18 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_0_49 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 18.96857998147607, gates: 173, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G1_0_49.lib; read_verilog /tmp/ENUXXIQS14.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G1_0_49.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ENUXXIQS14.v
Parsing Verilog input from `/tmp/ENUXXIQS14.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 79ad823abb
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 40% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 173, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 39), ('INT2FLOAT_G1_0_49', 35), ('AOI21x1', 27), ('NAND2x1', 24), ('INVx1', 15), ('OR2x2', 15), ('PI', 11), ('AND2x2', 6), ('INT2FLOAT_G0_1_124', 5), ('NOR3x1', 3), ('NOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  184  nodes
created networkx graph with  184  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.5853612422943115
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.6028790473937988
loadDataAndPreprocess done. time esclaped:  1.6029002666473389
current iCellArea= 18.968580000000006
>>> choose the cluster INT2FLOAT_G1_0_49!

dealing with pattern# INT2FLOAT_G2_1_63 with 22 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_1_3 with 19 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G2_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 18.939419955015182, gates: 172, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_1_3.lib; read_verilog /tmp/V3D5Z4BIPD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_1_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V3D5Z4BIPD.v
Parsing Verilog input from `/tmp/V3D5Z4BIPD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f56df08d28
CPU: user 0.03s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 172, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 40), ('INT2FLOAT_G1_0_49', 30), ('AOI21x1', 26), ('NAND2x1', 23), ('INVx1', 16), ('OR2x2', 11), ('PI', 11), ('INT2FLOAT_G2_1_3', 8), ('AND2x2', 7), ('INT2FLOAT_G0_1_124', 5), ('NOR2x1', 3), ('NOR3x1', 2), ('XOR2x1', 1)]
creating networkx graph with  183  nodes
created networkx graph with  183  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.467318534851074
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.4833362102508545
loadDataAndPreprocess done. time esclaped:  2.4833579063415527
current iCellArea= 18.93942000000001
>>> choose the cluster INT2FLOAT_G2_1_3!

dealing with pattern# INT2FLOAT_G3_0_65 with 22 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_38 with 16 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G3_0_35 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_0_35 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G3_0_50 with 9 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_0_50 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G3_1_12 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_1_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 18.837359957396984, gates: 170, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_1_12.lib; read_verilog /tmp/ERENX9TIV3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_1_12.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ERENX9TIV3.v
Parsing Verilog input from `/tmp/ERENX9TIV3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ce2c77dd62
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 50% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 170, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 35), ('AOI21x1', 31), ('INT2FLOAT_G1_0_49', 30), ('NAND2x1', 21), ('INVx1', 16), ('PI', 11), ('OR2x2', 10), ('AND2x2', 8), ('INT2FLOAT_G2_1_3', 8), ('INT2FLOAT_G0_1_124', 5), ('NOR3x1', 3), ('NOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  181  nodes
created networkx graph with  181  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.258297681808472
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.274637460708618
loadDataAndPreprocess done. time esclaped:  4.274662494659424
current iCellArea= 18.837360000000007
>>> choose the cluster INT2FLOAT_G3_1_12!

dealing with pattern# INT2FLOAT_G4_1_63 with 19 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_1_3 with 15 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_1_48 with 14 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_4_83 with 8 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_10_64 with 6 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_10_38 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G4_10_38 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 18.866519924253225, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G4_10_38.lib; read_verilog /tmp/SQQNQ7XYDQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G4_10_38.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SQQNQ7XYDQ.v
Parsing Verilog input from `/tmp/SQQNQ7XYDQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9dee11335f
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_verilog (0 sec), 40% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 33), ('INT2FLOAT_G1_0_49', 30), ('AOI21x1', 29), ('NAND2x1', 21), ('INVx1', 15), ('PI', 11), ('INT2FLOAT_G2_1_3', 9), ('AND2x2', 8), ('OR2x2', 8), ('INT2FLOAT_G0_1_124', 7), ('NOR2x1', 4), ('NOR3x1', 2), ('INT2FLOAT_G4_10_38', 2), ('XOR2x1', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.216270446777344
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.231838226318359
loadDataAndPreprocess done. time esclaped:  5.231865167617798
current iCellArea= 18.866520000000012
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G4_1_4_166 with 5 clusters ( size = 4 )
>>> : Synthesis pattern# INT2FLOAT_G4_1_4_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 16.446240186691284, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G4_1_4_166.lib; read_verilog /tmp/P5OH14W24B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G4_1_4_166.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P5OH14W24B.v
Parsing Verilog input from `/tmp/P5OH14W24B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6ecc464c6d
CPU: user 0.02s system 0.01s, MEM: 17.11 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 40% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G4_1_4_166', 57), ('AOI21x1', 32), ('INVx1', 24), ('OAI21x1', 23), ('NAND2x1', 14), ('PI', 11), ('OR2x2', 8), ('INT2FLOAT_G0_1_124', 6), ('NOR2x1', 6), ('AND2x2', 4), ('XNOR2x1', 1), ('INT2FLOAT_G1_0_49', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.887314558029175
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.919619560241699
loadDataAndPreprocess done. time esclaped:  5.91965389251709
current iCellArea= 16.358759999999982
>>> choose the cluster INT2FLOAT_G4_1_4_166!

saveArea= 3.3242400000000103  /  16.888888888888946 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2588.8248470798135, gates: 22168, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//log2.lib; read_verilog /tmp/TTPPQPAP0H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TTPPQPAP0H.v
Parsing Verilog input from `/tmp/TTPPQPAP0H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b26eb0e094
CPU: user 1.83s system 0.09s, MEM: 198.64 MB total, 191.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 22168, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3162), ('AOI21x1', 3009), ('XNOR2x1', 2921), ('INVx1', 2648), ('OR2x2', 2418), ('NAND2x1', 2283), ('NOR3x1', 1800), ('NAND3x1', 1690), ('XOR2x1', 863), ('AND2x2', 757), ('NOR2x1', 617), ('PI', 32)]
creating networkx graph with  22200  nodes
created networkx graph with  22200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.600449800491333
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.59631323814392
loadDataAndPreprocess done. time esclaped:  18.596380949020386
originalArea= 2588.824800000162
initial iCellArea= 2588.824800000162
dealing with pattern# LOG2_G0_18_3361 with 2372 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_18_3361 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G0_0_8115 with 2164 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_0_8115 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2485.3359713852406, gates: 21341, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G0_0_8115.lib; read_verilog /tmp/LBNPK8NNV7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G0_0_8115.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LBNPK8NNV7.v
Parsing Verilog input from `/tmp/LBNPK8NNV7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7f25a3703c
CPU: user 1.73s system 0.08s, MEM: 192.63 MB total, 185.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21341, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3129), ('LOG2_G0_0_8115', 3087), ('XNOR2x1', 3033), ('OAI21x1', 2943), ('INVx1', 2548), ('NAND2x1', 2268), ('OR2x2', 1606), ('XOR2x1', 855), ('NOR2x1', 800), ('AND2x2', 624), ('NAND3x1', 417), ('PI', 32), ('NOR3x1', 31)]
creating networkx graph with  21373  nodes
created networkx graph with  21373  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  44.15136671066284
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.272852420806885
loadDataAndPreprocess done. time esclaped:  51.272908210754395
current iCellArea= 2485.3359600000786
>>> choose the cluster LOG2_G0_0_8115!

dealing with pattern# LOG2_G1_0_13836 with 3463 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G1_0_13836 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2432.789659637958, gates: 21250, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G1_0_13836.lib; read_verilog /tmp/MC1MQP2EKK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G1_0_13836.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MC1MQP2EKK.v
Parsing Verilog input from `/tmp/MC1MQP2EKK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a06aea25e3
CPU: user 1.71s system 0.09s, MEM: 192.38 MB total, 184.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21250, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G1_0_13836', 3436), ('AOI21x1', 3069), ('XNOR2x1', 3000), ('OAI21x1', 2937), ('INVx1', 2633), ('NAND2x1', 2075), ('OR2x2', 1486), ('XOR2x1', 884), ('AND2x2', 698), ('NOR2x1', 690), ('NAND3x1', 261), ('LOG2_G0_0_8115', 77), ('PI', 32), ('NOR3x1', 4)]
creating networkx graph with  21282  nodes
created networkx graph with  21282  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  75.0295979976654
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  81.80660319328308
loadDataAndPreprocess done. time esclaped:  81.80666422843933
current iCellArea= 2432.789640000164
>>> choose the cluster LOG2_G1_0_13836!

dealing with pattern# LOG2_G2_0_9844 with 2416 clusters ( size = 2 )
dealing with pattern# LOG2_G2_21_17303 with 2007 clusters ( size = 4 )
>>> : Synthesis pattern# LOG2_G2_21_17303 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2260.249949887395, gates: 21013, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G2_21_17303.lib; read_verilog /tmp/17NNJZACIL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G2_21_17303.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/17NNJZACIL.v
Parsing Verilog input from `/tmp/17NNJZACIL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1f38c8882b
CPU: user 1.68s system 0.10s, MEM: 191.53 MB total, 183.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21013, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G2_21_17303', 3950), ('XNOR2x1', 3026), ('AOI21x1', 2991), ('OAI21x1', 2802), ('INVx1', 2272), ('NAND2x1', 1698), ('OR2x2', 1469), ('AND2x2', 1126), ('XOR2x1', 814), ('NOR2x1', 613), ('NAND3x1', 157), ('LOG2_G0_0_8115', 46), ('LOG2_G1_0_13836', 39), ('PI', 32), ('NOR3x1', 10)]
creating networkx graph with  21045  nodes
created networkx graph with  21045  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  105.4860782623291
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  111.97958421707153
loadDataAndPreprocess done. time esclaped:  111.97964334487915
current iCellArea= 2260.2499200000266
>>> choose the cluster LOG2_G2_21_17303!

dealing with pattern# LOG2_G3_0_9556 with 2284 clusters ( size = 2 )
dealing with pattern# LOG2_G3_2104_2105 with 1557 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_2104_2105 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2146.598838455975, gates: 19257, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G3_2104_2105.lib; read_verilog /tmp/7YBA2RN3QK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G3_2104_2105.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7YBA2RN3QK.v
Parsing Verilog input from `/tmp/7YBA2RN3QK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 04376338eb
CPU: user 1.63s system 0.07s, MEM: 180.11 MB total, 171.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19257, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G2_21_17303', 3763), ('OAI21x1', 2941), ('AOI21x1', 2883), ('INVx1', 2040), ('NAND2x1', 1689), ('XNOR2x1', 1428), ('LOG2_G3_2104_2105', 1333), ('AND2x2', 1239), ('OR2x2', 1063), ('NOR2x1', 563), ('NAND3x1', 128), ('XOR2x1', 118), ('LOG2_G1_0_13836', 33), ('LOG2_G0_0_8115', 32), ('PI', 32), ('NOR3x1', 4)]
creating networkx graph with  19289  nodes
created networkx graph with  19289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  133.4688720703125
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  138.54164385795593
loadDataAndPreprocess done. time esclaped:  138.54169416427612
current iCellArea= 2146.5988199998587
>>> choose the cluster LOG2_G3_2104_2105!

dealing with pattern# LOG2_G4_2_13503 with 2109 clusters ( size = 2 )
dealing with pattern# LOG2_G4_22_8690 with 1499 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_22_8690 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2049.6418351233006, gates: 18164, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G4_22_8690.lib; read_verilog /tmp/MH3ZO3W5V5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G4_22_8690.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MH3ZO3W5V5.v
Parsing Verilog input from `/tmp/MH3ZO3W5V5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 16df32cb7c
CPU: user 1.48s system 0.07s, MEM: 171.92 MB total, 163.42 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18164, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G2_21_17303', 3669), ('AOI21x1', 2677), ('OAI21x1', 2484), ('INVx1', 1680), ('NAND2x1', 1501), ('LOG2_G3_2104_2105', 1315), ('XNOR2x1', 1302), ('AND2x2', 1158), ('OR2x2', 1147), ('NOR2x1', 489), ('LOG2_G4_22_8690', 460), ('XOR2x1', 93), ('NAND3x1', 74), ('LOG2_G0_0_8115', 60), ('LOG2_G1_0_13836', 51), ('PI', 32), ('NOR3x1', 4)]
creating networkx graph with  18196  nodes
created networkx graph with  18196  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  155.6247034072876
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  158.52680373191833
loadDataAndPreprocess done. time esclaped:  158.5268623828888
current iCellArea= 2049.6418199997647
>>> choose the cluster LOG2_G4_22_8690!

saveArea= 539.1829800003975  /  20.827325974332588 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 258.4888242818415, gates: 2744, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//max.lib; read_verilog /tmp/WHG2SK4YW4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//max.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WHG2SK4YW4.v
Parsing Verilog input from `/tmp/WHG2SK4YW4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 08c01b3f5b
CPU: user 0.19s system 0.01s, MEM: 38.31 MB total, 32.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2744, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 661), ('OAI21x1', 519), ('AOI21x1', 515), ('PI', 512), ('NAND2x1', 398), ('NAND3x1', 170), ('OR2x2', 156), ('AND2x2', 131), ('NOR2x1', 128), ('NOR3x1', 66)]
creating networkx graph with  3256  nodes
created networkx graph with  3256  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.22484230995178223
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6088738441467285
loadDataAndPreprocess done. time esclaped:  0.6089222431182861
originalArea= 258.48881999999804
initial iCellArea= 258.48881999999804
dealing with pattern# MAX_G0_0_663 with 287 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_0_663 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 231.38460307568312, gates: 2437, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G0_0_663.lib; read_verilog /tmp/6ZK5UGF33O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G0_0_663.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6ZK5UGF33O.v
Parsing Verilog input from `/tmp/6ZK5UGF33O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cd0ca8f61d
CPU: user 0.16s system 0.02s, MEM: 35.98 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2437, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 512), ('INVx1', 500), ('OAI21x1', 426), ('NAND2x1', 423), ('AOI21x1', 368), ('AND2x2', 223), ('MAX_G0_0_663', 140), ('OR2x2', 111), ('NAND3x1', 107), ('NOR2x1', 98), ('NOR3x1', 41)]
creating networkx graph with  2949  nodes
created networkx graph with  2949  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.5539844036102295
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.84009051322937
loadDataAndPreprocess done. time esclaped:  2.8401401042938232
current iCellArea= 231.38459999999804
>>> choose the cluster MAX_G0_0_663!

dealing with pattern# MAX_G1_0_564 with 262 clusters ( size = 2 )
dealing with pattern# MAX_G1_2_561 with 169 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_561 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 229.53294309973717, gates: 2396, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G1_2_561.lib; read_verilog /tmp/E4UME8IT1T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G1_2_561.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E4UME8IT1T.v
Parsing Verilog input from `/tmp/E4UME8IT1T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b1aa21e3a6
CPU: user 0.16s system 0.03s, MEM: 35.76 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2396, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 512), ('INVx1', 492), ('OAI21x1', 426), ('NAND2x1', 411), ('AOI21x1', 363), ('AND2x2', 187), ('NAND3x1', 125), ('OR2x2', 107), ('NOR2x1', 99), ('MAX_G0_0_663', 75), ('MAX_G1_2_561', 70), ('NOR3x1', 41)]
creating networkx graph with  2908  nodes
created networkx graph with  2908  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  106.50126504898071
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  106.79627776145935
loadDataAndPreprocess done. time esclaped:  106.79632186889648
current iCellArea= 229.53293999999818
>>> choose the cluster MAX_G1_2_561!

dealing with pattern# MAX_G2_0_545 with 280 clusters ( size = 2 )
dealing with pattern# MAX_G2_2_543 with 169 clusters ( size = 2 )
dealing with pattern# MAX_G2_1096_1097 with 163 clusters ( size = 2 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[261858] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# MAX_G2_1096_1097 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 205.97166002169251, gates: 2026, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_1096_1097.lib; read_verilog /tmp/HJ2O81Q78Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_1096_1097.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HJ2O81Q78Z.v
Parsing Verilog input from `/tmp/HJ2O81Q78Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9315012cbe
CPU: user 0.14s system 0.02s, MEM: 32.84 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2026, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 513), ('PI', 512), ('MAX_G2_1096_1097', 382), ('OAI21x1', 256), ('NAND2x1', 182), ('AOI21x1', 182), ('OR2x2', 140), ('NAND3x1', 109), ('MAX_G0_0_663', 71), ('AND2x2', 61), ('NOR3x1', 45), ('NOR2x1', 44), ('MAX_G1_2_561', 41)]
creating networkx graph with  2538  nodes
created networkx graph with  2538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2185.8412761688232
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2186.009878396988
loadDataAndPreprocess done. time esclaped:  2186.009928226471
current iCellArea= 205.9716600000027
>>> choose the cluster MAX_G2_1096_1097!

dealing with pattern# MAX_G3_1_545 with 180 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G3_1_545 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 205.97166002169251, gates: 2026, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G3_1_545.lib; read_verilog /tmp/JSA397RPG1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G3_1_545.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JSA397RPG1.v
Parsing Verilog input from `/tmp/JSA397RPG1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 15353c3518
CPU: user 0.16s system 0.01s, MEM: 32.84 MB total, 26.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2026, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 513), ('PI', 512), ('MAX_G2_1096_1097', 382), ('OAI21x1', 256), ('NAND2x1', 182), ('AOI21x1', 182), ('OR2x2', 140), ('NAND3x1', 109), ('MAX_G0_0_663', 71), ('AND2x2', 61), ('NOR3x1', 45), ('NOR2x1', 44), ('MAX_G1_2_561', 41)]
creating networkx graph with  2538  nodes
created networkx graph with  2538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2187.482434988022
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2187.6653311252594
loadDataAndPreprocess done. time esclaped:  2187.665400505066
current iCellArea= 205.9716600000027
>>> area increased after remapping!

dealing with pattern# MAX_G3_0_539 with 123 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G3_0_539 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MAX_G3_220_1466 with 112 clusters ( size = 3 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[265869] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# MAX_G3_220_1466 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MAX_G3_0_544 with 104 clusters ( size = 2 )
dealing with pattern# MAX_G3_1_525 with 95 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G3_1_525 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 205.8258601911366, gates: 2056, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G3_1_525.lib; read_verilog /tmp/AY7XKAIYJF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G3_1_525.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AY7XKAIYJF.v
Parsing Verilog input from `/tmp/AY7XKAIYJF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 940d60003e
CPU: user 0.19s system 0.01s, MEM: 33.16 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2056, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 537), ('PI', 512), ('MAX_G2_1096_1097', 382), ('AOI21x1', 252), ('OAI21x1', 249), ('NAND2x1', 189), ('OR2x2', 123), ('NAND3x1', 82), ('NOR2x1', 66), ('NOR3x1', 62), ('AND2x2', 58), ('MAX_G0_0_663', 30), ('MAX_G3_1_525', 13), ('MAX_G1_2_561', 13)]
creating networkx graph with  2568  nodes
created networkx graph with  2568  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4342.304951906204
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4342.524522781372
loadDataAndPreprocess done. time esclaped:  4342.524602651596
current iCellArea= 205.82586000000285
>>> choose the cluster MAX_G3_1_525!

dealing with pattern# MAX_G4_1_558 with 187 clusters ( size = 3 )
dealing with pattern# MAX_G4_0_552 with 168 clusters ( size = 2 )
dealing with pattern# MAX_G4_0_557 with 118 clusters ( size = 2 )
dealing with pattern# MAX_G4_2_3 with 114 clusters ( size = 2 )
dealing with pattern# MAX_G4_202_1519 with 101 clusters ( size = 3 )
dealing with pattern# MAX_G4_16_17 with 71 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_16_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 206.37989987432957, gates: 2040, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G4_16_17.lib; read_verilog /tmp/2R1C4UCTFH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G4_16_17.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2R1C4UCTFH.v
Parsing Verilog input from `/tmp/2R1C4UCTFH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2a6768d182
CPU: user 0.19s system 0.01s, MEM: 32.93 MB total, 26.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2040, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 522), ('PI', 512), ('MAX_G2_1096_1097', 382), ('OAI21x1', 251), ('AOI21x1', 206), ('NAND2x1', 196), ('OR2x2', 135), ('NAND3x1', 81), ('NOR3x1', 63), ('NOR2x1', 54), ('AND2x2', 48), ('MAX_G4_16_17', 41), ('MAX_G0_0_663', 31), ('MAX_G1_2_561', 16), ('MAX_G3_1_525', 14)]
creating networkx graph with  2552  nodes
created networkx graph with  2552  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4344.420905590057
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4344.630268573761
loadDataAndPreprocess done. time esclaped:  4344.630341053009
current iCellArea= 206.37990000000298
>>> area increased after remapping!

dealing with pattern# MAX_G4_1158_1159 with 68 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G4_1158_1159 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MAX_G4_13_1181_1182 with 62 clusters ( size = 4 )
dealing with pattern# MAX_G4_6_7 with 52 clusters ( size = 2 )
dealing with pattern# MAX_G4_25_28 with 48 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_25_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 204.60113912448287, gates: 2064, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G4_25_28.lib; read_verilog /tmp/JA9HR2YCE7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G4_25_28.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JA9HR2YCE7.v
Parsing Verilog input from `/tmp/JA9HR2YCE7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2aac462d67
CPU: user 0.18s system 0.02s, MEM: 33.19 MB total, 26.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2064, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 555), ('PI', 512), ('MAX_G2_1096_1097', 382), ('OAI21x1', 248), ('AOI21x1', 237), ('NAND2x1', 199), ('OR2x2', 117), ('MAX_G4_25_28', 86), ('AND2x2', 58), ('NOR2x1', 56), ('MAX_G0_0_663', 46), ('NOR3x1', 34), ('MAX_G1_2_561', 23), ('NAND3x1', 18), ('MAX_G3_1_525', 5)]
creating networkx graph with  2576  nodes
created networkx graph with  2576  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4347.021875619888
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4347.2405796051025
loadDataAndPreprocess done. time esclaped:  4347.2406578063965
current iCellArea= 204.60114000000235
>>> choose the cluster MAX_G4_25_28!

saveArea= 53.8876799999957  /  20.847199503636602 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 3609.439436096698, gates: 35661, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/XRFE7IEFFT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XRFE7IEFFT.v
Parsing Verilog input from `/tmp/XRFE7IEFFT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1e02e5e2a6
CPU: user 3.30s system 0.14s, MEM: 317.17 MB total, 307.38 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 35663, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 9110), ('AOI21x1', 6504), ('NAND2x1', 5368), ('OR2x2', 5068), ('INVx1', 4067), ('NAND3x1', 1327), ('NOR2x1', 1283), ('NOR3x1', 1209), ('PI', 1204), ('AND2x2', 1158), ('BUFx2', 233), ('XNOR2x1', 182), ('XOR2x1', 153), ('TIEHIx1', 1)]
creating networkx graph with  36867  nodes
created networkx graph with  36867  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.5098161697387695
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.47162437438965
loadDataAndPreprocess done. time esclaped:  18.471731662750244
originalArea= 3607.9522200015904
initial iCellArea= 3607.9522200015904
dealing with pattern# MEM_CTRL_G0_155_1054 with 4351 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_155_1054 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3601.901571575552, gates: 34717, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G0_155_1054.lib; read_verilog /tmp/FMUF4FNUVX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G0_155_1054.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FMUF4FNUVX.v
Parsing Verilog input from `/tmp/FMUF4FNUVX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3133ac4c58
CPU: user 3.27s system 0.24s, MEM: 312.18 MB total, 302.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34719, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 7758), ('AOI21x1', 6291), ('NAND2x1', 5417), ('OR2x2', 5045), ('INVx1', 3085), ('NAND3x1', 1542), ('MEM_CTRL_G0_155_1054', 1409), ('NOR2x1', 1253), ('NOR3x1', 1216), ('PI', 1204), ('AND2x2', 1135), ('BUFx2', 233), ('XNOR2x1', 181), ('XOR2x1', 153), ('TIEHIx1', 1)]
creating networkx graph with  35923  nodes
created networkx graph with  35923  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  53.534130811691284
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  67.0643424987793
loadDataAndPreprocess done. time esclaped:  67.0644314289093
current iCellArea= 3600.414360001544
>>> choose the cluster MEM_CTRL_G0_155_1054!

dealing with pattern# MEM_CTRL_G1_154_1138 with 3033 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G1_154_1050 with 2447 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_154_1050 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G1_154_243 with 2415 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_154_243 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3600.2540309280157, gates: 34639, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G1_154_243.lib; read_verilog /tmp/HQ9U7E23KL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G1_154_243.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HQ9U7E23KL.v
Parsing Verilog input from `/tmp/HQ9U7E23KL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e0a90f0e29
CPU: user 3.09s system 0.10s, MEM: 311.66 MB total, 301.57 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34641, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 7806), ('AOI21x1', 6261), ('NAND2x1', 5347), ('OR2x2', 4988), ('INVx1', 2970), ('NAND3x1', 1524), ('MEM_CTRL_G0_155_1054', 1351), ('NOR2x1', 1248), ('NOR3x1', 1219), ('PI', 1204), ('AND2x2', 1147), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 212), ('XNOR2x1', 180), ('XOR2x1', 154), ('TIEHIx1', 1)]
creating networkx graph with  35845  nodes
created networkx graph with  35845  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  98.52100849151611
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  113.9954662322998
loadDataAndPreprocess done. time esclaped:  113.99557590484619
current iCellArea= 3598.6064400015384
>>> choose the cluster MEM_CTRL_G1_154_243!

dealing with pattern# MEM_CTRL_G2_154_1126 with 3095 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_154_243 with 2404 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_154_1041 with 2401 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_154_2457 with 2251 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_246_346 with 1712 clusters ( size = 2 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[266948] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# MEM_CTRL_G2_246_346 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3210.384774748236, gates: 28951, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G2_246_346.lib; read_verilog /tmp/1DU3AF0SEP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G2_246_346.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1DU3AF0SEP.v
Parsing Verilog input from `/tmp/1DU3AF0SEP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5fc58413ff
CPU: user 2.67s system 0.13s, MEM: 262.92 MB total, 256.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28953, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G2_246_346', 6576), ('OAI21x1', 4406), ('AOI21x1', 3894), ('INVx1', 3147), ('OR2x2', 3133), ('NAND2x1', 3048), ('PI', 1204), ('NOR3x1', 881), ('MEM_CTRL_G0_155_1054', 851), ('NAND3x1', 813), ('AND2x2', 724), ('NOR2x1', 698), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 215), ('XNOR2x1', 178), ('XOR2x1', 155), ('TIEHIx1', 1)]
creating networkx graph with  30157  nodes
created networkx graph with  30157  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2423.634210586548
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2431.0326809883118
loadDataAndPreprocess done. time esclaped:  2431.0327484607697
current iCellArea= 3210.238980000257
>>> choose the cluster MEM_CTRL_G2_246_346!

dealing with pattern# MEM_CTRL_G3_154_21874 with 3324 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_154_21874 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G3_154_3462 with 1801 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_6123 with 1782 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_164_9503 with 1700 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_164_9503 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3211.478274874389, gates: 28911, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G3_164_9503.lib; read_verilog /tmp/CWFL9YR87Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G3_164_9503.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CWFL9YR87Y.v
Parsing Verilog input from `/tmp/CWFL9YR87Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d92ddc367d
CPU: user 2.76s system 0.13s, MEM: 262.58 MB total, 255.61 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28913, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G2_246_346', 6509), ('OAI21x1', 4420), ('AOI21x1', 3870), ('OR2x2', 3119), ('INVx1', 3110), ('NAND2x1', 3063), ('PI', 1204), ('NOR3x1', 875), ('MEM_CTRL_G0_155_1054', 856), ('NAND3x1', 805), ('AND2x2', 724), ('NOR2x1', 695), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 223), ('XNOR2x1', 178), ('XOR2x1', 155), ('MEM_CTRL_G3_164_9503', 77), ('TIEHIx1', 1)]
creating networkx graph with  30117  nodes
created networkx graph with  30117  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2460.8504073619843
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2468.1119859218597
loadDataAndPreprocess done. time esclaped:  2468.1120438575745
current iCellArea= 3211.33248000026
>>> area increased after remapping!

dealing with pattern# MEM_CTRL_G3_154_245 with 1324 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_901 with 1252 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_163_20725 with 1094 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_163_20725 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G3_155_303 with 1093 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G3_155_303 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3209.947373047471, gates: 28810, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G3_155_303.lib; read_verilog /tmp/D7N57EU8V1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G3_155_303.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D7N57EU8V1.v
Parsing Verilog input from `/tmp/D7N57EU8V1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9d3e37bed0
CPU: user 2.78s system 0.11s, MEM: 261.98 MB total, 255.43 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28812, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G2_246_346', 6540), ('OAI21x1', 4394), ('AOI21x1', 3697), ('OR2x2', 3172), ('NAND2x1', 3041), ('INVx1', 3010), ('PI', 1204), ('NOR3x1', 878), ('MEM_CTRL_G0_155_1054', 834), ('NAND3x1', 807), ('AND2x2', 699), ('NOR2x1', 687), ('MEM_CTRL_G3_155_303', 264), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 222), ('XNOR2x1', 178), ('XOR2x1', 155), ('TIEHIx1', 1)]
creating networkx graph with  30016  nodes
created networkx graph with  30016  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2484.357552051544
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2493.3294973373413
loadDataAndPreprocess done. time esclaped:  2493.329567670822
current iCellArea= 3209.801580000213
>>> choose the cluster MEM_CTRL_G3_155_303!

dealing with pattern# MEM_CTRL_G4_154_21779 with 3334 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_154_6101 with 1784 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_164_9450 with 1730 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_154_3450 with 1680 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_245 with 1317 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_898 with 1261 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_163_20644 with 1092 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_156_940 with 1017 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G4_156_940 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3046.0681676380336, gates: 29641, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G4_156_940.lib; read_verilog /tmp/O0NGCH12A3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G4_156_940.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O0NGCH12A3.v
Parsing Verilog input from `/tmp/O0NGCH12A3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a58f6e314f
CPU: user 2.55s system 0.12s, MEM: 269.34 MB total, 262.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29643, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G2_246_346', 6330), ('MEM_CTRL_G4_156_940', 5165), ('INVx1', 4066), ('AOI21x1', 3208), ('OAI21x1', 2807), ('NAND2x1', 2307), ('OR2x2', 1440), ('AND2x2', 1272), ('NOR2x1', 1247), ('PI', 1204), ('MEM_CTRL_G0_155_1054', 669), ('MEM_CTRL_G3_155_303', 284), ('BUFx2', 233), ('XNOR2x1', 169), ('XOR2x1', 163), ('NAND3x1', 161), ('MEM_CTRL_G1_154_243', 118), ('NOR3x1', 3), ('TIEHIx1', 1)]
creating networkx graph with  30847  nodes
created networkx graph with  30847  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2523.000481367111
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2531.9856243133545
loadDataAndPreprocess done. time esclaped:  2531.985696554184
current iCellArea= 3044.989260000419
>>> choose the cluster MEM_CTRL_G4_156_940!

saveArea= 562.9629600011713  /  15.603392885311631 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 2069.38316943869, gates: 17852, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//multiplier.lib; read_verilog /tmp/YMOJ3SMN9C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YMOJ3SMN9C.v
Parsing Verilog input from `/tmp/YMOJ3SMN9C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a246d79f34
CPU: user 1.56s system 0.07s, MEM: 163.00 MB total, 154.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17852, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3669), ('XNOR2x1', 3251), ('AOI21x1', 2998), ('NAND2x1', 2618), ('INVx1', 2371), ('XOR2x1', 1024), ('OR2x2', 573), ('AND2x2', 483), ('NAND3x1', 363), ('NOR2x1', 275), ('NOR3x1', 227), ('PI', 128)]
creating networkx graph with  17980  nodes
created networkx graph with  17980  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.0006844997406006
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.278806686401367
loadDataAndPreprocess done. time esclaped:  8.278886795043945
originalArea= 2069.3831399999253
initial iCellArea= 2069.3831399999253
dealing with pattern# MULTIPLIER_G0_3_128 with 2747 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_3_128 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1948.835725273937, gates: 16420, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G0_3_128.lib; read_verilog /tmp/RDGB7U7YZT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G0_3_128.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RDGB7U7YZT.v
Parsing Verilog input from `/tmp/RDGB7U7YZT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bf5d020eb6
CPU: user 1.47s system 0.05s, MEM: 153.24 MB total, 145.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16420, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 3092), ('OAI21x1', 3033), ('AOI21x1', 2658), ('NAND2x1', 2450), ('INVx1', 1803), ('XOR2x1', 1127), ('OR2x2', 602), ('MULTIPLIER_G0_3_128', 546), ('AND2x2', 415), ('NAND3x1', 339), ('NOR2x1', 250), ('PI', 128), ('NOR3x1', 105)]
creating networkx graph with  16548  nodes
created networkx graph with  16548  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  31.475340366363525
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  34.492127656936646
loadDataAndPreprocess done. time esclaped:  34.4922034740448
current iCellArea= 1948.835699999931
>>> choose the cluster MULTIPLIER_G0_3_128!

dealing with pattern# MULTIPLIER_G1_3_104 with 2252 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G1_22_90 with 1615 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_22_90 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G1_29_32 with 1510 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_29_32 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1837.9985537044704, gates: 15028, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G1_29_32.lib; read_verilog /tmp/X3REQF0VR5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G1_29_32.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X3REQF0VR5.v
Parsing Verilog input from `/tmp/X3REQF0VR5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 094f4de73e
CPU: user 1.31s system 0.04s, MEM: 141.55 MB total, 135.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15028, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3160), ('AOI21x1', 2675), ('NAND2x1', 2214), ('INVx1', 1873), ('XNOR2x1', 1494), ('MULTIPLIER_G1_29_32', 1393), ('OR2x2', 491), ('MULTIPLIER_G0_3_128', 432), ('AND2x2', 425), ('NOR2x1', 326), ('NAND3x1', 307), ('XOR2x1', 143), ('PI', 128), ('NOR3x1', 95)]
creating networkx graph with  15156  nodes
created networkx graph with  15156  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  53.10934519767761
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  56.088210105895996
loadDataAndPreprocess done. time esclaped:  56.08827614784241
current iCellArea= 1837.998539999827
>>> choose the cluster MULTIPLIER_G1_29_32!

dealing with pattern# MULTIPLIER_G2_2_224 with 2257 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G2_23_85 with 1597 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G2_2_222_224 with 691 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G2_2_222_224 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1819.5985929369926, gates: 14708, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G2_2_222_224.lib; read_verilog /tmp/E8TARCBW0K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G2_2_222_224.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E8TARCBW0K.v
Parsing Verilog input from `/tmp/E8TARCBW0K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8bcb774732
CPU: user 1.36s system 0.06s, MEM: 139.57 MB total, 133.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14708, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3186), ('AOI21x1', 2652), ('NAND2x1', 2017), ('INVx1', 1752), ('XNOR2x1', 1481), ('MULTIPLIER_G1_29_32', 1394), ('OR2x2', 459), ('AND2x2', 357), ('NOR2x1', 309), ('MULTIPLIER_G2_2_222_224', 304), ('NAND3x1', 304), ('MULTIPLIER_G0_3_128', 260), ('XOR2x1', 142), ('PI', 128), ('NOR3x1', 91)]
creating networkx graph with  14836  nodes
created networkx graph with  14836  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  71.05961608886719
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  74.53713989257812
loadDataAndPreprocess done. time esclaped:  74.53721928596497
current iCellArea= 1819.5985799998332
>>> choose the cluster MULTIPLIER_G2_2_222_224!

dealing with pattern# MULTIPLIER_G3_2_225 with 2227 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_20_85 with 1627 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_2_223_225 with 691 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G3_6_130 with 679 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G3_6_130 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1799.7989467568696, gates: 13991, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G3_6_130.lib; read_verilog /tmp/39NHYUBG6Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G3_6_130.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/39NHYUBG6Q.v
Parsing Verilog input from `/tmp/39NHYUBG6Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fe5070e762
CPU: user 1.25s system 0.05s, MEM: 135.00 MB total, 129.04 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13991, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3193), ('NAND2x1', 2106), ('AOI21x1', 1815), ('XNOR2x1', 1482), ('MULTIPLIER_G1_29_32', 1386), ('INVx1', 1103), ('MULTIPLIER_G3_6_130', 755), ('OR2x2', 505), ('MULTIPLIER_G2_2_222_224', 327), ('AND2x2', 295), ('NOR2x1', 294), ('NAND3x1', 270), ('MULTIPLIER_G0_3_128', 263), ('XOR2x1', 141), ('PI', 128), ('NOR3x1', 56)]
creating networkx graph with  14119  nodes
created networkx graph with  14119  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  87.66455006599426
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  89.37684154510498
loadDataAndPreprocess done. time esclaped:  89.37689781188965
current iCellArea= 1799.7989399998382
>>> choose the cluster MULTIPLIER_G3_6_130!

dealing with pattern# MULTIPLIER_G4_2_215 with 2241 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_20_64 with 1534 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_2_213_215 with 690 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_15_65 with 637 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_15_8165 with 522 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_15_8165 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G4_80_81 with 329 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_62_63 with 258 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_231_280 with 236 clusters ( size = 2 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[269129] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# MULTIPLIER_G4_231_280 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G4_2_7331 with 220 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G4_2_7331 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1798.2534664720297, gates: 13964, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G4_2_7331.lib; read_verilog /tmp/OKAHSHU03F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G4_2_7331.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OKAHSHU03F.v
Parsing Verilog input from `/tmp/OKAHSHU03F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5ec69a84a7
CPU: user 1.10s system 0.06s, MEM: 134.84 MB total, 128.67 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13964, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3117), ('NAND2x1', 2038), ('AOI21x1', 1846), ('XNOR2x1', 1490), ('MULTIPLIER_G1_29_32', 1360), ('INVx1', 1062), ('MULTIPLIER_G3_6_130', 807), ('OR2x2', 529), ('AND2x2', 311), ('NOR2x1', 298), ('MULTIPLIER_G0_3_128', 294), ('MULTIPLIER_G2_2_222_224', 266), ('NAND3x1', 258), ('XOR2x1', 151), ('PI', 128), ('NOR3x1', 78), ('MULTIPLIER_G4_2_7331', 59)]
creating networkx graph with  14092  nodes
created networkx graph with  14092  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  66120.91084241867
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  66122.3658721447
loadDataAndPreprocess done. time esclaped:  66122.36590385437
current iCellArea= 1798.2534599998373
>>> choose the cluster MULTIPLIER_G4_2_7331!

saveArea= 271.129680000088  /  13.101956556971745 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 110.41434181109071, gates: 1195, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//priority.lib; read_verilog /tmp/3SALE9B7GR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3SALE9B7GR.v
Parsing Verilog input from `/tmp/3SALE9B7GR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 961d38cb5f
CPU: user 0.08s system 0.02s, MEM: 25.40 MB total, 19.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1195, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 297), ('OAI21x1', 217), ('AOI21x1', 190), ('NAND2x1', 167), ('OR2x2', 132), ('PI', 128), ('AND2x2', 78), ('NOR3x1', 58), ('NAND3x1', 38), ('NOR2x1', 18)]
creating networkx graph with  1323  nodes
created networkx graph with  1323  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.10191559791564941
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.3150086402893066
loadDataAndPreprocess done. time esclaped:  1.315047025680542
originalArea= 110.41434000000014
initial iCellArea= 110.41434000000014
dealing with pattern# PRIORITY_G0_0_1194 with 133 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_0_1194 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 109.68534169346094, gates: 1172, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G0_0_1194.lib; read_verilog /tmp/F5IFM4NR1O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G0_0_1194.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F5IFM4NR1O.v
Parsing Verilog input from `/tmp/F5IFM4NR1O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8002ed1250
CPU: user 0.09s system 0.00s, MEM: 25.33 MB total, 19.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1172, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 274), ('OAI21x1', 219), ('AOI21x1', 189), ('NAND2x1', 146), ('PI', 128), ('OR2x2', 127), ('AND2x2', 78), ('NOR3x1', 58), ('NAND3x1', 36), ('PRIORITY_G0_0_1194', 27), ('NOR2x1', 18)]
creating networkx graph with  1300  nodes
created networkx graph with  1300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.3986828327178955
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.5402557849884033
loadDataAndPreprocess done. time esclaped:  2.540280342102051
current iCellArea= 109.6853400000001
>>> choose the cluster PRIORITY_G0_0_1194!

dealing with pattern# PRIORITY_G1_0_1171 with 112 clusters ( size = 2 )
dealing with pattern# PRIORITY_G1_22_23 with 79 clusters ( size = 2 )
dealing with pattern# PRIORITY_G1_678_679 with 77 clusters ( size = 2 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[283403] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# PRIORITY_G1_678_679 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 75.68477958068252, gates: 698, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G1_678_679.lib; read_verilog /tmp/WRPWVMVJ4M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G1_678_679.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WRPWVMVJ4M.v
Parsing Verilog input from `/tmp/WRPWVMVJ4M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ab3d8f23f2
CPU: user 0.07s system 0.00s, MEM: 21.52 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 698, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('PI', 128), ('INVx1', 125), ('OR2x2', 104), ('NAND2x1', 82), ('NOR3x1', 55), ('NOR2x1', 34), ('NAND3x1', 32), ('PRIORITY_G0_0_1194', 23), ('OAI21x1', 10), ('AOI21x1', 6), ('AND2x2', 5)]
creating networkx graph with  826  nodes
created networkx graph with  826  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2244.7858839035034
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2244.825634241104
loadDataAndPreprocess done. time esclaped:  2244.825650691986
current iCellArea= 75.68478000000025
>>> choose the cluster PRIORITY_G1_678_679!

dealing with pattern# PRIORITY_G2_0_697 with 75 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_47_578 with 59 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G2_47_578 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 75.80141869559884, gates: 727, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G2_47_578.lib; read_verilog /tmp/F0CAXIJW0X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G2_47_578.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F0CAXIJW0X.v
Parsing Verilog input from `/tmp/F0CAXIJW0X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 99444e426b
CPU: user 0.06s system 0.00s, MEM: 21.66 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 727, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('INVx1', 163), ('PI', 128), ('NAND2x1', 114), ('PRIORITY_G2_47_578', 86), ('OR2x2', 64), ('NOR2x1', 35), ('PRIORITY_G0_0_1194', 12), ('NOR3x1', 10), ('AOI21x1', 9), ('OAI21x1', 7), ('AND2x2', 5)]
creating networkx graph with  855  nodes
created networkx graph with  855  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2245.591445684433
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2245.6491136550903
loadDataAndPreprocess done. time esclaped:  2245.649130344391
current iCellArea= 75.80141999999972
>>> area increased after remapping!

dealing with pattern# PRIORITY_G2_15_24 with 40 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_323_324 with 32 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_18_20 with 31 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_18_20 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G2_47_58_578 with 29 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_47_58_578 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 74.06639864295721, gates: 686, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G2_47_58_578.lib; read_verilog /tmp/F61NTHOVA7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G2_47_58_578.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F61NTHOVA7.v
Parsing Verilog input from `/tmp/F61NTHOVA7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b731c00b62
CPU: user 0.06s system 0.01s, MEM: 21.41 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 686, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('PI', 128), ('INVx1', 122), ('OR2x2', 102), ('PRIORITY_G2_47_58_578', 88), ('NAND2x1', 73), ('NOR2x1', 35), ('PRIORITY_G0_0_1194', 15), ('OAI21x1', 9), ('NOR3x1', 9), ('AOI21x1', 6), ('AND2x2', 5)]
creating networkx graph with  814  nodes
created networkx graph with  814  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2246.8472621440887
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2246.8805668354034
loadDataAndPreprocess done. time esclaped:  2246.8805825710297
current iCellArea= 74.06639999999982
>>> choose the cluster PRIORITY_G2_47_58_578!

dealing with pattern# PRIORITY_G3_0_684 with 84 clusters ( size = 4 )
>>> : Synthesis pattern# PRIORITY_G3_0_684 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 67.89905908703804, gates: 671, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G3_0_684.lib; read_verilog /tmp/HFX3Q4NLLC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G3_0_684.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HFX3Q4NLLC.v
Parsing Verilog input from `/tmp/HFX3Q4NLLC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5775644a93
CPU: user 0.07s system 0.00s, MEM: 21.36 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 671, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('PI', 128), ('INVx1', 108), ('PRIORITY_G3_0_684', 103), ('OR2x2', 85), ('NAND2x1', 55), ('PRIORITY_G0_0_1194', 41), ('NOR2x1', 39), ('AOI21x1', 7), ('OAI21x1', 6), ('AND2x2', 5)]
creating networkx graph with  799  nodes
created networkx graph with  799  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2247.4276967048645
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2247.450991868973
loadDataAndPreprocess done. time esclaped:  2247.4510068893433
current iCellArea= 67.89905999999998
>>> choose the cluster PRIORITY_G3_0_684!

dealing with pattern# PRIORITY_G4_6_7 with 55 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_12_18 with 51 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_6_14 with 31 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_296_297 with 27 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_3_5 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_3_5 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G4_305_306 with 5 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_305_306 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 67.91363909468055, gates: 668, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_305_306.lib; read_verilog /tmp/YWGC7YVPUY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_305_306.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YWGC7YVPUY.v
Parsing Verilog input from `/tmp/YWGC7YVPUY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8b89cd2fde
CPU: user 0.06s system 0.01s, MEM: 21.24 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 668, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 219), ('PI', 128), ('INVx1', 105), ('PRIORITY_G3_0_684', 103), ('OR2x2', 85), ('NAND2x1', 55), ('PRIORITY_G0_0_1194', 42), ('NOR2x1', 39), ('AOI21x1', 7), ('OAI21x1', 6), ('AND2x2', 4), ('PRIORITY_G4_305_306', 3)]
creating networkx graph with  796  nodes
created networkx graph with  796  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2248.5644538402557
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2248.586578607559
loadDataAndPreprocess done. time esclaped:  2248.5865943431854
current iCellArea= 67.91363999999999
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_308_310 with 5 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_308_310 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G4_303_308 with 5 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_0_1 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 67.8990590646863, gates: 669, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_0_1.lib; read_verilog /tmp/T9MGLSIC4R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_0_1.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T9MGLSIC4R.v
Parsing Verilog input from `/tmp/T9MGLSIC4R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bfeba5cb38
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 669, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('PI', 128), ('INVx1', 106), ('PRIORITY_G3_0_684', 103), ('OR2x2', 84), ('NAND2x1', 53), ('PRIORITY_G0_0_1194', 41), ('NOR2x1', 38), ('AOI21x1', 7), ('PRIORITY_G4_0_1', 6), ('OAI21x1', 6), ('AND2x2', 3)]
creating networkx graph with  797  nodes
created networkx graph with  797  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2249.842090368271
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2249.8649911880493
loadDataAndPreprocess done. time esclaped:  2249.8650069236755
current iCellArea= 67.89905999999999
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_282_544 with 5 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_9_10 with 4 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_9_10 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G4_8_10 with 4 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_8_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 68.00111908465624, gates: 673, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_8_10.lib; read_verilog /tmp/HOOQ6POHVO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_8_10.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HOOQ6POHVO.v
Parsing Verilog input from `/tmp/HOOQ6POHVO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b207ba4d10
CPU: user 0.06s system 0.00s, MEM: 21.37 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 673, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('PI', 128), ('INVx1', 110), ('PRIORITY_G3_0_684', 103), ('OR2x2', 86), ('NAND2x1', 53), ('NOR2x1', 39), ('PRIORITY_G0_0_1194', 39), ('AOI21x1', 8), ('AND2x2', 8), ('PRIORITY_G4_8_10', 3), ('OAI21x1', 2)]
creating networkx graph with  801  nodes
created networkx graph with  801  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2251.103351354599
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2251.126224756241
loadDataAndPreprocess done. time esclaped:  2251.1262395381927
current iCellArea= 68.00111999999999
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_8_9_10 with 3 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_8_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 83.71836010739207, gates: 896, depth: 63
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_8_9_10.lib; read_verilog /tmp/VXYDN7IFKS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_8_9_10.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VXYDN7IFKS.v
Parsing Verilog input from `/tmp/VXYDN7IFKS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e6306aab52
CPU: user 0.07s system 0.01s, MEM: 23.21 MB total, 16.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 896, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 203), ('PI', 128), ('AOI21x1', 121), ('PRIORITY_G3_0_684', 104), ('PRIORITY_G1_678_679', 102), ('OAI21x1', 88), ('OR2x2', 76), ('NAND2x1', 54), ('NOR2x1', 52), ('PRIORITY_G4_8_9_10', 34), ('PRIORITY_G0_0_1194', 32), ('AND2x2', 27), ('NAND3x1', 3)]
creating networkx graph with  1024  nodes
created networkx graph with  1024  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2251.823620080948
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2251.870626926422
loadDataAndPreprocess done. time esclaped:  2251.870641708374
current iCellArea= 83.7183599999994
>>> area increased after remapping!

saveArea= 42.51528000000016  /  38.50521589858718 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 26.24400058761239, gates: 235, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//router.lib; read_verilog /tmp/Q17TIK4GTR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//router.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q17TIK4GTR.v
Parsing Verilog input from `/tmp/Q17TIK4GTR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e2601f67cb
CPU: user 0.03s system 0.01s, MEM: 17.64 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 58% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 262, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVx1', 59), ('OAI21x1', 34), ('NOR3x1', 32), ('NAND3x1', 31), ('TIELOx1', 27), ('OR2x2', 24), ('XNOR2x1', 19), ('AOI21x1', 15), ('NAND2x1', 14), ('XOR2x1', 3), ('AND2x2', 3), ('NOR2x1', 1)]
creating networkx graph with  322  nodes
created networkx graph with  322  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.026344776153564453
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.05400991439819336
loadDataAndPreprocess done. time esclaped:  0.054024696350097656
originalArea= 27.104219999999966
initial iCellArea= 27.104219999999966
dealing with pattern# ROUTER_G0_29_91 with 22 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_29_91 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 25.646219931542873, gates: 240, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G0_29_91.lib; read_verilog /tmp/3G4RJ5MW3O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G0_29_91.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3G4RJ5MW3O.v
Parsing Verilog input from `/tmp/3G4RJ5MW3O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0c3c0e6d42
CPU: user 0.03s system 0.00s, MEM: 17.75 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 34% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 267, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 68), ('PI', 60), ('ROUTER_G0_29_91', 56), ('TIELOx1', 27), ('AOI21x1', 27), ('OAI21x1', 23), ('XNOR2x1', 22), ('NAND2x1', 18), ('OR2x2', 15), ('NAND3x1', 7), ('AND2x2', 3), ('NOR2x1', 1)]
creating networkx graph with  327  nodes
created networkx graph with  327  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7320952415466309
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7648708820343018
loadDataAndPreprocess done. time esclaped:  0.7648859024047852
current iCellArea= 26.360639999999993
>>> choose the cluster ROUTER_G0_29_91!

dealing with pattern# ROUTER_G1_33_36 with 36 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G1_33_36 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 23.95494009181857, gates: 220, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G1_33_36.lib; read_verilog /tmp/49WNXX7EJZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G1_33_36.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/49WNXX7EJZ.v
Parsing Verilog input from `/tmp/49WNXX7EJZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 60dd5f0239
CPU: user 0.04s system 0.00s, MEM: 17.62 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 34% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 247, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('ROUTER_G1_33_36', 51), ('INVx1', 47), ('TIELOx1', 27), ('AOI21x1', 27), ('OAI21x1', 22), ('XNOR2x1', 18), ('NAND2x1', 17), ('OR2x2', 15), ('NAND3x1', 7), ('ROUTER_G0_29_91', 7), ('XOR2x1', 4), ('AND2x2', 3), ('NOR2x1', 2)]
creating networkx graph with  307  nodes
created networkx graph with  307  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.4261975288391113
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.4509482383728027
loadDataAndPreprocess done. time esclaped:  1.450963020324707
current iCellArea= 24.873479999999965
>>> choose the cluster ROUTER_G1_33_36!

dealing with pattern# ROUTER_G2_28_55 with 16 clusters ( size = 4 )
dealing with pattern# ROUTER_G2_27_42 with 14 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G2_27_42 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G2_43_44 with 13 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G2_43_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.884580235928297, gates: 227, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G2_43_44.lib; read_verilog /tmp/YH84IWK62A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G2_43_44.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YH84IWK62A.v
Parsing Verilog input from `/tmp/YH84IWK62A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ff69dc2fe1
CPU: user 0.03s system 0.01s, MEM: 17.62 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 58% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 254, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVx1', 53), ('ROUTER_G2_43_44', 52), ('TIELOx1', 27), ('AOI21x1', 24), ('OAI21x1', 19), ('OR2x2', 16), ('XNOR2x1', 15), ('NAND2x1', 14), ('ROUTER_G1_33_36', 10), ('AND2x2', 6), ('XOR2x1', 5), ('ROUTER_G0_29_91', 5), ('NAND3x1', 4), ('NOR3x1', 2), ('NOR2x1', 2)]
creating networkx graph with  314  nodes
created networkx graph with  314  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.2426838874816895
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.26594877243042
loadDataAndPreprocess done. time esclaped:  2.265963077545166
current iCellArea= 22.890599999999957
>>> choose the cluster ROUTER_G2_43_44!

dealing with pattern# ROUTER_G3_27_43 with 14 clusters ( size = 2 )
dealing with pattern# ROUTER_G3_27_28_43 with 11 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G3_27_28_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.840840220451355, gates: 220, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G3_27_28_43.lib; read_verilog /tmp/UEUILJIY9S.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G3_27_28_43.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UEUILJIY9S.v
Parsing Verilog input from `/tmp/UEUILJIY9S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3dd793f553
CPU: user 0.03s system 0.00s, MEM: 17.62 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 247, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('ROUTER_G2_43_44', 51), ('INVx1', 46), ('TIELOx1', 27), ('AOI21x1', 21), ('OAI21x1', 19), ('OR2x2', 16), ('XNOR2x1', 15), ('NAND2x1', 14), ('ROUTER_G1_33_36', 11), ('AND2x2', 6), ('XOR2x1', 5), ('ROUTER_G0_29_91', 5), ('NAND3x1', 4), ('ROUTER_G3_27_28_43', 3), ('NOR3x1', 2), ('NOR2x1', 2)]
creating networkx graph with  307  nodes
created networkx graph with  307  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.9352352619171143
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.955742597579956
loadDataAndPreprocess done. time esclaped:  2.9557580947875977
current iCellArea= 22.846859999999957
>>> choose the cluster ROUTER_G3_27_28_43!

dealing with pattern# ROUTER_G4_31_98 with 11 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_31_98 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.592980176210403, gates: 213, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_31_98.lib; read_verilog /tmp/C80NH33JCK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_31_98.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C80NH33JCK.v
Parsing Verilog input from `/tmp/C80NH33JCK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dd30248cce
CPU: user 0.04s system 0.00s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 58% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('ROUTER_G2_43_44', 48), ('INVx1', 40), ('TIELOx1', 27), ('AOI21x1', 21), ('ROUTER_G1_33_36', 15), ('OR2x2', 15), ('XNOR2x1', 15), ('NAND2x1', 13), ('OAI21x1', 12), ('ROUTER_G4_31_98', 10), ('AND2x2', 6), ('XOR2x1', 5), ('ROUTER_G0_29_91', 5), ('NAND3x1', 4), ('NOR3x1', 2), ('NOR2x1', 2)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.3979108333587646
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.7526326179504395
loadDataAndPreprocess done. time esclaped:  5.752667665481567
current iCellArea= 22.598999999999965
>>> choose the cluster ROUTER_G4_31_98!

saveArea= 4.505220000000001  /  16.621839698762802 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 473.3834491632879, gates: 4134, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//sin.lib; read_verilog /tmp/2RTB3J3U73.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2RTB3J3U73.v
Parsing Verilog input from `/tmp/2RTB3J3U73.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4ec2355cd7
CPU: user 0.26s system 0.04s, MEM: 49.79 MB total, 43.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4134, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 571), ('NAND2x1', 512), ('OAI21x1', 501), ('OR2x2', 490), ('XNOR2x1', 456), ('NAND3x1', 403), ('NOR3x1', 384), ('AOI21x1', 381), ('XOR2x1', 157), ('AND2x2', 152), ('NOR2x1', 127), ('PI', 24)]
creating networkx graph with  4158  nodes
created networkx graph with  4158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.409360408782959
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.5108113288879395
loadDataAndPreprocess done. time esclaped:  1.5108451843261719
originalArea= 473.38344000001905
initial iCellArea= 473.38344000001905
dealing with pattern# SIN_G0_0_132 with 431 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_0_132 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 455.3625614196062, gates: 4014, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G0_0_132.lib; read_verilog /tmp/3JX83JJOD5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G0_0_132.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3JX83JJOD5.v
Parsing Verilog input from `/tmp/3JX83JJOD5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f18595e3a4
CPU: user 0.28s system 0.01s, MEM: 48.84 MB total, 42.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4014, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G0_0_132', 674), ('NAND2x1', 535), ('OAI21x1', 526), ('INVx1', 514), ('XNOR2x1', 442), ('OR2x2', 398), ('AOI21x1', 359), ('XOR2x1', 162), ('NOR2x1', 146), ('AND2x2', 138), ('NAND3x1', 108), ('PI', 24), ('NOR3x1', 12)]
creating networkx graph with  4038  nodes
created networkx graph with  4038  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.364177942276
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.656254529953003
loadDataAndPreprocess done. time esclaped:  17.65629529953003
current iCellArea= 455.3625600000225
>>> choose the cluster SIN_G0_0_132!

dealing with pattern# SIN_G1_3_76 with 680 clusters ( size = 3 )
>>> : Synthesis pattern# SIN_G1_3_76 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 444.00474337115884, gates: 3976, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G1_3_76.lib; read_verilog /tmp/N54KO4O2YT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G1_3_76.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N54KO4O2YT.v
Parsing Verilog input from `/tmp/N54KO4O2YT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b903bd738f
CPU: user 0.27s system 0.01s, MEM: 48.13 MB total, 42.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3976, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G1_3_76', 720), ('OAI21x1', 528), ('INVx1', 517), ('NAND2x1', 515), ('XNOR2x1', 435), ('AOI21x1', 355), ('OR2x2', 338), ('XOR2x1', 173), ('AND2x2', 149), ('NOR2x1', 127), ('NAND3x1', 92), ('PI', 24), ('SIN_G0_0_132', 21), ('NOR3x1', 6)]
creating networkx graph with  4000  nodes
created networkx graph with  4000  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  32.07331824302673
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.59482002258301
loadDataAndPreprocess done. time esclaped:  33.5948531627655
current iCellArea= 444.00474000001697
>>> choose the cluster SIN_G1_3_76!

dealing with pattern# SIN_G2_16_2047 with 365 clusters ( size = 4 )
>>> : Synthesis pattern# SIN_G2_16_2047 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 404.0118054077029, gates: 3907, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G2_16_2047.lib; read_verilog /tmp/6ABHTG69HH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G2_16_2047.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6ABHTG69HH.v
Parsing Verilog input from `/tmp/6ABHTG69HH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0d775d65c5
CPU: user 0.27s system 0.01s, MEM: 47.87 MB total, 41.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3907, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G2_16_2047', 892), ('OAI21x1', 490), ('INVx1', 464), ('XNOR2x1', 447), ('AOI21x1', 365), ('NAND2x1', 364), ('OR2x2', 295), ('AND2x2', 234), ('XOR2x1', 157), ('NOR2x1', 128), ('NAND3x1', 48), ('PI', 24), ('SIN_G1_3_76', 10), ('SIN_G0_0_132', 9), ('NOR3x1', 4)]
creating networkx graph with  3931  nodes
created networkx graph with  3931  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  47.60710024833679
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  48.351614475250244
loadDataAndPreprocess done. time esclaped:  48.35165071487427
current iCellArea= 404.0118000000205
>>> choose the cluster SIN_G2_16_2047!

dealing with pattern# SIN_G3_1_38 with 280 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G3_1_38 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 387.5947246514261, gates: 3686, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G3_1_38.lib; read_verilog /tmp/SXMRGF2RFQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G3_1_38.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SXMRGF2RFQ.v
Parsing Verilog input from `/tmp/SXMRGF2RFQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5e7cb2029e
CPU: user 0.25s system 0.02s, MEM: 46.17 MB total, 40.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3686, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G2_16_2047', 898), ('XNOR2x1', 440), ('INVx1', 385), ('OAI21x1', 381), ('NAND2x1', 335), ('AOI21x1', 299), ('OR2x2', 269), ('AND2x2', 213), ('XOR2x1', 159), ('SIN_G3_1_38', 126), ('NOR2x1', 115), ('NAND3x1', 34), ('PI', 24), ('SIN_G1_3_76', 14), ('SIN_G0_0_132', 11), ('NOR3x1', 7)]
creating networkx graph with  3710  nodes
created networkx graph with  3710  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  63.1079421043396
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  63.82479548454285
loadDataAndPreprocess done. time esclaped:  63.824830293655396
current iCellArea= 387.5947200000164
>>> choose the cluster SIN_G3_1_38!

dealing with pattern# SIN_G4_251_1778 with 260 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G4_251_1778 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 369.8071231134236, gates: 3497, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G4_251_1778.lib; read_verilog /tmp/C0ZXTKUZ5X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G4_251_1778.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C0ZXTKUZ5X.v
Parsing Verilog input from `/tmp/C0ZXTKUZ5X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 182fb6f838
CPU: user 0.25s system 0.01s, MEM: 44.90 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3497, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G2_16_2047', 888), ('INVx1', 431), ('OAI21x1', 377), ('AOI21x1', 342), ('NAND2x1', 328), ('OR2x2', 251), ('AND2x2', 225), ('SIN_G4_251_1778', 201), ('XNOR2x1', 170), ('NOR2x1', 96), ('SIN_G3_1_38', 85), ('XOR2x1', 55), ('NAND3x1', 29), ('PI', 24), ('SIN_G1_3_76', 7), ('NOR3x1', 6), ('SIN_G0_0_132', 6)]
creating networkx graph with  3521  nodes
created networkx graph with  3521  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  78.43253016471863
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  79.03884291648865
loadDataAndPreprocess done. time esclaped:  79.03887844085693
current iCellArea= 369.8071200000171
>>> choose the cluster SIN_G4_251_1778!

saveArea= 103.57632000000194  /  21.880004927928567 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2140.169083032757, gates: 18103, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//sqrt.lib; read_verilog /tmp/QLHU8GYNJK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QLHU8GYNJK.v
Parsing Verilog input from `/tmp/QLHU8GYNJK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 471a8cd58b
CPU: user 1.42s system 0.06s, MEM: 169.25 MB total, 161.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3226), ('OAI21x1', 3026), ('NOR3x1', 2818), ('INVx1', 2227), ('XNOR2x1', 2023), ('AND2x2', 1958), ('NAND2x1', 1239), ('NAND3x1', 1171), ('NOR2x1', 199), ('OR2x2', 172), ('PI', 128), ('XOR2x1', 44)]
creating networkx graph with  18231  nodes
created networkx graph with  18231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.6660513877868652
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.4939351081848145
loadDataAndPreprocess done. time esclaped:  5.493969917297363
originalArea= 2140.1690399999793
initial iCellArea= 2140.1690399999793
dealing with pattern# SQRT_G0_76_112 with 1761 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_76_112 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2140.169083032757, gates: 18103, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_76_112.lib; read_verilog /tmp/DNC3KKM1E4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_76_112.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DNC3KKM1E4.v
Parsing Verilog input from `/tmp/DNC3KKM1E4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1fc228bdac
CPU: user 1.41s system 0.07s, MEM: 169.37 MB total, 161.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3226), ('OAI21x1', 3026), ('NOR3x1', 2818), ('INVx1', 2227), ('XNOR2x1', 2023), ('AND2x2', 1958), ('NAND2x1', 1239), ('NAND3x1', 1171), ('NOR2x1', 199), ('OR2x2', 172), ('PI', 128), ('XOR2x1', 44)]
creating networkx graph with  18231  nodes
created networkx graph with  18231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.370989561080933
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.33655071258545
loadDataAndPreprocess done. time esclaped:  18.336588144302368
current iCellArea= 2140.1690399999793
>>> area increased after remapping!

dealing with pattern# SQRT_G0_143_199 with 1761 clusters ( size = 2 )
dealing with pattern# SQRT_G0_160_220_245 with 1726 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G0_160_220_245 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2140.169083032757, gates: 18103, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_160_220_245.lib; read_verilog /tmp/LTWSDDAKMP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_160_220_245.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LTWSDDAKMP.v
Parsing Verilog input from `/tmp/LTWSDDAKMP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 61aa966cda
CPU: user 1.43s system 0.06s, MEM: 169.46 MB total, 161.94 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3226), ('OAI21x1', 3026), ('NOR3x1', 2818), ('INVx1', 2227), ('XNOR2x1', 2023), ('AND2x2', 1958), ('NAND2x1', 1239), ('NAND3x1', 1171), ('NOR2x1', 199), ('OR2x2', 172), ('PI', 128), ('XOR2x1', 44)]
creating networkx graph with  18231  nodes
created networkx graph with  18231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  23.813448667526245
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.13928985595703
loadDataAndPreprocess done. time esclaped:  27.13933515548706
current iCellArea= 2140.1690399999793
>>> area increased after remapping!

dealing with pattern# SQRT_G0_3_17 with 1552 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_3_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2078.2477881908417, gates: 17824, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_3_17.lib; read_verilog /tmp/S39MPZH2H8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_3_17.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S39MPZH2H8.v
Parsing Verilog input from `/tmp/S39MPZH2H8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2d32c689a
CPU: user 1.42s system 0.06s, MEM: 167.24 MB total, 159.19 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17824, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3087), ('AOI21x1', 3059), ('OAI21x1', 3023), ('INVx1', 2152), ('XNOR2x1', 2021), ('AND2x2', 1879), ('NAND2x1', 1179), ('NAND3x1', 1027), ('OR2x2', 187), ('NOR2x1', 163), ('PI', 128), ('XOR2x1', 45), ('NOR3x1', 2)]
creating networkx graph with  17952  nodes
created networkx graph with  17952  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  31.52371859550476
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  35.23321318626404
loadDataAndPreprocess done. time esclaped:  35.2332603931427
current iCellArea= 2078.2477799999288
>>> choose the cluster SQRT_G0_3_17!

dealing with pattern# SQRT_G1_69_105 with 1771 clusters ( size = 2 )
dealing with pattern# SQRT_G1_105_132 with 1756 clusters ( size = 2 )
dealing with pattern# SQRT_G1_69_105_132 with 1714 clusters ( size = 3 )
dealing with pattern# SQRT_G1_1_5200 with 1416 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_1_5200 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQRT_G1_6_322 with 1318 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_6_322 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1996.395657658577, gates: 16556, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G1_6_322.lib; read_verilog /tmp/U6G015DIC2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G1_6_322.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U6G015DIC2.v
Parsing Verilog input from `/tmp/U6G015DIC2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f1e2aab43f
CPU: user 1.33s system 0.05s, MEM: 157.65 MB total, 149.75 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16556, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3095), ('OAI21x1', 3031), ('XNOR2x1', 1965), ('AND2x2', 1888), ('INVx1', 1722), ('SQRT_G1_6_322', 1266), ('NAND2x1', 1161), ('NAND3x1', 1037), ('AOI21x1', 1001), ('OR2x2', 191), ('NOR2x1', 153), ('PI', 128), ('XOR2x1', 44), ('NOR3x1', 2)]
creating networkx graph with  16684  nodes
created networkx graph with  16684  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.32068610191345
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  48.775564432144165
loadDataAndPreprocess done. time esclaped:  48.77560377120972
current iCellArea= 1996.3956599999744
>>> choose the cluster SQRT_G1_6_322!

dealing with pattern# SQRT_G2_67_96 with 1775 clusters ( size = 2 )
dealing with pattern# SQRT_G2_96_125 with 1384 clusters ( size = 2 )
dealing with pattern# SQRT_G2_67_96_125 with 1345 clusters ( size = 3 )
dealing with pattern# SQRT_G2_3_227 with 927 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_3_227 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1892.2069664262235, gates: 15759, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G2_3_227.lib; read_verilog /tmp/RXGBQYOFTX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G2_3_227.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RXGBQYOFTX.v
Parsing Verilog input from `/tmp/RXGBQYOFTX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d152efc7b0
CPU: user 1.26s system 0.06s, MEM: 148.36 MB total, 142.04 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15759, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2891), ('SQRT_G2_3_227', 2652), ('XNOR2x1', 2010), ('INVx1', 2005), ('SQRT_G0_3_17', 1530), ('AOI21x1', 1175), ('AND2x2', 1070), ('OR2x2', 1003), ('SQRT_G1_6_322', 989), ('NAND2x1', 286), ('PI', 128), ('NOR2x1', 85), ('XOR2x1', 51), ('NAND3x1', 10), ('NOR3x1', 2)]
creating networkx graph with  15887  nodes
created networkx graph with  15887  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  57.87458539009094
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  60.916720390319824
loadDataAndPreprocess done. time esclaped:  60.9167594909668
current iCellArea= 1892.2069799999947
>>> choose the cluster SQRT_G2_3_227!

dealing with pattern# SQRT_G3_38_77 with 1646 clusters ( size = 2 )
dealing with pattern# SQRT_G3_1_58 with 1419 clusters ( size = 2 )
dealing with pattern# SQRT_G3_176_177_241 with 1314 clusters ( size = 3 )
dealing with pattern# SQRT_G3_196_301_336 with 1211 clusters ( size = 3 )
dealing with pattern# SQRT_G3_195_196_301_336 with 1210 clusters ( size = 4 )
dealing with pattern# SQRT_G3_196_301_336_397 with 996 clusters ( size = 4 )
dealing with pattern# SQRT_G3_2_61 with 962 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_2_61 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1889.1743268705904, gates: 15749, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G3_2_61.lib; read_verilog /tmp/489K6QVQVA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G3_2_61.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/489K6QVQVA.v
Parsing Verilog input from `/tmp/489K6QVQVA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2ff660caa
CPU: user 1.25s system 0.07s, MEM: 148.27 MB total, 141.93 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15749, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2874), ('SQRT_G2_3_227', 2569), ('INVx1', 2023), ('XNOR2x1', 2017), ('AOI21x1', 1257), ('SQRT_G0_3_17', 1204), ('AND2x2', 1064), ('OR2x2', 998), ('SQRT_G1_6_322', 910), ('SQRT_G3_2_61', 423), ('NAND2x1', 274), ('PI', 128), ('NOR2x1', 74), ('XOR2x1', 50), ('NAND3x1', 10), ('NOR3x1', 2)]
creating networkx graph with  15877  nodes
created networkx graph with  15877  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  73.03617477416992
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  76.324378490448
loadDataAndPreprocess done. time esclaped:  76.32441592216492
current iCellArea= 1889.1743399999962
>>> choose the cluster SQRT_G3_2_61!

dealing with pattern# SQRT_G4_1_60 with 1719 clusters ( size = 2 )
dealing with pattern# SQRT_G4_37_86 with 1704 clusters ( size = 2 )
dealing with pattern# SQRT_G4_181_182_245 with 1611 clusters ( size = 3 )
dealing with pattern# SQRT_G4_200_201_303_315 with 1557 clusters ( size = 4 )
dealing with pattern# SQRT_G4_201_303_315 with 1557 clusters ( size = 3 )
dealing with pattern# SQRT_G4_201_303_315_393 with 1473 clusters ( size = 4 )
dealing with pattern# SQRT_G4_1_36 with 978 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_4 with 898 clusters ( size = 3 )
dealing with pattern# SQRT_G4_73_74_95 with 686 clusters ( size = 4 )
Traceback (most recent call last):
  File "top.py", line 176, in <module>
  File "src/spr/new_SMTspr.py", line 1817, in test_place_and_route
  File "src/spr/new_SMTspr.py", line 1087, in solve_place_and_route
Exception: SPR failed because of timeout !!

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "top.py", line 181, in <module>
NameError: name 'exit' is not defined
[283881] Failed to execute script 'top' due to unhandled exception!
>>> : Synthesis pattern# SQRT_G4_73_74_95 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQRT_G4_8_249 with 506 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_8_249 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQRT_G4_38_49 with 504 clusters ( size = 2 )
dealing with pattern# SQRT_G4_45_11693 with 498 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_24 with 497 clusters ( size = 2 )
dealing with pattern# SQRT_G4_5_25 with 466 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_5_25 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1454.9965105205774, gates: 11397, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_5_25.lib; read_verilog /tmp/RX8A7Z1Z6G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_5_25.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RX8A7Z1Z6G.v
Parsing Verilog input from `/tmp/RX8A7Z1Z6G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e71cd8ad4d
CPU: user 0.89s system 0.05s, MEM: 113.41 MB total, 107.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11397, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 1903), ('XNOR2x1', 1882), ('SQRT_G2_3_227', 1775), ('SQRT_G0_3_17', 1218), ('AND2x2', 1131), ('SQRT_G4_5_25', 1079), ('OR2x2', 962), ('INVx1', 410), ('AOI21x1', 329), ('SQRT_G3_2_61', 304), ('NAND2x1', 247), ('PI', 128), ('NOR2x1', 77), ('XOR2x1', 69), ('SQRT_G1_6_322', 8), ('NAND3x1', 3)]
creating networkx graph with  11525  nodes
created networkx graph with  11525  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2600.008149623871
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2602.5453798770905
loadDataAndPreprocess done. time esclaped:  2602.5454230308533
current iCellArea= 1454.9965200000104
>>> choose the cluster SQRT_G4_5_25!

saveArea= 685.1725199999689  /  32.014878600429405 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1595.3144643120468, gates: 14290, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//square.lib; read_verilog /tmp/LFG61KZU6Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//square.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LFG61KZU6Y.v
Parsing Verilog input from `/tmp/LFG61KZU6Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 30880f9271
CPU: user 1.07s system 0.02s, MEM: 131.10 MB total, 125.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14291, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2095), ('NAND2x1', 2089), ('OR2x2', 1861), ('INVx1', 1769), ('AOI21x1', 1671), ('XNOR2x1', 1551), ('XOR2x1', 1281), ('NOR3x1', 647), ('AND2x2', 639), ('NOR2x1', 443), ('NAND3x1', 243), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  14355  nodes
created networkx graph with  14355  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.58044695854187
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.762446641921997
loadDataAndPreprocess done. time esclaped:  6.762488842010498
originalArea= 1595.183219999981
initial iCellArea= 1595.183219999981
dealing with pattern# SQUARE_G0_6_7 with 1347 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1564.9880536906421, gates: 13888, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G0_6_7.lib; read_verilog /tmp/SHL4TC5TFU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G0_6_7.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SHL4TC5TFU.v
Parsing Verilog input from `/tmp/SHL4TC5TFU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 36d58afab7
CPU: user 1.04s system 0.05s, MEM: 128.42 MB total, 121.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13889, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2540), ('NAND2x1', 2301), ('INVx1', 1741), ('XNOR2x1', 1490), ('XOR2x1', 1340), ('AOI21x1', 1118), ('SQUARE_G0_6_7', 1014), ('NOR2x1', 897), ('AND2x2', 685), ('OR2x2', 587), ('NOR3x1', 169), ('PI', 64), ('NAND3x1', 5), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13953  nodes
created networkx graph with  13953  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.91689920425415
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  31.61089062690735
loadDataAndPreprocess done. time esclaped:  31.61092758178711
current iCellArea= 1564.8568199999875
>>> choose the cluster SQUARE_G0_6_7!

dealing with pattern# SQUARE_G1_2_105 with 1428 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_2_105 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1515.5910109505057, gates: 12940, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G1_2_105.lib; read_verilog /tmp/9I4A5VNIP4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G1_2_105.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9I4A5VNIP4.v
Parsing Verilog input from `/tmp/9I4A5VNIP4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a8a5c84584
CPU: user 0.94s system 0.07s, MEM: 122.11 MB total, 115.99 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12941, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 2283), ('OAI21x1', 1978), ('XNOR2x1', 1418), ('XOR2x1', 1412), ('INVx1', 1058), ('AOI21x1', 1054), ('SQUARE_G0_6_7', 996), ('NOR2x1', 779), ('AND2x2', 655), ('OR2x2', 589), ('SQUARE_G1_2_105', 570), ('NOR3x1', 132), ('PI', 64), ('NAND3x1', 15), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13005  nodes
created networkx graph with  13005  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.7280695438385
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  55.43734288215637
loadDataAndPreprocess done. time esclaped:  55.437392234802246
current iCellArea= 1515.4597799999967
>>> choose the cluster SQUARE_G1_2_105!

dealing with pattern# SQUARE_G2_14_218 with 1179 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_14_218 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1511.2024320624769, gates: 13033, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G2_14_218.lib; read_verilog /tmp/JSTQMLDD0M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G2_14_218.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JSTQMLDD0M.v
Parsing Verilog input from `/tmp/JSTQMLDD0M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 61aca4dff7
CPU: user 1.01s system 0.02s, MEM: 122.96 MB total, 116.36 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13034, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 2141), ('XNOR2x1', 1610), ('OAI21x1', 1527), ('AOI21x1', 1500), ('OR2x2', 1241), ('XOR2x1', 1221), ('INVx1', 1145), ('SQUARE_G2_14_218', 846), ('SQUARE_G1_2_105', 689), ('NOR2x1', 423), ('AND2x2', 385), ('SQUARE_G0_6_7', 290), ('PI', 64), ('NOR3x1', 8), ('NAND3x1', 6), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13098  nodes
created networkx graph with  13098  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  169.72465419769287
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  172.42061138153076
loadDataAndPreprocess done. time esclaped:  172.42064714431763
current iCellArea= 1511.0711999999771
>>> choose the cluster SQUARE_G2_14_218!

dealing with pattern# SQUARE_G3_6_7 with 1238 clusters ( size = 2 )
dealing with pattern# SQUARE_G3_2_94 with 860 clusters ( size = 2 )
dealing with pattern# SQUARE_G3_119_129 with 770 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G3_119_129 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1413.6184816211462, gates: 11906, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G3_119_129.lib; read_verilog /tmp/U2GOOZ1Y0U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G3_119_129.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U2GOOZ1Y0U.v
Parsing Verilog input from `/tmp/U2GOOZ1Y0U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 75c7e517d8
CPU: user 0.91s system 0.04s, MEM: 115.57 MB total, 108.83 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11907, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 2051), ('OAI21x1', 1613), ('AOI21x1', 1487), ('INVx1', 1274), ('SQUARE_G3_119_129', 1270), ('OR2x2', 1178), ('SQUARE_G2_14_218', 854), ('SQUARE_G1_2_105', 596), ('NOR2x1', 467), ('AND2x2', 425), ('SQUARE_G0_6_7', 289), ('XNOR2x1', 209), ('XOR2x1', 183), ('PI', 64), ('NAND3x1', 5), ('NOR3x1', 4), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  11971  nodes
created networkx graph with  11971  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  191.1850187778473
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  193.29719924926758
loadDataAndPreprocess done. time esclaped:  193.29723739624023
current iCellArea= 1413.662219999889
>>> choose the cluster SQUARE_G3_119_129!

dealing with pattern# SQUARE_G4_6_7 with 1258 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_2_92 with 874 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_21_26 with 480 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_21_26 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQUARE_G4_13_17 with 456 clusters ( size = 3 )
>>> : Synthesis pattern# SQUARE_G4_13_17 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQUARE_G4_2_90_92 with 303 clusters ( size = 3 )
>>> : Synthesis pattern# SQUARE_G4_2_90_92 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1403.441640585661, gates: 11660, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G4_2_90_92.lib; read_verilog /tmp/8COTU6VBVP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G4_2_90_92.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8COTU6VBVP.v
Parsing Verilog input from `/tmp/8COTU6VBVP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1eb5ef495d
CPU: user 0.89s system 0.04s, MEM: 114.16 MB total, 107.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11661, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 1782), ('OAI21x1', 1675), ('AOI21x1', 1379), ('SQUARE_G3_119_129', 1260), ('INVx1', 1196), ('OR2x2', 1144), ('SQUARE_G2_14_218', 870), ('SQUARE_G1_2_105', 492), ('NOR2x1', 457), ('AND2x2', 377), ('SQUARE_G4_2_90_92', 326), ('SQUARE_G0_6_7', 301), ('XNOR2x1', 207), ('XOR2x1', 184), ('PI', 64), ('NAND3x1', 6), ('NOR3x1', 3), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  11725  nodes
created networkx graph with  11725  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  209.88785433769226
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  212.54160165786743
loadDataAndPreprocess done. time esclaped:  212.54163885116577
current iCellArea= 1403.485379999893
>>> choose the cluster SQUARE_G4_2_90_92!

saveArea= 191.69784000008804  /  12.017292910095327 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1150.2016384415329, gates: 9780, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//voter.lib; read_verilog /tmp/W5IOXHQM40.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W5IOXHQM40.v
Parsing Verilog input from `/tmp/W5IOXHQM40.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 099faff478
CPU: user 0.68s system 0.03s, MEM: 95.12 MB total, 88.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 1999), ('INVx1', 1687), ('AOI21x1', 1191), ('PI', 1001), ('NAND2x1', 979), ('OAI21x1', 916), ('XOR2x1', 771), ('OR2x2', 628), ('NAND3x1', 515), ('AND2x2', 454), ('NOR3x1', 370), ('NOR2x1', 270)]
creating networkx graph with  10781  nodes
created networkx graph with  10781  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8706676959991455
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.760070323944092
loadDataAndPreprocess done. time esclaped:  4.760109901428223
originalArea= 1150.0412400000437
initial iCellArea= 1150.0412400000437
dealing with pattern# VOTER_G0_4_5 with 1137 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_4_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1110.4273911751807, gates: 9063, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G0_4_5.lib; read_verilog /tmp/N2JL0ZGD9W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G0_4_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N2JL0ZGD9W.v
Parsing Verilog input from `/tmp/N2JL0ZGD9W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8e5f3ca005
CPU: user 0.66s system 0.02s, MEM: 91.42 MB total, 84.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9063, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1541), ('AOI21x1', 1281), ('NAND2x1', 1004), ('PI', 1001), ('VOTER_G0_4_5', 982), ('OAI21x1', 775), ('AND2x2', 679), ('NOR3x1', 545), ('XNOR2x1', 536), ('NAND3x1', 495), ('OR2x2', 462), ('NOR2x1', 414), ('XOR2x1', 349)]
creating networkx graph with  10064  nodes
created networkx graph with  10064  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.23866891860962
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.018548727035522
loadDataAndPreprocess done. time esclaped:  16.01858925819397
current iCellArea= 1110.427379999996
>>> choose the cluster VOTER_G0_4_5!

dealing with pattern# VOTER_G1_68_71 with 600 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_68_71 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G1_121_122 with 328 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_121_122 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1033.182542283088, gates: 8426, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G1_121_122.lib; read_verilog /tmp/680TKPEDOM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G1_121_122.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/680TKPEDOM.v
Parsing Verilog input from `/tmp/680TKPEDOM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: da5506b3cd
CPU: user 0.60s system 0.04s, MEM: 86.59 MB total, 79.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8426, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1541), ('AOI21x1', 1311), ('PI', 1001), ('VOTER_G0_4_5', 978), ('OAI21x1', 737), ('NAND2x1', 733), ('VOTER_G1_121_122', 678), ('XNOR2x1', 515), ('AND2x2', 503), ('OR2x2', 431), ('NOR2x1', 404), ('XOR2x1', 321), ('NAND3x1', 225), ('NOR3x1', 49)]
creating networkx graph with  9427  nodes
created networkx graph with  9427  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.840211391448975
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  25.677056312561035
loadDataAndPreprocess done. time esclaped:  25.677090883255005
current iCellArea= 1033.1825400000164
>>> choose the cluster VOTER_G1_121_122!

dealing with pattern# VOTER_G2_0_11 with 764 clusters ( size = 2 )
dealing with pattern# VOTER_G2_0_9_11 with 282 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G2_0_9_11 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 929.6791199892759, gates: 7155, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G2_0_9_11.lib; read_verilog /tmp/V2KPLMUT1T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G2_0_9_11.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V2KPLMUT1T.v
Parsing Verilog input from `/tmp/V2KPLMUT1T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b137e90275
CPU: user 0.54s system 0.03s, MEM: 76.67 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7155, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('VOTER_G0_4_5', 986), ('AOI21x1', 925), ('INVx1', 806), ('VOTER_G2_0_9_11', 737), ('VOTER_G1_121_122', 713), ('NAND2x1', 586), ('AND2x2', 464), ('NOR2x1', 451), ('XOR2x1', 386), ('OR2x2', 366), ('OAI21x1', 343), ('XNOR2x1', 282), ('NAND3x1', 92), ('NOR3x1', 18)]
creating networkx graph with  8156  nodes
created networkx graph with  8156  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  31.600655794143677
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.27304792404175
loadDataAndPreprocess done. time esclaped:  33.273091554641724
current iCellArea= 929.679120000013
>>> choose the cluster VOTER_G2_0_9_11!

dealing with pattern# VOTER_G3_4_5 with 332 clusters ( size = 4 )
>>> : Synthesis pattern# VOTER_G3_4_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 861.1093770004809, gates: 6405, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G3_4_5.lib; read_verilog /tmp/ZQN9I2XQN0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G3_4_5.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZQN9I2XQN0.v
Parsing Verilog input from `/tmp/ZQN9I2XQN0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6c3d5c8a19
CPU: user 0.48s system 0.02s, MEM: 70.07 MB total, 64.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6405, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('VOTER_G0_4_5', 1030), ('INVx1', 1017), ('PI', 1001), ('VOTER_G3_4_5', 825), ('VOTER_G1_121_122', 532), ('NAND2x1', 421), ('XOR2x1', 380), ('AOI21x1', 348), ('NOR2x1', 347), ('VOTER_G2_0_9_11', 310), ('AND2x2', 282), ('OAI21x1', 268), ('XNOR2x1', 255), ('OR2x2', 249), ('NAND3x1', 117), ('NOR3x1', 24)]
creating networkx graph with  7406  nodes
created networkx graph with  7406  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  37.569332122802734
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.11378526687622
loadDataAndPreprocess done. time esclaped:  39.11382436752319
current iCellArea= 855.9772200000072
>>> choose the cluster VOTER_G3_4_5!

dealing with pattern# VOTER_G4_3_785 with 310 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G4_3_785 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 822.8514582701027, gates: 6037, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G4_3_785.lib; read_verilog /tmp/8QYA0Y6IRX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G4_3_785.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8QYA0Y6IRX.v
Parsing Verilog input from `/tmp/8QYA0Y6IRX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3cf5eb9936
CPU: user 0.46s system 0.01s, MEM: 67.55 MB total, 61.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6037, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('VOTER_G0_4_5', 1001), ('PI', 1001), ('INVx1', 811), ('VOTER_G3_4_5', 783), ('AOI21x1', 446), ('VOTER_G4_3_785', 443), ('NAND2x1', 396), ('XOR2x1', 337), ('AND2x2', 298), ('VOTER_G2_0_9_11', 294), ('OR2x2', 269), ('XNOR2x1', 259), ('NOR2x1', 259), ('OAI21x1', 177), ('VOTER_G1_121_122', 123), ('NAND3x1', 105), ('NOR3x1', 36)]
creating networkx graph with  7038  nodes
created networkx graph with  7038  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  43.34092903137207
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  44.566354513168335
loadDataAndPreprocess done. time esclaped:  44.56638789176941
current iCellArea= 817.7338800000068
>>> choose the cluster VOTER_G4_3_785!

saveArea= 332.30736000003685  /  28.89525596490994 %
