Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  8 12:05:27 2022
| Host         : 507-54 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   115 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            3 |
|      3 |            3 |
|      4 |            3 |
|     11 |            1 |
|    16+ |          103 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             149 |           80 |
| No           | No                    | Yes                    |              36 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |            1080 |          513 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
|                 Clock Signal                |                                       Enable Signal                                       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
|  single_cpu/cpu_ctrl/ALU_A_SEL_reg_i_1_n_4  |                                                                                           |                               |                1 |              1 |
|  single_cpu/cpu_ctrl/ALU_B_SEL_reg_i_2_n_4  |                                                                                           |                               |                1 |              1 |
|  single_cpu/cpu_ctrl/WD_SEL_reg[1]_i_1_n_4  |                                                                                           |                               |                1 |              2 |
|  single_cpu/cpu_ctrl/STORE_OP               |                                                                                           |                               |                1 |              2 |
|  single_cpu/cpu_ctrl/NPC_OP_reg[1]_i_2_n_4  |                                                                                           |                               |                1 |              2 |
|  single_cpu/cpu_ctrl/SEXT_OP_reg[2]_i_2_n_4 |                                                                                           |                               |                1 |              3 |
|  single_cpu/cpu_ctrl/RF_WE_reg_i_2_n_4      |                                                                                           |                               |                1 |              3 |
|  single_cpu/cpu_ctrl/LOAD_OP                |                                                                                           |                               |                3 |              3 |
|  single_cpu/cpu_ctrl/ALU_OP_reg[3]_i_2_n_4  |                                                                                           |                               |                1 |              4 |
|  cpu_clk_BUFG                               | dightdriver/rst_n                                                                         | dightdriver/led_en[7]_i_1_n_4 |                1 |              4 |
|  cpu_clk_BUFG                               | dightdriver/rst_n                                                                         | dightdriver/led_en[3]_i_1_n_4 |                1 |              4 |
|  cpu_clk_BUFG                               | dightdriver/rst_n                                                                         |                               |                4 |             11 |
|  cpu_clk_BUFG                               | single_cpu/cpu_alu/E[0]                                                                   | rst_i_IBUF                    |               13 |             24 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[10]_3[0]                                                   | rst_i_IBUF                    |               20 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[11]_0[0]                                                   | rst_i_IBUF                    |               15 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[9]_0[0]                                                    | rst_i_IBUF                    |               13 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[10]_0[0]                                                   | rst_i_IBUF                    |               14 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[10]_1[0]                                                   | rst_i_IBUF                    |               11 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[10]_2[0]                                                   | rst_i_IBUF                    |               16 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[7]_3[0]                                                    | rst_i_IBUF                    |               11 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[7]_5[0]                                                    | rst_i_IBUF                    |               13 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[8]_0[0]                                                    | rst_i_IBUF                    |               16 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[8]_3[0]                                                    | rst_i_IBUF                    |               10 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[7][0]                                                      | rst_i_IBUF                    |               21 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[10]_4[0]                                                   | rst_i_IBUF                    |               25 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_pc/p_0_in                                                                  | rst_i_IBUF                    |               14 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/E[0]                                                                  | rst_i_IBUF                    |               26 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[8]_5[0]                                                    | rst_i_IBUF                    |               18 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[9]_2[0]                                                    | rst_i_IBUF                    |               16 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[9][0]                                                      | rst_i_IBUF                    |               17 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[9]_1[0]                                                    | rst_i_IBUF                    |               13 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[11][0]                                                     | rst_i_IBUF                    |               15 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[9]_5[0]                                                    | rst_i_IBUF                    |               11 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[7]_4[0]                                                    | rst_i_IBUF                    |               16 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[7]_1[0]                                                    | rst_i_IBUF                    |               15 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[9]_4[0]                                                    | rst_i_IBUF                    |               15 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[8]_2[0]                                                    | rst_i_IBUF                    |               12 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[10][0]                                                     | rst_i_IBUF                    |               19 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[8]_4[0]                                                    | rst_i_IBUF                    |               14 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[8]_1[0]                                                    | rst_i_IBUF                    |               13 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[9]_3[0]                                                    | rst_i_IBUF                    |               11 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[11]_1[0]                                                   | rst_i_IBUF                    |               17 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[7]_2[0]                                                    | rst_i_IBUF                    |               18 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[7]_0[0]                                                    | rst_i_IBUF                    |               10 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_ctrl/bbstub_spo[8][0]                                                      | rst_i_IBUF                    |               19 |             32 |
|  cpu_clk_BUFG                               | single_cpu/cpu_alu/data[31]_i_4_0[0]                                                      | rst_i_IBUF                    |                6 |             32 |
|  n_1_1337_BUFG                              |                                                                                           |                               |               19 |             32 |
|  n_0_79_BUFG                                |                                                                                           |                               |               16 |             32 |
|  n_2_1455_BUFG                              |                                                                                           |                               |               18 |             32 |
|  n_3_1460_BUFG                              |                                                                                           |                               |               16 |             32 |
|  cpu_clk_BUFG                               |                                                                                           | rst_i_IBUF                    |               10 |             36 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0    |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0     |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0       |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0 |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0  |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0     |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0   |                               |               32 |            128 |
|  cpu_clk_BUFG                               | dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0 |                               |               32 |            128 |
+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+


