--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1719 paths analyzed, 224 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.049ns.
--------------------------------------------------------------------------------
Slack:                  14.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_statemachine_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X13Y39.D1      net (fanout=11)       1.405   M_counter_q[25]
    SLICE_X13Y39.D       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd2-In3
    SLICE_X12Y39.C1      net (fanout=1)        1.291   M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.C       Tilo                  0.255   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.B4      net (fanout=1)        0.309   M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.CX      net (fanout=2)        0.706   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (1.283ns logic, 3.711ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_statemachine_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X13Y39.D1      net (fanout=11)       1.405   M_counter_q[25]
    SLICE_X13Y39.D       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd2-In3
    SLICE_X12Y39.C1      net (fanout=1)        1.291   M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.C       Tilo                  0.255   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.B4      net (fanout=1)        0.309   M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.DX      net (fanout=2)        0.701   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.283ns logic, 3.706ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  15.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd5_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.283 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd5_2 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.525   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.B3      net (fanout=4)        0.842   M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.B       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In221
    SLICE_X13Y39.C4      net (fanout=2)        0.326   M_statemachine_q_FSM_FFd4-In22
    SLICE_X13Y39.CMUX    Tilo                  0.337   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B2      net (fanout=1)        0.739   M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.460ns logic, 3.137ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_statemachine_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_statemachine_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_24
    SLICE_X13Y40.B1      net (fanout=8)        1.477   M_counter_q[24]
    SLICE_X13Y40.B       Tilo                  0.259   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd5-In11
    SLICE_X12Y39.D2      net (fanout=2)        0.797   M_statemachine_q_FSM_FFd5-In1
    SLICE_X12Y39.D       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd3-In3
    SLICE_X13Y39.CX      net (fanout=3)        1.128   M_statemachine_q_FSM_FFd3-In
    SLICE_X13Y39.CLK     Tdick                 0.114   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.057ns logic, 3.402ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd4_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd4_2 to M_statemachine_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4_2
    SLICE_X13Y39.D2      net (fanout=4)        0.771   M_statemachine_q_FSM_FFd4_2
    SLICE_X13Y39.D       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd2-In3
    SLICE_X12Y39.C1      net (fanout=1)        1.291   M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.C       Tilo                  0.255   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.B4      net (fanout=1)        0.309   M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.CX      net (fanout=2)        0.706   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.378ns logic, 3.077ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd4_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd4_2 to M_statemachine_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4_2
    SLICE_X13Y39.D2      net (fanout=4)        0.771   M_statemachine_q_FSM_FFd4_2
    SLICE_X13Y39.D       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd2-In3
    SLICE_X12Y39.C1      net (fanout=1)        1.291   M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.C       Tilo                  0.255   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.B4      net (fanout=1)        0.309   M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.DX      net (fanout=2)        0.701   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.378ns logic, 3.072ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_24
    SLICE_X13Y40.D5      net (fanout=8)        0.985   M_counter_q[24]
    SLICE_X13Y40.D       Tilo                  0.259   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd2-In2_SW0
    SLICE_X12Y40.A2      net (fanout=1)        0.717   N4
    SLICE_X12Y40.A       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y40.B6      net (fanout=2)        0.149   M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.282ns logic, 3.081ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd3_3 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd3_3 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.CQ      Tcko                  0.430   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd3_3
    SLICE_X13Y39.B1      net (fanout=3)        0.718   M_statemachine_q_FSM_FFd3_3
    SLICE_X13Y39.B       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In221
    SLICE_X13Y39.C4      net (fanout=2)        0.326   M_statemachine_q_FSM_FFd4-In22
    SLICE_X13Y39.CMUX    Tilo                  0.337   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B2      net (fanout=1)        0.739   M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.365ns logic, 3.013ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_statemachine_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_statemachine_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X13Y39.D1      net (fanout=11)       1.405   M_counter_q[25]
    SLICE_X13Y39.D       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd2-In3
    SLICE_X12Y39.C1      net (fanout=1)        1.291   M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.C       Tilo                  0.255   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.B4      net (fanout=1)        0.309   M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y39.CLK     Tas                   0.339   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
                                                       M_statemachine_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.283ns logic, 3.005ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd5_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.290 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd5_2 to M_statemachine_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.525   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.D6      net (fanout=4)        0.615   M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.D       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd2-In3
    SLICE_X12Y39.C1      net (fanout=1)        1.291   M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.C       Tilo                  0.255   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.B4      net (fanout=1)        0.309   M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.CX      net (fanout=2)        0.706   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (1.378ns logic, 2.921ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd5_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.290 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd5_2 to M_statemachine_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.525   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.D6      net (fanout=4)        0.615   M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.D       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd2-In3
    SLICE_X12Y39.C1      net (fanout=1)        1.291   M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.C       Tilo                  0.255   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In4
    SLICE_X12Y39.B4      net (fanout=1)        0.309   M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.DX      net (fanout=2)        0.701   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (1.378ns logic, 2.916ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd1 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd1 to M_statemachine_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd1
    SLICE_X12Y48.D3      net (fanout=19)       1.311   M_statemachine_q_FSM_FFd1
    SLICE_X12Y48.D       Tilo                  0.254   led_1_OBUF
                                                       led<1>1
    SLICE_X12Y39.B3      net (fanout=9)        1.140   led_1_OBUF
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.CX      net (fanout=2)        0.706   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.118ns logic, 3.157ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  15.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_statemachine_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_statemachine_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_24
    SLICE_X13Y40.B1      net (fanout=8)        1.477   M_counter_q[24]
    SLICE_X13Y40.B       Tilo                  0.259   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd5-In11
    SLICE_X12Y39.D2      net (fanout=2)        0.797   M_statemachine_q_FSM_FFd5-In1
    SLICE_X12Y39.D       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd3-In3
    SLICE_X13Y39.AX      net (fanout=3)        0.918   M_statemachine_q_FSM_FFd3-In
    SLICE_X13Y39.CLK     Tdick                 0.114   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (1.057ns logic, 3.192ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd1 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd1 to M_statemachine_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd1
    SLICE_X12Y48.D3      net (fanout=19)       1.311   M_statemachine_q_FSM_FFd1
    SLICE_X12Y48.D       Tilo                  0.254   led_1_OBUF
                                                       led<1>1
    SLICE_X12Y39.B3      net (fanout=9)        1.140   led_1_OBUF
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.DX      net (fanout=2)        0.701   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.118ns logic, 3.152ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  15.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd5_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.283 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd5_2 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.525   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y40.D3      net (fanout=4)        0.777   M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y40.D       Tilo                  0.259   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd2-In2_SW0
    SLICE_X12Y40.A2      net (fanout=1)        0.717   N4
    SLICE_X12Y40.A       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y40.B6      net (fanout=2)        0.149   M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.377ns logic, 2.873ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd1_1 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd1_1 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.CQ      Tcko                  0.430   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd1_1
    SLICE_X13Y39.B4      net (fanout=3)        0.586   M_statemachine_q_FSM_FFd1_1
    SLICE_X13Y39.B       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In221
    SLICE_X13Y39.C4      net (fanout=2)        0.326   M_statemachine_q_FSM_FFd4-In22
    SLICE_X13Y39.CMUX    Tilo                  0.337   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B2      net (fanout=1)        0.739   M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (1.365ns logic, 2.881ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.183 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_26
    SLICE_X13Y39.B6      net (fanout=8)        0.581   M_counter_q[26]
    SLICE_X13Y39.B       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In221
    SLICE_X13Y39.C4      net (fanout=2)        0.326   M_statemachine_q_FSM_FFd4-In22
    SLICE_X13Y39.CMUX    Tilo                  0.337   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B2      net (fanout=1)        0.739   M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (1.365ns logic, 2.876ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd4_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.283 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd4_2 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4_2
    SLICE_X13Y39.B5      net (fanout=4)        0.478   M_statemachine_q_FSM_FFd4_2
    SLICE_X13Y39.B       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In221
    SLICE_X13Y39.C4      net (fanout=2)        0.326   M_statemachine_q_FSM_FFd4-In22
    SLICE_X13Y39.CMUX    Tilo                  0.337   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B2      net (fanout=1)        0.739   M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.460ns logic, 2.773ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd2 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd2 to M_statemachine_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2
    SLICE_X12Y48.D4      net (fanout=25)       1.281   M_statemachine_q_FSM_FFd2
    SLICE_X12Y48.D       Tilo                  0.254   led_1_OBUF
                                                       led<1>1
    SLICE_X12Y39.B3      net (fanout=9)        1.140   led_1_OBUF
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.CX      net (fanout=2)        0.706   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (1.118ns logic, 3.127ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd2 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd2 to M_statemachine_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2
    SLICE_X12Y48.D4      net (fanout=25)       1.281   M_statemachine_q_FSM_FFd2
    SLICE_X12Y48.D       Tilo                  0.254   led_1_OBUF
                                                       led<1>1
    SLICE_X12Y39.B3      net (fanout=9)        1.140   led_1_OBUF
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.DX      net (fanout=2)        0.701   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.118ns logic, 3.122ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.720 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X0Y40.B1       net (fanout=33)       3.306   M_reset_cond_out
    SLICE_X0Y40.CLK      Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (0.864ns logic, 3.306ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_statemachine_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_statemachine_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X12Y38.D2      net (fanout=11)       1.264   M_counter_q[25]
    SLICE_X12Y38.D       Tilo                  0.254   M_statemachine_q_FSM_FFd2-In1
                                                       M_statemachine_q_FSM_FFd2-In11
    SLICE_X12Y39.D3      net (fanout=2)        0.677   M_statemachine_q_FSM_FFd2-In1
    SLICE_X12Y39.D       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd3-In3
    SLICE_X13Y39.CX      net (fanout=3)        1.128   M_statemachine_q_FSM_FFd3-In
    SLICE_X13Y39.CLK     Tdick                 0.114   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.052ns logic, 3.069ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd5_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd5_2 to M_statemachine_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.525   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5_2
    SLICE_X12Y41.B1      net (fanout=4)        0.736   M_statemachine_q_FSM_FFd5_2
    SLICE_X12Y41.B       Tilo                  0.254   M_statemachine_q_FSM_FFd5-In6
                                                       M_statemachine_q_FSM_FFd5-In5
    SLICE_X12Y41.D1      net (fanout=1)        0.598   M_statemachine_q_FSM_FFd5-In6
    SLICE_X12Y41.CMUX    Topdc                 0.456   M_statemachine_q_FSM_FFd5-In6
                                                       M_statemachine_q_FSM_FFd5-In6_F
                                                       M_statemachine_q_FSM_FFd5-In6
    SLICE_X12Y42.C3      net (fanout=1)        0.586   M_statemachine_q_FSM_FFd5-In7
    SLICE_X12Y42.C       Tilo                  0.255   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5-In7
    SLICE_X12Y42.BX      net (fanout=2)        0.638   M_statemachine_q_FSM_FFd5-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (1.575ns logic, 2.558ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  15.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd5_2 (FF)
  Destination:          M_statemachine_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.183 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd5_2 to M_statemachine_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.525   M_statemachine_q_FSM_FFd5_2
                                                       M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.B3      net (fanout=4)        0.842   M_statemachine_q_FSM_FFd5_2
    SLICE_X13Y39.B       Tilo                  0.259   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In221
    SLICE_X13Y39.C4      net (fanout=2)        0.326   M_statemachine_q_FSM_FFd4-In22
    SLICE_X13Y39.CMUX    Tilo                  0.337   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B2      net (fanout=1)        0.739   M_statemachine_q_FSM_FFd4-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y40.AX      net (fanout=2)        0.720   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y40.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.460ns logic, 2.627ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  15.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd4_1 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.088ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd4_1 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4_1
    SLICE_X12Y36.A2      net (fanout=2)        0.977   M_statemachine_q_FSM_FFd4_1
    SLICE_X12Y36.A       Tilo                  0.254   M_statemachine_q_FSM_FFd2_2
                                                       Mmux_M_counter_d1012
    SLICE_X15Y31.C3      net (fanout=2)        0.859   Mmux_M_counter_d1012
    SLICE_X15Y31.C       Tilo                  0.259   M_counter_q[10]
                                                       Mmux_M_counter_d1013
    SLICE_X15Y34.B4      net (fanout=15)       0.841   Mmux_M_counter_d101
    SLICE_X15Y34.CLK     Tas                   0.373   M_counter_q[22]
                                                       Mmux_M_counter_d261
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.411ns logic, 2.677ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_statemachine_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_statemachine_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X12Y37.D1      net (fanout=11)       1.098   M_counter_q[25]
    SLICE_X12Y37.D       Tilo                  0.254   M_statemachine_q_FSM_FFd3-In1
                                                       M_statemachine_q_FSM_FFd3-In1
    SLICE_X12Y39.D5      net (fanout=1)        0.785   M_statemachine_q_FSM_FFd3-In1
    SLICE_X12Y39.D       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd3-In3
    SLICE_X13Y39.CX      net (fanout=3)        1.128   M_statemachine_q_FSM_FFd3-In
    SLICE_X13Y39.CLK     Tdick                 0.114   M_statemachine_q_FSM_FFd3_3
                                                       M_statemachine_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.052ns logic, 3.011ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  15.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd4_1 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.687 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd4_1 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4_1
    SLICE_X13Y36.C2      net (fanout=2)        0.995   M_statemachine_q_FSM_FFd4_1
    SLICE_X13Y36.C       Tilo                  0.259   M_counter_q[27]
                                                       Mmux_M_counter_d1011
    SLICE_X15Y35.A4      net (fanout=2)        0.542   Mmux_M_counter_d1011
    SLICE_X15Y35.A       Tilo                  0.259   M_counter_q[25]
                                                       Mmux_M_counter_d1013_1
    SLICE_X15Y29.D3      net (fanout=13)       1.112   Mmux_M_counter_d1013
    SLICE_X15Y29.CLK     Tas                   0.373   M_counter_q[3]
                                                       Mmux_M_counter_d441
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.416ns logic, 2.649ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  15.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_statemachine_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_24
    SLICE_X13Y40.D5      net (fanout=8)        0.985   M_counter_q[24]
    SLICE_X13Y40.D       Tilo                  0.259   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd2-In2_SW0
    SLICE_X12Y40.A2      net (fanout=1)        0.717   N4
    SLICE_X12Y40.A       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y39.B6      net (fanout=2)        0.367   M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.CX      net (fanout=2)        0.706   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.282ns logic, 2.775ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_statemachine_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_statemachine_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   M_counter_q[25]
                                                       M_counter_q_24
    SLICE_X13Y40.D5      net (fanout=8)        0.985   M_counter_q[24]
    SLICE_X13Y40.D       Tilo                  0.259   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd2-In2_SW0
    SLICE_X12Y40.A2      net (fanout=1)        0.717   N4
    SLICE_X12Y40.A       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y39.B6      net (fanout=2)        0.367   M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y39.B       Tilo                  0.254   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2-In5
    SLICE_X12Y36.DX      net (fanout=2)        0.701   M_statemachine_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd2_2
                                                       M_statemachine_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.282ns logic, 2.770ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_statemachine_q_FSM_FFd2 (FF)
  Destination:          M_statemachine_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_statemachine_q_FSM_FFd2 to M_statemachine_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd2
    SLICE_X13Y40.D4      net (fanout=25)       0.589   M_statemachine_q_FSM_FFd2
    SLICE_X13Y40.D       Tilo                  0.259   M_statemachine_q_FSM_FFd1_1
                                                       M_statemachine_q_FSM_FFd2-In2_SW0
    SLICE_X12Y40.A2      net (fanout=1)        0.717   N4
    SLICE_X12Y40.A       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y40.B6      net (fanout=2)        0.149   M_statemachine_q_FSM_FFd2-In2
    SLICE_X12Y40.B       Tilo                  0.254   M_statemachine_q_FSM_FFd4_2
                                                       M_statemachine_q_FSM_FFd4-In4
    SLICE_X12Y39.CX      net (fanout=2)        1.230   M_statemachine_q_FSM_FFd4-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_statemachine_q_FSM_FFd3
                                                       M_statemachine_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.377ns logic, 2.685ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd2_2/CLK
  Logical resource: M_statemachine_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd2_2/CLK
  Logical resource: M_statemachine_q_FSM_FFd2_2/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd3/CLK
  Logical resource: M_statemachine_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd3/CLK
  Logical resource: M_statemachine_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd3/CLK
  Logical resource: M_statemachine_q_FSM_FFd4/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd3/CLK
  Logical resource: M_statemachine_q_FSM_FFd3/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd4_2/CLK
  Logical resource: M_statemachine_q_FSM_FFd4_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd4_2/CLK
  Logical resource: M_statemachine_q_FSM_FFd4_2/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd5_2/CLK
  Logical resource: M_statemachine_q_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_statemachine_q_FSM_FFd5_2/CLK
  Logical resource: M_statemachine_q_FSM_FFd5_2/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X3Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X3Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X3Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X3Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X3Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X3Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X3Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X3Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.049|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1719 paths, 0 nets, and 392 connections

Design statistics:
   Minimum period:   5.049ns{1}   (Maximum frequency: 198.059MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 05 10:54:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



