# Day 3: 4-bit Ripple Carry Adder Verification

## ðŸ§  Objective
Design and verify a 4-bit ripple carry adder using Verilog and simulate using Icarus Verilog and GTKWave.

## ðŸ“‚ Files
- `4bit_ripple_adder.v` - RTL Design
- `tb_4bit_ripple_adder.v` - Testbench
- `run.sh` - Shell script to compile & simulate

## ðŸ“· Waveform
- Generates `output.vcd` for visualization in GTKWave.

## âœ… Status
Project verified and committed.
