// Seed: 2561784786
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  output id_1;
  always @(*) begin
    id_1 <= 1 - 1'b0;
    if (id_5) id_1 = id_3;
  end
  reg   id_5;
  logic id_6;
  always @(*) id_1 = id_5;
  always @(posedge 1) begin
    if ({1'b0{id_5}})
      if (1) begin
        id_4 <= id_5;
      end
  end
  logic id_7 = id_2;
  logic id_8;
endmodule
