Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\project\FPGA\2020-07-31_first_qsys\qsys.qsys --block-symbol-file --output-directory=D:\project\FPGA\2020-07-31_first_qsys\qsys --family="Cyclone IV E" --part=EP4CE15F23C8
Progress: Loading 2020-07-31_first_qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_0
Progress: Adding sdram_1 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: qsys.nios2: Current device family selected does not support 32-bit hard multiplier. This may reduce system Fmax
Info: qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys.sdram_1: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: qsys.epcs_flash_controller_0: epcs_flash_controller_0.external must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\project\FPGA\2020-07-31_first_qsys\qsys.qsys --synthesis=VERILOG --output-directory=D:\project\FPGA\2020-07-31_first_qsys\qsys\synthesis --family="Cyclone IV E" --part=EP4CE15F23C8
Progress: Loading 2020-07-31_first_qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_0
Progress: Adding sdram_1 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: qsys.nios2: Current device family selected does not support 32-bit hard multiplier. This may reduce system Fmax
Info: qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys.sdram_1: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: qsys.epcs_flash_controller_0: epcs_flash_controller_0.external must be exported, or connected to a matching conduit.
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: epcs_flash_controller_0: Starting RTL generation for module 'qsys_epcs_flash_controller_0'
Info: epcs_flash_controller_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash_controller_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0002_epcs_flash_controller_0_gen//qsys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller_0: Done RTL generation for module 'qsys_epcs_flash_controller_0'
Info: epcs_flash_controller_0: "qsys" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0003_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'
Info: jtag_uart_0: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2: "qsys" instantiated altera_nios2_gen2 "nios2"
Info: pio_0: Starting RTL generation for module 'qsys_pio_0'
Info: pio_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0004_pio_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'qsys_pio_0'
Info: pio_0: "qsys" instantiated altera_avalon_pio "pio_0"
Info: ram: Starting RTL generation for module 'qsys_ram'
Info: ram:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram --dir=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0005_ram_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0005_ram_gen//qsys_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'qsys_ram'
Info: ram: "qsys" instantiated altera_avalon_onchip_memory2 "ram"
Info: sdram_0: Starting RTL generation for module 'qsys_sdram_0'
Info: sdram_0:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0006_sdram_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0006_sdram_0_gen//qsys_sdram_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_0: Done RTL generation for module 'qsys_sdram_0'
Info: sdram_0: "qsys" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: sdram_1: Starting RTL generation for module 'qsys_sdram_1'
Info: sdram_1:   Generation command is [exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_1 --dir=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0007_sdram_1_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0007_sdram_1_gen//qsys_sdram_1_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_1: Done RTL generation for module 'qsys_sdram_1'
Info: sdram_1: "qsys" instantiated altera_avalon_new_sdram_controller "sdram_1"
Info: sysid_qsys_0: "qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'qsys_nios2_cpu'
Info: cpu:   Generation command is [exec D:/Program_D/ntelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/Program_D/ntelFPGA/18.1/quartus/bin64//perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_cpu --dir=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0011_cpu_gen/ --quartus_bindir=D:/Program_D/ntelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8476_5942863116324254708.dir/0011_cpu_gen//qsys_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.08.02 18:08:06 (*) Starting Nios II generation
Info: cpu: # 2020.08.02 18:08:06 (*)   Checking for plaintext license.
Info: cpu: # 2020.08.02 18:08:06 (*)   Plaintext license not found.
Info: cpu: # 2020.08.02 18:08:06 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.08.02 18:08:07 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.08.02 18:08:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.08.02 18:08:07 (*)   Creating all objects for CPU
Info: cpu: # 2020.08.02 18:08:07 (*)     Testbench
Info: cpu: # 2020.08.02 18:08:07 (*)     Instruction decoding
Info: cpu: # 2020.08.02 18:08:07 (*)       Instruction fields
Info: cpu: # 2020.08.02 18:08:07 (*)       Instruction decodes
Info: cpu: # 2020.08.02 18:08:08 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.08.02 18:08:08 (*)       Instruction controls
Info: cpu: # 2020.08.02 18:08:08 (*)     Pipeline frontend
Info: cpu: # 2020.08.02 18:08:08 (*)     Pipeline backend
Info: cpu: # 2020.08.02 18:08:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.08.02 18:08:14 (*)   Creating encrypted RTL
Info: cpu: # 2020.08.02 18:08:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'qsys_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file D:/project/FPGA/2020-07-31_first_qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/project/FPGA/2020-07-31_first_qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/project/FPGA/2020-07-31_first_qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/project/FPGA/2020-07-31_first_qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys: Done "qsys" with 33 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
