# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/joeci/OneDrive/Desktop/Code/cs552/Project/Project/RegisterFile_tb.v
