// Seed: 1054835163
module module_0;
  tri id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output logic id_2,
    input logic id_3,
    input supply0 id_4
);
  supply1 id_6, id_7;
  module_0();
  always id_2 <= id_0 ? 1 : 1 == id_6 ? 1 : id_1 ? (1 == id_4) : id_3;
endmodule
module module_2 (
    output wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri0 id_4
);
  wire id_6;
  module_0();
endmodule
