
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[4/5] iommu/arm-smmu: add support for unmap a memory range with only one tlb sync - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [4/5] iommu/arm-smmu: add support for unmap a memory range with only one tlb sync</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=72826">lei zhen</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>June 26, 2017, 1:38 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1498484330-10840-5-git-send-email-thunder.leizhen@huawei.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9809721/mbox/"
   >mbox</a>
|
   <a href="/patch/9809721/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9809721/">/patch/9809721/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	53BE760329 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 26 Jun 2017 13:40:26 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 583E12846F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 26 Jun 2017 13:40:26 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 4C7BD2858D; Mon, 26 Jun 2017 13:40:26 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 0611F285CF
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 26 Jun 2017 13:40:25 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752579AbdFZNkV (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 26 Jun 2017 09:40:21 -0400
Received: from szxga01-in.huawei.com ([45.249.212.187]:8799 &quot;EHLO
	szxga01-in.huawei.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752396AbdFZNje (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 26 Jun 2017 09:39:34 -0400
Received: from 172.30.72.56 (EHLO DGGEML401-HUB.china.huawei.com)
	([172.30.72.56])
	by dggrg01-dlp.huawei.com (MOS 4.4.6-GA FastPath queued)
	with ESMTP id AQZ51690; Mon, 26 Jun 2017 21:39:30 +0800 (CST)
Received: from localhost (10.177.23.164) by DGGEML401-HUB.china.huawei.com
	(10.3.17.32) with Microsoft SMTP Server id 14.3.301.0;
	Mon, 26 Jun 2017 21:39:20 +0800
From: Zhen Lei &lt;thunder.leizhen@huawei.com&gt;
To: Will Deacon &lt;will.deacon@arm.com&gt;, Joerg Roedel &lt;joro@8bytes.org&gt;,
	linux-arm-kernel &lt;linux-arm-kernel@lists.infradead.org&gt;,
	iommu &lt;iommu@lists.linux-foundation.org&gt;,
	Robin Murphy &lt;robin.murphy@arm.com&gt;,
	linux-kernel &lt;linux-kernel@vger.kernel.org&gt;
CC: Zefan Li &lt;lizefan@huawei.com&gt;, Xinwei Hu &lt;huxinwei@huawei.com&gt;,
	&quot;Tianhong Ding&quot; &lt;dingtianhong@huawei.com&gt;,
	Hanjun Guo &lt;guohanjun@huawei.com&gt;, Zhen Lei &lt;thunder.leizhen@huawei.com&gt;,
	John Garry &lt;john.garry@huawei.com&gt;
Subject: [PATCH 4/5] iommu/arm-smmu: add support for unmap a memory range
	with only one tlb sync
Date: Mon, 26 Jun 2017 21:38:49 +0800
Message-ID: &lt;1498484330-10840-5-git-send-email-thunder.leizhen@huawei.com&gt;
X-Mailer: git-send-email 1.9.5.msysgit.0
In-Reply-To: &lt;1498484330-10840-1-git-send-email-thunder.leizhen@huawei.com&gt;
References: &lt;1498484330-10840-1-git-send-email-thunder.leizhen@huawei.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.177.23.164]
X-CFilter-Loop: Reflected
X-Mirapoint-Virus-RAPID-Raw: score=unknown(0),
	refid=str=0001.0A020201.59510E92.0192, ss=1, re=0.000, recu=0.000,
	reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0,
	so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32
X-Mirapoint-Loop-Id: 3781b651141444572d08b21ae36ce573
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=72826">lei zhen</a> - June 26, 2017, 1:38 p.m.</div>
<pre class="content">
1. remove tlb_sync operation in &quot;unmap&quot;
2. make sure each &quot;unmap&quot; will always be followed by tlb sync operation

The resultant effect is as below:
	unmap memory page-1
	tlb invalidate page-1
	...
	unmap memory page-n
	tlb invalidate page-n
	tlb sync
<span class="signed-off-by">
Signed-off-by: Zhen Lei &lt;thunder.leizhen@huawei.com&gt;</span>
---
 drivers/iommu/arm-smmu.c           | 10 ++++++++++
 drivers/iommu/io-pgtable-arm-v7s.c | 32 +++++++++++++++++++++-----------
 2 files changed, 31 insertions(+), 11 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c</span>
<span class="p_header">index b8d069a..74ca6eb 100644</span>
<span class="p_header">--- a/drivers/iommu/arm-smmu.c</span>
<span class="p_header">+++ b/drivers/iommu/arm-smmu.c</span>
<span class="p_chunk">@@ -1402,6 +1402,15 @@</span> <span class="p_context"> static size_t arm_smmu_unmap(struct iommu_domain *domain, unsigned long iova,</span>
 	return ops-&gt;unmap(ops, iova, size);
 }
 
<span class="p_add">+static void arm_smmu_unmap_tlb_sync(struct iommu_domain *domain)</span>
<span class="p_add">+{</span>
<span class="p_add">+	struct arm_smmu_domain *smmu_domain = to_smmu_domain(domain);</span>
<span class="p_add">+	struct io_pgtable_ops *ops= smmu_domain-&gt;pgtbl_ops;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (ops &amp;&amp; ops-&gt;unmap_tlb_sync)</span>
<span class="p_add">+		ops-&gt;unmap_tlb_sync(ops);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 static phys_addr_t arm_smmu_iova_to_phys_hard(struct iommu_domain *domain,
 					      dma_addr_t iova)
 {
<span class="p_chunk">@@ -1698,6 +1707,7 @@</span> <span class="p_context"> static struct iommu_ops arm_smmu_ops = {</span>
 	.attach_dev		= arm_smmu_attach_dev,
 	.map			= arm_smmu_map,
 	.unmap			= arm_smmu_unmap,
<span class="p_add">+	.unmap_tlb_sync		= arm_smmu_unmap_tlb_sync,</span>
 	.map_sg			= default_iommu_map_sg,
 	.iova_to_phys		= arm_smmu_iova_to_phys,
 	.add_device		= arm_smmu_add_device,
<span class="p_header">diff --git a/drivers/iommu/io-pgtable-arm-v7s.c b/drivers/iommu/io-pgtable-arm-v7s.c</span>
<span class="p_header">index a55fd38..325c1c6 100644</span>
<span class="p_header">--- a/drivers/iommu/io-pgtable-arm-v7s.c</span>
<span class="p_header">+++ b/drivers/iommu/io-pgtable-arm-v7s.c</span>
<span class="p_chunk">@@ -370,6 +370,8 @@</span> <span class="p_context"> static int arm_v7s_init_pte(struct arm_v7s_io_pgtable *data,</span>
 
 	for (i = 0; i &lt; num_entries; i++)
 		if (ARM_V7S_PTE_IS_TABLE(ptep[i], lvl)) {
<span class="p_add">+			size_t unmapped;</span>
<span class="p_add">+</span>
 			/*
 			 * We need to unmap and free the old table before
 			 * overwriting it with a block entry.
<span class="p_chunk">@@ -378,8 +380,10 @@</span> <span class="p_context"> static int arm_v7s_init_pte(struct arm_v7s_io_pgtable *data,</span>
 			size_t sz = ARM_V7S_BLOCK_SIZE(lvl);
 
 			tblp = ptep - ARM_V7S_LVL_IDX(iova, lvl);
<span class="p_del">-			if (WARN_ON(__arm_v7s_unmap(data, iova + i * sz,</span>
<span class="p_del">-						    sz, lvl, tblp) != sz))</span>
<span class="p_add">+			unmapped = __arm_v7s_unmap(data, iova + i * sz,</span>
<span class="p_add">+						    sz, lvl, tblp);</span>
<span class="p_add">+			io_pgtable_tlb_sync(&amp;data-&gt;iop);</span>
<span class="p_add">+			if (WARN_ON(unmapped != sz))</span>
 				return -EINVAL;
 		} else if (ptep[i]) {
 			/* We require an unmap first */
<span class="p_chunk">@@ -626,7 +630,6 @@</span> <span class="p_context"> static int __arm_v7s_unmap(struct arm_v7s_io_pgtable *data,</span>
 				/* Also flush any partial walks */
 				io_pgtable_tlb_add_flush(iop, iova, blk_size,
 					ARM_V7S_BLOCK_SIZE(lvl + 1), false);
<span class="p_del">-				io_pgtable_tlb_sync(iop);</span>
 				ptep = iopte_deref(pte[i], lvl);
 				__arm_v7s_free_table(ptep, lvl + 1, data);
 			} else {
<span class="p_chunk">@@ -653,13 +656,15 @@</span> <span class="p_context"> static int arm_v7s_unmap(struct io_pgtable_ops *ops, unsigned long iova,</span>
 			 size_t size)
 {
 	struct arm_v7s_io_pgtable *data = io_pgtable_ops_to_data(ops);
<span class="p_del">-	size_t unmapped;</span>
 
<span class="p_del">-	unmapped = __arm_v7s_unmap(data, iova, size, 1, data-&gt;pgd);</span>
<span class="p_del">-	if (unmapped)</span>
<span class="p_del">-		io_pgtable_tlb_sync(&amp;data-&gt;iop);</span>
<span class="p_add">+	return __arm_v7s_unmap(data, iova, size, 1, data-&gt;pgd);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static void arm_v7s_unmap_tlb_sync(struct io_pgtable_ops *ops)</span>
<span class="p_add">+{</span>
<span class="p_add">+	struct arm_v7s_io_pgtable *data = io_pgtable_ops_to_data(ops);</span>
 
<span class="p_del">-	return unmapped;</span>
<span class="p_add">+	io_pgtable_tlb_sync(&amp;data-&gt;iop);</span>
 }
 
 static phys_addr_t arm_v7s_iova_to_phys(struct io_pgtable_ops *ops,
<span class="p_chunk">@@ -724,6 +729,7 @@</span> <span class="p_context"> static struct io_pgtable *arm_v7s_alloc_pgtable(struct io_pgtable_cfg *cfg,</span>
 	data-&gt;iop.ops = (struct io_pgtable_ops) {
 		.map		= arm_v7s_map,
 		.unmap		= arm_v7s_unmap,
<span class="p_add">+		.unmap_tlb_sync	= arm_v7s_unmap_tlb_sync,</span>
 		.iova_to_phys	= arm_v7s_iova_to_phys,
 	};
 
<span class="p_chunk">@@ -822,7 +828,7 @@</span> <span class="p_context"> static int __init arm_v7s_do_selftests(void)</span>
 		.quirks = IO_PGTABLE_QUIRK_ARM_NS | IO_PGTABLE_QUIRK_NO_DMA,
 		.pgsize_bitmap = SZ_4K | SZ_64K | SZ_1M | SZ_16M,
 	};
<span class="p_del">-	unsigned int iova, size, iova_start;</span>
<span class="p_add">+	unsigned int iova, size, unmapped, iova_start;</span>
 	unsigned int i, loopnr = 0;
 
 	selftest_running = true;
<span class="p_chunk">@@ -877,7 +883,9 @@</span> <span class="p_context"> static int __init arm_v7s_do_selftests(void)</span>
 	size = 1UL &lt;&lt; __ffs(cfg.pgsize_bitmap);
 	while (i &lt; loopnr) {
 		iova_start = i * SZ_16M;
<span class="p_del">-		if (ops-&gt;unmap(ops, iova_start + size, size) != size)</span>
<span class="p_add">+		unmapped = ops-&gt;unmap(ops, iova_start + size, size);</span>
<span class="p_add">+		ops-&gt;unmap_tlb_sync(ops);</span>
<span class="p_add">+		if (unmapped != size)</span>
 			return __FAIL(ops);
 
 		/* Remap of partial unmap */
<span class="p_chunk">@@ -896,7 +904,9 @@</span> <span class="p_context"> static int __init arm_v7s_do_selftests(void)</span>
 	while (i != BITS_PER_LONG) {
 		size = 1UL &lt;&lt; i;
 
<span class="p_del">-		if (ops-&gt;unmap(ops, iova, size) != size)</span>
<span class="p_add">+		unmapped = ops-&gt;unmap(ops, iova, size);</span>
<span class="p_add">+		ops-&gt;unmap_tlb_sync(ops);</span>
<span class="p_add">+		if (unmapped != size)</span>
 			return __FAIL(ops);
 
 		if (ops-&gt;iova_to_phys(ops, iova + 42))

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



