Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 21 16:22:47 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_srs_timing_summary_routed.rpt -pb my_srs_timing_summary_routed.pb -rpx my_srs_timing_summary_routed.rpx -warn_on_violation
| Design       : my_srs
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 4.003ns (65.504%)  route 2.108ns (34.496%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[0]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_reg[0]/Q
                         net (fo=1, routed)           2.108     2.564    out_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.547     6.110 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     6.110    out
    L14                                                               r  out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.714ns  (logic 1.629ns (34.559%)  route 3.085ns (65.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           3.085     4.560    rst_IBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.154     4.714 r  shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.714    p_0_in[4]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.714ns  (logic 1.624ns (34.453%)  route 3.090ns (65.547%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           3.090     4.565    rst_IBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.149     4.714 r  shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.714    p_0_in[6]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.689ns  (logic 1.599ns (34.103%)  route 3.090ns (65.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           3.090     4.565    rst_IBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.124     4.689 r  shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.689    p_0_in[5]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.684ns  (logic 1.599ns (34.140%)  route 3.085ns (65.860%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           3.085     4.560    rst_IBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.124     4.684 r  shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.684    p_0_in[3]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.475ns  (logic 1.625ns (36.315%)  route 2.850ns (63.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.850     4.325    rst_IBUF
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.150     4.475 r  shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.475    p_0_in[7]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.449ns  (logic 1.599ns (35.943%)  route 2.850ns (64.057%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.850     4.325    rst_IBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.124     4.449 r  shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.449    p_0_in[1]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.279ns  (logic 1.599ns (37.371%)  route 2.680ns (62.629%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.680     4.155    rst_IBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.124     4.279 r  shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.279    p_0_in[0]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.273ns  (logic 1.593ns (37.283%)  route 2.680ns (62.717%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.680     4.155    rst_IBUF
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.118     4.273 r  shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.273    p_0_in[2]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[7]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.086     0.214    shift_reg[7]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.102     0.316 r  shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.316    p_0_in[6]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.230ns (69.334%)  route 0.102ns (30.666%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[4]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.102     0.230    shift_reg[4]
    SLICE_X43Y41         LUT4 (Prop_lut4_I1_O)        0.102     0.332 r  shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.332    p_0_in[7]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[5]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.159     0.300    shift_reg[5]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.042     0.342 r  shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    p_0_in[4]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.226ns (59.510%)  route 0.154ns (40.490%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[4]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.154     0.282    shift_reg[4]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.098     0.380 r  shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.380    p_0_in[3]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.183ns (45.821%)  route 0.216ns (54.179%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[3]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.216     0.357    shift_reg[3]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.042     0.399 r  shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    p_0_in[2]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.219     0.360    shift_reg[1]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.405 r  shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    p_0_in[0]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.226ns (51.182%)  route 0.216ns (48.818%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[6]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.216     0.344    shift_reg[6]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.098     0.442 r  shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.442    p_0_in[5]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.227ns (44.543%)  route 0.283ns (55.457%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[2]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.283     0.411    shift_reg[2]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.099     0.510 r  shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.510    p_0_in[1]
    SLICE_X43Y41         FDRE                                         r  shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.388ns (72.528%)  route 0.526ns (27.472%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  shift_reg_reg[0]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.526     0.667    out_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.247     1.914 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     1.914    out
    L14                                                               r  out (OUT)
  -------------------------------------------------------------------    -------------------





