
*** Running vivado
    with args -log WRAPPER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WRAPPER.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source WRAPPER.tcl -notrace
Command: synth_design -top WRAPPER -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 304.840 ; gain = 83.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'WRAPPER' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/new/WRAPPER.vhd:43]
INFO: [Synth 8-3491] module 'KEYPAD' declared at 'C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:34' bound to instance 'keypad1' of component 'keypad' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/new/WRAPPER.vhd:65]
INFO: [Synth 8-638] synthesizing module 'KEYPAD' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'KEYPAD' (1#1) [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:43]
INFO: [Synth 8-3491] module 'BCD7SEG_8' declared at 'C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/lab4/BCD7SEG_8.vhdl:23' bound to instance 'bcd7seg_8_1' of component 'BCD7SEG_8' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/new/WRAPPER.vhd:73]
INFO: [Synth 8-638] synthesizing module 'BCD7SEG_8' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/lab4/BCD7SEG_8.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'BCD7SEG_8' (2#1) [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/lab4/BCD7SEG_8.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'WRAPPER' (3#1) [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/new/WRAPPER.vhd:43]
WARNING: [Synth 8-3331] design BCD7SEG_8 has unconnected port btn[3]
WARNING: [Synth 8-3331] design BCD7SEG_8 has unconnected port btn[2]
WARNING: [Synth 8-3331] design BCD7SEG_8 has unconnected port btn[1]
WARNING: [Synth 8-3331] design BCD7SEG_8 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 354.160 ; gain = 132.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 354.160 ; gain = 132.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/constrs_1/imports/BASYS_FILES/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/constrs_1/imports/BASYS_FILES/Basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/constrs_1/imports/BASYS_FILES/Basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WRAPPER_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WRAPPER_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 669.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 669.617 ; gain = 447.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 669.617 ; gain = 447.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 669.617 ; gain = 447.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'KEYPAD'
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element NS_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_cnt_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'NS_reg' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'NS_reg' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st_detect |                              000 |                              000
                st_row_0 |                              001 |                              001
                st_row_1 |                              010 |                              010
                st_row_2 |                              011 |                              011
                st_row_3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'KEYPAD'
WARNING: [Synth 8-6014] Unused sequential element NS_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 669.617 ; gain = 447.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KEYPAD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element keypad1/div_cnt_reg was removed.  [C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.srcs/sources_1/imports/HW_3/keypad.vhd:68]
WARNING: [Synth 8-3917] design WRAPPER has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design WRAPPER has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design WRAPPER has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design WRAPPER has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 669.617 ; gain = 447.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 669.617 ; gain = 447.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 672.703 ; gain = 451.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |    63|
|4     |LUT2   |     6|
|5     |LUT3   |    12|
|6     |LUT6   |     9|
|7     |FDRE   |    36|
|8     |LD     |     3|
|9     |IBUF   |     4|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   169|
|2     |  bcd7seg_8_1 |BCD7SEG_8 |     7|
|3     |  keypad1     |KEYPAD    |   141|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 683.246 ; gain = 146.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 683.246 ; gain = 461.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

21 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 684.465 ; gain = 470.406
INFO: [Common 17-1381] The checkpoint 'C:/utilities/CP_233/HW_3/VIVADO/HW3/HW3.runs/synth_1/WRAPPER.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 684.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 18:09:32 2018...
