Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Feb  4 16:18:36 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {clock} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Logical Constraint:
+--------------------------------------------------------+
| Object               | Attribute          | Value     
+--------------------------------------------------------+
| i:sys_clk_ibuf       | PAP_DONT_TOUCH     | TRUE      
| i:sys_rst_n_ibuf     | PAP_DONT_TOUCH     | TRUE      
+--------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]        | output            | F3      | 1.2       | LVCMOS12       | 2         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[1]        | output            | J6      | 1.2       | LVCMOS12       | 2         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[2]        | output            | J7      | 1.2       | LVCMOS12       | 2         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[3]        | output            | G1      | 1.2       | LVCMOS12       | 2         | PULLUP         | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk       | input             | B5      | 1.2       | LVCMOS12       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | G5      | 1.2       | LVCMOS12       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name           | Fanout     
+-------------------------------------------------------------------------------------------------------------+
| CAPDR               | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_3         | u_CORES/capt_o     | 1          
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | u_CORES/drck_o     | 1          
| O                   | sys_clk_ibuf                   | clkbufg_5         | nt_sys_clk         | 1          
+-------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| N0                                              | N0                                              | 28         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 462        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| u_CORES/u_debug_core_0/resetn                   | u_CORES/u_debug_core_0/resetn                   | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 8          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 66         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| N26                                                                | N26_9                                                                  | 4          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N187                                            | u_CORES/u_jtag_hub/N187_0                                              | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N1880                          | u_CORES/u_debug_core_0/u0_trig_unit/N1880                              | 85         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/N414                    | u_CORES/u_debug_core_0/u_Storage_Condition/N414                        | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N418                    | u_CORES/u_debug_core_0/u_Storage_Condition/N418                        | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N430                    | u_CORES/u_debug_core_0/u_Storage_Condition/N430_3                      | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N422                    | u_CORES/u_debug_core_0/u_Storage_Condition/N422                        | 11         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N130                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N130                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N330                      | u_CORES/u_debug_core_0/u_hub_data_decode/N330                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N483                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N483_3                            | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N487                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N487                              | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv            | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N241     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N241_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N162     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N162_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                    | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_2                                                               | clkbufg_5                                                                 | 477        
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                 | 462        
| ntclkbufg_1                                                               | clkbufg_4                                                                 | 180        
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                      | 140        
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                  | 131        
| u_CORES/u_debug_core_0/u0_trig_unit/N1880                                 | u_CORES/u_debug_core_0/u0_trig_unit/N1880                                 | 85         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | 66         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                        | 41         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                   | 38         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                   | 38         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]               | 31         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]               | 30         
| N0                                                                        | N0                                                                        | 28         
| counter[23]                                                               | counter[23]                                                               | 27         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]             | 26         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]               | 26         
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]             | 25         
| _N45                                                                      | N3_mux22                                                                  | 24         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]               | 24         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]             | 23         
| u_CORES/u_debug_core_0/_N2019                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N11_3                            | 20         
| u_CORES/u_debug_core_0/u_Storage_Condition/N418                           | u_CORES/u_debug_core_0/u_Storage_Condition/N418                           | 16         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1992                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_91                               | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                   | 14         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]             | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                   | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                   | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N414                           | u_CORES/u_debug_core_0/u_Storage_Condition/N414                           | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N487                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N487                                 | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N430                           | u_CORES/u_debug_core_0/u_Storage_Condition/N430_3                         | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]               | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/N422                           | u_CORES/u_debug_core_0/u_Storage_Condition/N422                           | 11         
| u_CORES/u_debug_core_0/conf_sel_int [22]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4                    | 11         
| ntclkbufg_0                                                               | clkbufg_3                                                                 | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N483                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N483_3                               | 11         
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/N260                           | u_CORES/u_debug_core_0/u_Storage_Condition/N260                           | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]               | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]               | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1999                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_98                               | 9          
| u_CORES/u_debug_core_0/conf_sel_int [20]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_2_3                  | 9          
| u_CORES/u_debug_core_0/conf_rden [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]                     | 9          
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                       | 9          
| u_CORES/u_jtag_hub/N187                                                   | u_CORES/u_jtag_hub/N187_0                                                 | 9          
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini                 | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2032                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_4     | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]               | 8          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]             | 7          
| u_CORES/u_debug_core_0/conf_sel_int [21]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_3                    | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [10]             | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]              | 7          
| u_CORES/u_debug_core_0/ram_radr [0]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]          | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv               | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]      | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                 | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]                 | 6          
| u_CORES/u_jtag_hub/N189                                                   | u_CORES/u_jtag_hub/N189                                                   | 6          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]                    | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]             | 6          
| u_CORES/conf_sel [0]                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                         | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]      | 6          
| counter[0]                                                                | counter[0]                                                                | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]      | 6          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [0]                    | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]             | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [4]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]                   | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [2]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]                   | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]      | 6          
| u_CORES/u_debug_core_0/_N1991                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N150_8                           | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                             | 6          
| u_CORES/u_debug_core_0/ram_radr [1]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]          | 6          
| counter[15]                                                               | counter[15]                                                               | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [9]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]                 | 5          
| counter[14]                                                               | counter[14]                                                               | 5          
| counter[13]                                                               | counter[13]                                                               | 5          
| counter[12]                                                               | counter[12]                                                               | 5          
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]             | 5          
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]             | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1998                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_97                               | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]                 | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/N330                             | u_CORES/u_debug_core_0/u_hub_data_decode/N330                             | 5          
| counter[1]                                                                | counter[1]                                                                | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [1]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]                 | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [3]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]                 | 5          
| counter[8]                                                                | counter[8]                                                                | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2622                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N343_6                               | 5          
| counter[16]                                                               | counter[16]                                                               | 5          
| counter[17]                                                               | counter[17]                                                               | 5          
| counter[18]                                                               | counter[18]                                                               | 5          
| counter[7]                                                                | counter[7]                                                                | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]               | 5          
| counter[19]                                                               | counter[19]                                                               | 5          
| counter[20]                                                               | counter[20]                                                               | 5          
| u_CORES/u_debug_core_0/ram_radr [2]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]          | 5          
| u_CORES/u_debug_core_0/ram_radr [3]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]          | 5          
| u_CORES/u_debug_core_0/ram_radr [4]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]          | 5          
| u_CORES/u_debug_core_0/ram_radr [5]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]          | 5          
| u_CORES/u_debug_core_0/ram_radr [6]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]          | 5          
| u_CORES/u_debug_core_0/ram_radr [7]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]          | 5          
| u_CORES/u_debug_core_0/ram_radr [8]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]          | 5          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.11 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 665      | 26304         | 3                   
| LUT                   | 654      | 17536         | 4                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 4        | 48            | 9                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 6        | 240           | 3                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+---------------------------------------------------------------------------------------------+
| Type       | File Name                                                                     
+---------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/flow_ledN_syn.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/flow_ledN_syn.fic     
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/device_map/flow_ledN_map.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/device_map/flow_ledN_dmr.prt     
|            | C:/Users/93462/PdsProject/fpga-learn/project/device_map/flow_ledN.dmr         
+---------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 198,852,608 bytes
Total CPU  time to dev_map completion : 1.000 sec
Process Total CPU  time to dev_map completion : 1.000 sec
Total real time to dev_map completion : 12.000 sec
