[Device]
Family=ecp5u
PartType=LFE5U-25F
PartName=LFE5U-25F-6BG256C
SpeedGrade=6
Package=CABGA256
OperatingCondition=COM
Status=S

[IP]
VendorName=Lattice Semiconductor Corporation
CoreType=LPM
CoreStatus=Demo
CoreName=FIFO_DC
CoreRevision=5.8
ModuleName=fifo_dc_16in_16out
SourceFormat=verilog
ParameterFileVersion=1.0
Date=12/06/2024
Time=09:33:29

[Parameters]
Verilog=1
VHDL=0
EDIF=1
Destination=Synplicity
Expression=BusA(0 to 7)
Order=[MSB:LSB]
IO=0
FIFOImp=EBR Based
Depth=4
Width=16
RDepth=4
RWidth=16
regout=0
ClockEn=0
CtrlByRdEn=0
EmpFlg=0
PeMode=Static - Dual Threshold
PeAssert=1
PeDeassert=12
FullFlg=0
PfMode=Static - Dual Threshold
PfAssert=3
PfDeassert=506
Reset=Async
Reset1=Sync
RDataCount=0
WDataCount=0
EnECC=0

[Command]
cmd_line= -w -n fifo_dc_16in_16out -lang verilog -synth lse -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 4 -width 16 -rwidth 16 -reset_rel SYNC -pe -1 -pf -1
