MIPS LB000
"SyncdRW Rfe SyncdRW Rfe"
Cycle=Rfe SyncdRW Rfe SyncdRW
Relax=ACSyncdRW
Safe=
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=SyncdRW Rfe SyncdRW Rfe
{
0:r2=x; 0:r4=y; 
1:r2=y; 1:r4=x; 
}
 P0           | P1           ;
 lw  r1,0(r2) | lw  r1,0(r2) ;
 sync         | sync         ;
 li r3,1      | li r3,1      ;
 sw  r3,0(r4) | sw  r3,0(r4) ;
exists
(0:r1=1 /\ 1:r1=1)
