SEQSTAT should be read only

SYSCFG should throw away writes to reserved bits

need to review ASTAT write behavior

CYCLES should increment based on SYSCFG

CYCLES2 pushing/reading should be shadowed

create on-chip maps and default SP to scratch pad

add support for tracing

implement all unhandled_instruction locations

how to model RETE and IVG0 bit in IPEND ...

figure out when LB[01] has LSB set during CEC transitions ...

handle USP/SP transition
