m255
K3
13
cModel Technology
Z0 dD:\01workplace\Quartus\class27_vga\prj\simulation\modelsim
vmy_vga
IIc6:gWKWE?nH6K4f[J6]D2
Voab3P?fo@cifUIzbn]iRT0
Z1 dD:\01workplace\Quartus\class27_vga\prj\simulation\modelsim
w1626689740
8D:/01workplace/Quartus/class27_vga/rtl/my_vga.v
FD:/01workplace/Quartus/class27_vga/rtl/my_vga.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+D:/01workplace/Quartus/class27_vga/rtl -O0
!i10b 1
!s100 `zN05RGZ8@Ug[M]QI^Okn0
!s85 0
!s108 1626762067.550000
!s107 D:/01workplace/Quartus/class27_vga/rtl/my_vga.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/01workplace/Quartus/class27_vga/rtl|D:/01workplace/Quartus/class27_vga/rtl/my_vga.v|
!s101 -O0
vpll_25Mhz
IH=o@E<DNfR<>7Wd5k`LQD1
VVLgHkO`UKZz>imaZngjf13
R1
w1626679415
8D:/01workplace/Quartus/class27_vga/prj/ip/pll_25Mhz/pll_25Mhz.v
FD:/01workplace/Quartus/class27_vga/prj/ip/pll_25Mhz/pll_25Mhz.v
L0 39
R2
r1
31
R3
npll_25@mhz
!i10b 1
!s100 kz:YKYl:PlQDzgG`@Ua]U0
!s85 0
!s108 1626762067.999000
!s107 D:/01workplace/Quartus/class27_vga/prj/ip/pll_25Mhz/pll_25Mhz.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/01workplace/Quartus/class27_vga/prj/ip/pll_25Mhz|D:/01workplace/Quartus/class27_vga/prj/ip/pll_25Mhz/pll_25Mhz.v|
!s101 -O0
!s92 -vlog01compat -work work +incdir+D:/01workplace/Quartus/class27_vga/prj/ip/pll_25Mhz -O0
vpll_25Mhz_altpll
IaY84F7?c]9f3el=d@UJGT0
VBlM4QH5kd5iXR3c[k`eZh0
R1
w1626689726
8D:/01workplace/Quartus/class27_vga/prj/db/pll_25mhz_altpll.v
FD:/01workplace/Quartus/class27_vga/prj/db/pll_25mhz_altpll.v
L0 30
R2
r1
31
R3
npll_25@mhz_altpll
!i10b 1
!s100 RmUBM6Z<gYMMLb8<;ao2e1
!s85 0
!s108 1626762068.206000
!s107 D:/01workplace/Quartus/class27_vga/prj/db/pll_25mhz_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/01workplace/Quartus/class27_vga/prj/db|D:/01workplace/Quartus/class27_vga/prj/db/pll_25mhz_altpll.v|
!s101 -O0
!s92 -vlog01compat -work work +incdir+D:/01workplace/Quartus/class27_vga/prj/db -O0
vtb_my_vga
!i10b 1
!s100 3=9UNDE0MWbo[Wlc^_7[f1
IYZz4b:OzKQ7Z`F2KXRKKe1
VRH=?gfOYOJOI0=3QYbdN<2
R1
w1626762051
8D:/01workplace/Quartus/class27_vga/prj/../testbench/tb_my_vga.v
FD:/01workplace/Quartus/class27_vga/prj/../testbench/tb_my_vga.v
L0 2
R2
r1
!s85 0
31
!s108 1626762068.410000
!s107 D:/01workplace/Quartus/class27_vga/prj/../testbench/tb_my_vga.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/01workplace/Quartus/class27_vga/prj/../testbench|D:/01workplace/Quartus/class27_vga/prj/../testbench/tb_my_vga.v|
!s101 -O0
R3
!s92 -vlog01compat -work work +incdir+D:/01workplace/Quartus/class27_vga/prj/../testbench -O0
vvga_ctrl
IB5E8AND@e3e5mnh>n8=PT1
VO`GHiM1ICPTH^Xbm>`8?D3
R1
w1626687122
8D:/01workplace/Quartus/class27_vga/rtl/vga_ctrl.v
FD:/01workplace/Quartus/class27_vga/rtl/vga_ctrl.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 @^SF@ARF3524DG>ga=g4a3
!s85 0
!s108 1626762067.903000
!s107 D:/01workplace/Quartus/class27_vga/rtl/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/01workplace/Quartus/class27_vga/rtl|D:/01workplace/Quartus/class27_vga/rtl/vga_ctrl.v|
!s101 -O0
vvga_pic
I_SG`E_FdP0FN>lV8Z>OzR3
VadT5==0SL`8NK;>iRo?EX3
R1
w1626688665
8D:/01workplace/Quartus/class27_vga/rtl/vga_pic.v
FD:/01workplace/Quartus/class27_vga/rtl/vga_pic.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 TEV9N[QXa9Jzk?AMD;lmR1
!s85 0
!s108 1626762067.762000
!s107 D:/01workplace/Quartus/class27_vga/rtl/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/01workplace/Quartus/class27_vga/rtl|D:/01workplace/Quartus/class27_vga/rtl/vga_pic.v|
!s101 -O0
