// Seed: 1866736429
module module_0;
  always id_1 <= -1 ? id_1 : id_1;
  wire id_3, id_4;
  assign id_2 = id_2;
  assign module_2.id_11 = 0;
  wire id_5;
endmodule
module module_1 (
    inout wor id_0,
    output tri1 id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri0 id_3
);
  wire id_5, id_6;
  assign id_2 = -1'h0;
  tri0 id_7;
  uwire id_8, id_9, id_10;
  assign id_9 = 1'd0;
  module_0 modCall_1 ();
  wire id_11, id_12, id_13;
  logic [7:0][-1] id_14 (
      .id_0 (-1),
      .id_1 (1 == -1),
      .id_2 (-1'b0),
      .id_3 (id_9),
      .id_4 (-1),
      .id_5 (-1),
      .id_6 (-1),
      .id_7 ({id_1}),
      .id_8 (1),
      .id_9 (id_10),
      .id_10(id_7.id_2),
      .id_11(id_1)
  );
endmodule
