// Seed: 3611040954
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    input reg id_4,
    input id_5
    , id_6
);
  type_10(
      1, 1'b0, id_5
  );
  reg id_7;
  always @(posedge id_5 or 1) begin
    if (1'b0) id_1 <= {id_7 & id_5 - id_2, id_4};
    id_7 = id_4;
  end
  logic id_8;
endmodule
