{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729544638906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729544638906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 15:03:58 2024 " "Processing started: Mon Oct 21 15:03:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729544638906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729544638906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialCom -c SerialCom --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialCom -c SerialCom --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729544638906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729544639313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729544639313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top " "Found entity 1: uart_fpga_top" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Segment " "Found entity 1: BCD_to_7Segment" {  } { { "BCD_to_7Segment.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_to_7Segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_handshake.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_handshake.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_handshake " "Found entity 1: uart_handshake" {  } { { "uart_handshake.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_N_bits " "Found entity 1: Counter_N_bits" {  } { { "Counter_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "BCD_Counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Cell " "Found entity 1: D_FF_Cell" {  } { { "D_FF_Cell.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Manual " "Found entity 1: D_FF_Manual" {  } { { "D_FF_Manual.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Manual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_N_bits " "Found entity 1: Comparator_N_bits" {  } { { "Comparator_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Comparator_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_N_bits " "Found entity 1: Adder_N_bits" {  } { { "Adder_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646395 ""} { "Info" "ISGN_ENTITY_NAME" "2 Full_Adder " "Found entity 2: Full_Adder" {  } { { "Adder_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_N_bits " "Found entity 1: Mux2to1_N_bits" {  } { { "Mux2to1_N_bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Mux2to1_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file uart_tx_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_pkg (SystemVerilog) " "Found design unit 1: uart_tx_pkg (SystemVerilog)" {  } { { "uart_tx_pkg.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_1 " "Found entity 1: uart_tx_mux_1" {  } { { "uart_tx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_2 " "Found entity 1: uart_tx_mux_2" {  } { { "uart_tx_mux_2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_3 " "Found entity 1: uart_tx_mux_3" {  } { { "uart_tx_mux_3.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_clk_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_clk_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_clk_counter " "Found entity 1: uart_tx_clk_counter" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_bit_index.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_bit_index.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_bit_index " "Found entity 1: uart_tx_bit_index" {  } { { "uart_tx_bit_index.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_4 " "Found entity 1: uart_tx_mux_4" {  } { { "uart_tx_mux_4.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_5 " "Found entity 1: uart_tx_mux_5" {  } { { "uart_tx_mux_5.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "uart_rx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_sync " "Found entity 1: uart_rx_sync" {  } { { "uart_rx_sync.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_1 " "Found entity 1: uart_rx_mux_1" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_state_machine " "Found entity 1: uart_rx_state_machine" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_2 " "Found entity 1: uart_rx_mux_2" {  } { { "uart_rx_mux_2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_3 " "Found entity 1: uart_rx_mux_3" {  } { { "uart_rx_mux_3.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_state_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_state_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_state_handler " "Found entity 1: uart_rx_state_handler" {  } { { "uart_rx_state_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_counter " "Found entity 1: uart_rx_counter" {  } { { "uart_rx_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_bit_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_bit_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_bit_handler " "Found entity 1: uart_rx_bit_handler" {  } { { "uart_rx_bit_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_byte_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_byte_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_byte_handler " "Found entity 1: uart_rx_byte_handler" {  } { { "uart_rx_byte_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_dv_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_dv_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_dv_handler " "Found entity 1: uart_rx_dv_handler" {  } { { "uart_rx_dv_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_dv_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_4 " "Found entity 1: uart_rx_mux_4" {  } { { "uart_rx_mux_4.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_5 " "Found entity 1: uart_rx_mux_5" {  } { { "uart_rx_mux_5.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_6 " "Found entity 1: uart_rx_mux_6" {  } { { "uart_rx_mux_6.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_7 " "Found entity 1: uart_rx_mux_7" {  } { { "uart_rx_mux_7.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_8 " "Found entity 1: uart_rx_mux_8" {  } { { "uart_rx_mux_8.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_bit_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_bit_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_bit_decoder " "Found entity 1: uart_rx_bit_decoder" {  } { { "uart_rx_bit_decoder.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_9 " "Found entity 1: uart_rx_mux_9" {  } { { "uart_rx_mux_9.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_mux_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_mux_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_mux_10 " "Found entity 1: uart_rx_mux_10" {  } { { "uart_rx_mux_10.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_handshake_mux_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_handshake_mux_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_handshake_mux_0 " "Found entity 1: uart_handshake_mux_0" {  } { { "uart_handshake_mux_0.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake_mux_0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_0 " "Found entity 1: uart_fpga_top_mux_0" {  } { { "uart_fpga_top_mux_0.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_1 " "Found entity 1: uart_fpga_top_mux_1" {  } { { "uart_fpga_top_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_2 " "Found entity 1: uart_fpga_top_mux_2" {  } { { "uart_fpga_top_mux_2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_3 " "Found entity 1: uart_fpga_top_mux_3" {  } { { "uart_fpga_top_mux_3.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top_mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top_mux_4 " "Found entity 1: uart_fpga_top_mux_4" {  } { { "uart_fpga_top_mux_4.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pg1_fac_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file pg1_fac_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PG1_FAC_Top " "Found entity 1: PG1_FAC_Top" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_dedos.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_dedos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador_Dedos " "Found entity 1: Decodificador_Dedos" {  } { { "Decodificador_Dedos.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Decodificador_Dedos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_ALU " "Found entity 1: FSM_ALU" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_ALU_tb " "Found entity 1: FSM_ALU_tb" {  } { { "FSM_ALU_tb.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator " "Found entity 1: PWM_Generator" {  } { { "PWM_Generator.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator_tb " "Found entity 1: PWM_Generator_tb" {  } { { "PWM_Generator_tb.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729544646452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidades_borrow Timer.sv(53) " "Verilog HDL Implicit Net warning at Timer.sv(53): created implicit net for \"unidades_borrow\"" {  } { { "Timer.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decenas_borrow Timer.sv(65) " "Verilog HDL Implicit Net warning at Timer.sv(65): created implicit net for \"decenas_borrow\"" {  } { { "Timer.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_count_less_eq uart_tx_clk_counter.sv(60) " "Verilog HDL Implicit Net warning at uart_tx_clk_counter.sv(60): created implicit net for \"is_count_less_eq\"" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_2 uart_rx_mux_1.sv(9) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(9): created implicit net for \"uart_rx_mux_2\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_3 uart_rx_mux_1.sv(12) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(12): created implicit net for \"uart_rx_mux_3\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_4 uart_rx_mux_1.sv(15) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(15): created implicit net for \"uart_rx_mux_4\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_5 uart_rx_mux_1.sv(18) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(18): created implicit net for \"uart_rx_mux_5\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_6 uart_rx_mux_1.sv(21) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(21): created implicit net for \"uart_rx_mux_6\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_7 uart_rx_mux_1.sv(24) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(24): created implicit net for \"uart_rx_mux_7\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_8 uart_rx_mux_1.sv(27) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(27): created implicit net for \"uart_rx_mux_8\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_mux_9 uart_rx_mux_1.sv(30) " "Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(30): created implicit net for \"uart_rx_mux_9\"" {  } { { "uart_rx_mux_1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_op PG1_FAC_Top.sv(77) " "Verilog HDL Implicit Net warning at PG1_FAC_Top.sv(77): created implicit net for \"confirm_op\"" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero PG1_FAC_Top.sv(118) " "Verilog HDL Implicit Net warning at PG1_FAC_Top.sv(118): created implicit net for \"zero\"" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwm_signal PG1_FAC_Top.sv(133) " "Verilog HDL Implicit Net warning at PG1_FAC_Top.sv(133): created implicit net for \"pwm_signal\"" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729544646453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PG1_FAC_Top " "Elaborating entity \"PG1_FAC_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729544646502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero PG1_FAC_Top.sv(118) " "Verilog HDL or VHDL warning at PG1_FAC_Top.sv(118): object \"zero\" assigned a value but never read" {  } { { "PG1_FAC_Top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646502 "|PG1_FAC_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual D_FF_Manual:button_sync0_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"D_FF_Manual:button_sync0_ff\"" {  } { { "PG1_FAC_Top.sv" "button_sync0_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Cell D_FF_Manual:button_sync0_ff\|D_FF_Cell:DFF_ARRAY\[0\].dff_cell " "Elaborating entity \"D_FF_Cell\" for hierarchy \"D_FF_Manual:button_sync0_ff\|D_FF_Cell:DFF_ARRAY\[0\].dff_cell\"" {  } { { "D_FF_Manual.sv" "DFF_ARRAY\[0\].dff_cell" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Manual.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador_Dedos Decodificador_Dedos:decodificador " "Elaborating entity \"Decodificador_Dedos\" for hierarchy \"Decodificador_Dedos:decodificador\"" {  } { { "PG1_FAC_Top.sv" "decodificador" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Segment BCD_to_7Segment:bcd_to_7seg " "Elaborating entity \"BCD_to_7Segment\" for hierarchy \"BCD_to_7Segment:bcd_to_7seg\"" {  } { { "PG1_FAC_Top.sv" "bcd_to_7seg" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fpga_top uart_fpga_top:uart_instance " "Elaborating entity \"uart_fpga_top\" for hierarchy \"uart_fpga_top:uart_instance\"" {  } { { "PG1_FAC_Top.sv" "uart_instance" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button_released uart_fpga_top.sv(17) " "Verilog HDL or VHDL warning at uart_fpga_top.sv(17): object \"button_released\" assigned a value but never read" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646509 "|PG1_FAC_Top|uart_fpga_top:uart_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|D_FF_Manual:button_sync0_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|D_FF_Manual:button_sync0_ff\"" {  } { { "uart_fpga_top.sv" "button_sync0_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fpga_top_mux_4 uart_fpga_top:uart_instance\|uart_fpga_top_mux_4:received_data_mux " "Elaborating entity \"uart_fpga_top_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_fpga_top_mux_4:received_data_mux\"" {  } { { "uart_fpga_top.sv" "received_data_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|D_FF_Manual:received_data_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|D_FF_Manual:received_data_ff\"" {  } { { "uart_fpga_top.sv" "received_data_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\"" {  } { { "uart_fpga_top.sv" "uart_rx_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_sync uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_sync:uart_rx_sync_inst " "Elaborating entity \"uart_rx_sync\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_sync:uart_rx_sync_inst\"" {  } { { "uart_rx.sv" "uart_rx_sync_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_fsm uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst " "Elaborating entity \"uart_rx_fsm\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\"" {  } { { "uart_rx.sv" "uart_rx_fsm_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_state_machine uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst " "Elaborating entity \"uart_rx_state_machine\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\"" {  } { { "uart_rx_fsm.sv" "state_machine_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_idle uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_idle\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646521 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_start_bit uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_start_bit\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646521 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_data_bits uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_data_bits\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646521 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_stop_bit uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_stop_bit\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646521 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_cleanup uart_rx_state_machine.sv(25) " "Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object \"is_cleanup\" assigned a value but never read" {  } { { "uart_rx_state_machine.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646521 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|Comparator_N_bits:half_bit_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|Comparator_N_bits:half_bit_comparator\"" {  } { { "uart_rx_state_machine.sv" "half_bit_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_state_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler " "Elaborating entity \"uart_rx_state_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\"" {  } { { "uart_rx_state_machine.sv" "state_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_6 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_6:mux_000 " "Elaborating entity \"uart_rx_mux_6\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_6:mux_000\"" {  } { { "uart_rx_state_handler.sv" "mux_000" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_7 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_7:mux_final " "Elaborating entity \"uart_rx_mux_7\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_state_handler:state_handler\|uart_rx_mux_7:mux_final\"" {  } { { "uart_rx_state_handler.sv" "mux_final" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_counter uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter " "Elaborating entity \"uart_rx_counter\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\"" {  } { { "uart_rx_state_machine.sv" "counter" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_counter.sv(14) " "Verilog HDL assignment warning at uart_rx_counter.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729544646534 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder\"" {  } { { "uart_rx_counter.sv" "increment_adder" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder\|Full_Adder:FULL_ADDER_ARRAY\[0\].full_adder_inst " "Elaborating entity \"Full_Adder\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|Adder_N_bits:increment_adder\|Full_Adder:FULL_ADDER_ARRAY\[0\].full_adder_inst\"" {  } { { "Adder_N_bits.sv" "FULL_ADDER_ARRAY\[0\].full_adder_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|uart_rx_mux_8:next_count_mux " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_counter:counter\|uart_rx_mux_8:next_count_mux\"" {  } { { "uart_rx_counter.sv" "next_count_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_bit_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler " "Elaborating entity \"uart_rx_bit_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\"" {  } { { "uart_rx_state_machine.sv" "bit_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_bit_handler.sv(17) " "Verilog HDL assignment warning at uart_rx_bit_handler.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_bit_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729544646549 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Comparator_N_bits:sm_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Comparator_N_bits:sm_comparator\"" {  } { { "uart_rx_bit_handler.sv" "sm_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Adder_N_bits:bit_index_incrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|Adder_N_bits:bit_index_incrementer\"" {  } { { "uart_rx_bit_handler.sv" "bit_index_incrementer" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|uart_rx_mux_8:index_selector " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_bit_handler:bit_handler\|uart_rx_mux_8:index_selector\"" {  } { { "uart_rx_bit_handler.sv" "index_selector" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_byte_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler " "Elaborating entity \"uart_rx_byte_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\"" {  } { { "uart_rx_state_machine.sv" "byte_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_byte_handler.sv(18) " "Verilog HDL assignment warning at uart_rx_byte_handler.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_byte_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729544646557 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_bit_decoder uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder " "Elaborating entity \"uart_rx_bit_decoder\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\"" {  } { { "uart_rx_byte_handler.sv" "bit_decoder" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\"" {  } { { "uart_rx_bit_decoder.sv" "mask_selector" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_decoder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_byte_handler:byte_handler\|uart_rx_bit_decoder:bit_decoder\|uart_rx_mux_9:mask_selector\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low\"" {  } { { "uart_rx_mux_10.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_dv_handler uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_dv_handler:dv_handler " "Elaborating entity \"uart_rx_dv_handler\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_dv_handler:dv_handler\"" {  } { { "uart_rx_state_machine.sv" "dv_handler" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_dv_handler.sv(13) " "Verilog HDL assignment warning at uart_rx_dv_handler.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx_dv_handler.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_dv_handler.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729544646572 "|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux\"" {  } { { "uart_rx_state_machine.sv" "sm_main_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:sm_main_mux\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux\"" {  } { { "uart_rx_state_machine.sv" "clock_count_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:clock_count_mux\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_9 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux " "Elaborating entity \"uart_rx_mux_9\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\"" {  } { { "uart_rx_state_machine.sv" "rx_dv_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_10 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low " "Elaborating entity \"uart_rx_mux_10\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low\"" {  } { { "uart_rx_mux_9.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_8 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low " "Elaborating entity \"uart_rx_mux_8\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|uart_rx_state_machine:state_machine_inst\|uart_rx_mux_9:rx_dv_mux\|uart_rx_mux_10:mux_low\|uart_rx_mux_8:mux_low\"" {  } { { "uart_rx_mux_10.sv" "mux_low" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:state_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:state_ff\"" {  } { { "uart_rx_fsm.sv" "state_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:clock_count_ff " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_fsm:uart_rx_fsm_inst\|D_FF_Manual:clock_count_ff\"" {  } { { "uart_rx_fsm.sv" "clock_count_ff" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_1 uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_mux_1:uart_rx_mux_1_inst " "Elaborating entity \"uart_rx_mux_1\" for hierarchy \"uart_fpga_top:uart_instance\|uart_rx:uart_rx_inst\|uart_rx_mux_1:uart_rx_mux_1_inst\"" {  } { { "uart_rx.sv" "uart_rx_mux_1_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_handshake uart_fpga_top:uart_instance\|uart_handshake:handshake_inst " "Elaborating entity \"uart_handshake\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\"" {  } { { "uart_fpga_top.sv" "handshake_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\"" {  } { { "uart_handshake.sv" "uart_tx_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_fsm:fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_fsm:fsm\"" {  } { { "uart_tx.sv" "fsm" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 uart_tx_fsm.sv(54) " "Verilog HDL or VHDL warning at uart_tx_fsm.sv(54): object \"t2\" assigned a value but never read" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646627 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t10 uart_tx_fsm.sv(62) " "Verilog HDL or VHDL warning at uart_tx_fsm.sv(62): object \"t10\" assigned a value but never read" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729544646627 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_clk_counter uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter " "Elaborating entity \"uart_tx_clk_counter\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\"" {  } { { "uart_tx.sv" "clk_counter" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_clk_counter.sv(55) " "Verilog HDL assignment warning at uart_tx_clk_counter.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729544646631 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_4:mux_clock_count " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_4:mux_clock_count\"" {  } { { "uart_tx_clk_counter.sv" "mux_clock_count" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_5 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable " "Elaborating entity \"uart_tx_mux_5\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\"" {  } { { "uart_tx_clk_counter.sv" "mux_clk_enable" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\|uart_tx_mux_4:mux_inst " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\|uart_tx_mux_4:mux_inst\"" {  } { { "uart_tx_mux_5.sv" "mux_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_5.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_bit_index uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx " "Elaborating entity \"uart_tx_bit_index\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\"" {  } { { "uart_tx.sv" "bit_idx" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_bit_index.sv(39) " "Verilog HDL assignment warning at uart_tx_bit_index.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx_bit_index.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729544646655 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|uart_tx_mux_4:mux_bit_enable " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|uart_tx_mux_4:mux_bit_enable\"" {  } { { "uart_tx_bit_index.sv" "mux_bit_enable" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_1 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_1:mux1 " "Elaborating entity \"uart_tx_mux_1\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_1:mux1\"" {  } { { "uart_tx.sv" "mux1" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_2 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_2:mux2 " "Elaborating entity \"uart_tx_mux_2\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_2:mux2\"" {  } { { "uart_tx.sv" "mux2" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_3 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_3:mux3 " "Elaborating entity \"uart_tx_mux_3\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_tx:uart_tx_inst\|uart_tx_mux_3:mux3\"" {  } { { "uart_tx.sv" "mux3" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_handshake_mux_0 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_handshake_mux_0:mux_idle_next_state " "Elaborating entity \"uart_handshake_mux_0\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_handshake_mux_0:mux_idle_next_state\"" {  } { { "uart_handshake.sv" "mux_idle_next_state" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_mux_2 uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_rx_mux_2:next_handshake_done_mux " "Elaborating entity \"uart_rx_mux_2\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|uart_rx_mux_2:next_handshake_done_mux\"" {  } { { "uart_handshake.sv" "next_handshake_done_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|Comparator_N_bits:rx_data_comp " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|uart_handshake:handshake_inst\|Comparator_N_bits:rx_data_comp\"" {  } { { "uart_handshake.sv" "rx_data_comp" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fpga_top_mux_0 uart_fpga_top:uart_instance\|uart_fpga_top_mux_0:leds_mux " "Elaborating entity \"uart_fpga_top_mux_0\" for hierarchy \"uart_fpga_top:uart_instance\|uart_fpga_top_mux_0:leds_mux\"" {  } { { "uart_fpga_top.sv" "leds_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer uart_fpga_top:uart_instance\|Timer:timer_inst " "Elaborating entity \"Timer\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\"" {  } { { "uart_fpga_top.sv" "timer_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz " "Elaborating entity \"Counter_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\"" {  } { { "Timer.sv" "contador_1hz" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|D_FF_Manual:contador_reg " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|D_FF_Manual:contador_reg\"" {  } { { "Counter_N_bits.sv" "contador_reg" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Comparator_N_bits:terminal_count_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Comparator_N_bits:terminal_count_comparator\"" {  } { { "Counter_N_bits.sv" "terminal_count_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Adder_N_bits:incrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Adder_N_bits:incrementer\"" {  } { { "Counter_N_bits.sv" "incrementer" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Mux2to1_N_bits:enable_mux " "Elaborating entity \"Mux2to1_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Counter_N_bits:contador_1hz\|Mux2to1_N_bits:enable_mux\"" {  } { { "Counter_N_bits.sv" "enable_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|Comparator_N_bits:unidades_zero_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|Comparator_N_bits:unidades_zero_comparator\"" {  } { { "Timer.sv" "unidades_zero_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter " "Elaborating entity \"BCD_Counter\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\"" {  } { { "Timer.sv" "unidades_counter" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|D_FF_Manual:contador_reg " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|D_FF_Manual:contador_reg\"" {  } { { "BCD_Counter.sv" "contador_reg" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Adder_N_bits:decrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Adder_N_bits:decrementer\"" {  } { { "BCD_Counter.sv" "decrementer" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_N_bits uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Mux2to1_N_bits:borrow_mux " "Elaborating entity \"Mux2to1_N_bits\" for hierarchy \"uart_fpga_top:uart_instance\|Timer:timer_inst\|BCD_Counter:unidades_counter\|Mux2to1_N_bits:borrow_mux\"" {  } { { "BCD_Counter.sv" "borrow_mux" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ALU FSM_ALU:fsm_instance " "Elaborating entity \"FSM_ALU\" for hierarchy \"FSM_ALU:fsm_instance\"" {  } { { "PG1_FAC_Top.sv" "fsm_instance" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 1 1 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FSM_ALU:fsm_instance\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\"" {  } { { "FSM_ALU.sv" "alu_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/FSM_ALU.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andop.sv 1 1 " "Using design file andop.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 andOP " "Found entity 1: andOP" {  } { { "andop.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/andop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andOP FSM_ALU:fsm_instance\|ALU:alu_inst\|andOP:and_inst " "Elaborating entity \"andOP\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|andOP:and_inst\"" {  } { { "alu.sv" "and_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "orop.sv 1 1 " "Using design file orop.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 orOP " "Found entity 1: orOP" {  } { { "orop.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/orop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orOP FSM_ALU:fsm_instance\|ALU:alu_inst\|orOP:or_inst " "Elaborating entity \"orOP\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|orOP:or_inst\"" {  } { { "alu.sv" "or_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2a1.sv 1 1 " "Using design file mux2a1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 FSM_ALU:fsm_instance\|ALU:alu_inst\|mux2a1:mux2_inst_1 " "Elaborating entity \"mux2a1\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|mux2a1:mux2_inst_1\"" {  } { { "alu.sv" "mux2_inst_1" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder2bits.sv 1 1 " "Using design file fulladder2bits.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2Bits " "Found entity 1: fulladder2Bits" {  } { { "fulladder2bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/fulladder2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2Bits FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst " "Elaborating entity \"fulladder2Bits\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst\"" {  } { { "alu.sv" "fulladder_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladderop.sv 1 1 " "Using design file fulladderop.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladderOP " "Found entity 1: fulladderOP" {  } { { "fulladderop.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/fulladderop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladderOP FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst\|fulladderOP:unidades " "Elaborating entity \"fulladderOP\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|fulladder2Bits:fulladder_inst\|fulladderOP:unidades\"" {  } { { "fulladder2bits.sv" "unidades" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/fulladder2bits.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8a2.sv 1 1 " "Using design file mux8a2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8a2 " "Found entity 1: mux8a2" {  } { { "mux8a2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/mux8a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8a2 FSM_ALU:fsm_instance\|ALU:alu_inst\|mux8a2:mux8_inst " "Elaborating entity \"mux8a2\" for hierarchy \"FSM_ALU:fsm_instance\|ALU:alu_inst\|mux8a2:mux8_inst\"" {  } { { "alu.sv" "mux8_inst" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generator PWM_Generator:pwm_instance " "Elaborating entity \"PWM_Generator\" for hierarchy \"PWM_Generator:pwm_instance\"" {  } { { "PG1_FAC_Top.sv" "pwm_instance" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lessthan.sv 1 1 " "Using design file lessthan.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lessthan " "Found entity 1: lessthan" {  } { { "lessthan.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/lessthan.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lessthan PWM_Generator:pwm_instance\|lessthan:lessthan_1 " "Elaborating entity \"lessthan\" for hierarchy \"PWM_Generator:pwm_instance\|lessthan:lessthan_1\"" {  } { { "PWM_Generator.sv" "lessthan_1" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.sv 1 1 " "Using design file register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729544646932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1729544646932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register PWM_Generator:pwm_instance\|register:register " "Elaborating entity \"register\" for hierarchy \"PWM_Generator:pwm_instance\|register:register\"" {  } { { "PWM_Generator.sv" "register" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PWM_Generator.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729544646933 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b full_bit_comparator 32 16 " "Port \"b\" on the entity instantiation of \"full_bit_comparator\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "uart_rx_state_machine.sv" "full_bit_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1729544647055 "|PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b half_bit_comparator 32 16 " "Port \"b\" on the entity instantiation of \"half_bit_comparator\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "uart_rx_state_machine.sv" "half_bit_comparator" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1729544647056 "|PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1729544647285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729544647335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 15:04:07 2024 " "Processing ended: Mon Oct 21 15:04:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729544647335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729544647335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729544647335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729544647335 ""}
