{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764051911425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764051911425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 13:25:11 2025 " "Processing started: Tue Nov 25 13:25:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764051911425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051911425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_demo -c lab1_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_demo -c lab1_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051911425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764051911974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764051911974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecg_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file ecg_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecg_lut_16b " "Found entity 1: ecg_lut_16b" {  } { { "ecg_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/ecg_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut_16b " "Found entity 1: sine_lut_16b" {  } { { "sine_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sine_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_lut_16b " "Found entity 1: triangle_lut_16b" {  } { { "triangle_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/triangle_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtooth_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file sawtooth_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_lut_16b " "Found entity 1: sawtooth_lut_16b" {  } { { "sawtooth_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sawtooth_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wave_gen_16b.sv(94) " "Verilog HDL information at wave_gen_16b.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764051917816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen_16b.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_gen_16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_16b " "Found entity 1: wave_gen_16b" {  } { { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavegen_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavegen_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavegen_codec " "Found entity 1: wavegen_codec" {  } { { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917832 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wave_gen.sv(106) " "Verilog HDL information at wave_gen.sv(106): always construct contains both blocking and non-blocking assignments" {  } { { "wave_gen.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen.sv" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764051917832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "wave_gen.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_lut " "Found entity 1: triangle_lut" {  } { { "triangle_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/triangle_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut " "Found entity 1: sine_lut" {  } { { "sine_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sine_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtooth_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sawtooth_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_lut " "Found entity 1: sawtooth_lut" {  } { { "sawtooth_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sawtooth_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lfsr.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_demo " "Found entity 1: lab1_demo" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_controller.v(36) " "Verilog HDL information at i2c_controller.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_controller.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_controller.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764051917894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "i2c_controller.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_av_config " "Found entity 1: i2c_av_config" {  } { { "i2c_av_config.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_av_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecg_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file ecg_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecg_lut " "Found entity 1: ecg_lut" {  } { { "ecg_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/ecg_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk/pll_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk/pll_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_0002 " "Found entity 1: pll_clk_0002" {  } { { "pll_clk/pll_clk_0002.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk/pll_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051917949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051917949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_demo " "Elaborating entity \"lab1_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764051918266 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab1_demo.v(24) " "Output port \"HEX0\" at lab1_demo.v(24) has no driver" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764051918269 "|lab1_demo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab1_demo.v(25) " "Output port \"HEX1\" at lab1_demo.v(25) has no driver" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764051918269 "|lab1_demo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab1_demo.v(26) " "Output port \"HEX2\" at lab1_demo.v(26) has no driver" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764051918269 "|lab1_demo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab1_demo.v(27) " "Output port \"HEX3\" at lab1_demo.v(27) has no driver" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764051918269 "|lab1_demo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab1_demo.v(28) " "Output port \"HEX4\" at lab1_demo.v(28) has no driver" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764051918269 "|lab1_demo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab1_demo.v(29) " "Output port \"HEX5\" at lab1_demo.v(29) has no driver" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764051918269 "|lab1_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:pll " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:pll\"" {  } { { "lab1_demo.v" "pll" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_0002 pll_clk:pll\|pll_clk_0002:pll_clk_inst " "Elaborating entity \"pll_clk_0002\" for hierarchy \"pll_clk:pll\|pll_clk_0002:pll_clk_inst\"" {  } { { "pll_clk.v" "pll_clk_inst" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_clk:pll\|pll_clk_0002:pll_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_clk:pll\|pll_clk_0002:pll_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_clk/pll_clk_0002.v" "altera_pll_i" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk/pll_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918334 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1764051918356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:pll\|pll_clk_0002:pll_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_clk:pll\|pll_clk_0002:pll_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_clk/pll_clk_0002.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk/pll_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:pll\|pll_clk_0002:pll_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_clk:pll\|pll_clk_0002:pll_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051918356 ""}  } { { "pll_clk/pll_clk_0002.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk/pll_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764051918356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_av_config i2c_av_config:setting_audio_chip " "Elaborating entity \"i2c_av_config\" for hierarchy \"i2c_av_config:setting_audio_chip\"" {  } { { "lab1_demo.v" "setting_audio_chip" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918359 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_av_config.v(61) " "Verilog HDL Case Statement information at i2c_av_config.v(61): all case item expressions in this case statement are onehot" {  } { { "i2c_av_config.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_av_config.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764051918376 "|lab1_demo|i2c_av_config:setting_audio_chip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller i2c_av_config:setting_audio_chip\|i2c_controller:control " "Elaborating entity \"i2c_controller\" for hierarchy \"i2c_av_config:setting_audio_chip\|i2c_controller:control\"" {  } { { "i2c_av_config.v" "control" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_av_config.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavegen_codec wavegen_codec:wave_out " "Elaborating entity \"wavegen_codec\" for hierarchy \"wavegen_codec:wave_out\"" {  } { { "lab1_demo.v" "wave_out" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918390 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wave_value wavegen_codec.sv(6) " "Output port \"wave_value\" at wavegen_codec.sv(6) has no driver" {  } { { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764051918391 "|lab1_demo|wavegen_codec:wave_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec wavegen_codec:wave_out\|audio_codec:ac " "Elaborating entity \"audio_codec\" for hierarchy \"wavegen_codec:wave_out\|audio_codec:ac\"" {  } { { "wavegen_codec.sv" "ac" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_16b wavegen_codec:wave_out\|wave_gen_16b:wg " "Elaborating entity \"wave_gen_16b\" for hierarchy \"wavegen_codec:wave_out\|wave_gen_16b:wg\"" {  } { { "wavegen_codec.sv" "wg" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 wave_gen_16b.sv(105) " "Verilog HDL assignment warning at wave_gen_16b.sv(105): truncated value with size 18 to match size of target (16)" {  } { { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764051918415 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_lut_16b wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine " "Elaborating entity \"sine_lut_16b\" for hierarchy \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\"" {  } { { "wave_gen_16b.sv" "rom_sine" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918427 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sine_lut_16b.v(13) " "Net \"rom.data_a\" at sine_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sine_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sine_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918444 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sine_lut_16b:rom_sine"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sine_lut_16b.v(13) " "Net \"rom.waddr_a\" at sine_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sine_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sine_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918444 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sine_lut_16b:rom_sine"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sine_lut_16b.v(13) " "Net \"rom.we_a\" at sine_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sine_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sine_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918444 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sine_lut_16b:rom_sine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_lut_16b wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle " "Elaborating entity \"triangle_lut_16b\" for hierarchy \"wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\"" {  } { { "wave_gen_16b.sv" "rom_triangle" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918445 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 triangle_lut_16b.v(13) " "Net \"rom.data_a\" at triangle_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangle_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/triangle_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918463 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|triangle_lut_16b:rom_triangle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 triangle_lut_16b.v(13) " "Net \"rom.waddr_a\" at triangle_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangle_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/triangle_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918463 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|triangle_lut_16b:rom_triangle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 triangle_lut_16b.v(13) " "Net \"rom.we_a\" at triangle_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangle_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/triangle_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918463 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|triangle_lut_16b:rom_triangle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_lut_16b wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth " "Elaborating entity \"sawtooth_lut_16b\" for hierarchy \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\"" {  } { { "wave_gen_16b.sv" "rom_sawtooth" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918464 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sawtooth_lut_16b.v(13) " "Net \"rom.data_a\" at sawtooth_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtooth_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sawtooth_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918477 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sawtooth_lut_16b:rom_sawtooth"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sawtooth_lut_16b.v(13) " "Net \"rom.waddr_a\" at sawtooth_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtooth_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sawtooth_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918477 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sawtooth_lut_16b:rom_sawtooth"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sawtooth_lut_16b.v(13) " "Net \"rom.we_a\" at sawtooth_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtooth_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sawtooth_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918477 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sawtooth_lut_16b:rom_sawtooth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecg_lut_16b wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg " "Elaborating entity \"ecg_lut_16b\" for hierarchy \"wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\"" {  } { { "wave_gen_16b.sv" "rom_ecg" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918478 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ecg_lut_16b.v(13) " "Net \"rom.data_a\" at ecg_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "ecg_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/ecg_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918489 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|ecg_lut_16b:rom_ecg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ecg_lut_16b.v(13) " "Net \"rom.waddr_a\" at ecg_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "ecg_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/ecg_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918489 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|ecg_lut_16b:rom_ecg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ecg_lut_16b.v(13) " "Net \"rom.we_a\" at ecg_lut_16b.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "ecg_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/ecg_lut_16b.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764051918489 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|ecg_lut_16b:rom_ecg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr wavegen_codec:wave_out\|wave_gen_16b:wg\|lfsr:noise_gen " "Elaborating entity \"lfsr\" for hierarchy \"wavegen_codec:wave_out\|wave_gen_16b:wg\|lfsr:noise_gen\"" {  } { { "wave_gen_16b.sv" "noise_gen" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter wavegen_codec:wave_out\|filter:u_filter " "Elaborating entity \"filter\" for hierarchy \"wavegen_codec:wave_out\|filter:u_filter\"" {  } { { "wavegen_codec.sv" "u_filter" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051918502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 29 fir.sv(115) " "Verilog HDL assignment warning at fir.sv(115): truncated value with size 41 to match size of target (29)" {  } { { "fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/fir.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764051918522 "|lab1_demo|wavegen_codec:wave_out|filter:u_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 16 fir.sv(126) " "Verilog HDL assignment warning at fir.sv(126): truncated value with size 29 to match size of target (16)" {  } { { "fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/fir.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764051918522 "|lab1_demo|wavegen_codec:wave_out|filter:u_filter"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab1_demo.ram0_ecg_lut_16b_93421404.hdl.mif " "Parameter INIT_FILE set to db/lab1_demo.ram0_ecg_lut_16b_93421404.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab1_demo.ram0_sawtooth_lut_16b_17db4b39.hdl.mif " "Parameter INIT_FILE set to db/lab1_demo.ram0_sawtooth_lut_16b_17db4b39.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab1_demo.ram0_triangle_lut_16b_a89b6f06.hdl.mif " "Parameter INIT_FILE set to db/lab1_demo.ram0_triangle_lut_16b_a89b6f06.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab1_demo.ram0_sine_lut_16b_d9458eff.hdl.mif " "Parameter INIT_FILE set to db/lab1_demo.ram0_sine_lut_16b_d9458eff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764051919371 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764051919371 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764051919371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051919644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab1_demo.ram0_ecg_lut_16b_93421404.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab1_demo.ram0_ecg_lut_16b_93421404.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919644 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764051919644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hd1 " "Found entity 1: altsyncram_2hd1" {  } { { "db/altsyncram_2hd1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_2hd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051919708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051919708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051919777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab1_demo.ram0_sawtooth_lut_16b_17db4b39.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab1_demo.ram0_sawtooth_lut_16b_17db4b39.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919777 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764051919777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18e1 " "Found entity 1: altsyncram_18e1" {  } { { "db/altsyncram_18e1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_18e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051919803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051919803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051919841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab1_demo.ram0_triangle_lut_16b_a89b6f06.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab1_demo.ram0_triangle_lut_16b_a89b6f06.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764051919841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47e1 " "Found entity 1: altsyncram_47e1" {  } { { "db/altsyncram_47e1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_47e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051919866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051919866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051919912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab1_demo.ram0_sine_lut_16b_d9458eff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab1_demo.ram0_sine_lut_16b_d9458eff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764051919912 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764051919912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrd1 " "Found entity 1: altsyncram_mrd1" {  } { { "db/altsyncram_mrd1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_mrd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764051919936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051919936 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|altsyncram:rom_rtl_0\|altsyncram_mrd1:auto_generated\|ram_block1a0 " "Synthesized away node \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sine_lut_16b:rom_sine\|altsyncram:rom_rtl_0\|altsyncram_mrd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mrd1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_mrd1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/workspace/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 113 0 0 } } { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 60 0 0 } } { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051920019 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sine_lut_16b:rom_sine|altsyncram:rom_rtl_0|altsyncram_mrd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|altsyncram:rom_rtl_0\|altsyncram_47e1:auto_generated\|ram_block1a0 " "Synthesized away node \"wavegen_codec:wave_out\|wave_gen_16b:wg\|triangle_lut_16b:rom_triangle\|altsyncram:rom_rtl_0\|altsyncram_47e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_47e1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_47e1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/workspace/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 119 0 0 } } { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 60 0 0 } } { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051920019 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|triangle_lut_16b:rom_triangle|altsyncram:rom_rtl_0|altsyncram_47e1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|altsyncram:rom_rtl_0\|altsyncram_18e1:auto_generated\|ram_block1a0 " "Synthesized away node \"wavegen_codec:wave_out\|wave_gen_16b:wg\|sawtooth_lut_16b:rom_sawtooth\|altsyncram:rom_rtl_0\|altsyncram_18e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_18e1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_18e1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/workspace/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 125 0 0 } } { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 60 0 0 } } { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051920019 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|sawtooth_lut_16b:rom_sawtooth|altsyncram:rom_rtl_0|altsyncram_18e1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|altsyncram:rom_rtl_0\|altsyncram_2hd1:auto_generated\|ram_block1a0 " "Synthesized away node \"wavegen_codec:wave_out\|wave_gen_16b:wg\|ecg_lut_16b:rom_ecg\|altsyncram:rom_rtl_0\|altsyncram_2hd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2hd1.tdf" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/db/altsyncram_2hd1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/workspace/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 131 0 0 } } { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 60 0 0 } } { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051920019 "|lab1_demo|wavegen_codec:wave_out|wave_gen_16b:wg|ecg_lut_16b:rom_ecg|altsyncram:rom_rtl_0|altsyncram_2hd1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1764051920019 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1764051920019 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764051920056 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1764051920090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1764051920090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1764051920090 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1764051920090 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051920140 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051920140 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051920140 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764051920140 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764051920140 "|lab1_demo|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764051920140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764051920302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764051920692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.map.smsg " "Generated suppressed messages file D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051920801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764051921157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764051921157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764051921644 "|lab1_demo|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764051921644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1884 " "Implemented 1884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764051921648 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764051921648 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1764051921648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1726 " "Implemented 1726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764051921648 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764051921648 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1764051921648 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764051921648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764051921648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764051921680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 13:25:21 2025 " "Processing ended: Tue Nov 25 13:25:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764051921680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764051921680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764051921680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764051921680 ""}
