# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd" \
"../../../../SOMvhdl.srcs/sim_1/new/rand_test.vhd" \

# Do not sort compile order
nosort
