

================================================================
== Vitis HLS Report for 'buffer_load'
================================================================
* Date:           Sun Nov 26 22:31:29 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.067 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      260|  3.330 ns|  0.866 us|    1|  260|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1842_2  |      258|      258|         4|          1|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%source_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %source"   --->   Operation 7 'read' 'source_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%load_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %load_flag"   --->   Operation 8 'read' 'load_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %load_flag_read, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit, void %.preheader.preheader" [3dHLS.cpp:12]   --->   Operation 10 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln1842 = br void %.preheader" [./mars_wide_bus.h:1842]   --->   Operation 11 'br' 'br_ln1842' <Predicate = (load_flag_read)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i9 %i_3, void %.split2, i9 0, void %.preheader.preheader"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.71ns)   --->   "%i_3 = add i9 %i, i9 1" [./mars_wide_bus.h:1842]   --->   Operation 13 'add' 'i_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln1842 = icmp_eq  i9 %i, i9 256" [./mars_wide_bus.h:1842]   --->   Operation 14 'icmp' 'icmp_ln1842' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1842 = br i1 %icmp_ln1842, void %.split2, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit.loopexit" [./mars_wide_bus.h:1842]   --->   Operation 16 'br' 'br_ln1842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1845 = trunc i9 %i" [./mars_wide_bus.h:1845]   --->   Operation 17 'trunc' 'trunc_ln1845' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln1845, i6 0" [./mars_wide_bus.h:1845]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1845 = zext i14 %shl_ln" [./mars_wide_bus.h:1845]   --->   Operation 19 'zext' 'zext_ln1845' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.81ns)   --->   "%add_ln1845 = add i21 %zext_ln1845, i21 %source_read" [./mars_wide_bus.h:1845]   --->   Operation 20 'add' 'add_ln1845' <Predicate = (!icmp_ln1842)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1845, i32 6, i32 20" [./mars_wide_bus.h:1845]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1845_1 = zext i15 %lshr_ln" [./mars_wide_bus.h:1845]   --->   Operation 22 'zext' 'zext_ln1845_1' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i512 %temp, i64 0, i64 %zext_ln1845_1" [./mars_wide_bus.h:1845]   --->   Operation 23 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (1.25ns)   --->   "%tmp_V = load i15 %temp_addr" [./mars_wide_bus.h:1845]   --->   Operation 24 'load' 'tmp_V' <Predicate = (!icmp_ln1842)> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 25 [2/3] (1.25ns)   --->   "%tmp_V = load i15 %temp_addr" [./mars_wide_bus.h:1845]   --->   Operation 25 'load' 'tmp_V' <Predicate = (!icmp_ln1842)> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 4 <SV = 3> <Delay = 1.25>
ST_4 : Operation 26 [1/3] (1.25ns)   --->   "%tmp_V = load i15 %temp_addr" [./mars_wide_bus.h:1845]   --->   Operation 26 'load' 'tmp_V' <Predicate = (!icmp_ln1842)> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i512 %tmp_V"   --->   Operation 27 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 32, i32 63"   --->   Operation 28 'partselect' 'p_Result_1' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 64, i32 95"   --->   Operation 29 'partselect' 'p_Result_2' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 96, i32 127"   --->   Operation 30 'partselect' 'p_Result_3' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 128, i32 159"   --->   Operation 31 'partselect' 'p_Result_4' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 160, i32 191"   --->   Operation 32 'partselect' 'p_Result_5' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 192, i32 223"   --->   Operation 33 'partselect' 'p_Result_6' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 224, i32 255"   --->   Operation 34 'partselect' 'p_Result_7' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 256, i32 287"   --->   Operation 35 'partselect' 'p_Result_8' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 288, i32 319"   --->   Operation 36 'partselect' 'p_Result_9' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 320, i32 351"   --->   Operation 37 'partselect' 'p_Result_s' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 352, i32 383"   --->   Operation 38 'partselect' 'p_Result_10' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 384, i32 415"   --->   Operation 39 'partselect' 'p_Result_11' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 416, i32 447"   --->   Operation 40 'partselect' 'p_Result_12' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 448, i32 479"   --->   Operation 41 'partselect' 'p_Result_13' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_V, i32 480, i32 511"   --->   Operation 42 'partselect' 'p_Result_14' <Predicate = (!icmp_ln1842)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.19>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1842 = zext i9 %i" [./mars_wide_bus.h:1842]   --->   Operation 43 'zext' 'zext_ln1842' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln1822 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [./mars_wide_bus.h:1822]   --->   Operation 44 'specpipeline' 'specpipeline_ln1822' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln1822 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./mars_wide_bus.h:1822]   --->   Operation 45 'specloopname' 'specloopname_ln1822' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln1856 = bitcast i32 %trunc_ln708" [./mars_wide_bus.h:1856]   --->   Operation 46 'bitcast' 'bitcast_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%dest_0_addr = getelementptr i32 %dest_0, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 47 'getelementptr' 'dest_0_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856, i8 %dest_0_addr" [./mars_wide_bus.h:1856]   --->   Operation 48 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln1856_1 = bitcast i32 %p_Result_1" [./mars_wide_bus.h:1856]   --->   Operation 49 'bitcast' 'bitcast_ln1856_1' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%dest_1_addr = getelementptr i32 %dest_1, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 50 'getelementptr' 'dest_1_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_1, i8 %dest_1_addr" [./mars_wide_bus.h:1856]   --->   Operation 51 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln1856_2 = bitcast i32 %p_Result_2" [./mars_wide_bus.h:1856]   --->   Operation 52 'bitcast' 'bitcast_ln1856_2' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%dest_2_addr = getelementptr i32 %dest_2, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 53 'getelementptr' 'dest_2_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_2, i8 %dest_2_addr" [./mars_wide_bus.h:1856]   --->   Operation 54 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln1856_3 = bitcast i32 %p_Result_3" [./mars_wide_bus.h:1856]   --->   Operation 55 'bitcast' 'bitcast_ln1856_3' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%dest_3_addr = getelementptr i32 %dest_3, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 56 'getelementptr' 'dest_3_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_3, i8 %dest_3_addr" [./mars_wide_bus.h:1856]   --->   Operation 57 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln1856_4 = bitcast i32 %p_Result_4" [./mars_wide_bus.h:1856]   --->   Operation 58 'bitcast' 'bitcast_ln1856_4' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%dest_4_addr = getelementptr i32 %dest_4, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 59 'getelementptr' 'dest_4_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_4, i8 %dest_4_addr" [./mars_wide_bus.h:1856]   --->   Operation 60 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln1856_5 = bitcast i32 %p_Result_5" [./mars_wide_bus.h:1856]   --->   Operation 61 'bitcast' 'bitcast_ln1856_5' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%dest_5_addr = getelementptr i32 %dest_5, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 62 'getelementptr' 'dest_5_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_5, i8 %dest_5_addr" [./mars_wide_bus.h:1856]   --->   Operation 63 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln1856_6 = bitcast i32 %p_Result_6" [./mars_wide_bus.h:1856]   --->   Operation 64 'bitcast' 'bitcast_ln1856_6' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%dest_6_addr = getelementptr i32 %dest_6, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 65 'getelementptr' 'dest_6_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_6, i8 %dest_6_addr" [./mars_wide_bus.h:1856]   --->   Operation 66 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln1856_7 = bitcast i32 %p_Result_7" [./mars_wide_bus.h:1856]   --->   Operation 67 'bitcast' 'bitcast_ln1856_7' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%dest_7_addr = getelementptr i32 %dest_7, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 68 'getelementptr' 'dest_7_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_7, i8 %dest_7_addr" [./mars_wide_bus.h:1856]   --->   Operation 69 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln1856_8 = bitcast i32 %p_Result_8" [./mars_wide_bus.h:1856]   --->   Operation 70 'bitcast' 'bitcast_ln1856_8' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%dest_8_addr = getelementptr i32 %dest_8, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 71 'getelementptr' 'dest_8_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_8, i8 %dest_8_addr" [./mars_wide_bus.h:1856]   --->   Operation 72 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln1856_9 = bitcast i32 %p_Result_9" [./mars_wide_bus.h:1856]   --->   Operation 73 'bitcast' 'bitcast_ln1856_9' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%dest_9_addr = getelementptr i32 %dest_9, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 74 'getelementptr' 'dest_9_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_9, i8 %dest_9_addr" [./mars_wide_bus.h:1856]   --->   Operation 75 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln1856_10 = bitcast i32 %p_Result_s" [./mars_wide_bus.h:1856]   --->   Operation 76 'bitcast' 'bitcast_ln1856_10' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%dest_10_addr = getelementptr i32 %dest_10, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 77 'getelementptr' 'dest_10_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_10, i8 %dest_10_addr" [./mars_wide_bus.h:1856]   --->   Operation 78 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln1856_11 = bitcast i32 %p_Result_10" [./mars_wide_bus.h:1856]   --->   Operation 79 'bitcast' 'bitcast_ln1856_11' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%dest_11_addr = getelementptr i32 %dest_11, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 80 'getelementptr' 'dest_11_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_11, i8 %dest_11_addr" [./mars_wide_bus.h:1856]   --->   Operation 81 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln1856_12 = bitcast i32 %p_Result_11" [./mars_wide_bus.h:1856]   --->   Operation 82 'bitcast' 'bitcast_ln1856_12' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%dest_12_addr = getelementptr i32 %dest_12, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 83 'getelementptr' 'dest_12_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_12, i8 %dest_12_addr" [./mars_wide_bus.h:1856]   --->   Operation 84 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln1856_13 = bitcast i32 %p_Result_12" [./mars_wide_bus.h:1856]   --->   Operation 85 'bitcast' 'bitcast_ln1856_13' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%dest_13_addr = getelementptr i32 %dest_13, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 86 'getelementptr' 'dest_13_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_13, i8 %dest_13_addr" [./mars_wide_bus.h:1856]   --->   Operation 87 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln1856_14 = bitcast i32 %p_Result_13" [./mars_wide_bus.h:1856]   --->   Operation 88 'bitcast' 'bitcast_ln1856_14' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%dest_14_addr = getelementptr i32 %dest_14, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 89 'getelementptr' 'dest_14_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_14, i8 %dest_14_addr" [./mars_wide_bus.h:1856]   --->   Operation 90 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln1856_15 = bitcast i32 %p_Result_14" [./mars_wide_bus.h:1856]   --->   Operation 91 'bitcast' 'bitcast_ln1856_15' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%dest_15_addr = getelementptr i32 %dest_15, i64 0, i64 %zext_ln1842" [./mars_wide_bus.h:1856]   --->   Operation 92 'getelementptr' 'dest_15_addr' <Predicate = (!icmp_ln1842)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.19ns)   --->   "%store_ln1856 = store i32 %bitcast_ln1856_15, i8 %dest_15_addr" [./mars_wide_bus.h:1856]   --->   Operation 93 'store' 'store_ln1856' <Predicate = (!icmp_ln1842)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln1842)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (load_flag_read)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [3dHLS.cpp:15]   --->   Operation 96 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./mars_wide_bus.h:1842) [27]  (0.387 ns)

 <State 2>: 2.07ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./mars_wide_bus.h:1842) [27]  (0 ns)
	'add' operation ('add_ln1845', ./mars_wide_bus.h:1845) [39]  (0.815 ns)
	'getelementptr' operation ('temp_addr', ./mars_wide_bus.h:1845) [42]  (0 ns)
	'load' operation ('tmp.V', ./mars_wide_bus.h:1845) on array 'temp' [43]  (1.25 ns)

 <State 3>: 1.25ns
The critical path consists of the following:
	'load' operation ('tmp.V', ./mars_wide_bus.h:1845) on array 'temp' [43]  (1.25 ns)

 <State 4>: 1.25ns
The critical path consists of the following:
	'load' operation ('tmp.V', ./mars_wide_bus.h:1845) on array 'temp' [43]  (1.25 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('dest_0_addr', ./mars_wide_bus.h:1856) [46]  (0 ns)
	'store' operation ('store_ln1856', ./mars_wide_bus.h:1856) of variable 'bitcast_ln1856', ./mars_wide_bus.h:1856 on array 'dest_0' [47]  (1.2 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
