# Auto Generated EAGLE PCB script from phdl source: phdl/test.phdl

SET UNDO_LOG OFF;

# Added parts #

ADD R0207@ 'R1' (0.0 0.0);
ADD R0207@ 'R2' (0.5 0.0);
ADD R0207@ 'R3' (1.0 0.0);

# SIGNALS #

SIGNAL MYNET[0] R3 1 R3 3 R2 2 
SIGNAL MYNET[1] R3 2 R2 1 R2 3 R1 3 
SIGNAL SINGLENET R1 1 R1 2 

SET UNDO_LOG ON

 # End Script #
