`include "eth_phy_10g.v"

`resetall
`timescale 1us / 100ns
`default_nettype none

module eth_phy_10g_tb;

    //----------------------------
    // Parametros del modulo
    //----------------------------
    
    parameter DATA_WIDTH = 64;
    parameter CTRL_WIDTH = (DATA_WIDTH/8);
    parameter HDR_WIDTH = 2;
    parameter PRBS31_ENABLE = 0;
    parameter SCRAMBLER_DISABLE = 0;
    parameter BIT_REVERSE = 0;
    parameter TX_SERDES_PIPELINE = 0;
    parameter RX_SERDES_PIPELINE = 0;
    parameter BITSLIP_HIGH_CYCLES = 1;
    parameter BITSLIP_LOW_CYCLES = 8;
    parameter COUNT_125US = 125;
    
    //----------------------------
    // Definicion de senales
    //----------------------------
    
    reg rx_clk, rx_rst, tx_clk, tx_rst;
    reg [DATA_WIDTH-1:0] xgmii_txd;
    reg [CTRL_WIDTH-1:0] xgmii_txc;
    wire [DATA_WIDTH-1:0] xgmii_rxd;
    wire [CTRL_WIDTH-1:0] xgmii_rxc;
    wire [DATA_WIDTH-1:0] serdes_tx_data;
    wire [HDR_WIDTH-1:0] serdes_tx_hdr;
    reg [DATA_WIDTH-1:0] serdes_rx_data;
    reg [HDR_WIDTH-1:0] serdes_rx_hdr;
    wire serdes_rx_bitslip, serdes_rx_reset_req;
    wire tx_bad_block;
    wire [6:0] rx_error_count;
    wire rx_bad_block, rx_sequence_error, rx_block_lock, rx_high_ber, rx_status;
    reg cfg_tx_prbs31_enable, cfg_rx_prbs31_enable;
    
    //----------------------------
    // Otras se√±ales/variables
    //----------------------------
    
    reg [5:0] sh_cnt;
    
    integer i;
    integer j;
    
    //----------------------------
    // Definir prueba. COLOCAR UNO PARA LOS DATOS Y UNO PARA LOS HEADERS
    //----------------------------
    
    `define RANDOM_DATA
    `define STRONGLY_CORRUPTED
    
    /*
    Datos:
        FIXED_DATA: Patron de datos fijo 
        RANDOM_DATA: Patron de datos aleatorio
    Headers: 
        VALID_HDR: Header valido
        INVALID_HDR: Header invalido
        LIGHTLY_CORRUPTED: Header lijeramente corrupto
        STRONGLY_CORRUPTED: Header fuertemente corrupto
    */
    
    //----------------------------
    // Generacion de clock
    //----------------------------
    
    always #0.5 rx_clk = ~rx_clk;
    always #0.5 tx_clk = ~tx_clk;
    
    //----------------------------
    // Loopback de los datos
    //----------------------------
    
    always @ (posedge tx_clk) begin
        if (!tx_rst) begin
            serdes_rx_data <= serdes_tx_data;
        end
    end
    
    //----------------------------
    // Loopback de los headers
    //----------------------------
    
    `ifdef VALID_HDR
    
        always @ (posedge tx_clk) begin
        
            if (!tx_rst && !rx_rst) begin
                serdes_rx_hdr <= serdes_tx_hdr;
            end
            
        end
        
    `elsif INVALID_HDR
    
        initial begin
            serdes_rx_hdr = 2'b00;
        end
        
    `elsif LIGHTLY_CORRUPTED
    
        always @ (posedge tx_clk) begin
        
            if (!tx_rst && !rx_rst) begin
                serdes_rx_hdr <= serdes_tx_hdr;
            end
            
        end
        
    `elsif STRONGLY_CORRUPTED
    
        always @ (posedge tx_clk) begin
        
            if (!tx_rst && !rx_rst) begin
                serdes_rx_hdr <= serdes_tx_hdr;
            end
            
        end
        
    `endif
    
    //----------------------------
    // Patrones de prueba
    //----------------------------
    
    `ifdef FIXED_DATA
        
        reg [DATA_WIDTH-1:0] test_pattern [0:5];
    
        initial begin
            test_pattern[0] = 64'h0707070707070707; // Todos 1
            test_pattern[1] = 64'h0707070707070707; // Todos 0
            test_pattern[2] = 64'h0707070707070707; // Alternar 01s
            test_pattern[3] = 64'h0707070707070707; // Alternar 10s
            test_pattern[4] = 64'h0707070707070707; // Todos Error
            test_pattern[5] = 64'h0707070707070707; // Todos Idle
        end
        /*
        test_pattern[0] = 64'hFFFFFFFFFFFFFFFF; // Todos 1
            test_pattern[1] = 64'h0000000000000000; // Todos 0
            test_pattern[2] = 64'h5555555555555555; // Alternar 01s
            test_pattern[3] = 64'hAAAAAAAAAAAAAAAA; // Alternar 10s
            test_pattern[4] = 64'hFEFEFEFEFEFEFEFE; // Todos Error
            test_pattern[5] = 64'h0707070707070707; // Todos Idle
        */
        // Asignar patrones a la entrada
        always @(posedge tx_clk) begin
            if (!tx_rst) begin
                for (j = 0; j < 6; j = j + 1) begin
                    xgmii_txd <= test_pattern[j];
                    #100;
                end
            end
        end
    
    `elsif RANDOM_DATA
    
        integer seed;
        reg [DATA_WIDTH-1:0] test_pattern;
    
        initial begin
            seed = 32'h1;
        end
       
       always begin
            test_pattern = {{$random(seed), $random}};
            #100;
        end
        
        // Asignar patrones a la entrada
        always @(posedge tx_clk) begin
            if (!tx_rst) begin
                xgmii_txd <= test_pattern;
                #100;
            end
        end
        
    `endif
    
    //----------------------------
    //----------------------------
    
    always @(posedge rx_clk) begin
        sh_cnt = dut.eth_phy_10g_rx_inst.eth_phy_10g_rx_if_inst.eth_phy_10g_rx_frame_sync_inst.sh_count_reg;
    end
    
    //----------------------------
    // Testbench
    //----------------------------
    
    initial begin
        $dumpfile("eth_phy_10g_tb.vcd");
        $dumpvars(0, eth_phy_10g_tb);
    
        $display("Ejecutando simulacion...");
    
        // Configurar generacion de PRBS31
        if(PRBS31_ENABLE) begin
            cfg_tx_prbs31_enable = 1;
            cfg_rx_prbs31_enable = 1;
        end else begin
            cfg_tx_prbs31_enable = 0;
            cfg_rx_prbs31_enable = 0;
        end
    
        // Inicializar clock y reset
        rx_clk = 0;
        tx_clk = 0;
        rx_rst = 1;
        tx_rst = 1;
        
        // Inicializar XGMII
        //  XGMII_TXC = 8'h00: Datos
        //  XGMII_TXC = 8'hFF: Control
        xgmii_txd = test_pattern[0];
        xgmii_txc = 8'h00;
        
        #10
        rx_rst = 0;
        tx_rst = 0;
        
        //#2400;
        
        `ifdef LIGHTLY_CORRUPTED
            
            // Forzar errores de header cada cierto tiempo
            for (i = 0; i < 6; i = i + 1) begin 
                
                if(rx_block_lock) begin
                    serdes_rx_hdr = 2'b00;
                    #1000;
                end
                
            end
            
        `elsif STRONGLY_CORRUPTED
                
            // Forzar errores de header cada cierto tiempo
            for (i = 0; i < 20; i = i + 1) begin
            
                serdes_rx_hdr = 2'b00;
                #50;
                
            end
            
        `endif
        
        
        $display("Tiempo de ejecucion: %0t ps", $realtime);
        $finish;
    end
    
    //----------------------------
    // Instanciacion del modulo bajo prueba
    //----------------------------
    
    eth_phy_10g #(
        .DATA_WIDTH(DATA_WIDTH),
        .CTRL_WIDTH(CTRL_WIDTH),
        .HDR_WIDTH(HDR_WIDTH),
        .PRBS31_ENABLE(PRBS31_ENABLE),
        .SCRAMBLER_DISABLE(SCRAMBLER_DISABLE),
        .BIT_REVERSE(BIT_REVERSE),
        .TX_SERDES_PIPELINE(TX_SERDES_PIPELINE),
        .RX_SERDES_PIPELINE(RX_SERDES_PIPELINE),
        .BITSLIP_HIGH_CYCLES(BITSLIP_HIGH_CYCLES),
        .BITSLIP_LOW_CYCLES(BITSLIP_LOW_CYCLES),
        .COUNT_125US(COUNT_125US)
    ) dut (
        .rx_clk(rx_clk),
        .rx_rst(rx_rst),
        .tx_clk(tx_clk),
        .tx_rst(tx_rst),
        .xgmii_txd(xgmii_txd),
        .xgmii_txc(xgmii_txc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_rxc(xgmii_rxc),
        .serdes_tx_data(serdes_tx_data),
        .serdes_tx_hdr(serdes_tx_hdr),
        .serdes_rx_data(serdes_rx_data),
        .serdes_rx_hdr(serdes_rx_hdr),
        .serdes_rx_bitslip(serdes_rx_bitslip),
        .serdes_rx_reset_req(serdes_rx_reset_req),
        .tx_bad_block(tx_bad_block),
        .rx_error_count(rx_error_count),
        .rx_bad_block(rx_bad_block),
        .rx_sequence_error(rx_sequence_error),
        .rx_block_lock(rx_block_lock),
        .rx_high_ber(rx_high_ber),
        .rx_status(rx_status),
        .cfg_tx_prbs31_enable(cfg_tx_prbs31_enable),
        .cfg_rx_prbs31_enable(cfg_rx_prbs31_enable)
    );

endmodule
