Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 29 18:16:38 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_methodology -file wave_gen_top_methodology_drc_routed.rpt -rpx wave_gen_top_methodology_drc_routed.rpx
| Design       : wave_gen_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal             | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 1          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
| XDCH-2    | Warning  | Same min and max delay values on IO port               | 12         |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance U0_wave_gen/samp_ram_i0/mem_array_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on lb_sel_pin relative to clock(s) VIRTUAL_clk_out2_clk_core 
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name clk_pin -waveform {0.000 4.000} [get_ports clk_pin] (Source: C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 3))
Previous: create_clock -period 8.000 [get_ports clk_pin] (Source: c:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/clk_core/ip/clk_core/clk_core.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name clk_pin -waveform {0.000 4.000} [get_ports clk_pin] (Source: C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 3))
Previous: create_clock -period 8.000 [get_ports clk_pin] (Source: c:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/clk_core/ip/clk_core/clk_core.xdc (Line: 56))
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'dac_clr_n_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'dac_cs_n_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[0]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[1]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[2]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[3]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[4]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[5]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[6]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[7]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'spi_clk_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin -clock_fall -add_delay 0.000 [get_ports spi_clk_pin]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 10)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'spi_mosi_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/2016_2_zynq_labs/lab4_ipi/lab4_ipi.srcs/constrs_1/imports/lab4/wave_gen_timing_Zybo.xdc (Line: 7)
Related violations: <none>


