addi t0 x0 1
addi t1 x0 2
addi t2 x0 3

slti x0 t0 0
slti s0 t0 1
slti s1 t2 4
slti ra t0 2    
slti sp t0 -1