# verilog-balance-board

A small game run on FPGA with natural motion and 3D effect.

Test pictures for 3D-sim Balance Board run on Nexys 3:

Initial:

![first sketch](https://raw.githubusercontent.com/tabokie/verilog-balance-board/master/test/test_pic/init.jpg)

3D transforming:

![transform](https://raw.githubusercontent.com/tabokie/verilog-balance-board/master/test/test_pic/transform.jpg)

Use imported picture as map:

![pic_as_map](https://raw.githubusercontent.com/tabokie/verilog-balance-board/master/test/test_pic/pic_as_map.jpg)

Mode selecting:

![selecting](https://raw.githubusercontent.com/tabokie/verilog-balance-board/master/test/test_pic/selecting.jpg)

Timing in timing mode:

![timing](https://raw.githubusercontent.com/tabokie/verilog-balance-board/master/test/test_pic/timing.jpg)

Winning in limited mode:

![win](https://raw.githubusercontent.com/tabokie/verilog-balance-board/master/test/test_pic/win.jpg)
