INFO-FLOW: Workspace D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 opened at Mon Oct 28 13:34:58 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: E:/downloads/.xinstall/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/downloads/.xinstall/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.899 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.154 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.081 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.278 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Command     create_platform done; 0.114 sec.
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.273 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 122.574 MB.
Execute       set_directive_top SCIG_CIF_0_1 -name=SCIG_CIF_0_1 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'stream_convolution_slideWindow.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling stream_convolution_slideWindow.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang stream_convolution_slideWindow.cpp -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.cpp.clang.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/clang.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (stream_convolution_slideWindow.cpp:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (stream_convolution_slideWindow.cpp:152:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (stream_convolution_slideWindow.cpp:158:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (stream_convolution_slideWindow.cpp:238:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (stream_convolution_slideWindow.cpp:239:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (stream_convolution_slideWindow.cpp:240:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.867 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/all.directive.json -fix-errors D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.194 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.566 sec.
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.bc {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.clang.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.pp.0.cpp.clang.err.log
WARNING: [HLS 207-1017] unknown pragma ignored (stream_convolution_slideWindow.cpp:137:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.153 seconds; current allocated memory: 124.973 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.g.bc"  
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/stream_convolution_slideWindow.g.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.187 sec.
Execute       run_link_or_opt -opt -out D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SCIG_CIF_0_1 -reflow-float-conversion 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SCIG_CIF_0_1 -reflow-float-conversion -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.502 sec.
Execute       run_link_or_opt -out D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SCIG_CIF_0_1 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=SCIG_CIF_0_1 -mllvm -hls-db-dir -mllvm D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 646 Compile/Link D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 646 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 282 Unroll/Inline (step 1) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 194 Unroll/Inline (step 2) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 190 Unroll/Inline (step 3) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 186 Unroll/Inline (step 4) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Array/Struct (step 1) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Array/Struct (step 2) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Array/Struct (step 3) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Array/Struct (step 4) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 187 Array/Struct (step 5) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 187 Performance (step 1) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Performance (step 2) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Performance (step 3) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 185 Performance (step 4) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 189 HW Transforms (step 1) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 231 HW Transforms (step 2) D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_3' is marked as complete unroll implied by the pipeline pragma (stream_convolution_slideWindow.cpp:168:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_2' is marked as complete unroll implied by the pipeline pragma (stream_convolution_slideWindow.cpp:161:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_4' is marked as complete unroll implied by the pipeline pragma (stream_convolution_slideWindow.cpp:175:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_5' is marked as complete unroll implied by the pipeline pragma (stream_convolution_slideWindow.cpp:196:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_3' (stream_convolution_slideWindow.cpp:168:24) in function 'SCIG_CIF_0_1' completely with a factor of 3 (stream_convolution_slideWindow.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_2' (stream_convolution_slideWindow.cpp:161:24) in function 'SCIG_CIF_0_1' completely with a factor of 3 (stream_convolution_slideWindow.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_4' (stream_convolution_slideWindow.cpp:175:23) in function 'SCIG_CIF_0_1' completely with a factor of 3 (stream_convolution_slideWindow.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_5' (stream_convolution_slideWindow.cpp:196:23) in function 'SCIG_CIF_0_1' completely with a factor of 3 (stream_convolution_slideWindow.cpp:66:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.533 seconds; current allocated memory: 127.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 127.051 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top SCIG_CIF_0_1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.0.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.814 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 132.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.1.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.138 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 133.953 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.g.1.bc to D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.o.1.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'SCIG_CIF_0_1' (stream_convolution_slideWindow.cpp:66)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.42 seconds; current allocated memory: 156.527 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.o.2.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.261 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 168.773 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.765 sec.
Command     elaborate done; 19.525 sec.
Execute     ap_eval exec zip -j D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.441 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'SCIG_CIF_0_1' ...
Execute       ap_set_top_model SCIG_CIF_0_1 
Execute       get_model_list SCIG_CIF_0_1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model SCIG_CIF_0_1 
Execute       preproc_iomode -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       preproc_iomode -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       get_model_list SCIG_CIF_0_1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 SCIG_CIF_0_1
INFO-FLOW: Configuring Module : SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 ...
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       apply_spec_resource_limit SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
INFO-FLOW: Configuring Module : SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 ...
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       apply_spec_resource_limit SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
INFO-FLOW: Configuring Module : SCIG_CIF_0_1 ...
Execute       set_default_model SCIG_CIF_0_1 
Execute       apply_spec_resource_limit SCIG_CIF_0_1 
INFO-FLOW: Model list for preprocess: SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 SCIG_CIF_0_1
INFO-FLOW: Preprocessing Module: SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 ...
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       cdfg_preprocess -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       rtl_gen_preprocess SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
INFO-FLOW: Preprocessing Module: SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 ...
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       cdfg_preprocess -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       rtl_gen_preprocess SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
INFO-FLOW: Preprocessing Module: SCIG_CIF_0_1 ...
Execute       set_default_model SCIG_CIF_0_1 
Execute       cdfg_preprocess -model SCIG_CIF_0_1 
Execute       rtl_gen_preprocess SCIG_CIF_0_1 
INFO-FLOW: Model list for synthesis: SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 SCIG_CIF_0_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       schedule -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.323 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 172.855 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       bind -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 174.176 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.bind.adb -f 
INFO-FLOW: Finish binding SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       schedule -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' (loop 'VITIS_LOOP_153_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('in_r_read_1', stream_convolution_slideWindow.cpp:170) on port 'in_r' (stream_convolution_slideWindow.cpp:170) and axis read operation ('in_r_read', stream_convolution_slideWindow.cpp:170) on port 'in_r' (stream_convolution_slideWindow.cpp:170).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' (loop 'VITIS_LOOP_153_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('in_r_read_2', stream_convolution_slideWindow.cpp:170) on port 'in_r' (stream_convolution_slideWindow.cpp:170) and axis read operation ('in_r_read', stream_convolution_slideWindow.cpp:170) on port 'in_r' (stream_convolution_slideWindow.cpp:170).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_153_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' consists of the following:
	'load' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:180) on local variable 'inp_j', stream_convolution_slideWindow.cpp:147 [32]  (0.000 ns)
	'add' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:180) [94]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln181', stream_convolution_slideWindow.cpp:181) [95]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln147', stream_convolution_slideWindow.cpp:147) of variable 'inp_j', stream_convolution_slideWindow.cpp:180 on local variable 'inp_j', stream_convolution_slideWindow.cpp:147 [98]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.238 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 176.711 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.
Execute       set_default_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       bind -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 177.141 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.bind.adb -f 
INFO-FLOW: Finish binding SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_CIF_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG_CIF_0_1 
Execute       schedule -model SCIG_CIF_0_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', stream_convolution_slideWindow.cpp:235) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_CIF_0_1' consists of the following:
	'mul' operation 32 bit ('KER_size_0', stream_convolution_slideWindow.cpp:235) [40]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 177.227 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG_CIF_0_1.
Execute       set_default_model SCIG_CIF_0_1 
Execute       bind -model SCIG_CIF_0_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.226 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 177.312 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.bind.adb -f 
INFO-FLOW: Finish binding SCIG_CIF_0_1.
Execute       get_model_list SCIG_CIF_0_1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       rtl_gen_preprocess SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       rtl_gen_preprocess SCIG_CIF_0_1 
INFO-FLOW: Model list for RTL generation: SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 SCIG_CIF_0_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -top_prefix SCIG_CIF_0_1_ -sub_prefix SCIG_CIF_0_1_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6' pipeline 'VITIS_LOOP_241_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 179.051 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/vhdl/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       gen_rtl SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
Execute       syn_report -csynth -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.adb 
Execute       db_write -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 -p D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -top_prefix SCIG_CIF_0_1_ -sub_prefix SCIG_CIF_0_1_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' pipeline 'VITIS_LOOP_153_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1'.
INFO: [RTMG 210-278] Implementing memory 'SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.287 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 181.914 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/vhdl/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       gen_rtl SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
Execute       syn_report -csynth -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.adb 
Command       db_write done; 0.181 sec.
Execute       db_write -model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_CIF_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG_CIF_0_1 -top_prefix  -sub_prefix SCIG_CIF_0_1_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SCIG_CIF_0_1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SCIG_CIF_0_1/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SCIG_CIF_0_1/padValue' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SCIG_CIF_0_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_CIF_0_1'.
INFO: [RTMG 210-278] Implementing memory 'SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
Command       create_rtl_model done; 0.169 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.739 seconds; current allocated memory: 185.125 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG_CIF_0_1 -istop -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/vhdl/SCIG_CIF_0_1 
Execute       gen_rtl SCIG_CIF_0_1 -istop -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/verilog/SCIG_CIF_0_1 
Execute       syn_report -csynth -model SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/SCIG_CIF_0_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/SCIG_CIF_0_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG_CIF_0_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.adb 
Execute       db_write -model SCIG_CIF_0_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG_CIF_0_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1 
Execute       export_constraint_db -f -tool general -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.constraint.tcl 
Execute       syn_report -designview -model SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.design.xml 
Execute       syn_report -csynthDesign -model SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth.rpt -MHOut D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model SCIG_CIF_0_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.protoinst 
Command       syn_report done; 0.118 sec.
Execute       sc_get_clocks SCIG_CIF_0_1 
Execute       sc_get_portdomain SCIG_CIF_0_1 
INFO-FLOW: Model list for RTL component generation: SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 SCIG_CIF_0_1
INFO-FLOW: Handling components in module [SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.compgen.tcl 
INFO-FLOW: Found component SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.compgen.tcl 
INFO-FLOW: Found component SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W
INFO-FLOW: Found component SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SCIG_CIF_0_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.compgen.tcl 
INFO-FLOW: Found component SCIG_CIF_0_1_mul_32s_16ns_32_2_1.
INFO-FLOW: Append model SCIG_CIF_0_1_mul_32s_16ns_32_2_1
INFO-FLOW: Found component SCIG_CIF_0_1_mul_32s_32s_32_1_1.
INFO-FLOW: Append model SCIG_CIF_0_1_mul_32s_32s_32_1_1
INFO-FLOW: Found component SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W.
INFO-FLOW: Append model SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W
INFO-FLOW: Found component SCIG_CIF_0_1_regslice_both.
INFO-FLOW: Append model SCIG_CIF_0_1_regslice_both
INFO-FLOW: Found component SCIG_CIF_0_1_regslice_both.
INFO-FLOW: Append model SCIG_CIF_0_1_regslice_both
INFO-FLOW: Append model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6
INFO-FLOW: Append model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1
INFO-FLOW: Append model SCIG_CIF_0_1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init SCIG_CIF_0_1_mul_32s_16ns_32_2_1 SCIG_CIF_0_1_mul_32s_32s_32_1_1 SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W SCIG_CIF_0_1_regslice_both SCIG_CIF_0_1_regslice_both SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 SCIG_CIF_0_1
INFO-FLOW: Generating D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SCIG_CIF_0_1_mul_32s_16ns_32_2_1
INFO-FLOW: To file: write model SCIG_CIF_0_1_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W
INFO-FLOW: To file: write model SCIG_CIF_0_1_regslice_both
INFO-FLOW: To file: write model SCIG_CIF_0_1_regslice_both
INFO-FLOW: To file: write model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6
INFO-FLOW: To file: write model SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1
INFO-FLOW: To file: write model SCIG_CIF_0_1
INFO-FLOW: Generating D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/vlog' tclDir='D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db' modelList='SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W
SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
SCIG_CIF_0_1_mul_32s_16ns_32_2_1
SCIG_CIF_0_1_mul_32s_32s_32_1_1
SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W
SCIG_CIF_0_1_regslice_both
SCIG_CIF_0_1_regslice_both
SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6
SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1
SCIG_CIF_0_1
' expOnly='0'
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 189.316 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='SCIG_CIF_0_1_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W
SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
SCIG_CIF_0_1_mul_32s_16ns_32_2_1
SCIG_CIF_0_1_mul_32s_32s_32_1_1
SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W
SCIG_CIF_0_1_regslice_both
SCIG_CIF_0_1_regslice_both
SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6
SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1
SCIG_CIF_0_1
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.compgen.dataonly.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.constraint.tcl 
Execute       sc_get_clocks SCIG_CIF_0_1 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST SCIG_CIF_0_1 MODULE2INSTS {SCIG_CIF_0_1 SCIG_CIF_0_1 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_fu_94 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103} INST2MODULE {SCIG_CIF_0_1 SCIG_CIF_0_1 grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_fu_94 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103 SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1} INSTDATA {SCIG_CIF_0_1 {DEPTH 1 CHILDREN {grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_fu_94 grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103}} grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_fu_94 {DEPTH 2 CHILDREN {}} grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103 {DEPTH 2 CHILDREN {}}} MODULEDATA {SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_69_p2 SOURCE stream_convolution_slideWindow.cpp:241 VARIABLE i_2 LOOP VITIS_LOOP_241_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME inputBuf_U SOURCE stream_convolution_slideWindow.cpp:136 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 5760 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_337_p2 SOURCE stream_convolution_slideWindow.cpp:153 VARIABLE i_4 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul80_fu_472_p2 SOURCE stream_convolution_slideWindow.cpp:153 VARIABLE mul80 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_679_p2 SOURCE stream_convolution_slideWindow.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_689_p2 SOURCE stream_convolution_slideWindow.cpp:177 VARIABLE add_ln177_1 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_6_fu_386_p2 SOURCE stream_convolution_slideWindow.cpp:179 VARIABLE inp_6 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_j_3_fu_392_p2 SOURCE stream_convolution_slideWindow.cpp:180 VARIABLE inp_j_3 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_i_4_fu_409_p2 SOURCE stream_convolution_slideWindow.cpp:183 VARIABLE inp_i_4 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_504_p2 SOURCE stream_convolution_slideWindow.cpp:153 VARIABLE tmp LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_536_p2 SOURCE stream_convolution_slideWindow.cpp:153 VARIABLE tmp3 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME thr_mul220_fu_704_p2 SOURCE stream_convolution_slideWindow.cpp:153 VARIABLE thr_mul220 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_714_p2 SOURCE stream_convolution_slideWindow.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_1_fu_734_p2 SOURCE stream_convolution_slideWindow.cpp:198 VARIABLE add_ln198_1 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kx_1_fu_548_p2 SOURCE stream_convolution_slideWindow.cpp:201 VARIABLE kx_1 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ky_1_fu_568_p2 SOURCE stream_convolution_slideWindow.cpp:204 VARIABLE ky_1 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ox_1_fu_593_p2 SOURCE stream_convolution_slideWindow.cpp:207 VARIABLE ox_1 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME oy_1_fu_623_p2 SOURCE stream_convolution_slideWindow.cpp:210 VARIABLE oy_1 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 8 URAM 0}} SCIG_CIF_0_1 {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME inElem_U SOURCE {} VARIABLE inElem LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U11 SOURCE stream_convolution_slideWindow.cpp:235 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U12 SOURCE stream_convolution_slideWindow.cpp:236 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U13 SOURCE stream_convolution_slideWindow.cpp:237 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_32_2_1_U10 SOURCE stream_convolution_slideWindow.cpp:79 VARIABLE mul44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 8 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.081 seconds; current allocated memory: 194.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for SCIG_CIF_0_1.
INFO: [VLOG 209-307] Generating Verilog RTL for SCIG_CIF_0_1.
Execute       syn_report -model SCIG_CIF_0_1 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
Command     autosyn done; 8.487 sec.
Command   csynth_design done; 28.63 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 28.63 seconds; current allocated memory: 72.227 MB.
Command ap_source done; 30.281 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1 opened at Mon Oct 28 13:36:05 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: E:/downloads/.xinstall/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/downloads/.xinstall/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.911 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.145 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.089 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig
Execute     config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.28 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Command     create_platform done; 0.114 sec.
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.284 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig -rtl verilog -vivado_clock 10 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig 
Execute     config_export -flow=syn -format=ip_catalog -output=D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/ip_scig -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=SCIG_CIF_0_1 xml_exists=0
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to SCIG_CIF_0_1
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=11 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W
SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
SCIG_CIF_0_1_mul_32s_16ns_32_2_1
SCIG_CIF_0_1_mul_32s_32s_32_1_1
SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W
SCIG_CIF_0_1_regslice_both
SCIG_CIF_0_1_regslice_both
SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6
SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1
SCIG_CIF_0_1
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.compgen.dataonly.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.constraint.tcl 
Execute     sc_get_clocks SCIG_CIF_0_1 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to SCIG_CIF_0_1
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=SCIG_CIF_0_1
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.constraint.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.102 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.constraint.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/SCIG_CIF_0_1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.193 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.264 sec.
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix SCIG_CIF_0_1_ TopModuleNoPrefix SCIG_CIF_0_1 TopModuleWithPrefix SCIG_CIF_0_1' export_design_flow='syn' impl_dir='D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg484-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000023807631BD4' export_design_flow='syn' export_rpt='D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s ip_scig/export.zip 
INFO: [HLS 200-802] Generated output file ip_scig/export.zip
Command   export_design done; 429.227 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 429.227 seconds; current allocated memory: 7.062 MB.
Command ap_source done; 431.005 sec.
Execute cleanup_all 
