`timescale 1ns/1ps

module SYNT
  (
   input CLK,
   input CAL_SYNT,
   input PU_SYNT,
   output RDY_SYNT
   );

   reg    CAL_SYNT_STA=0;
   reg 	  RDY_SYNT=0;
   reg    AUX = 0;
   
   always@ (posedge CLK)
     begin
	if(PU_SYNT)
	  begin
	     AUX= #2000 1;
	  end
	if(CAL_SYNT & AUX)
	  begin
	     CAL_SYNT_STA=1;
	     CAL_SYNT_STA= #5000 0;
	     RDY_SYNT= #2000 1;
	  end
	end
      


endmodule //SYNT
