// Seed: 805867462
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    output wand id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input uwire id_18,
    input tri1 id_19,
    input wire id_20,
    input supply1 id_21,
    input wor id_22,
    input wor id_23,
    output supply1 id_24
);
  wire [-1 : -1 'd0] id_26;
  wire id_27;
  logic [-1 : 1] id_28 = -1;
  module_0 modCall_1 (
      id_8,
      id_22,
      id_15,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
