// Seed: 702221026
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  tri1 id_2 = 1'h0;
  assign id_2 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output tri1 id_2,
    input supply1 id_3
    , id_5, id_6
);
  always @(posedge 1 or posedge 1) begin
    id_1 <= !id_6[1];
  end
  module_0();
endmodule
module module_2 ();
  wire id_1;
  wire id_4;
  wire id_5, id_6;
  assign id_3 = 1;
  module_0();
endmodule
