Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Mar 13 06:42:05 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_drc -file top_my_watch_drc_routed.rpt -pb top_my_watch_drc_routed.pb -rpx top_my_watch_drc_routed.rpx
| Design       : top_my_watch
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+----------+----------+----------------------------+--------+
| Rule     | Severity | Description                | Checks |
+----------+----------+----------------------------+--------+
| PDRC-142 | Warning  | SLICE_PairEqSame_B6B5_WARN | 1      |
+----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X60Y21 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>


