<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="clk_ipcore/clkfbout"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="15.615" period="16.667" constraintValue="16.667" deviceLimit="1.052" freqLimit="950.570" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clk_ipcore/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4         HIGH 50%;</twConstName><twItemCnt>6997449960</twItemCnt><twErrCntSetup>64</twErrCntSetup><twErrCntEndPt>64</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>591</twEndPtCnt><twPathErrCnt>6312409322</twPathErrCnt><twMinPer>20.056</twMinPer></twConstHead><twPathRptBanner iPaths="109231702" iCriticalPaths="107599388" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y60.WEA0), 109231702 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.390</twSlack><twSrc BELType="FF">cpu/m_im/data_26_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.373</twTotPathDel><twClkSkew dest = "2.001" src = "2.394">0.393</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_26_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_12_1</twComp><twBEL>cpu/m_im/data_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cpu/m_im/data_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.931</twRouteDel><twTotDel>19.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.369</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.351</twTotPathDel><twClkSkew dest = "2.001" src = "2.395">0.394</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.909</twRouteDel><twTotDel>19.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.353</twSlack><twSrc BELType="FF">cpu/m_im/data_26_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.336</twTotPathDel><twClkSkew dest = "2.001" src = "2.394">0.393</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_26_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_12_1</twComp><twBEL>cpu/m_im/data_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cpu/m_im/data_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final31</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.894</twRouteDel><twTotDel>19.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="109231702" iCriticalPaths="107570634" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y60.WEA2), 109231702 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.372</twSlack><twSrc BELType="FF">cpu/m_im/data_26_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.355</twTotPathDel><twClkSkew dest = "2.001" src = "2.394">0.393</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_26_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_12_1</twComp><twBEL>cpu/m_im/data_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cpu/m_im/data_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.913</twRouteDel><twTotDel>19.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.351</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.333</twTotPathDel><twClkSkew dest = "2.001" src = "2.395">0.394</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.891</twRouteDel><twTotDel>19.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.335</twSlack><twSrc BELType="FF">cpu/m_im/data_26_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.318</twTotPathDel><twClkSkew dest = "2.001" src = "2.394">0.393</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_26_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_12_1</twComp><twBEL>cpu/m_im/data_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cpu/m_im/data_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final31</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y60.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y60.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.876</twRouteDel><twTotDel>19.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="109231702" iCriticalPaths="107541468" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y54.WEA0), 109231702 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.327</twSlack><twSrc BELType="FF">cpu/m_im/data_26_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.319</twTotPathDel><twClkSkew dest = "2.010" src = "2.394">0.384</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_26_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_12_1</twComp><twBEL>cpu/m_im/data_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cpu/m_im/data_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y54.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y54.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.877</twRouteDel><twTotDel>19.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.306</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.297</twTotPathDel><twClkSkew dest = "2.010" src = "2.395">0.385</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y54.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y54.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.855</twRouteDel><twTotDel>19.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.290</twSlack><twSrc BELType="FF">cpu/m_im/data_26_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.282</twTotPathDel><twClkSkew dest = "2.010" src = "2.394">0.384</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_26_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X76Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X76Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu/m_im/data_12_1</twComp><twBEL>cpu/m_im/data_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cpu/m_im/data_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/GND_8_o_GND_8_o_mux_72_OUT&lt;5&gt;</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_0_4</twComp><twBEL>cpu/control/_mkind/r_rs_zero_AND_10_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>cpu/control/_mkind/r_rs_zero_AND_10_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_im/data_13_1</twComp><twBEL>cpu/control/_mkind/Mmux_result1023_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>N354</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N276</twComp><twBEL>cpu/control/_mkind/Mmux_result1023</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cpu/control/_mkind/Mmux_result102</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/m_im/data_29_1</twComp><twBEL>cpu/control/_mkind/Mmux_result104_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>cpu/control/_mkind/Mmux_result104</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006322</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp><twBEL>cpu/mmu/Mmux_n006364</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cpu/mmu/Mmux_n006362</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>cpu/mmu/Mmux_n006367_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu/mmu/Mmux_n0063671</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y107.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y108.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006363</twComp><twBEL>bridge/Mcompar_GND_30_o_addr[31]_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>bridge/GND_30_o_addr[31]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/GND_30_o_addr[31]_AND_298_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_298_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp><twBEL>bridge/Mmux_curr_dev11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>bridge/Mmux_curr_dev11</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/cp0/cause_4</twComp><twBEL>cpu/control/Mmux_m_exc_final31</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y113.B6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/cw_m_cp0_exc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>bridge/GND_30_o_addr[31]_AND_299_o</twComp><twBEL>cpu/dm/Mmux_write_bitmask131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/write_bitmask&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_write_bitmask11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y54.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>cpu/dm/write_bitmask&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y54.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>5.442</twLogDel><twRouteDel>13.840</twRouteDel><twTotDel>19.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (SLICE_X73Y108.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">cpu/m_alu/data_31</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twDest><twTotPathDel>0.887</twTotPathDel><twClkSkew dest = "0.916" src = "0.711">-0.205</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_31</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X68Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp><twBEL>cpu/m_alu/data_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y108.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.472</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063126</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X73Y108.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.583</twSlack><twSrc BELType="FF">cpu/m_alu/data_13</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twTotPathDel>1.070</twTotPathDel><twClkSkew dest = "0.916" src = "0.719">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_13</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X73Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>cpu/m_alu/data&lt;13&gt;</twComp><twBEL>cpu/m_alu/data_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y108.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.657</twDelInfo><twComp>cpu/m_alu/data&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n006396</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.657</twRouteDel><twTotDel>1.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X73Y108.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.603</twSlack><twSrc BELType="FF">cpu/m_alu/data_31</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twTotPathDel>1.098</twTotPathDel><twClkSkew dest = "0.916" src = "0.711">-0.205</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_31</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X68Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp><twBEL>cpu/m_alu/data_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y108.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.683</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n006396</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>1.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y54.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y60.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y56.CLKA" clockNet="clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2         HIGH 50%;</twConstName><twItemCnt>123363115284</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9529</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>31.569</twMinPer></twConstHead><twPathRptBanner iPaths="35871854" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_17 (SLICE_X40Y135.C4), 35871854 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.882</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_17</twDest><twTotPathDel>15.070</twTotPathDel><twClkSkew dest = "2.013" src = "2.438">0.425</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_17</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y56.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y56.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.448</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.498</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp><twBEL>cpu/Mmux_m_dm_read_result95</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y147.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp><twBEL>cpu/Mmux_m_dm_read_result96</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y135.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>cpu/m_dm_read_result&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;18&gt;</twComp><twBEL>cpu/w_dm/data_17_rstpot</twBEL><twBEL>cpu/w_dm/data_17</twBEL></twPathDel><twLogDel>3.451</twLogDel><twRouteDel>11.619</twRouteDel><twTotDel>15.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.729</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_17</twDest><twTotPathDel>14.224</twTotPathDel><twClkSkew dest = "2.013" src = "2.437">0.424</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_17</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y54.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y54.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.602</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.498</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp><twBEL>cpu/Mmux_m_dm_read_result95</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y147.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp><twBEL>cpu/Mmux_m_dm_read_result96</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y135.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>cpu/m_dm_read_result&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;18&gt;</twComp><twBEL>cpu/w_dm/data_17_rstpot</twBEL><twBEL>cpu/w_dm/data_17</twBEL></twPathDel><twLogDel>3.451</twLogDel><twRouteDel>10.773</twRouteDel><twTotDel>14.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.927</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_17</twDest><twTotPathDel>14.035</twTotPathDel><twClkSkew dest = "2.013" src = "2.428">0.415</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_17</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y60.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y60.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.413</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.498</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp><twBEL>cpu/Mmux_m_dm_read_result95</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y147.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result94</twComp><twBEL>cpu/Mmux_m_dm_read_result96</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y135.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>cpu/m_dm_read_result&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;18&gt;</twComp><twBEL>cpu/w_dm/data_17_rstpot</twBEL><twBEL>cpu/w_dm/data_17</twBEL></twPathDel><twLogDel>3.451</twLogDel><twRouteDel>10.584</twRouteDel><twTotDel>14.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35871854" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_16 (SLICE_X40Y135.B5), 35871854 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.095</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_16</twDest><twTotPathDel>14.857</twTotPathDel><twClkSkew dest = "2.013" src = "2.438">0.425</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y56.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y56.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.448</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y147.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.668</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp><twBEL>cpu/Mmux_m_dm_read_result85</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp><twBEL>cpu/Mmux_m_dm_read_result86</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>cpu/m_dm_read_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;18&gt;</twComp><twBEL>cpu/w_dm/data_16_rstpot</twBEL><twBEL>cpu/w_dm/data_16</twBEL></twPathDel><twLogDel>3.403</twLogDel><twRouteDel>11.454</twRouteDel><twTotDel>14.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.942</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_16</twDest><twTotPathDel>14.011</twTotPathDel><twClkSkew dest = "2.013" src = "2.437">0.424</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y54.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y54.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.602</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y147.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.668</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp><twBEL>cpu/Mmux_m_dm_read_result85</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp><twBEL>cpu/Mmux_m_dm_read_result86</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>cpu/m_dm_read_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;18&gt;</twComp><twBEL>cpu/w_dm/data_16_rstpot</twBEL><twBEL>cpu/w_dm/data_16</twBEL></twPathDel><twLogDel>3.403</twLogDel><twRouteDel>10.608</twRouteDel><twTotDel>14.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.140</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_16</twDest><twTotPathDel>13.822</twTotPathDel><twClkSkew dest = "2.013" src = "2.428">0.415</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y60.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y60.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.413</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y147.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.668</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp><twBEL>cpu/Mmux_m_dm_read_result85</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result84</twComp><twBEL>cpu/Mmux_m_dm_read_result86</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>cpu/m_dm_read_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;18&gt;</twComp><twBEL>cpu/w_dm/data_16_rstpot</twBEL><twBEL>cpu/w_dm/data_16</twBEL></twPathDel><twLogDel>3.403</twLogDel><twRouteDel>10.419</twRouteDel><twTotDel>13.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35871854" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_19 (SLICE_X44Y139.A4), 35871854 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.197</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_19</twDest><twTotPathDel>14.710</twTotPathDel><twClkSkew dest = "1.968" src = "2.438">0.470</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y56.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y56.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.448</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.398</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result115</twComp><twBEL>cpu/Mmux_m_dm_read_result1114</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y147.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>cpu/Mmux_m_dm_read_result115</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result112</twComp><twBEL>cpu/Mmux_m_dm_read_result1115</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>cpu/m_dm_read_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;22&gt;</twComp><twBEL>cpu/w_dm/data_19_rstpot</twBEL><twBEL>cpu/w_dm/data_19</twBEL></twPathDel><twLogDel>3.451</twLogDel><twRouteDel>11.259</twRouteDel><twTotDel>14.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.044</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_19</twDest><twTotPathDel>13.864</twTotPathDel><twClkSkew dest = "1.968" src = "2.437">0.469</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y54.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y54.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.602</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.398</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result115</twComp><twBEL>cpu/Mmux_m_dm_read_result1114</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y147.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>cpu/Mmux_m_dm_read_result115</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result112</twComp><twBEL>cpu/Mmux_m_dm_read_result1115</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>cpu/m_dm_read_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;22&gt;</twComp><twBEL>cpu/w_dm/data_19_rstpot</twBEL><twBEL>cpu/w_dm/data_19</twBEL></twPathDel><twLogDel>3.451</twLogDel><twRouteDel>10.413</twRouteDel><twTotDel>13.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.242</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_19</twDest><twTotPathDel>13.675</twTotPathDel><twClkSkew dest = "1.968" src = "2.428">0.460</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.331" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.290</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y60.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y60.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.413</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y145.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.398</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y145.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result115</twComp><twBEL>cpu/Mmux_m_dm_read_result1114</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y147.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>cpu/Mmux_m_dm_read_result115</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result112</twComp><twBEL>cpu/Mmux_m_dm_read_result1115</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>cpu/m_dm_read_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>cpu/w_dm/data&lt;22&gt;</twComp><twBEL>cpu/w_dm/data_19_rstpot</twBEL><twBEL>cpu/w_dm/data_19</twBEL></twPathDel><twLogDel>3.451</twLogDel><twRouteDel>10.224</twRouteDel><twTotDel>13.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/rf/registers_1_353 (SLICE_X2Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">cpu/rf/registers_1_353</twSrc><twDest BELType="FF">cpu/rf/registers_1_353</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/rf/registers_1_353</twSrc><twDest BELType='FF'>cpu/rf/registers_1_353</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk</twSrcClk><twPathDel><twSite>SLICE_X2Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/rf/registers_1&lt;356&gt;</twComp><twBEL>cpu/rf/registers_1_353</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>cpu/rf/registers_1&lt;353&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/rf/registers_1&lt;356&gt;</twComp><twBEL>cpu/rf/Mmux_registers[12][31]_write_data[31]_mux_24_OUT121</twBEL><twBEL>cpu/rf/registers_1_353</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/rf/registers_1_961 (SLICE_X2Y121.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">cpu/rf/registers_1_961</twSrc><twDest BELType="FF">cpu/rf/registers_1_961</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/rf/registers_1_961</twSrc><twDest BELType='FF'>cpu/rf/registers_1_961</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk</twSrcClk><twPathDel><twSite>SLICE_X2Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/rf/registers_1&lt;961&gt;</twComp><twBEL>cpu/rf/registers_1_961</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y121.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>cpu/rf/registers_1&lt;961&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/rf/registers_1&lt;961&gt;</twComp><twBEL>cpu/rf/Mmux_registers[31][31]_write_data[31]_mux_5_OUT121</twBEL><twBEL>cpu/rf/registers_1_961</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/rf/registers_1_643 (SLICE_X6Y116.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">cpu/rf/registers_1_643</twSrc><twDest BELType="FF">cpu/rf/registers_1_643</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/rf/registers_1_643</twSrc><twDest BELType='FF'>cpu/rf/registers_1_643</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk</twSrcClk><twPathDel><twSite>SLICE_X6Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/rf/registers_1&lt;643&gt;</twComp><twBEL>cpu/rf/registers_1_643</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>cpu/rf/registers_1&lt;643&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/rf/registers_1&lt;643&gt;</twComp><twBEL>cpu/rf/Mmux_registers[21][31]_write_data[31]_mux_15_OUT261</twBEL><twBEL>cpu/rf/registers_1_643</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="33.333">clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="30.667" period="33.333" constraintValue="33.333" deviceLimit="2.666" freqLimit="375.094" physResource="clk_ipcore/clkout1_buf/I0" logResource="clk_ipcore/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_ipcore/clkout0"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Trpw" slack="32.853" period="33.333" constraintValue="16.666" deviceLimit="0.240" physResource="cpu/rf/registers_1&lt;873&gt;/SR" logResource="cpu/rf/registers_1_902/SR" locationPin="SLICE_X0Y81.SR" clockNet="rst"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Trpw" slack="32.853" period="33.333" constraintValue="16.666" deviceLimit="0.240" physResource="cpu/rf/registers_1&lt;873&gt;/SR" logResource="cpu/rf/registers_1_903/SR" locationPin="SLICE_X0Y81.SR" clockNet="rst"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.188</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X31Y123.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>31.145</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twTotPathDel>2.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>33.333</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X35Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.499</twRouteDel><twTotDel>2.188</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP
        &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;
        TS_clk_ipcore_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X31Y123.CLK), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="71"><twSlack>1.139</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X35Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.755</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>1.139</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="72"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="48.134" errors="0" errorRollup="64" items="0" itemsRollup="130360565245"/><twConstRollup name="TS_clk_ipcore_clkout1" fullName="TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 2.4         HIGH 50%;" type="child" depth="1" requirement="16.667" prefType="period" actual="20.056" actualRollup="N/A" errors="64" errorRollup="0" items="6997449960" itemsRollup="0"/><twConstRollup name="TS_clk_ipcore_clkout0" fullName="TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 1.2         HIGH 50%;" type="child" depth="1" requirement="33.333" prefType="period" actual="31.569" actualRollup="2.188" errors="0" errorRollup="0" items="123363115284" itemsRollup="1"/><twConstRollup name="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD" fullName="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="33.333" prefType="maxdelay" actual="2.188" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="73">1</twUnmetConstCnt><twDataSheet anchorID="74" twNameLen="15"><twClk2SUList anchorID="75" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>30.680</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="76"><twErrCnt>64</twErrCnt><twScore>152776</twScore><twSetupScore>152776</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>130360565245</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>34423</twConnCnt></twConstCov><twStats anchorID="77"><twMinPer>31.569</twMinPer><twFootnote number="1" /><twMaxFreq>31.677</twMaxFreq><twMaxFromToDel>2.188</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec 23 21:12:06 2019 </twTimestamp></twFoot><twClientInfo anchorID="78"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 612 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
