// Seed: 2637042868
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri id_4,
    output tri1 id_5,
    output logic id_6
);
  wire id_8, id_9;
  assign module_1.id_18 = 0;
  always id_6 <= id_8;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output logic id_2,
    input supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output uwire id_6,
    input tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    output wand id_15,
    input wire id_16,
    input wand id_17,
    input tri1 id_18,
    output tri0 id_19,
    input supply0 id_20
);
  initial id_2 <= id_12;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_7,
      id_8,
      id_19,
      id_8,
      id_2
  );
endmodule
