/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: ecspi2_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.1
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for ecspi2 module.
void ecspi2_iomux_config(void)
{
    // Config ecspi2.MISO to pad DISP0_DAT17(F5)
    // SAT_SPI_IN, eCSPI2_MISO and DISP0_DAT17
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_WR(0x00000002);
    // HW_IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17(0x53FA80A4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT17.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT17.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[17] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[11] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MISO of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_TXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SDMA_EXT_EVENT[1] of instance: sdma.
    //                NOTE: - Config Register IOMUXC_SDMA_EVENTS_15_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_EVT_CHN_LINES[4] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[22] of instance: emi.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17_MUX_MODE(ALT2));
    // Pad DISP0_DAT17 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT(0x53FA87BC)
    //   DAISY [1:0] Reset: SEL_DISP0_DAT17_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: ecspi2, In Pin: ipp_ind_miso
    //     SEL_DISP0_DAT17_ALT2 (0) - Selecting Pad: DISP0_DAT17 for Mode: ALT2.
    //     SEL_CSI0_DAT10_ALT3 (1) - Selecting Pad: CSI0_DAT10 for Mode: ALT3.
    //     SEL_EIM_OE_ALT2 (2) - Selecting Pad: EIM_OE for Mode: ALT2.
    HW_IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_WR(
            BF_IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_DAISY(SEL_DISP0_DAT17_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17(0x53FA83D0)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT17.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT17.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT17.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT17.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT17.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT17.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT17.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17_SRE(SRE_FAST));

    // Config ecspi2.MOSI to pad DISP0_DAT16(D1)
    // SAT_SPI_OUT, eCSPI2_MOSI and DISP0_DAT16
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_WR(0x00000002);
    // HW_IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16(0x53FA80A0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT16.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT16.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[16] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[10] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MOSI of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_TXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SDMA_EXT_EVENT[0] of instance: sdma.
    //                NOTE: - Config Register IOMUXC_SDMA_EVENTS_14_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_EVT_CHN_LINES[3] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[21] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: VSTATUS[7] of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16_MUX_MODE(ALT2));
    // Pad DISP0_DAT16 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT(0x53FA87C0)
    //   DAISY [1:0] Reset: SEL_DISP0_DAT16_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: ecspi2, In Pin: ipp_ind_mosi
    //     SEL_DISP0_DAT16_ALT2 (0) - Selecting Pad: DISP0_DAT16 for Mode: ALT2.
    //     SEL_CSI0_DAT9_ALT3 (1) - Selecting Pad: CSI0_DAT9 for Mode: ALT3.
    //     SEL_EIM_CS1_ALT2 (2) - Selecting Pad: EIM_CS1 for Mode: ALT2.
    HW_IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_WR(
            BF_IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_DAISY(SEL_DISP0_DAT16_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16(0x53FA83CC)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT16.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT16.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT16.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT16.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT16.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT16.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT16.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16_SRE(SRE_FAST));

    // Config ecspi2.SCLK to pad DISP0_DAT19(G5)
    // SAT_CLK, eCSPI2_SCLK and DISP0_DAT19
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_WR(0x00000002);
    // HW_IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19(0x53FA80AC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT19.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT19.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[19] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[13] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCLK of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_RXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: AUD4_RXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_EVT_CHN_LINES[6] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[24] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: WEIM_CS[3] of instance: emi.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19_MUX_MODE(ALT2));
    // Pad DISP0_DAT19 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT(0x53FA87B8)
    //   DAISY [1:0] Reset: SEL_DISP0_DAT19_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: ecspi2, In Pin: ipp_cspi_clk_in
    //     SEL_DISP0_DAT19_ALT2 (0) - Selecting Pad: DISP0_DAT19 for Mode: ALT2.
    //     SEL_CSI0_DAT8_ALT3 (1) - Selecting Pad: CSI0_DAT8 for Mode: ALT3.
    //     SEL_EIM_CS0_ALT2 (2) - Selecting Pad: EIM_CS0 for Mode: ALT2.
    HW_IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_WR(
            BF_IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY(SEL_DISP0_DAT19_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19(0x53FA83D8)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT19.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT19.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT19.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT19.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT19.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT19.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT19.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19_SRE(SRE_FAST));

    // Config ecspi2.SS0 to pad DISP0_DAT18(G4)
    // SAT_CS, eCSPI2_SS0 and DISP0_DAT18 
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_WR(0x00000002);
    // HW_IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18(0x53FA80A8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT18.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: DISP0_DAT18.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[18] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[12] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS0 of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD5_TXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: AUD4_RXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_EVT_CHN_LINES[5] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[23] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: WEIM_CS[2] of instance: emi.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18_MUX_MODE(ALT2));
    // Pad DISP0_DAT18 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT(0x53FA87C4)
    //   DAISY [1:0] Reset: SEL_DISP0_DAT18_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: ecspi2, In Pin: ipp_ind_ss_b[0]
    //     SEL_DISP0_DAT18_ALT2 (0) - Selecting Pad: DISP0_DAT18 for Mode: ALT2.
    //     SEL_CSI0_DAT11_ALT3 (1) - Selecting Pad: CSI0_DAT11 for Mode: ALT3.
    //     SEL_EIM_RW_ALT2 (2) - Selecting Pad: EIM_RW for Mode: ALT2.
    HW_IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT_WR(
            BF_IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT_DAISY(SEL_DISP0_DAT18_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18(0x53FA83D4)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT18.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT18.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT18.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT18.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT18.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT18.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT18.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18_SRE(SRE_FAST));
}
