`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 14.07.2026 11:11:11
// Design Name: 
// Module Name: instructionDecoder
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module InstructionDecoder(

    input  wire [31:0] instruction,

    output wire [6:0] opcode,
    output wire [4:0] rd,
    output wire [2:0] funct3,
    output wire [4:0] rs1,
    output wire [4:0] rs2,
    output wire [6:0] funct7

);

assign opcode = instruction[6:0];

assign rd = instruction[11:7];

assign funct3 = instruction[14:12];

assign rs1 = instruction[19:15];

assign rs2 = instruction[24:20];

assign funct7 = instruction[31:25];

endmodule


