
*** Running vivado
    with args -log system_wavegen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wavegen_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wavegen_0_0.tcl -notrace
Command: synth_design -top system_wavegen_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 735938 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.430 ; gain = 87.000 ; free physical = 3943 ; free virtual = 13252
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wavegen_0_0' [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_wavegen_0_0/synth/system_wavegen_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'wavegen_v1_0' declared at '/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0.vhd:5' bound to instance 'U0' of component 'wavegen_v1_0' [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_wavegen_0_0/synth/system_wavegen_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'wavegen_v1_0' [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'wavegen_v1_0_S00_AXI' declared at '/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0_S00_AXI.vhd:5' bound to instance 'wavegen_v1_0_S00_AXI_inst' of component 'wavegen_v1_0_S00_AXI' [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'wavegen_v1_0_S00_AXI' [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0_S00_AXI.vhd:239]
INFO: [Synth 8-226] default block is never used [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0_S00_AXI.vhd:369]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'wavegen_internal' declared at '/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/src/wavegen_internal.vhd:8' bound to instance 'wavegen_int_inst' of component 'wavegen_internal' [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0_S00_AXI.vhd:403]
INFO: [Synth 8-638] synthesizing module 'wavegen_internal' [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/src/wavegen_internal.vhd:24]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wavegen_internal' (1#1) [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/src/wavegen_internal.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'wavegen_v1_0_S00_AXI' (2#1) [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'wavegen_v1_0' (3#1) [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ipshared/34d0/hdl/wavegen_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'system_wavegen_0_0' (4#1) [/home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_wavegen_0_0/synth/system_wavegen_0_0.vhd:84]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port slv_reg_wren
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port axi_awaddr[3]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port axi_awaddr[2]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port axi_awaddr[1]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port axi_awaddr[0]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design wavegen_internal has unconnected port clk_i
WARNING: [Synth 8-3331] design wavegen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design wavegen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design wavegen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design wavegen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design wavegen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design wavegen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.039 ; gain = 130.609 ; free physical = 3954 ; free virtual = 13264
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.039 ; gain = 130.609 ; free physical = 3955 ; free virtual = 13265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.039 ; gain = 130.609 ; free physical = 3955 ; free virtual = 13265
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1648.684 ; gain = 0.000 ; free physical = 3717 ; free virtual = 13027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3782 ; free virtual = 13092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3782 ; free virtual = 13092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3784 ; free virtual = 13094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3776 ; free virtual = 13087
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wavegen_internal 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module wavegen_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_wavegen_0_0 has unconnected port clk_i
WARNING: [Synth 8-3331] design system_wavegen_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_wavegen_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_wavegen_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_wavegen_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_wavegen_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_wavegen_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/wavegen_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/wavegen_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/wavegen_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[0]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[1]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[2]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[3]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[4]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[5]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[6]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[7]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[8]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[9]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[10]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[11]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[12]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[13]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[14]' (FDRE) to 'U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15] )
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module system_wavegen_0_0.
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_wavegen_0_0.
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_wavegen_0_0.
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_wavegen_0_0.
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_wavegen_0_0.
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_wavegen_0_0.
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_wavegen_0_0.
INFO: [Synth 8-3332] Sequential element (U0/wavegen_v1_0_S00_AXI_inst/wavegen_int_inst/dac_out_reg[15]) is unused and will be removed from module system_wavegen_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3763 ; free virtual = 13075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3642 ; free virtual = 12954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3642 ; free virtual = 12954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   229|
|2     |  U0                          |wavegen_v1_0         |   229|
|3     |    wavegen_v1_0_S00_AXI_inst |wavegen_v1_0_S00_AXI |   229|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3639 ; free virtual = 12951
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1648.684 ; gain = 130.609 ; free physical = 3697 ; free virtual = 13009
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1648.684 ; gain = 466.254 ; free physical = 3697 ; free virtual = 13009
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1648.684 ; gain = 485.711 ; free physical = 3687 ; free virtual = 12999
INFO: [Common 17-1381] The checkpoint '/home/gustavo/wavegen/wavegen.runs/system_wavegen_0_0_synth_1/system_wavegen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/gustavo/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_wavegen_0_0/system_wavegen_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gustavo/wavegen/wavegen.runs/system_wavegen_0_0_synth_1/system_wavegen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wavegen_0_0_utilization_synth.rpt -pb system_wavegen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1672.695 ; gain = 0.000 ; free physical = 3691 ; free virtual = 13004
INFO: [Common 17-206] Exiting Vivado at Sun Jun 26 10:53:00 2022...
