{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 18:04:02 2019 " "Info: Processing started: Wed May 08 18:04:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "W_CPU " "Info: Assuming node \"W_CPU\" is an undefined clock" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -160 8 624 "W_CPU" "" } { 600 8 56 616 "w_cpu" "" } { 464 800 848 480 "w_cpu" "" } { 1196 -144 -96 1208 "w_cpu" "" } { 968 -128 -80 984 "w_cpu" "" } { 408 -112 -64 424 "w_cpu" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "W_CPU" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst1\|RAM:inst\|inst2 " "Info: Detected ripple clock \"MEMORY:inst1\|RAM:inst\|inst2\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 208 752 816 288 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst1\|RAM:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst1\|RAM:inst\|inst6 " "Info: Detected gated clock \"MEMORY:inst1\|RAM:inst\|inst6\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst1\|RAM:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst1\|inst17 " "Info: Detected gated clock \"MEMORY:inst1\|inst17\" as buffer" {  } { { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst1\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst1\|ROM:inst1\|inst9 " "Info: Detected ripple clock \"MEMORY:inst1\|ROM:inst1\|inst9\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 440 472 536 520 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst1\|ROM:inst1\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst1\|ROM:inst1\|inst13 " "Info: Detected ripple clock \"MEMORY:inst1\|ROM:inst1\|inst13\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 552 472 536 632 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst1\|ROM:inst1\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst1\|ROM:inst1\|inst2 " "Info: Detected gated clock \"MEMORY:inst1\|ROM:inst1\|inst2\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst1\|ROM:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst1\|ROM:inst1\|inst3 " "Info: Detected gated clock \"MEMORY:inst1\|ROM:inst1\|inst3\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst1\|ROM:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff4:inst49\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Detected ripple clock \"lpm_dff4:inst49\|lpm_ff:lpm_ff_component\|dffs\[12\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff4:inst49\|lpm_ff:lpm_ff_component\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst19 " "Info: Detected ripple clock \"inst19\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 824 240 304 904 "inst19" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst30 " "Info: Detected ripple clock \"inst30\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1008 216 280 1088 "inst30" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE register Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\] 35.72 MHz 27.994 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 35.72 MHz between source register \"lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE\" and destination register \"Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 27.994 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.820 ns + Longest register register " "Info: + Longest register to register delay is 13.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE 1 REG LCFF_X6_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N3; Fanout = 4; REG Node = 'lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.228 ns) 0.747 ns lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X7_Y6_N12 3 " "Info: 2: + IC(0.519 ns) + CELL(0.228 ns) = 0.747 ns; Loc. = LCCOMB_X7_Y6_N12; Fanout = 3; COMB Node = 'lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_j8j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_j8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.053 ns) 2.383 ns inst36 3 COMB LCCOMB_X22_Y11_N10 38 " "Info: 3: + IC(1.583 ns) + CELL(0.053 ns) = 2.383 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 38; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] inst36 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1192 1592 1656 1240 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.053 ns) 2.691 ns busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0 4 COMB LCCOMB_X22_Y11_N6 64 " "Info: 4: + IC(0.255 ns) + CELL(0.053 ns) = 2.691 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 64; COMB Node = 'busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.308 ns" { inst36 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.272 ns) 3.886 ns Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 5 COMB LCCOMB_X23_Y15_N10 1 " "Info: 5: + IC(0.923 ns) + CELL(0.272 ns) = 3.886 ns; Loc. = LCCOMB_X23_Y15_N10; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 4.492 ns Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X23_Y15_N2 1 " "Info: 6: + IC(0.249 ns) + CELL(0.357 ns) = 4.492 ns; Loc. = LCCOMB_X23_Y15_N2; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.053 ns) 5.620 ns Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 7 COMB LCCOMB_X22_Y10_N16 1 " "Info: 7: + IC(1.075 ns) + CELL(0.053 ns) = 5.620 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 5.869 ns Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LCCOMB_X22_Y10_N26 2 " "Info: 8: + IC(0.196 ns) + CELL(0.053 ns) = 5.869 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 2; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 6.129 ns Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y10_N8 3 " "Info: 9: + IC(0.207 ns) + CELL(0.053 ns) = 6.129 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 3; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.357 ns) 7.151 ns inst24~0 10 COMB LCCOMB_X22_Y14_N10 18 " "Info: 10: + IC(0.665 ns) + CELL(0.357 ns) = 7.151 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 18; COMB Node = 'inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 inst24~0 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1256 -96 -32 1304 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 7.425 ns Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\] 11 COMB LCCOMB_X22_Y14_N14 2 " "Info: 11: + IC(0.221 ns) + CELL(0.053 ns) = 7.425 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { inst24~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_5sf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.053 ns) 8.657 ns Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst7\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w0_n0_mux_dataout~5 12 COMB LCCOMB_X35_Y16_N12 5 " "Info: 12: + IC(1.179 ns) + CELL(0.053 ns) = 8.657 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 5; COMB Node = 'Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst7\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w0_n0_mux_dataout~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w0_n0_mux_dataout~5 } "NODE_NAME" } } { "db/mux_onc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_onc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.154 ns) 10.050 ns Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w0_n0_mux_dataout~0 13 COMB LCCOMB_X22_Y14_N26 2 " "Info: 13: + IC(1.239 ns) + CELL(0.154 ns) = 10.050 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 2; COMB Node = 'Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w0_n0_mux_dataout~5 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_b4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_b4e.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 10.307 ns Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w0_n0_mux_dataout~3 14 COMB LCCOMB_X22_Y14_N28 281 " "Info: 14: + IC(0.204 ns) + CELL(0.053 ns) = 10.307 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 281; COMB Node = 'Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w0_n0_mux_dataout~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~3 } "NODE_NAME" } } { "db/mux_b4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_b4e.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.053 ns) 11.587 ns Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] 15 COMB LCCOMB_X14_Y9_N0 17 " "Info: 15: + IC(1.227 ns) + CELL(0.053 ns) = 11.587 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 17; COMB Node = 'Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~3 Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.746 ns) 13.820 ns Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\] 16 REG LCFF_X11_Y19_N11 1 " "Info: 16: + IC(1.487 ns) + CELL(0.746 ns) = 13.820 ns; Loc. = LCFF_X11_Y19_N11; Fanout = 1; REG Node = 'Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 18.75 % ) " "Info: Total cell delay = 2.591 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.229 ns ( 81.25 % ) " "Info: Total interconnect delay = 11.229 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.820 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] inst36 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 inst24~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w0_n0_mux_dataout~5 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~3 Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.820 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} inst36 {} busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} inst24~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] {} Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w0_n0_mux_dataout~5 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~3 {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.519ns 1.583ns 0.255ns 0.923ns 0.249ns 1.075ns 0.196ns 0.207ns 0.665ns 0.221ns 1.179ns 1.239ns 0.204ns 1.227ns 1.487ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.357ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6240; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X11_Y19_N11 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X11_Y19_N11; Fanout = 1; REG Node = 'Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.475 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6240; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE 3 REG LCFF_X6_Y6_N3 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X6_Y6_N3; Fanout = 4; REG Node = 'lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLK~clkctrl lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.820 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] inst36 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 inst24~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w0_n0_mux_dataout~5 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~3 Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.820 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} inst36 {} busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} inst24~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] {} Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w0_n0_mux_dataout~5 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w0_n0_mux_dataout~3 {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.519ns 1.583ns 0.255ns 0.923ns 0.249ns 1.075ns 0.196ns 0.207ns 0.665ns 0.221ns 1.179ns 1.239ns 0.204ns 1.227ns 1.487ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.357ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "W_CPU memory memory MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"W_CPU\" Internal fmax is restricted to 500.0 MHz between source memory \"MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0\" and destination memory \"MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 1 MEM M4K_X32_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y9; Fanout = 1; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_memory_reg0 2 MEM M4K_X32_Y9 0 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y9; Fanout = 0; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "W_CPU destination 5.136 ns + Shortest memory " "Info: + Shortest clock path from clock \"W_CPU\" to destination memory is 5.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns W_CPU 1 CLK PIN_P20 45 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 45; CLK Node = 'W_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_CPU } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -160 8 624 "W_CPU" "" } { 600 8 56 616 "w_cpu" "" } { 464 800 848 480 "w_cpu" "" } { 1196 -144 -96 1208 "w_cpu" "" } { 968 -128 -80 984 "w_cpu" "" } { 408 -112 -64 424 "w_cpu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.154 ns) 2.215 ns MEMORY:inst1\|inst17 2 COMB LCCOMB_X6_Y7_N4 24 " "Info: 2: + IC(1.241 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 24; COMB Node = 'MEMORY:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { W_CPU MEMORY:inst1|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.476 ns MEMORY:inst1\|RAM:inst\|inst6 3 COMB LCCOMB_X6_Y7_N26 1 " "Info: 3: + IC(0.208 ns) + CELL(0.053 ns) = 2.476 ns; Loc. = LCCOMB_X6_Y7_N26; Fanout = 1; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 3.996 ns MEMORY:inst1\|RAM:inst\|inst6~clkctrl 4 COMB CLKCTRL_G1 165 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 3.996 ns; Loc. = CLKCTRL_G1; Fanout = 165; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.472 ns) 5.136 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_memory_reg0 5 MEM M4K_X32_Y9 0 " "Info: 5: + IC(0.668 ns) + CELL(0.472 ns) = 5.136 ns; Loc. = M4K_X32_Y9; Fanout = 0; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.499 ns ( 29.19 % ) " "Info: Total cell delay = 1.499 ns ( 29.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.637 ns ( 70.81 % ) " "Info: Total interconnect delay = 3.637 ns ( 70.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.136 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.241ns 0.208ns 1.520ns 0.668ns } { 0.000ns 0.820ns 0.154ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "W_CPU source 5.145 ns - Longest memory " "Info: - Longest clock path from clock \"W_CPU\" to source memory is 5.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns W_CPU 1 CLK PIN_P20 45 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 45; CLK Node = 'W_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_CPU } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -160 8 624 "W_CPU" "" } { 600 8 56 616 "w_cpu" "" } { 464 800 848 480 "w_cpu" "" } { 1196 -144 -96 1208 "w_cpu" "" } { 968 -128 -80 984 "w_cpu" "" } { 408 -112 -64 424 "w_cpu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.154 ns) 2.215 ns MEMORY:inst1\|inst17 2 COMB LCCOMB_X6_Y7_N4 24 " "Info: 2: + IC(1.241 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 24; COMB Node = 'MEMORY:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { W_CPU MEMORY:inst1|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.476 ns MEMORY:inst1\|RAM:inst\|inst6 3 COMB LCCOMB_X6_Y7_N26 1 " "Info: 3: + IC(0.208 ns) + CELL(0.053 ns) = 2.476 ns; Loc. = LCCOMB_X6_Y7_N26; Fanout = 1; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 3.996 ns MEMORY:inst1\|RAM:inst\|inst6~clkctrl 4 COMB CLKCTRL_G1 165 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 3.996 ns; Loc. = CLKCTRL_G1; Fanout = 165; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.481 ns) 5.145 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0 5 MEM M4K_X32_Y9 1 " "Info: 5: + IC(0.668 ns) + CELL(0.481 ns) = 5.145 ns; Loc. = M4K_X32_Y9; Fanout = 1; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 29.31 % ) " "Info: Total cell delay = 1.508 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.637 ns ( 70.69 % ) " "Info: Total interconnect delay = 3.637 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.241ns 0.208ns 1.520ns 0.668ns } { 0.000ns 0.820ns 0.154ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.136 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.241ns 0.208ns 1.520ns 0.668ns } { 0.000ns 0.820ns 0.154ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.241ns 0.208ns 1.520ns 0.668ns } { 0.000ns 0.820ns 0.154ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.136 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.241ns 0.208ns 1.520ns 0.668ns } { 0.000ns 0.820ns 0.154ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.241ns 0.208ns 1.520ns 0.668ns } { 0.000ns 0.820ns 0.154ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a10~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 246 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MEMORY:inst1\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_address_reg8 CLK 3.459 ns " "Info: Found hold time violation between source  pin or register \"MEMORY:inst1\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\]\" and destination pin or register \"MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_address_reg8\" for clock \"CLK\" (Hold time is 3.459 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.240 ns + Largest " "Info: + Largest clock skew is 4.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.705 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 6.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.712 ns) 2.674 ns lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] 2 REG LCFF_X7_Y6_N25 9 " "Info: 2: + IC(1.108 ns) + CELL(0.712 ns) = 2.674 ns; Loc. = LCFF_X7_Y6_N25; Fanout = 9; REG Node = 'lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CLK lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.272 ns) 3.785 ns MEMORY:inst1\|inst17 3 COMB LCCOMB_X6_Y7_N4 24 " "Info: 3: + IC(0.839 ns) + CELL(0.272 ns) = 3.785 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 24; COMB Node = 'MEMORY:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst1|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 4.046 ns MEMORY:inst1\|RAM:inst\|inst6 4 COMB LCCOMB_X6_Y7_N26 1 " "Info: 4: + IC(0.208 ns) + CELL(0.053 ns) = 4.046 ns; Loc. = LCCOMB_X6_Y7_N26; Fanout = 1; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 5.566 ns MEMORY:inst1\|RAM:inst\|inst6~clkctrl 5 COMB CLKCTRL_G1 165 " "Info: 5: + IC(1.520 ns) + CELL(0.000 ns) = 5.566 ns; Loc. = CLKCTRL_G1; Fanout = 165; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.481 ns) 6.705 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_address_reg8 6 MEM M4K_X20_Y10 1 " "Info: 6: + IC(0.658 ns) + CELL(0.481 ns) = 6.705 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_address_reg8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 35.38 % ) " "Info: Total cell delay = 2.372 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.333 ns ( 64.62 % ) " "Info: Total interconnect delay = 4.333 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { CLK lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { CLK {} CLK~combout {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 1.108ns 0.839ns 0.208ns 1.520ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6240; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns MEMORY:inst1\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X19_Y10_N25 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 1; REG Node = 'MEMORY:inst1\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { CLK~clkctrl MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { CLK lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { CLK {} CLK~combout {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 1.108ns 0.839ns 0.208ns 1.520ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.890 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst1\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X19_Y10_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 1; REG Node = 'MEMORY:inst1\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns MEMORY:inst1\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w8_n0_mux_dataout~0 2 COMB LCCOMB_X19_Y10_N24 11 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 11; COMB Node = 'MEMORY:inst1\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w8_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] MEMORY:inst1|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w8_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_9pc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.103 ns) 0.890 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_address_reg8 3 MEM M4K_X20_Y10 1 " "Info: 3: + IC(0.546 ns) + CELL(0.103 ns) = 0.890 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_address_reg8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { MEMORY:inst1|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w8_n0_mux_dataout~0 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.344 ns ( 38.65 % ) " "Info: Total cell delay = 0.344 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.546 ns ( 61.35 % ) " "Info: Total interconnect delay = 0.546 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] MEMORY:inst1|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w8_n0_mux_dataout~0 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.890 ns" { MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] {} MEMORY:inst1|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w8_n0_mux_dataout~0 {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 0.546ns } { 0.000ns 0.241ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 141 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { CLK lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { CLK {} CLK~combout {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 1.108ns 0.839ns 0.208ns 1.520ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] MEMORY:inst1|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w8_n0_mux_dataout~0 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.890 ns" { MEMORY:inst1|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[8] {} MEMORY:inst1|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w8_n0_mux_dataout~0 {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 0.546ns } { 0.000ns 0.241ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\] R_CPU CLK 12.194 ns register " "Info: tsu for register \"Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"R_CPU\", clock pin = \"CLK\") is 12.194 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.586 ns + Longest pin register " "Info: + Longest pin to register delay is 14.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns R_CPU 1 PIN PIN_G14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G14; Fanout = 8; PIN Node = 'R_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_CPU } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 568 -160 8 584 "R_CPU" "" } { 416 792 848 432 "r_cpu" "" } { 560 8 56 576 "r_cpu" "" } { 1276 -144 -96 1288 "r_cpu" "" } { 904 -128 -80 920 "r_cpu" "" } { 392 -112 -64 408 "r_cpu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.547 ns) + CELL(0.225 ns) 5.589 ns Banks_Memory:inst6\|inst21 2 COMB LCCOMB_X7_Y6_N8 31 " "Info: 2: + IC(4.547 ns) + CELL(0.225 ns) = 5.589 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 31; COMB Node = 'Banks_Memory:inst6\|inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { R_CPU Banks_Memory:inst6|inst21 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1680 760 824 1728 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(0.346 ns) 8.070 ns Banks_Memory:inst6\|CODER:inst12\|inst5~0 3 COMB LCCOMB_X22_Y16_N4 24 " "Info: 3: + IC(2.135 ns) + CELL(0.346 ns) = 8.070 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 24; COMB Node = 'Banks_Memory:inst6\|CODER:inst12\|inst5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { Banks_Memory:inst6|inst21 Banks_Memory:inst6|CODER:inst12|inst5~0 } "NODE_NAME" } } { "Cache/CODER.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CODER.bdf" { { 560 672 736 608 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.366 ns) 9.498 ns Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst6\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w1_n0_mux_dataout~0 4 COMB LCCOMB_X13_Y15_N0 5 " "Info: 4: + IC(1.062 ns) + CELL(0.366 ns) = 9.498 ns; Loc. = LCCOMB_X13_Y15_N0; Fanout = 5; COMB Node = 'Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst6\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { Banks_Memory:inst6|CODER:inst12|inst5~0 Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_onc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_onc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.053 ns) 10.437 ns Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w1_n0_mux_dataout~1 5 COMB LCCOMB_X22_Y15_N26 3 " "Info: 5: + IC(0.886 ns) + CELL(0.053 ns) = 10.437 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 3; COMB Node = 'Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w1_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_b4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_b4e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 10.706 ns Banks_Memory:inst6\|lpm_decode3:inst19\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~0DUPLICATE 6 COMB LCCOMB_X22_Y15_N22 164 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 10.706 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 164; COMB Node = 'Banks_Memory:inst6\|lpm_decode3:inst19\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0DUPLICATE } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_0sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.154 ns) 12.353 ns Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] 7 COMB LCCOMB_X14_Y9_N0 17 " "Info: 7: + IC(1.493 ns) + CELL(0.154 ns) = 12.353 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 17; COMB Node = 'Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0DUPLICATE Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.746 ns) 14.586 ns Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\] 8 REG LCFF_X11_Y19_N11 1 " "Info: 8: + IC(1.487 ns) + CELL(0.746 ns) = 14.586 ns; Loc. = LCFF_X11_Y19_N11; Fanout = 1; REG Node = 'Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.760 ns ( 18.92 % ) " "Info: Total cell delay = 2.760 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.826 ns ( 81.08 % ) " "Info: Total interconnect delay = 11.826 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.586 ns" { R_CPU Banks_Memory:inst6|inst21 Banks_Memory:inst6|CODER:inst12|inst5~0 Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0DUPLICATE Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.586 ns" { R_CPU {} R_CPU~combout {} Banks_Memory:inst6|inst21 {} Banks_Memory:inst6|CODER:inst12|inst5~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 {} Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0DUPLICATE {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.547ns 2.135ns 1.062ns 0.886ns 0.216ns 1.493ns 1.487ns } { 0.000ns 0.817ns 0.225ns 0.346ns 0.366ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6240; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X11_Y19_N11 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X11_Y19_N11; Fanout = 1; REG Node = 'Banks_Memory:inst6\|Bank:inst17\|String:inst2\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.586 ns" { R_CPU Banks_Memory:inst6|inst21 Banks_Memory:inst6|CODER:inst12|inst5~0 Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0DUPLICATE Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.586 ns" { R_CPU {} R_CPU~combout {} Banks_Memory:inst6|inst21 {} Banks_Memory:inst6|CODER:inst12|inst5~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 {} Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 {} Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0DUPLICATE {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.547ns 2.135ns 1.062ns 0.886ns 0.216ns 1.493ns 1.487ns } { 0.000ns 0.817ns 0.225ns 0.346ns 0.366ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_inside\[1\] lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE 28.294 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_inside\[1\]\" through register \"lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE\" is 28.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.475 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6240; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE 3 REG LCFF_X6_Y6_N3 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X6_Y6_N3; Fanout = 4; REG Node = 'lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLK~clkctrl lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.725 ns + Longest register pin " "Info: + Longest register to pin delay is 25.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE 1 REG LCFF_X6_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N3; Fanout = 4; REG Node = 'lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.228 ns) 0.747 ns lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X7_Y6_N12 3 " "Info: 2: + IC(0.519 ns) + CELL(0.228 ns) = 0.747 ns; Loc. = LCCOMB_X7_Y6_N12; Fanout = 3; COMB Node = 'lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_j8j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_j8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.053 ns) 2.383 ns inst36 3 COMB LCCOMB_X22_Y11_N10 38 " "Info: 3: + IC(1.583 ns) + CELL(0.053 ns) = 2.383 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 38; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] inst36 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1192 1592 1656 1240 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.053 ns) 2.691 ns busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0 4 COMB LCCOMB_X22_Y11_N6 64 " "Info: 4: + IC(0.255 ns) + CELL(0.053 ns) = 2.691 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 64; COMB Node = 'busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.308 ns" { inst36 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.272 ns) 3.886 ns Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 5 COMB LCCOMB_X23_Y15_N10 1 " "Info: 5: + IC(0.923 ns) + CELL(0.272 ns) = 3.886 ns; Loc. = LCCOMB_X23_Y15_N10; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 4.492 ns Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X23_Y15_N2 1 " "Info: 6: + IC(0.249 ns) + CELL(0.357 ns) = 4.492 ns; Loc. = LCCOMB_X23_Y15_N2; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.053 ns) 5.620 ns Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 7 COMB LCCOMB_X22_Y10_N16 1 " "Info: 7: + IC(1.075 ns) + CELL(0.053 ns) = 5.620 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 5.869 ns Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LCCOMB_X22_Y10_N26 2 " "Info: 8: + IC(0.196 ns) + CELL(0.053 ns) = 5.869 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 2; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 6.128 ns Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0DUPLICATE 9 COMB LCCOMB_X22_Y10_N10 5 " "Info: 9: + IC(0.206 ns) + CELL(0.053 ns) = 6.128 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 5; COMB Node = 'Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0DUPLICATE } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.053 ns) 7.030 ns Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X18_Y13_N18 5 " "Info: 10: + IC(0.849 ns) + CELL(0.053 ns) = 7.030 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 5; COMB Node = 'Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0DUPLICATE Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.154 ns) 7.429 ns busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0 11 COMB LCCOMB_X18_Y13_N4 37 " "Info: 11: + IC(0.245 ns) + CELL(0.154 ns) = 7.429 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 37; COMB Node = 'busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Banks_Memory:inst6|inst23~1 busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.378 ns) 9.546 ns busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 12 COMB LCCOMB_X19_Y10_N18 880 " "Info: 12: + IC(1.739 ns) + CELL(0.378 ns) = 9.546 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 880; COMB Node = 'busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(0.378 ns) 13.782 ns Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~2 13 COMB LCCOMB_X30_Y17_N8 1 " "Info: 13: + IC(3.858 ns) + CELL(0.378 ns) = 13.782 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.272 ns) 16.077 ns Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~4 14 COMB LCCOMB_X6_Y21_N18 1 " "Info: 14: + IC(2.023 ns) + CELL(0.272 ns) = 16.077 ns; Loc. = LCCOMB_X6_Y21_N18; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.154 ns) 18.463 ns Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~28 15 COMB LCCOMB_X19_Y9_N24 1 " "Info: 15: + IC(2.232 ns) + CELL(0.154 ns) = 18.463 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.378 ns) 20.011 ns Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~29 16 COMB LCCOMB_X18_Y4_N12 1 " "Info: 16: + IC(1.170 ns) + CELL(0.378 ns) = 20.011 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.357 ns) 22.179 ns Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~30 17 COMB LCCOMB_X14_Y20_N8 1 " "Info: 17: + IC(1.811 ns) + CELL(0.357 ns) = 22.179 ns; Loc. = LCCOMB_X14_Y20_N8; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(2.144 ns) 25.725 ns DATA_inside\[1\] 18 PIN PIN_K22 0 " "Info: 18: + IC(1.402 ns) + CELL(2.144 ns) = 25.725 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'DATA_inside\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.546 ns" { Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 DATA_inside[1] } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 160 -24 168 176 "DATA_inside\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.390 ns ( 20.95 % ) " "Info: Total cell delay = 5.390 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.335 ns ( 79.05 % ) " "Info: Total interconnect delay = 20.335 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "25.725 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] inst36 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0DUPLICATE Banks_Memory:inst6|inst23~1 busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 DATA_inside[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "25.725 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} inst36 {} busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0DUPLICATE {} Banks_Memory:inst6|inst23~1 {} busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 {} Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 {} DATA_inside[1] {} } { 0.000ns 0.519ns 1.583ns 0.255ns 0.923ns 0.249ns 1.075ns 0.196ns 0.206ns 0.849ns 0.245ns 1.739ns 3.858ns 2.023ns 2.232ns 1.170ns 1.811ns 1.402ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.378ns 0.378ns 0.272ns 0.154ns 0.378ns 0.357ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "25.725 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] inst36 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0DUPLICATE Banks_Memory:inst6|inst23~1 busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 DATA_inside[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "25.725 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[0]~DUPLICATE {} lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] {} inst36 {} busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0DUPLICATE {} Banks_Memory:inst6|inst23~1 {} busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 {} Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 {} DATA_inside[1] {} } { 0.000ns 0.519ns 1.583ns 0.255ns 0.923ns 0.249ns 1.075ns 0.196ns 0.206ns 0.849ns 0.245ns 1.739ns 3.858ns 2.023ns 2.232ns 1.170ns 1.811ns 1.402ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.272ns 0.357ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.378ns 0.378ns 0.272ns 0.154ns 0.378ns 0.357ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "R_CPU DATA_inside\[1\] 26.242 ns Longest " "Info: Longest tpd from source pin \"R_CPU\" to destination pin \"DATA_inside\[1\]\" is 26.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns R_CPU 1 PIN PIN_G14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G14; Fanout = 8; PIN Node = 'R_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_CPU } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 568 -160 8 584 "R_CPU" "" } { 416 792 848 432 "r_cpu" "" } { 560 8 56 576 "r_cpu" "" } { 1276 -144 -96 1288 "r_cpu" "" } { 904 -128 -80 920 "r_cpu" "" } { 392 -112 -64 408 "r_cpu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.547 ns) + CELL(0.225 ns) 5.589 ns Banks_Memory:inst6\|inst21 2 COMB LCCOMB_X7_Y6_N8 31 " "Info: 2: + IC(4.547 ns) + CELL(0.225 ns) = 5.589 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 31; COMB Node = 'Banks_Memory:inst6\|inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { R_CPU Banks_Memory:inst6|inst21 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1680 760 824 1728 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.366 ns) 7.547 ns Banks_Memory:inst6\|inst23~1 3 COMB LCCOMB_X18_Y13_N18 5 " "Info: 3: + IC(1.592 ns) + CELL(0.366 ns) = 7.547 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 5; COMB Node = 'Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { Banks_Memory:inst6|inst21 Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.154 ns) 7.946 ns busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0 4 COMB LCCOMB_X18_Y13_N4 37 " "Info: 4: + IC(0.245 ns) + CELL(0.154 ns) = 7.946 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 37; COMB Node = 'busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Banks_Memory:inst6|inst23~1 busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.378 ns) 10.063 ns busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 5 COMB LCCOMB_X19_Y10_N18 880 " "Info: 5: + IC(1.739 ns) + CELL(0.378 ns) = 10.063 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 880; COMB Node = 'busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(0.378 ns) 14.299 ns Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~2 6 COMB LCCOMB_X30_Y17_N8 1 " "Info: 6: + IC(3.858 ns) + CELL(0.378 ns) = 14.299 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.272 ns) 16.594 ns Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~4 7 COMB LCCOMB_X6_Y21_N18 1 " "Info: 7: + IC(2.023 ns) + CELL(0.272 ns) = 16.594 ns; Loc. = LCCOMB_X6_Y21_N18; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|Bank:inst3\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.154 ns) 18.980 ns Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~28 8 COMB LCCOMB_X19_Y9_N24 1 " "Info: 8: + IC(2.232 ns) + CELL(0.154 ns) = 18.980 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.378 ns) 20.528 ns Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~29 9 COMB LCCOMB_X18_Y4_N12 1 " "Info: 9: + IC(1.170 ns) + CELL(0.378 ns) = 20.528 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.357 ns) 22.696 ns Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~30 10 COMB LCCOMB_X14_Y20_N8 1 " "Info: 10: + IC(1.811 ns) + CELL(0.357 ns) = 22.696 ns; Loc. = LCCOMB_X14_Y20_N8; Fanout = 1; COMB Node = 'Banks_Memory:inst6\|lpm_bustri3:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(2.144 ns) 26.242 ns DATA_inside\[1\] 11 PIN PIN_K22 0 " "Info: 11: + IC(1.402 ns) + CELL(2.144 ns) = 26.242 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'DATA_inside\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.546 ns" { Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 DATA_inside[1] } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 160 -24 168 176 "DATA_inside\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.623 ns ( 21.43 % ) " "Info: Total cell delay = 5.623 ns ( 21.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.619 ns ( 78.57 % ) " "Info: Total interconnect delay = 20.619 ns ( 78.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.242 ns" { R_CPU Banks_Memory:inst6|inst21 Banks_Memory:inst6|inst23~1 busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 DATA_inside[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "26.242 ns" { R_CPU {} R_CPU~combout {} Banks_Memory:inst6|inst21 {} Banks_Memory:inst6|inst23~1 {} busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w3_n0_mux_dataout~0 {} busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~2 {} Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~4 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~28 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~29 {} Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component|dout[1]~30 {} DATA_inside[1] {} } { 0.000ns 0.000ns 4.547ns 1.592ns 0.245ns 1.739ns 3.858ns 2.023ns 2.232ns 1.170ns 1.811ns 1.402ns } { 0.000ns 0.817ns 0.225ns 0.366ns 0.154ns 0.378ns 0.378ns 0.272ns 0.154ns 0.378ns 0.357ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_we_reg W_CPU CLK 2.922 ns memory " "Info: th for memory \"MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_we_reg\" (data pin = \"W_CPU\", clock pin = \"CLK\") is 2.922 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.705 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 6.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 272 -24 144 288 "CLK" "" } { 1032 168 216 1048 "clk" "" } { 848 208 240 864 "clk" "" } { 1104 1440 1488 1120 "clk" "" } { 640 320 376 656 "clk" "" } { 200 1024 1080 216 "clk" "" } { 480 1592 1640 496 "clk" "" } { 1216 16 48 1232 "clk" "" } { 1184 152 184 1200 "clk" "" } { 1032 40 72 1048 "clk" "" } { 928 296 328 944 "clk" "" } { 928 40 72 944 "clk" "" } { 1032 312 360 1048 "clk" "" } { 264 144 216 280 "clk" "" } { 328 1776 1824 344 "clk" "" } { 360 0 32 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.712 ns) 2.674 ns lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] 2 REG LCFF_X7_Y6_N25 9 " "Info: 2: + IC(1.108 ns) + CELL(0.712 ns) = 2.674 ns; Loc. = LCFF_X7_Y6_N25; Fanout = 9; REG Node = 'lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CLK lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.272 ns) 3.785 ns MEMORY:inst1\|inst17 3 COMB LCCOMB_X6_Y7_N4 24 " "Info: 3: + IC(0.839 ns) + CELL(0.272 ns) = 3.785 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 24; COMB Node = 'MEMORY:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst1|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 4.046 ns MEMORY:inst1\|RAM:inst\|inst6 4 COMB LCCOMB_X6_Y7_N26 1 " "Info: 4: + IC(0.208 ns) + CELL(0.053 ns) = 4.046 ns; Loc. = LCCOMB_X6_Y7_N26; Fanout = 1; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 5.566 ns MEMORY:inst1\|RAM:inst\|inst6~clkctrl 5 COMB CLKCTRL_G1 165 " "Info: 5: + IC(1.520 ns) + CELL(0.000 ns) = 5.566 ns; Loc. = CLKCTRL_G1; Fanout = 165; COMB Node = 'MEMORY:inst1\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.481 ns) 6.705 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_we_reg 6 MEM M4K_X20_Y10 1 " "Info: 6: + IC(0.658 ns) + CELL(0.481 ns) = 6.705 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 35.38 % ) " "Info: Total cell delay = 2.372 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.333 ns ( 64.62 % ) " "Info: Total interconnect delay = 4.333 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { CLK lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { CLK {} CLK~combout {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.108ns 0.839ns 0.208ns 1.520ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.986 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns W_CPU 1 CLK PIN_P20 45 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 45; CLK Node = 'W_CPU'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_CPU } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -160 8 624 "W_CPU" "" } { 600 8 56 616 "w_cpu" "" } { 464 800 848 480 "w_cpu" "" } { 1196 -144 -96 1208 "w_cpu" "" } { 968 -128 -80 984 "w_cpu" "" } { 408 -112 -64 424 "w_cpu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.154 ns) 2.215 ns MEMORY:inst1\|inst17 2 COMB LCCOMB_X6_Y7_N4 24 " "Info: 2: + IC(1.241 ns) + CELL(0.154 ns) = 2.215 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 24; COMB Node = 'MEMORY:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { W_CPU MEMORY:inst1|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.234 ns) 3.986 ns MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_we_reg 3 MEM M4K_X20_Y10 1 " "Info: 3: + IC(1.537 ns) + CELL(0.234 ns) = 3.986 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'MEMORY:inst1\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a5~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 30.31 % ) " "Info: Total cell delay = 1.208 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.778 ns ( 69.69 % ) " "Info: Total interconnect delay = 2.778 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.986 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.986 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.241ns 1.537ns } { 0.000ns 0.820ns 0.154ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { CLK lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|inst6 MEMORY:inst1|RAM:inst|inst6~clkctrl MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { CLK {} CLK~combout {} lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|inst6 {} MEMORY:inst1|RAM:inst|inst6~clkctrl {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.108ns 0.839ns 0.208ns 1.520ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.986 ns" { W_CPU MEMORY:inst1|inst17 MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.986 ns" { W_CPU {} W_CPU~combout {} MEMORY:inst1|inst17 {} MEMORY:inst1|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a5~porta_we_reg {} } { 0.000ns 0.000ns 1.241ns 1.537ns } { 0.000ns 0.820ns 0.154ns 0.234ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 18:04:09 2019 " "Info: Processing ended: Wed May 08 18:04:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
