
read_uart_set_rtc_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009498  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08009738  08009738  0000a738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a20  08009a20  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009a20  08009a20  0000aa20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a28  08009a28  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a28  08009a28  0000aa28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a2c  08009a2c  0000aa2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  24000000  08009a30  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  2400006c  08009a9c  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240002ac  08009a9c  0000b2ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fdd  00000000  00000000  0000b09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002736  00000000  00000000  0001f077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  000217b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a10  00000000  00000000  000224d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b27a  00000000  00000000  00022ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013d31  00000000  00000000  0005e15a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018250c  00000000  00000000  00071e8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f4397  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004080  00000000  00000000  001f43dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001f845c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400006c 	.word	0x2400006c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009720 	.word	0x08009720

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000070 	.word	0x24000070
 80002dc:	08009720 	.word	0x08009720

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <Parse_And_Set_RTC>:
#include"data_rtc_processing.h"
#include "stm32h7xx_hal.h"
#include "stm32h7xx_hal_rtc.h"

void Parse_And_Set_RTC(UART_HandleTypeDef *handler_uart, RTC_HandleTypeDef *rtc,
		uint8_t *rxData, RTC_TimeTypeDef *sTime_out, RTC_DateTypeDef *sDate_out) {
 8000848:	b5b0      	push	{r4, r5, r7, lr}
 800084a:	b092      	sub	sp, #72	@ 0x48
 800084c:	af04      	add	r7, sp, #16
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
 8000854:	603b      	str	r3, [r7, #0]

	uint16_t year, month, date, hour, minute, second;
	RTC_TimeTypeDef sTimeRead = { 0 };
 8000856:	f107 0314 	add.w	r3, r7, #20
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDateRead = { 0 };
 8000866:	2300      	movs	r3, #0
 8000868:	613b      	str	r3, [r7, #16]

	if (rxData[RX_BUFFER_SIZE - 1] == '\n') {
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	3313      	adds	r3, #19
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b0a      	cmp	r3, #10
 8000872:	d103      	bne.n	800087c <Parse_And_Set_RTC+0x34>

		rxData[RX_BUFFER_SIZE - 1] = '\0';
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	3313      	adds	r3, #19
 8000878:	2200      	movs	r2, #0
 800087a:	701a      	strb	r2, [r3, #0]
	}

	printf("Received UART data '%s'\n", (char*) rxData);
 800087c:	6879      	ldr	r1, [r7, #4]
 800087e:	484b      	ldr	r0, [pc, #300]	@ (80009ac <Parse_And_Set_RTC+0x164>)
 8000880:	f007 fb94 	bl	8007fac <iprintf>
	int count = sscanf((char*) rxData, "%hd-%hd-%hd %hd:%hd:%hd", &year, &month,
 8000884:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000888:	f107 0232 	add.w	r2, r7, #50	@ 0x32
 800088c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000890:	9303      	str	r3, [sp, #12]
 8000892:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 8000896:	9302      	str	r3, [sp, #8]
 8000898:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800089c:	9301      	str	r3, [sp, #4]
 800089e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	460b      	mov	r3, r1
 80008a6:	4942      	ldr	r1, [pc, #264]	@ (80009b0 <Parse_And_Set_RTC+0x168>)
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f007 fbef 	bl	800808c <siscanf>
 80008ae:	6378      	str	r0, [r7, #52]	@ 0x34
			&date, &hour, &minute, &second);

	//printf("Parsing result count: %d\n", count);
	printf("Parsed detailed date successfully: %hu-%hd-%hd %hd:%hd:%hd\n", year,
 80008b0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80008b2:	4618      	mov	r0, r3
 80008b4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80008b6:	461c      	mov	r4, r3
 80008b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80008ba:	461d      	mov	r5, r3
 80008bc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80008be:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80008c0:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80008c2:	9102      	str	r1, [sp, #8]
 80008c4:	9201      	str	r2, [sp, #4]
 80008c6:	9300      	str	r3, [sp, #0]
 80008c8:	462b      	mov	r3, r5
 80008ca:	4622      	mov	r2, r4
 80008cc:	4601      	mov	r1, r0
 80008ce:	4839      	ldr	r0, [pc, #228]	@ (80009b4 <Parse_And_Set_RTC+0x16c>)
 80008d0:	f007 fb6c 	bl	8007fac <iprintf>
			month, date, hour, minute, second);

	if (count != 6) {
 80008d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008d6:	2b06      	cmp	r3, #6
 80008d8:	d002      	beq.n	80008e0 <Parse_And_Set_RTC+0x98>

		printf("Data not parsed correctly");
 80008da:	4837      	ldr	r0, [pc, #220]	@ (80009b8 <Parse_And_Set_RTC+0x170>)
 80008dc:	f007 fb66 	bl	8007fac <iprintf>
	}

	// 1. Setup Time Structure
	sTime_out->Hours = (uint8_t) hour;
 80008e0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	701a      	strb	r2, [r3, #0]
	sTime_out->Minutes = (uint8_t) minute;
 80008e8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80008ea:	b2da      	uxtb	r2, r3
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	705a      	strb	r2, [r3, #1]
	sTime_out->Seconds = (uint8_t) second;
 80008f0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80008f2:	b2da      	uxtb	r2, r3
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	709a      	strb	r2, [r3, #2]
	sTime_out->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
	sTime_out->StoreOperation = RTC_STOREOPERATION_RESET;
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]

	sDate_out->Year = (uint8_t) (year - 2000);
 8000904:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000906:	b2db      	uxtb	r3, r3
 8000908:	3330      	adds	r3, #48	@ 0x30
 800090a:	b2da      	uxtb	r2, r3
 800090c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800090e:	70da      	strb	r2, [r3, #3]
	sDate_out->Month = (uint8_t) month;
 8000910:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000912:	b2da      	uxtb	r2, r3
 8000914:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000916:	705a      	strb	r2, [r3, #1]
	sDate_out->Date = (uint8_t) date;
 8000918:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800091a:	b2da      	uxtb	r2, r3
 800091c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800091e:	709a      	strb	r2, [r3, #2]

	sDate_out->WeekDay = RTC_WEEKDAY_MONDAY;
 8000920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000922:	2201      	movs	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]

	if (HAL_RTC_SetDate(rtc, sDate_out, RTC_FORMAT_BIN) != HAL_OK) {
 8000926:	2200      	movs	r2, #0
 8000928:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800092a:	68b8      	ldr	r0, [r7, #8]
 800092c:	f004 fd1a 	bl	8005364 <HAL_RTC_SetDate>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d002      	beq.n	800093c <Parse_And_Set_RTC+0xf4>
		printf("issue in RTC_SetDate");
 8000936:	4821      	ldr	r0, [pc, #132]	@ (80009bc <Parse_And_Set_RTC+0x174>)
 8000938:	f007 fb38 	bl	8007fac <iprintf>

	}

	if (HAL_RTC_SetTime(rtc, sTime_out, RTC_FORMAT_BIN) != HAL_OK) {
 800093c:	2200      	movs	r2, #0
 800093e:	6839      	ldr	r1, [r7, #0]
 8000940:	68b8      	ldr	r0, [r7, #8]
 8000942:	f004 fc15 	bl	8005170 <HAL_RTC_SetTime>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <Parse_And_Set_RTC+0x10a>
		printf("issue in RTC_SetTime");
 800094c:	481c      	ldr	r0, [pc, #112]	@ (80009c0 <Parse_And_Set_RTC+0x178>)
 800094e:	f007 fb2d 	bl	8007fac <iprintf>

	}

	printf("**** Get RTC set values **** \n");
 8000952:	481c      	ldr	r0, [pc, #112]	@ (80009c4 <Parse_And_Set_RTC+0x17c>)
 8000954:	f007 fb92 	bl	800807c <puts>
	HAL_RTC_GetTime(rtc, &sTimeRead, RTC_FORMAT_BIN);
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	2200      	movs	r2, #0
 800095e:	4619      	mov	r1, r3
 8000960:	68b8      	ldr	r0, [r7, #8]
 8000962:	f004 fca3 	bl	80052ac <HAL_RTC_GetTime>
	HAL_RTC_GetDate(rtc, &sDateRead, RTC_FORMAT_BIN);
 8000966:	f107 0310 	add.w	r3, r7, #16
 800096a:	2200      	movs	r2, #0
 800096c:	4619      	mov	r1, r3
 800096e:	68b8      	ldr	r0, [r7, #8]
 8000970:	f004 fd80 	bl	8005474 <HAL_RTC_GetDate>

	printf("RTC Current Time: 20%02u-%02u-%02u %02u:%02u:%02u\n",
			(unsigned int) sDateRead.Year, (unsigned int) sDateRead.Month,
 8000974:	7cfb      	ldrb	r3, [r7, #19]
	printf("RTC Current Time: 20%02u-%02u-%02u %02u:%02u:%02u\n",
 8000976:	4618      	mov	r0, r3
			(unsigned int) sDateRead.Year, (unsigned int) sDateRead.Month,
 8000978:	7c7b      	ldrb	r3, [r7, #17]
	printf("RTC Current Time: 20%02u-%02u-%02u %02u:%02u:%02u\n",
 800097a:	461c      	mov	r4, r3
			(unsigned int) sDateRead.Date, (unsigned int) sTimeRead.Hours,
 800097c:	7cbb      	ldrb	r3, [r7, #18]
	printf("RTC Current Time: 20%02u-%02u-%02u %02u:%02u:%02u\n",
 800097e:	461d      	mov	r5, r3
			(unsigned int) sDateRead.Date, (unsigned int) sTimeRead.Hours,
 8000980:	7d3b      	ldrb	r3, [r7, #20]
			(unsigned int) sTimeRead.Minutes, (unsigned int) sTimeRead.Seconds);
 8000982:	7d7a      	ldrb	r2, [r7, #21]
 8000984:	7db9      	ldrb	r1, [r7, #22]
	printf("RTC Current Time: 20%02u-%02u-%02u %02u:%02u:%02u\n",
 8000986:	9102      	str	r1, [sp, #8]
 8000988:	9201      	str	r2, [sp, #4]
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	462b      	mov	r3, r5
 800098e:	4622      	mov	r2, r4
 8000990:	4601      	mov	r1, r0
 8000992:	480d      	ldr	r0, [pc, #52]	@ (80009c8 <Parse_And_Set_RTC+0x180>)
 8000994:	f007 fb0a 	bl	8007fac <iprintf>

	memset(rxData, 0, RX_BUFFER_SIZE);
 8000998:	2214      	movs	r2, #20
 800099a:	2100      	movs	r1, #0
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f007 fc7b 	bl	8008298 <memset>
}
 80009a2:	bf00      	nop
 80009a4:	3738      	adds	r7, #56	@ 0x38
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bdb0      	pop	{r4, r5, r7, pc}
 80009aa:	bf00      	nop
 80009ac:	08009738 	.word	0x08009738
 80009b0:	08009754 	.word	0x08009754
 80009b4:	0800976c 	.word	0x0800976c
 80009b8:	080097a8 	.word	0x080097a8
 80009bc:	080097c4 	.word	0x080097c4
 80009c0:	080097dc 	.word	0x080097dc
 80009c4:	080097f4 	.word	0x080097f4
 80009c8:	08009814 	.word	0x08009814

080009cc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b088      	sub	sp, #32
 80009d0:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN Boot_Mode_Sequence_0 */

	/* USER CODE END Boot_Mode_Sequence_0 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 80009d2:	f000 f985 	bl	8000ce0 <MPU_Config>

	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009d6:	f000 fba3 	bl	8001120 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80009da:	f000 f82b 	bl	8000a34 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80009de:	f000 f93d 	bl	8000c5c <MX_GPIO_Init>
	MX_USART3_UART_Init();
 80009e2:	f000 f8ef 	bl	8000bc4 <MX_USART3_UART_Init>
	MX_RTC_Init();
 80009e6:	f000 f891 	bl	8000b0c <MX_RTC_Init>
	/* USER CODE BEGIN 2 */
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	HAL_UART_Receive_IT(&huart3, (uint8_t*) rxData, RX_BUFFER_SIZE);
 80009ea:	2214      	movs	r2, #20
 80009ec:	490d      	ldr	r1, [pc, #52]	@ (8000a24 <main+0x58>)
 80009ee:	480e      	ldr	r0, [pc, #56]	@ (8000a28 <main+0x5c>)
 80009f0:	f004 feae 	bl	8005750 <HAL_UART_Receive_IT>
		/* USER CODE BEGIN 3 */



		//Set RTC value
		if (RtcDataReady) {
 80009f4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a2c <main+0x60>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d00b      	beq.n	8000a16 <main+0x4a>
			Parse_And_Set_RTC(&huart3, &hrtc, rxData, &sTime, &sDate);
 80009fe:	1d3a      	adds	r2, r7, #4
 8000a00:	463b      	mov	r3, r7
 8000a02:	9300      	str	r3, [sp, #0]
 8000a04:	4613      	mov	r3, r2
 8000a06:	4a07      	ldr	r2, [pc, #28]	@ (8000a24 <main+0x58>)
 8000a08:	4909      	ldr	r1, [pc, #36]	@ (8000a30 <main+0x64>)
 8000a0a:	4807      	ldr	r0, [pc, #28]	@ (8000a28 <main+0x5c>)
 8000a0c:	f7ff ff1c 	bl	8000848 <Parse_And_Set_RTC>

			RtcDataReady = 0;
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <main+0x60>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	701a      	strb	r2, [r3, #0]
		}


		HAL_UART_Receive_IT(&huart3, (uint8_t*) rxData, RX_BUFFER_SIZE);
 8000a16:	2214      	movs	r2, #20
 8000a18:	4902      	ldr	r1, [pc, #8]	@ (8000a24 <main+0x58>)
 8000a1a:	4803      	ldr	r0, [pc, #12]	@ (8000a28 <main+0x5c>)
 8000a1c:	f004 fe98 	bl	8005750 <HAL_UART_Receive_IT>
		if (RtcDataReady) {
 8000a20:	e7e8      	b.n	80009f4 <main+0x28>
 8000a22:	bf00      	nop
 8000a24:	24000144 	.word	0x24000144
 8000a28:	240000b0 	.word	0x240000b0
 8000a2c:	24000088 	.word	0x24000088
 8000a30:	2400008c 	.word	0x2400008c

08000a34 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b09c      	sub	sp, #112	@ 0x70
 8000a38:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a3e:	224c      	movs	r2, #76	@ 0x4c
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f007 fc28 	bl	8008298 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	2220      	movs	r2, #32
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f007 fc22 	bl	8008298 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000a54:	2004      	movs	r0, #4
 8000a56:	f001 fc9d 	bl	8002394 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	603b      	str	r3, [r7, #0]
 8000a5e:	4b29      	ldr	r3, [pc, #164]	@ (8000b04 <SystemClock_Config+0xd0>)
 8000a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a62:	4a28      	ldr	r2, [pc, #160]	@ (8000b04 <SystemClock_Config+0xd0>)
 8000a64:	f023 0301 	bic.w	r3, r3, #1
 8000a68:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a6a:	4b26      	ldr	r3, [pc, #152]	@ (8000b04 <SystemClock_Config+0xd0>)
 8000a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	603b      	str	r3, [r7, #0]
 8000a74:	4b24      	ldr	r3, [pc, #144]	@ (8000b08 <SystemClock_Config+0xd4>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a7c:	4a22      	ldr	r2, [pc, #136]	@ (8000b08 <SystemClock_Config+0xd4>)
 8000a7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a82:	6193      	str	r3, [r2, #24]
 8000a84:	4b20      	ldr	r3, [pc, #128]	@ (8000b08 <SystemClock_Config+0xd4>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8000a90:	bf00      	nop
 8000a92:	4b1d      	ldr	r3, [pc, #116]	@ (8000b08 <SystemClock_Config+0xd4>)
 8000a94:	699b      	ldr	r3, [r3, #24]
 8000a96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a9e:	d1f8      	bne.n	8000a92 <SystemClock_Config+0x5e>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000aa0:	230a      	movs	r3, #10
 8000aa2:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa8:	2340      	movs	r3, #64	@ 0x40
 8000aaa:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000aac:	2301      	movs	r3, #1
 8000aae:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ab4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f001 fcc5 	bl	8002448 <HAL_RCC_OscConfig>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <SystemClock_Config+0x94>
		Error_Handler();
 8000ac4:	f000 f938 	bl	8000d38 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ac8:	233f      	movs	r3, #63	@ 0x3f
 8000aca:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000acc:	2300      	movs	r3, #0
 8000ace:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000adc:	2340      	movs	r3, #64	@ 0x40
 8000ade:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000ae8:	1d3b      	adds	r3, r7, #4
 8000aea:	2101      	movs	r1, #1
 8000aec:	4618      	mov	r0, r3
 8000aee:	f002 f905 	bl	8002cfc <HAL_RCC_ClockConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <SystemClock_Config+0xc8>
		Error_Handler();
 8000af8:	f000 f91e 	bl	8000d38 <Error_Handler>
	}
}
 8000afc:	bf00      	nop
 8000afe:	3770      	adds	r7, #112	@ 0x70
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	58000400 	.word	0x58000400
 8000b08:	58024800 	.word	0x58024800

08000b0c <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b086      	sub	sp, #24
 8000b10:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 8000b12:	1d3b      	adds	r3, r7, #4
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 8000b20:	2300      	movs	r3, #0
 8000b22:	603b      	str	r3, [r7, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8000b24:	4b25      	ldr	r3, [pc, #148]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b26:	4a26      	ldr	r2, [pc, #152]	@ (8000bc0 <MX_RTC_Init+0xb4>)
 8000b28:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000b2a:	4b24      	ldr	r3, [pc, #144]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8000b30:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b32:	227f      	movs	r2, #127	@ 0x7f
 8000b34:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8000b36:	4b21      	ldr	r3, [pc, #132]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b38:	22ff      	movs	r2, #255	@ 0xff
 8000b3a:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b42:	4b1e      	ldr	r3, [pc, #120]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b48:	4b1c      	ldr	r3, [pc, #112]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	615a      	str	r2, [r3, #20]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8000b54:	4819      	ldr	r0, [pc, #100]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b56:	f004 fa89 	bl	800506c <HAL_RTC_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_RTC_Init+0x58>
		Error_Handler();
 8000b60:	f000 f8ea 	bl	8000d38 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 14;
 8000b64:	230e      	movs	r3, #14
 8000b66:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 52;
 8000b68:	2334      	movs	r3, #52	@ 0x34
 8000b6a:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b70:	2300      	movs	r3, #0
 8000b72:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) {
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	480f      	ldr	r0, [pc, #60]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000b80:	f004 faf6 	bl	8005170 <HAL_RTC_SetTime>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_RTC_Init+0x82>
		Error_Handler();
 8000b8a:	f000 f8d5 	bl	8000d38 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8000b8e:	2306      	movs	r3, #6
 8000b90:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_OCTOBER;
 8000b92:	2310      	movs	r3, #16
 8000b94:	707b      	strb	r3, [r7, #1]
	sDate.Date = 25;
 8000b96:	2319      	movs	r3, #25
 8000b98:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 25;
 8000b9a:	2319      	movs	r3, #25
 8000b9c:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) {
 8000b9e:	463b      	mov	r3, r7
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_RTC_Init+0xb0>)
 8000ba6:	f004 fbdd 	bl	8005364 <HAL_RTC_SetDate>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_RTC_Init+0xa8>
		Error_Handler();
 8000bb0:	f000 f8c2 	bl	8000d38 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3718      	adds	r7, #24
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	2400008c 	.word	0x2400008c
 8000bc0:	58004000 	.word	0x58004000

08000bc4 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000bc8:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bca:	4a23      	ldr	r2, [pc, #140]	@ (8000c58 <MX_USART3_UART_Init+0x94>)
 8000bcc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000bce:	4b21      	ldr	r3, [pc, #132]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bd4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000be2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000be8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bea:	220c      	movs	r2, #12
 8000bec:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bee:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf4:	4b17      	ldr	r3, [pc, #92]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bfa:	4b16      	ldr	r3, [pc, #88]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c00:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c06:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000c0c:	4811      	ldr	r0, [pc, #68]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c0e:	f004 fd4f 	bl	80056b0 <HAL_UART_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8000c18:	f000 f88e 	bl	8000d38 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c20:	f007 f837 	bl	8007c92 <HAL_UARTEx_SetTxFifoThreshold>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_USART3_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8000c2a:	f000 f885 	bl	8000d38 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4808      	ldr	r0, [pc, #32]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c32:	f007 f86c 	bl	8007d0e <HAL_UARTEx_SetRxFifoThreshold>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_USART3_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8000c3c:	f000 f87c 	bl	8000d38 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c42:	f006 ffed 	bl	8007c20 <HAL_UARTEx_DisableFifoMode>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_USART3_UART_Init+0x8c>
		Error_Handler();
 8000c4c:	f000 f874 	bl	8000d38 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	240000b0 	.word	0x240000b0
 8000c58:	40004800 	.word	0x40004800

08000c5c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c62:	4b12      	ldr	r3, [pc, #72]	@ (8000cac <MX_GPIO_Init+0x50>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	4a10      	ldr	r2, [pc, #64]	@ (8000cac <MX_GPIO_Init+0x50>)
 8000c6a:	f043 0308 	orr.w	r3, r3, #8
 8000c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <MX_GPIO_Init+0x50>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	f003 0308 	and.w	r3, r3, #8
 8000c7c:	607b      	str	r3, [r7, #4]
 8000c7e:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c80:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <MX_GPIO_Init+0x50>)
 8000c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c86:	4a09      	ldr	r2, [pc, #36]	@ (8000cac <MX_GPIO_Init+0x50>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <MX_GPIO_Init+0x50>)
 8000c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	58024400 	.word	0x58024400

08000cb0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]

	if (huart->Instance == huart3.Instance) {
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_UART_RxCpltCallback+0x28>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d102      	bne.n	8000cca <HAL_UART_RxCpltCallback+0x1a>
		// 2. Set the flag to notify the main loop
		RtcDataReady = 1;
 8000cc4:	4b05      	ldr	r3, [pc, #20]	@ (8000cdc <HAL_UART_RxCpltCallback+0x2c>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	701a      	strb	r2, [r3, #0]
		//MessageReceivedFlag = 1;
	}

}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	240000b0 	.word	0x240000b0
 8000cdc:	24000088 	.word	0x24000088

08000ce0 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8000ce6:	463b      	mov	r3, r7
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8000cf2:	f000 fbc3 	bl	800147c <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d02:	231f      	movs	r3, #31
 8000d04:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 8000d06:	2387      	movs	r3, #135	@ 0x87
 8000d08:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d12:	2301      	movs	r3, #1
 8000d14:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d16:	2301      	movs	r3, #1
 8000d18:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d22:	463b      	mov	r3, r7
 8000d24:	4618      	mov	r0, r3
 8000d26:	f000 fbe1 	bl	80014ec <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d2a:	2004      	movs	r0, #4
 8000d2c:	f000 fbbe 	bl	80014ac <HAL_MPU_Enable>

}
 8000d30:	bf00      	nop
 8000d32:	3710      	adds	r7, #16
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3c:	b672      	cpsid	i
}
 8000d3e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <Error_Handler+0x8>

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <HAL_MspInit+0x30>)
 8000d4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d50:	4a08      	ldr	r2, [pc, #32]	@ (8000d74 <HAL_MspInit+0x30>)
 8000d52:	f043 0302 	orr.w	r3, r3, #2
 8000d56:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d5a:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <HAL_MspInit+0x30>)
 8000d5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d60:	f003 0302 	and.w	r3, r3, #2
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	58024400 	.word	0x58024400

08000d78 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b0b2      	sub	sp, #200	@ 0xc8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d80:	f107 0308 	add.w	r3, r7, #8
 8000d84:	22c0      	movs	r2, #192	@ 0xc0
 8000d86:	2100      	movs	r1, #0
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f007 fa85 	bl	8008298 <memset>
  if(hrtc->Instance==RTC)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a10      	ldr	r2, [pc, #64]	@ (8000dd4 <HAL_RTC_MspInit+0x5c>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d119      	bne.n	8000dcc <HAL_RTC_MspInit+0x54>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d98:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d9c:	f04f 0300 	mov.w	r3, #0
 8000da0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000da4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000da8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dac:	f107 0308 	add.w	r3, r7, #8
 8000db0:	4618      	mov	r0, r3
 8000db2:	f002 fb2f 	bl	8003414 <HAL_RCCEx_PeriphCLKConfig>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8000dbc:	f7ff ffbc 	bl	8000d38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000dc0:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <HAL_RTC_MspInit+0x60>)
 8000dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000dc4:	4a04      	ldr	r2, [pc, #16]	@ (8000dd8 <HAL_RTC_MspInit+0x60>)
 8000dc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dca:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000dcc:	bf00      	nop
 8000dce:	37c8      	adds	r7, #200	@ 0xc8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	58004000 	.word	0x58004000
 8000dd8:	58024400 	.word	0x58024400

08000ddc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b0ba      	sub	sp, #232	@ 0xe8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000df4:	f107 0310 	add.w	r3, r7, #16
 8000df8:	22c0      	movs	r2, #192	@ 0xc0
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f007 fa4b 	bl	8008298 <memset>
  if(huart->Instance==USART3)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a2b      	ldr	r2, [pc, #172]	@ (8000eb4 <HAL_UART_MspInit+0xd8>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d14e      	bne.n	8000eaa <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e0c:	f04f 0202 	mov.w	r2, #2
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e1e:	f107 0310 	add.w	r3, r7, #16
 8000e22:	4618      	mov	r0, r3
 8000e24:	f002 faf6 	bl	8003414 <HAL_RCCEx_PeriphCLKConfig>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e2e:	f7ff ff83 	bl	8000d38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e32:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <HAL_UART_MspInit+0xdc>)
 8000e34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e38:	4a1f      	ldr	r2, [pc, #124]	@ (8000eb8 <HAL_UART_MspInit+0xdc>)
 8000e3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e3e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e42:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb8 <HAL_UART_MspInit+0xdc>)
 8000e44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e50:	4b19      	ldr	r3, [pc, #100]	@ (8000eb8 <HAL_UART_MspInit+0xdc>)
 8000e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e56:	4a18      	ldr	r2, [pc, #96]	@ (8000eb8 <HAL_UART_MspInit+0xdc>)
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e60:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <HAL_UART_MspInit+0xdc>)
 8000e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e66:	f003 0308 	and.w	r3, r3, #8
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e6e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e88:	2307      	movs	r3, #7
 8000e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e8e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e92:	4619      	mov	r1, r3
 8000e94:	4809      	ldr	r0, [pc, #36]	@ (8000ebc <HAL_UART_MspInit+0xe0>)
 8000e96:	f001 f8cd 	bl	8002034 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	2027      	movs	r0, #39	@ 0x27
 8000ea0:	f000 fab7 	bl	8001412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000ea4:	2027      	movs	r0, #39	@ 0x27
 8000ea6:	f000 face 	bl	8001446 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000eaa:	bf00      	nop
 8000eac:	37e8      	adds	r7, #232	@ 0xe8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40004800 	.word	0x40004800
 8000eb8:	58024400 	.word	0x58024400
 8000ebc:	58020c00 	.word	0x58020c00

08000ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <NMI_Handler+0x4>

08000ec8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <HardFault_Handler+0x4>

08000ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <MemManage_Handler+0x4>

08000ed8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <BusFault_Handler+0x4>

08000ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <UsageFault_Handler+0x4>

08000ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f16:	f000 f975 	bl	8001204 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000f24:	4802      	ldr	r0, [pc, #8]	@ (8000f30 <USART3_IRQHandler+0x10>)
 8000f26:	f004 fc5f 	bl	80057e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	240000b0 	.word	0x240000b0

08000f34 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f3c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f40:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d013      	beq.n	8000f74 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f4c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f50:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f54:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d00b      	beq.n	8000f74 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f5c:	e000      	b.n	8000f60 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f5e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f9      	beq.n	8000f5e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f6a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f74:	687b      	ldr	r3, [r7, #4]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f82:	b580      	push	{r7, lr}
 8000f84:	b086      	sub	sp, #24
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	60f8      	str	r0, [r7, #12]
 8000f8a:	60b9      	str	r1, [r7, #8]
 8000f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	e00a      	b.n	8000faa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f94:	f3af 8000 	nop.w
 8000f98:	4601      	mov	r1, r0
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	1c5a      	adds	r2, r3, #1
 8000f9e:	60ba      	str	r2, [r7, #8]
 8000fa0:	b2ca      	uxtb	r2, r1
 8000fa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	697a      	ldr	r2, [r7, #20]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	dbf0      	blt.n	8000f94 <_read+0x12>
  }

  return len;
 8000fb2:	687b      	ldr	r3, [r7, #4]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	e009      	b.n	8000fe2 <_write+0x26>
  {
	  ITM_SendChar(*ptr++);}
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	1c5a      	adds	r2, r3, #1
 8000fd2:	60ba      	str	r2, [r7, #8]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ffac 	bl	8000f34 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	697a      	ldr	r2, [r7, #20]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	dbf1      	blt.n	8000fce <_write+0x12>
  return len;
 8000fea:	687b      	ldr	r3, [r7, #4]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <_close>:

int _close(int file)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800101c:	605a      	str	r2, [r3, #4]
  return 0;
 800101e:	2300      	movs	r3, #0
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <_isatty>:

int _isatty(int file)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001034:	2301      	movs	r3, #1
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001042:	b480      	push	{r7}
 8001044:	b085      	sub	sp, #20
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001064:	4a14      	ldr	r2, [pc, #80]	@ (80010b8 <_sbrk+0x5c>)
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <_sbrk+0x60>)
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001070:	4b13      	ldr	r3, [pc, #76]	@ (80010c0 <_sbrk+0x64>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d102      	bne.n	800107e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001078:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <_sbrk+0x64>)
 800107a:	4a12      	ldr	r2, [pc, #72]	@ (80010c4 <_sbrk+0x68>)
 800107c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800107e:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	429a      	cmp	r2, r3
 800108a:	d207      	bcs.n	800109c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800108c:	f007 f952 	bl	8008334 <__errno>
 8001090:	4603      	mov	r3, r0
 8001092:	220c      	movs	r2, #12
 8001094:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	e009      	b.n	80010b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800109c:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a2:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <_sbrk+0x64>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	4a05      	ldr	r2, [pc, #20]	@ (80010c0 <_sbrk+0x64>)
 80010ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ae:	68fb      	ldr	r3, [r7, #12]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	24080000 	.word	0x24080000
 80010bc:	00000400 	.word	0x00000400
 80010c0:	24000158 	.word	0x24000158
 80010c4:	240002b0 	.word	0x240002b0

080010c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010c8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001104 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80010cc:	f7ff fba4 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010d0:	f7ff faf4 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d4:	480c      	ldr	r0, [pc, #48]	@ (8001108 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010d6:	490d      	ldr	r1, [pc, #52]	@ (800110c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001110 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010dc:	e002      	b.n	80010e4 <LoopCopyDataInit>

080010de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010e2:	3304      	adds	r3, #4

080010e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e8:	d3f9      	bcc.n	80010de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001114 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001118 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010f0:	e001      	b.n	80010f6 <LoopFillZerobss>

080010f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f4:	3204      	adds	r2, #4

080010f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f8:	d3fb      	bcc.n	80010f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010fa:	f007 f921 	bl	8008340 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010fe:	f7ff fc65 	bl	80009cc <main>
  bx  lr
 8001102:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001104:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001108:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800110c:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001110:	08009a30 	.word	0x08009a30
  ldr r2, =_sbss
 8001114:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8001118:	240002ac 	.word	0x240002ac

0800111c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800111c:	e7fe      	b.n	800111c <ADC3_IRQHandler>
	...

08001120 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001126:	2003      	movs	r0, #3
 8001128:	f000 f968 	bl	80013fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800112c:	f001 ff9c 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8001130:	4602      	mov	r2, r0
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <HAL_Init+0x68>)
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	0a1b      	lsrs	r3, r3, #8
 8001138:	f003 030f 	and.w	r3, r3, #15
 800113c:	4913      	ldr	r1, [pc, #76]	@ (800118c <HAL_Init+0x6c>)
 800113e:	5ccb      	ldrb	r3, [r1, r3]
 8001140:	f003 031f 	and.w	r3, r3, #31
 8001144:	fa22 f303 	lsr.w	r3, r2, r3
 8001148:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800114a:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <HAL_Init+0x68>)
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	f003 030f 	and.w	r3, r3, #15
 8001152:	4a0e      	ldr	r2, [pc, #56]	@ (800118c <HAL_Init+0x6c>)
 8001154:	5cd3      	ldrb	r3, [r2, r3]
 8001156:	f003 031f 	and.w	r3, r3, #31
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	fa22 f303 	lsr.w	r3, r2, r3
 8001160:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <HAL_Init+0x70>)
 8001162:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001164:	4a0b      	ldr	r2, [pc, #44]	@ (8001194 <HAL_Init+0x74>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800116a:	200f      	movs	r0, #15
 800116c:	f000 f814 	bl	8001198 <HAL_InitTick>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e002      	b.n	8001180 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800117a:	f7ff fde3 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	58024400 	.word	0x58024400
 800118c:	08009898 	.word	0x08009898
 8001190:	24000004 	.word	0x24000004
 8001194:	24000000 	.word	0x24000000

08001198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011a0:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <HAL_InitTick+0x60>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e021      	b.n	80011f0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011ac:	4b13      	ldr	r3, [pc, #76]	@ (80011fc <HAL_InitTick+0x64>)
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <HAL_InitTick+0x60>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	4619      	mov	r1, r3
 80011b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80011be:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 f94d 	bl	8001462 <HAL_SYSTICK_Config>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e00e      	b.n	80011f0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b0f      	cmp	r3, #15
 80011d6:	d80a      	bhi.n	80011ee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d8:	2200      	movs	r2, #0
 80011da:	6879      	ldr	r1, [r7, #4]
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f000 f917 	bl	8001412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e4:	4a06      	ldr	r2, [pc, #24]	@ (8001200 <HAL_InitTick+0x68>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
 80011ec:	e000      	b.n	80011f0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	2400000c 	.word	0x2400000c
 80011fc:	24000000 	.word	0x24000000
 8001200:	24000008 	.word	0x24000008

08001204 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_IncTick+0x20>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <HAL_IncTick+0x24>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4413      	add	r3, r2
 8001214:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <HAL_IncTick+0x24>)
 8001216:	6013      	str	r3, [r2, #0]
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	2400000c 	.word	0x2400000c
 8001228:	2400015c 	.word	0x2400015c

0800122c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return uwTick;
 8001230:	4b03      	ldr	r3, [pc, #12]	@ (8001240 <HAL_GetTick+0x14>)
 8001232:	681b      	ldr	r3, [r3, #0]
}
 8001234:	4618      	mov	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	2400015c 	.word	0x2400015c

08001244 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001248:	4b03      	ldr	r3, [pc, #12]	@ (8001258 <HAL_GetREVID+0x14>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	0c1b      	lsrs	r3, r3, #16
}
 800124e:	4618      	mov	r0, r3
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	5c001000 	.word	0x5c001000

0800125c <__NVIC_SetPriorityGrouping>:
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <__NVIC_SetPriorityGrouping+0x40>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001278:	4013      	ands	r3, r2
 800127a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001286:	4313      	orrs	r3, r2
 8001288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128a:	4a04      	ldr	r2, [pc, #16]	@ (800129c <__NVIC_SetPriorityGrouping+0x40>)
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	60d3      	str	r3, [r2, #12]
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000ed00 	.word	0xe000ed00
 80012a0:	05fa0000 	.word	0x05fa0000

080012a4 <__NVIC_GetPriorityGrouping>:
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a8:	4b04      	ldr	r3, [pc, #16]	@ (80012bc <__NVIC_GetPriorityGrouping+0x18>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	f003 0307 	and.w	r3, r3, #7
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_EnableIRQ>:
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	db0b      	blt.n	80012ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	f003 021f 	and.w	r2, r3, #31
 80012d8:	4907      	ldr	r1, [pc, #28]	@ (80012f8 <__NVIC_EnableIRQ+0x38>)
 80012da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012de:	095b      	lsrs	r3, r3, #5
 80012e0:	2001      	movs	r0, #1
 80012e2:	fa00 f202 	lsl.w	r2, r0, r2
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000e100 	.word	0xe000e100

080012fc <__NVIC_SetPriority>:
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001308:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800130c:	2b00      	cmp	r3, #0
 800130e:	db0a      	blt.n	8001326 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	490c      	ldr	r1, [pc, #48]	@ (8001348 <__NVIC_SetPriority+0x4c>)
 8001316:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800131a:	0112      	lsls	r2, r2, #4
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	440b      	add	r3, r1
 8001320:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001324:	e00a      	b.n	800133c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4908      	ldr	r1, [pc, #32]	@ (800134c <__NVIC_SetPriority+0x50>)
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	3b04      	subs	r3, #4
 8001334:	0112      	lsls	r2, r2, #4
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	440b      	add	r3, r1
 800133a:	761a      	strb	r2, [r3, #24]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000e100 	.word	0xe000e100
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <NVIC_EncodePriority>:
{
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	@ 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f1c3 0307 	rsb	r3, r3, #7
 800136a:	2b04      	cmp	r3, #4
 800136c:	bf28      	it	cs
 800136e:	2304      	movcs	r3, #4
 8001370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3304      	adds	r3, #4
 8001376:	2b06      	cmp	r3, #6
 8001378:	d902      	bls.n	8001380 <NVIC_EncodePriority+0x30>
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3b03      	subs	r3, #3
 800137e:	e000      	b.n	8001382 <NVIC_EncodePriority+0x32>
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	f04f 32ff 	mov.w	r2, #4294967295
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43da      	mvns	r2, r3
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	401a      	ands	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa01 f303 	lsl.w	r3, r1, r3
 80013a2:	43d9      	mvns	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	4313      	orrs	r3, r2
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3724      	adds	r7, #36	@ 0x24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
	...

080013b8 <SysTick_Config>:
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013c8:	d301      	bcc.n	80013ce <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80013ca:	2301      	movs	r3, #1
 80013cc:	e00f      	b.n	80013ee <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ce:	4a0a      	ldr	r2, [pc, #40]	@ (80013f8 <SysTick_Config+0x40>)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013d6:	210f      	movs	r1, #15
 80013d8:	f04f 30ff 	mov.w	r0, #4294967295
 80013dc:	f7ff ff8e 	bl	80012fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e0:	4b05      	ldr	r3, [pc, #20]	@ (80013f8 <SysTick_Config+0x40>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013e6:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <SysTick_Config+0x40>)
 80013e8:	2207      	movs	r2, #7
 80013ea:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	e000e010 	.word	0xe000e010

080013fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff29 	bl	800125c <__NVIC_SetPriorityGrouping>
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b086      	sub	sp, #24
 8001416:	af00      	add	r7, sp, #0
 8001418:	4603      	mov	r3, r0
 800141a:	60b9      	str	r1, [r7, #8]
 800141c:	607a      	str	r2, [r7, #4]
 800141e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001420:	f7ff ff40 	bl	80012a4 <__NVIC_GetPriorityGrouping>
 8001424:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	68b9      	ldr	r1, [r7, #8]
 800142a:	6978      	ldr	r0, [r7, #20]
 800142c:	f7ff ff90 	bl	8001350 <NVIC_EncodePriority>
 8001430:	4602      	mov	r2, r0
 8001432:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001436:	4611      	mov	r1, r2
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff ff5f 	bl	80012fc <__NVIC_SetPriority>
}
 800143e:	bf00      	nop
 8001440:	3718      	adds	r7, #24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001450:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff33 	bl	80012c0 <__NVIC_EnableIRQ>
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff ffa4 	bl	80013b8 <SysTick_Config>
 8001470:	4603      	mov	r3, r0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001480:	f3bf 8f5f 	dmb	sy
}
 8001484:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001486:	4b07      	ldr	r3, [pc, #28]	@ (80014a4 <HAL_MPU_Disable+0x28>)
 8001488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148a:	4a06      	ldr	r2, [pc, #24]	@ (80014a4 <HAL_MPU_Disable+0x28>)
 800148c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001490:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001492:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <HAL_MPU_Disable+0x2c>)
 8001494:	2200      	movs	r2, #0
 8001496:	605a      	str	r2, [r3, #4]
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000ed00 	.word	0xe000ed00
 80014a8:	e000ed90 	.word	0xe000ed90

080014ac <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80014b4:	4a0b      	ldr	r2, [pc, #44]	@ (80014e4 <HAL_MPU_Enable+0x38>)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80014be:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <HAL_MPU_Enable+0x3c>)
 80014c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014c2:	4a09      	ldr	r2, [pc, #36]	@ (80014e8 <HAL_MPU_Enable+0x3c>)
 80014c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014c8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80014ca:	f3bf 8f4f 	dsb	sy
}
 80014ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014d0:	f3bf 8f6f 	isb	sy
}
 80014d4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	e000ed90 	.word	0xe000ed90
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	785a      	ldrb	r2, [r3, #1]
 80014f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001568 <HAL_MPU_ConfigRegion+0x7c>)
 80014fa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80014fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001568 <HAL_MPU_ConfigRegion+0x7c>)
 80014fe:	691b      	ldr	r3, [r3, #16]
 8001500:	4a19      	ldr	r2, [pc, #100]	@ (8001568 <HAL_MPU_ConfigRegion+0x7c>)
 8001502:	f023 0301 	bic.w	r3, r3, #1
 8001506:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001508:	4a17      	ldr	r2, [pc, #92]	@ (8001568 <HAL_MPU_ConfigRegion+0x7c>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	7b1b      	ldrb	r3, [r3, #12]
 8001514:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	7adb      	ldrb	r3, [r3, #11]
 800151a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800151c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	7a9b      	ldrb	r3, [r3, #10]
 8001522:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001524:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	7b5b      	ldrb	r3, [r3, #13]
 800152a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800152c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	7b9b      	ldrb	r3, [r3, #14]
 8001532:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001534:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	7bdb      	ldrb	r3, [r3, #15]
 800153a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800153c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	7a5b      	ldrb	r3, [r3, #9]
 8001542:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001544:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7a1b      	ldrb	r3, [r3, #8]
 800154a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800154c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	7812      	ldrb	r2, [r2, #0]
 8001552:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001554:	4a04      	ldr	r2, [pc, #16]	@ (8001568 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001556:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001558:	6113      	str	r3, [r2, #16]
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000ed90 	.word	0xe000ed90

0800156c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001574:	f7ff fe5a 	bl	800122c <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d101      	bne.n	8001584 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e2dc      	b.n	8001b3e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b02      	cmp	r3, #2
 800158e:	d008      	beq.n	80015a2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2280      	movs	r2, #128	@ 0x80
 8001594:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e2cd      	b.n	8001b3e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a76      	ldr	r2, [pc, #472]	@ (8001780 <HAL_DMA_Abort+0x214>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d04a      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a74      	ldr	r2, [pc, #464]	@ (8001784 <HAL_DMA_Abort+0x218>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d045      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a73      	ldr	r2, [pc, #460]	@ (8001788 <HAL_DMA_Abort+0x21c>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d040      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a71      	ldr	r2, [pc, #452]	@ (800178c <HAL_DMA_Abort+0x220>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d03b      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a70      	ldr	r2, [pc, #448]	@ (8001790 <HAL_DMA_Abort+0x224>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d036      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a6e      	ldr	r2, [pc, #440]	@ (8001794 <HAL_DMA_Abort+0x228>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d031      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a6d      	ldr	r2, [pc, #436]	@ (8001798 <HAL_DMA_Abort+0x22c>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d02c      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a6b      	ldr	r2, [pc, #428]	@ (800179c <HAL_DMA_Abort+0x230>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d027      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a6a      	ldr	r2, [pc, #424]	@ (80017a0 <HAL_DMA_Abort+0x234>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d022      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a68      	ldr	r2, [pc, #416]	@ (80017a4 <HAL_DMA_Abort+0x238>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d01d      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a67      	ldr	r2, [pc, #412]	@ (80017a8 <HAL_DMA_Abort+0x23c>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d018      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a65      	ldr	r2, [pc, #404]	@ (80017ac <HAL_DMA_Abort+0x240>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d013      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a64      	ldr	r2, [pc, #400]	@ (80017b0 <HAL_DMA_Abort+0x244>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d00e      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a62      	ldr	r2, [pc, #392]	@ (80017b4 <HAL_DMA_Abort+0x248>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d009      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a61      	ldr	r2, [pc, #388]	@ (80017b8 <HAL_DMA_Abort+0x24c>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d004      	beq.n	8001642 <HAL_DMA_Abort+0xd6>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a5f      	ldr	r2, [pc, #380]	@ (80017bc <HAL_DMA_Abort+0x250>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d101      	bne.n	8001646 <HAL_DMA_Abort+0xda>
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <HAL_DMA_Abort+0xdc>
 8001646:	2300      	movs	r3, #0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d013      	beq.n	8001674 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f022 021e 	bic.w	r2, r2, #30
 800165a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	695a      	ldr	r2, [r3, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800166a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	e00a      	b.n	800168a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f022 020e 	bic.w	r2, r2, #14
 8001682:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a3c      	ldr	r2, [pc, #240]	@ (8001780 <HAL_DMA_Abort+0x214>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d072      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a3a      	ldr	r2, [pc, #232]	@ (8001784 <HAL_DMA_Abort+0x218>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d06d      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a39      	ldr	r2, [pc, #228]	@ (8001788 <HAL_DMA_Abort+0x21c>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d068      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a37      	ldr	r2, [pc, #220]	@ (800178c <HAL_DMA_Abort+0x220>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d063      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a36      	ldr	r2, [pc, #216]	@ (8001790 <HAL_DMA_Abort+0x224>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d05e      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a34      	ldr	r2, [pc, #208]	@ (8001794 <HAL_DMA_Abort+0x228>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d059      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a33      	ldr	r2, [pc, #204]	@ (8001798 <HAL_DMA_Abort+0x22c>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d054      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a31      	ldr	r2, [pc, #196]	@ (800179c <HAL_DMA_Abort+0x230>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d04f      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a30      	ldr	r2, [pc, #192]	@ (80017a0 <HAL_DMA_Abort+0x234>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d04a      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a2e      	ldr	r2, [pc, #184]	@ (80017a4 <HAL_DMA_Abort+0x238>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d045      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a2d      	ldr	r2, [pc, #180]	@ (80017a8 <HAL_DMA_Abort+0x23c>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d040      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a2b      	ldr	r2, [pc, #172]	@ (80017ac <HAL_DMA_Abort+0x240>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d03b      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a2a      	ldr	r2, [pc, #168]	@ (80017b0 <HAL_DMA_Abort+0x244>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d036      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a28      	ldr	r2, [pc, #160]	@ (80017b4 <HAL_DMA_Abort+0x248>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d031      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a27      	ldr	r2, [pc, #156]	@ (80017b8 <HAL_DMA_Abort+0x24c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d02c      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a25      	ldr	r2, [pc, #148]	@ (80017bc <HAL_DMA_Abort+0x250>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d027      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a24      	ldr	r2, [pc, #144]	@ (80017c0 <HAL_DMA_Abort+0x254>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d022      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a22      	ldr	r2, [pc, #136]	@ (80017c4 <HAL_DMA_Abort+0x258>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d01d      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a21      	ldr	r2, [pc, #132]	@ (80017c8 <HAL_DMA_Abort+0x25c>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d018      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a1f      	ldr	r2, [pc, #124]	@ (80017cc <HAL_DMA_Abort+0x260>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d013      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a1e      	ldr	r2, [pc, #120]	@ (80017d0 <HAL_DMA_Abort+0x264>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d00e      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1c      	ldr	r2, [pc, #112]	@ (80017d4 <HAL_DMA_Abort+0x268>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d009      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a1b      	ldr	r2, [pc, #108]	@ (80017d8 <HAL_DMA_Abort+0x26c>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d004      	beq.n	800177a <HAL_DMA_Abort+0x20e>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a19      	ldr	r2, [pc, #100]	@ (80017dc <HAL_DMA_Abort+0x270>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d132      	bne.n	80017e0 <HAL_DMA_Abort+0x274>
 800177a:	2301      	movs	r3, #1
 800177c:	e031      	b.n	80017e2 <HAL_DMA_Abort+0x276>
 800177e:	bf00      	nop
 8001780:	40020010 	.word	0x40020010
 8001784:	40020028 	.word	0x40020028
 8001788:	40020040 	.word	0x40020040
 800178c:	40020058 	.word	0x40020058
 8001790:	40020070 	.word	0x40020070
 8001794:	40020088 	.word	0x40020088
 8001798:	400200a0 	.word	0x400200a0
 800179c:	400200b8 	.word	0x400200b8
 80017a0:	40020410 	.word	0x40020410
 80017a4:	40020428 	.word	0x40020428
 80017a8:	40020440 	.word	0x40020440
 80017ac:	40020458 	.word	0x40020458
 80017b0:	40020470 	.word	0x40020470
 80017b4:	40020488 	.word	0x40020488
 80017b8:	400204a0 	.word	0x400204a0
 80017bc:	400204b8 	.word	0x400204b8
 80017c0:	58025408 	.word	0x58025408
 80017c4:	5802541c 	.word	0x5802541c
 80017c8:	58025430 	.word	0x58025430
 80017cc:	58025444 	.word	0x58025444
 80017d0:	58025458 	.word	0x58025458
 80017d4:	5802546c 	.word	0x5802546c
 80017d8:	58025480 	.word	0x58025480
 80017dc:	58025494 	.word	0x58025494
 80017e0:	2300      	movs	r3, #0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d007      	beq.n	80017f6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a6d      	ldr	r2, [pc, #436]	@ (80019b0 <HAL_DMA_Abort+0x444>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d04a      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a6b      	ldr	r2, [pc, #428]	@ (80019b4 <HAL_DMA_Abort+0x448>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d045      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a6a      	ldr	r2, [pc, #424]	@ (80019b8 <HAL_DMA_Abort+0x44c>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d040      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a68      	ldr	r2, [pc, #416]	@ (80019bc <HAL_DMA_Abort+0x450>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d03b      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a67      	ldr	r2, [pc, #412]	@ (80019c0 <HAL_DMA_Abort+0x454>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d036      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a65      	ldr	r2, [pc, #404]	@ (80019c4 <HAL_DMA_Abort+0x458>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d031      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a64      	ldr	r2, [pc, #400]	@ (80019c8 <HAL_DMA_Abort+0x45c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d02c      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a62      	ldr	r2, [pc, #392]	@ (80019cc <HAL_DMA_Abort+0x460>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d027      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a61      	ldr	r2, [pc, #388]	@ (80019d0 <HAL_DMA_Abort+0x464>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d022      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a5f      	ldr	r2, [pc, #380]	@ (80019d4 <HAL_DMA_Abort+0x468>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d01d      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a5e      	ldr	r2, [pc, #376]	@ (80019d8 <HAL_DMA_Abort+0x46c>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d018      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a5c      	ldr	r2, [pc, #368]	@ (80019dc <HAL_DMA_Abort+0x470>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d013      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a5b      	ldr	r2, [pc, #364]	@ (80019e0 <HAL_DMA_Abort+0x474>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d00e      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a59      	ldr	r2, [pc, #356]	@ (80019e4 <HAL_DMA_Abort+0x478>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d009      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a58      	ldr	r2, [pc, #352]	@ (80019e8 <HAL_DMA_Abort+0x47c>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d004      	beq.n	8001896 <HAL_DMA_Abort+0x32a>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a56      	ldr	r2, [pc, #344]	@ (80019ec <HAL_DMA_Abort+0x480>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d108      	bne.n	80018a8 <HAL_DMA_Abort+0x33c>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f022 0201 	bic.w	r2, r2, #1
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	e007      	b.n	80018b8 <HAL_DMA_Abort+0x34c>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 0201 	bic.w	r2, r2, #1
 80018b6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80018b8:	e013      	b.n	80018e2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018ba:	f7ff fcb7 	bl	800122c <HAL_GetTick>
 80018be:	4602      	mov	r2, r0
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	2b05      	cmp	r3, #5
 80018c6:	d90c      	bls.n	80018e2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2220      	movs	r2, #32
 80018cc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2203      	movs	r2, #3
 80018d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e12d      	b.n	8001b3e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1e5      	bne.n	80018ba <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a2f      	ldr	r2, [pc, #188]	@ (80019b0 <HAL_DMA_Abort+0x444>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d04a      	beq.n	800198e <HAL_DMA_Abort+0x422>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a2d      	ldr	r2, [pc, #180]	@ (80019b4 <HAL_DMA_Abort+0x448>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d045      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a2c      	ldr	r2, [pc, #176]	@ (80019b8 <HAL_DMA_Abort+0x44c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d040      	beq.n	800198e <HAL_DMA_Abort+0x422>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a2a      	ldr	r2, [pc, #168]	@ (80019bc <HAL_DMA_Abort+0x450>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d03b      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a29      	ldr	r2, [pc, #164]	@ (80019c0 <HAL_DMA_Abort+0x454>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d036      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a27      	ldr	r2, [pc, #156]	@ (80019c4 <HAL_DMA_Abort+0x458>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d031      	beq.n	800198e <HAL_DMA_Abort+0x422>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a26      	ldr	r2, [pc, #152]	@ (80019c8 <HAL_DMA_Abort+0x45c>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d02c      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a24      	ldr	r2, [pc, #144]	@ (80019cc <HAL_DMA_Abort+0x460>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d027      	beq.n	800198e <HAL_DMA_Abort+0x422>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a23      	ldr	r2, [pc, #140]	@ (80019d0 <HAL_DMA_Abort+0x464>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d022      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a21      	ldr	r2, [pc, #132]	@ (80019d4 <HAL_DMA_Abort+0x468>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d01d      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a20      	ldr	r2, [pc, #128]	@ (80019d8 <HAL_DMA_Abort+0x46c>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d018      	beq.n	800198e <HAL_DMA_Abort+0x422>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a1e      	ldr	r2, [pc, #120]	@ (80019dc <HAL_DMA_Abort+0x470>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d013      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a1d      	ldr	r2, [pc, #116]	@ (80019e0 <HAL_DMA_Abort+0x474>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d00e      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a1b      	ldr	r2, [pc, #108]	@ (80019e4 <HAL_DMA_Abort+0x478>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d009      	beq.n	800198e <HAL_DMA_Abort+0x422>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a1a      	ldr	r2, [pc, #104]	@ (80019e8 <HAL_DMA_Abort+0x47c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d004      	beq.n	800198e <HAL_DMA_Abort+0x422>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a18      	ldr	r2, [pc, #96]	@ (80019ec <HAL_DMA_Abort+0x480>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d101      	bne.n	8001992 <HAL_DMA_Abort+0x426>
 800198e:	2301      	movs	r3, #1
 8001990:	e000      	b.n	8001994 <HAL_DMA_Abort+0x428>
 8001992:	2300      	movs	r3, #0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d02b      	beq.n	80019f0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019a2:	f003 031f 	and.w	r3, r3, #31
 80019a6:	223f      	movs	r2, #63	@ 0x3f
 80019a8:	409a      	lsls	r2, r3
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	e02a      	b.n	8001a06 <HAL_DMA_Abort+0x49a>
 80019b0:	40020010 	.word	0x40020010
 80019b4:	40020028 	.word	0x40020028
 80019b8:	40020040 	.word	0x40020040
 80019bc:	40020058 	.word	0x40020058
 80019c0:	40020070 	.word	0x40020070
 80019c4:	40020088 	.word	0x40020088
 80019c8:	400200a0 	.word	0x400200a0
 80019cc:	400200b8 	.word	0x400200b8
 80019d0:	40020410 	.word	0x40020410
 80019d4:	40020428 	.word	0x40020428
 80019d8:	40020440 	.word	0x40020440
 80019dc:	40020458 	.word	0x40020458
 80019e0:	40020470 	.word	0x40020470
 80019e4:	40020488 	.word	0x40020488
 80019e8:	400204a0 	.word	0x400204a0
 80019ec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019fa:	f003 031f 	and.w	r3, r3, #31
 80019fe:	2201      	movs	r2, #1
 8001a00:	409a      	lsls	r2, r3
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a4f      	ldr	r2, [pc, #316]	@ (8001b48 <HAL_DMA_Abort+0x5dc>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d072      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a4d      	ldr	r2, [pc, #308]	@ (8001b4c <HAL_DMA_Abort+0x5e0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d06d      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a4c      	ldr	r2, [pc, #304]	@ (8001b50 <HAL_DMA_Abort+0x5e4>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d068      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a4a      	ldr	r2, [pc, #296]	@ (8001b54 <HAL_DMA_Abort+0x5e8>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d063      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a49      	ldr	r2, [pc, #292]	@ (8001b58 <HAL_DMA_Abort+0x5ec>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d05e      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a47      	ldr	r2, [pc, #284]	@ (8001b5c <HAL_DMA_Abort+0x5f0>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d059      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a46      	ldr	r2, [pc, #280]	@ (8001b60 <HAL_DMA_Abort+0x5f4>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d054      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a44      	ldr	r2, [pc, #272]	@ (8001b64 <HAL_DMA_Abort+0x5f8>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d04f      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a43      	ldr	r2, [pc, #268]	@ (8001b68 <HAL_DMA_Abort+0x5fc>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d04a      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a41      	ldr	r2, [pc, #260]	@ (8001b6c <HAL_DMA_Abort+0x600>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d045      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a40      	ldr	r2, [pc, #256]	@ (8001b70 <HAL_DMA_Abort+0x604>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d040      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a3e      	ldr	r2, [pc, #248]	@ (8001b74 <HAL_DMA_Abort+0x608>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d03b      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a3d      	ldr	r2, [pc, #244]	@ (8001b78 <HAL_DMA_Abort+0x60c>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d036      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a3b      	ldr	r2, [pc, #236]	@ (8001b7c <HAL_DMA_Abort+0x610>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d031      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a3a      	ldr	r2, [pc, #232]	@ (8001b80 <HAL_DMA_Abort+0x614>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d02c      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a38      	ldr	r2, [pc, #224]	@ (8001b84 <HAL_DMA_Abort+0x618>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d027      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a37      	ldr	r2, [pc, #220]	@ (8001b88 <HAL_DMA_Abort+0x61c>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d022      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a35      	ldr	r2, [pc, #212]	@ (8001b8c <HAL_DMA_Abort+0x620>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d01d      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a34      	ldr	r2, [pc, #208]	@ (8001b90 <HAL_DMA_Abort+0x624>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d018      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a32      	ldr	r2, [pc, #200]	@ (8001b94 <HAL_DMA_Abort+0x628>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d013      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a31      	ldr	r2, [pc, #196]	@ (8001b98 <HAL_DMA_Abort+0x62c>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d00e      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a2f      	ldr	r2, [pc, #188]	@ (8001b9c <HAL_DMA_Abort+0x630>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d009      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a2e      	ldr	r2, [pc, #184]	@ (8001ba0 <HAL_DMA_Abort+0x634>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d004      	beq.n	8001af6 <HAL_DMA_Abort+0x58a>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a2c      	ldr	r2, [pc, #176]	@ (8001ba4 <HAL_DMA_Abort+0x638>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d101      	bne.n	8001afa <HAL_DMA_Abort+0x58e>
 8001af6:	2301      	movs	r3, #1
 8001af8:	e000      	b.n	8001afc <HAL_DMA_Abort+0x590>
 8001afa:	2300      	movs	r3, #0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d015      	beq.n	8001b2c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b08:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d00c      	beq.n	8001b2c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b20:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001b2a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40020010 	.word	0x40020010
 8001b4c:	40020028 	.word	0x40020028
 8001b50:	40020040 	.word	0x40020040
 8001b54:	40020058 	.word	0x40020058
 8001b58:	40020070 	.word	0x40020070
 8001b5c:	40020088 	.word	0x40020088
 8001b60:	400200a0 	.word	0x400200a0
 8001b64:	400200b8 	.word	0x400200b8
 8001b68:	40020410 	.word	0x40020410
 8001b6c:	40020428 	.word	0x40020428
 8001b70:	40020440 	.word	0x40020440
 8001b74:	40020458 	.word	0x40020458
 8001b78:	40020470 	.word	0x40020470
 8001b7c:	40020488 	.word	0x40020488
 8001b80:	400204a0 	.word	0x400204a0
 8001b84:	400204b8 	.word	0x400204b8
 8001b88:	58025408 	.word	0x58025408
 8001b8c:	5802541c 	.word	0x5802541c
 8001b90:	58025430 	.word	0x58025430
 8001b94:	58025444 	.word	0x58025444
 8001b98:	58025458 	.word	0x58025458
 8001b9c:	5802546c 	.word	0x5802546c
 8001ba0:	58025480 	.word	0x58025480
 8001ba4:	58025494 	.word	0x58025494

08001ba8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e237      	b.n	800202a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d004      	beq.n	8001bd0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2280      	movs	r2, #128	@ 0x80
 8001bca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e22c      	b.n	800202a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a5c      	ldr	r2, [pc, #368]	@ (8001d48 <HAL_DMA_Abort_IT+0x1a0>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d04a      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a5b      	ldr	r2, [pc, #364]	@ (8001d4c <HAL_DMA_Abort_IT+0x1a4>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d045      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a59      	ldr	r2, [pc, #356]	@ (8001d50 <HAL_DMA_Abort_IT+0x1a8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d040      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a58      	ldr	r2, [pc, #352]	@ (8001d54 <HAL_DMA_Abort_IT+0x1ac>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d03b      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a56      	ldr	r2, [pc, #344]	@ (8001d58 <HAL_DMA_Abort_IT+0x1b0>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d036      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a55      	ldr	r2, [pc, #340]	@ (8001d5c <HAL_DMA_Abort_IT+0x1b4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d031      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a53      	ldr	r2, [pc, #332]	@ (8001d60 <HAL_DMA_Abort_IT+0x1b8>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d02c      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a52      	ldr	r2, [pc, #328]	@ (8001d64 <HAL_DMA_Abort_IT+0x1bc>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d027      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a50      	ldr	r2, [pc, #320]	@ (8001d68 <HAL_DMA_Abort_IT+0x1c0>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d022      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a4f      	ldr	r2, [pc, #316]	@ (8001d6c <HAL_DMA_Abort_IT+0x1c4>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d01d      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a4d      	ldr	r2, [pc, #308]	@ (8001d70 <HAL_DMA_Abort_IT+0x1c8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d018      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a4c      	ldr	r2, [pc, #304]	@ (8001d74 <HAL_DMA_Abort_IT+0x1cc>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d013      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a4a      	ldr	r2, [pc, #296]	@ (8001d78 <HAL_DMA_Abort_IT+0x1d0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d00e      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a49      	ldr	r2, [pc, #292]	@ (8001d7c <HAL_DMA_Abort_IT+0x1d4>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d009      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a47      	ldr	r2, [pc, #284]	@ (8001d80 <HAL_DMA_Abort_IT+0x1d8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d004      	beq.n	8001c70 <HAL_DMA_Abort_IT+0xc8>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a46      	ldr	r2, [pc, #280]	@ (8001d84 <HAL_DMA_Abort_IT+0x1dc>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d101      	bne.n	8001c74 <HAL_DMA_Abort_IT+0xcc>
 8001c70:	2301      	movs	r3, #1
 8001c72:	e000      	b.n	8001c76 <HAL_DMA_Abort_IT+0xce>
 8001c74:	2300      	movs	r3, #0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 8086 	beq.w	8001d88 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2204      	movs	r2, #4
 8001c80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a2f      	ldr	r2, [pc, #188]	@ (8001d48 <HAL_DMA_Abort_IT+0x1a0>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d04a      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a2e      	ldr	r2, [pc, #184]	@ (8001d4c <HAL_DMA_Abort_IT+0x1a4>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d045      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a2c      	ldr	r2, [pc, #176]	@ (8001d50 <HAL_DMA_Abort_IT+0x1a8>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d040      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a2b      	ldr	r2, [pc, #172]	@ (8001d54 <HAL_DMA_Abort_IT+0x1ac>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d03b      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a29      	ldr	r2, [pc, #164]	@ (8001d58 <HAL_DMA_Abort_IT+0x1b0>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d036      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a28      	ldr	r2, [pc, #160]	@ (8001d5c <HAL_DMA_Abort_IT+0x1b4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d031      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a26      	ldr	r2, [pc, #152]	@ (8001d60 <HAL_DMA_Abort_IT+0x1b8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d02c      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a25      	ldr	r2, [pc, #148]	@ (8001d64 <HAL_DMA_Abort_IT+0x1bc>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d027      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a23      	ldr	r2, [pc, #140]	@ (8001d68 <HAL_DMA_Abort_IT+0x1c0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d022      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a22      	ldr	r2, [pc, #136]	@ (8001d6c <HAL_DMA_Abort_IT+0x1c4>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d01d      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a20      	ldr	r2, [pc, #128]	@ (8001d70 <HAL_DMA_Abort_IT+0x1c8>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d018      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d74 <HAL_DMA_Abort_IT+0x1cc>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d013      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a1d      	ldr	r2, [pc, #116]	@ (8001d78 <HAL_DMA_Abort_IT+0x1d0>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00e      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8001d7c <HAL_DMA_Abort_IT+0x1d4>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d009      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a1a      	ldr	r2, [pc, #104]	@ (8001d80 <HAL_DMA_Abort_IT+0x1d8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d004      	beq.n	8001d24 <HAL_DMA_Abort_IT+0x17c>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a19      	ldr	r2, [pc, #100]	@ (8001d84 <HAL_DMA_Abort_IT+0x1dc>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d108      	bne.n	8001d36 <HAL_DMA_Abort_IT+0x18e>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 0201 	bic.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	e178      	b.n	8002028 <HAL_DMA_Abort_IT+0x480>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f022 0201 	bic.w	r2, r2, #1
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	e16f      	b.n	8002028 <HAL_DMA_Abort_IT+0x480>
 8001d48:	40020010 	.word	0x40020010
 8001d4c:	40020028 	.word	0x40020028
 8001d50:	40020040 	.word	0x40020040
 8001d54:	40020058 	.word	0x40020058
 8001d58:	40020070 	.word	0x40020070
 8001d5c:	40020088 	.word	0x40020088
 8001d60:	400200a0 	.word	0x400200a0
 8001d64:	400200b8 	.word	0x400200b8
 8001d68:	40020410 	.word	0x40020410
 8001d6c:	40020428 	.word	0x40020428
 8001d70:	40020440 	.word	0x40020440
 8001d74:	40020458 	.word	0x40020458
 8001d78:	40020470 	.word	0x40020470
 8001d7c:	40020488 	.word	0x40020488
 8001d80:	400204a0 	.word	0x400204a0
 8001d84:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f022 020e 	bic.w	r2, r2, #14
 8001d96:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a6c      	ldr	r2, [pc, #432]	@ (8001f50 <HAL_DMA_Abort_IT+0x3a8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d04a      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a6b      	ldr	r2, [pc, #428]	@ (8001f54 <HAL_DMA_Abort_IT+0x3ac>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d045      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a69      	ldr	r2, [pc, #420]	@ (8001f58 <HAL_DMA_Abort_IT+0x3b0>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d040      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a68      	ldr	r2, [pc, #416]	@ (8001f5c <HAL_DMA_Abort_IT+0x3b4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d03b      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a66      	ldr	r2, [pc, #408]	@ (8001f60 <HAL_DMA_Abort_IT+0x3b8>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d036      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a65      	ldr	r2, [pc, #404]	@ (8001f64 <HAL_DMA_Abort_IT+0x3bc>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d031      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a63      	ldr	r2, [pc, #396]	@ (8001f68 <HAL_DMA_Abort_IT+0x3c0>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d02c      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a62      	ldr	r2, [pc, #392]	@ (8001f6c <HAL_DMA_Abort_IT+0x3c4>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d027      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a60      	ldr	r2, [pc, #384]	@ (8001f70 <HAL_DMA_Abort_IT+0x3c8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d022      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a5f      	ldr	r2, [pc, #380]	@ (8001f74 <HAL_DMA_Abort_IT+0x3cc>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d01d      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a5d      	ldr	r2, [pc, #372]	@ (8001f78 <HAL_DMA_Abort_IT+0x3d0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d018      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a5c      	ldr	r2, [pc, #368]	@ (8001f7c <HAL_DMA_Abort_IT+0x3d4>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d013      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a5a      	ldr	r2, [pc, #360]	@ (8001f80 <HAL_DMA_Abort_IT+0x3d8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d00e      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a59      	ldr	r2, [pc, #356]	@ (8001f84 <HAL_DMA_Abort_IT+0x3dc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d009      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a57      	ldr	r2, [pc, #348]	@ (8001f88 <HAL_DMA_Abort_IT+0x3e0>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d004      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x290>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a56      	ldr	r2, [pc, #344]	@ (8001f8c <HAL_DMA_Abort_IT+0x3e4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d108      	bne.n	8001e4a <HAL_DMA_Abort_IT+0x2a2>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0201 	bic.w	r2, r2, #1
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	e007      	b.n	8001e5a <HAL_DMA_Abort_IT+0x2b2>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 0201 	bic.w	r2, r2, #1
 8001e58:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a3c      	ldr	r2, [pc, #240]	@ (8001f50 <HAL_DMA_Abort_IT+0x3a8>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d072      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a3a      	ldr	r2, [pc, #232]	@ (8001f54 <HAL_DMA_Abort_IT+0x3ac>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d06d      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a39      	ldr	r2, [pc, #228]	@ (8001f58 <HAL_DMA_Abort_IT+0x3b0>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d068      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a37      	ldr	r2, [pc, #220]	@ (8001f5c <HAL_DMA_Abort_IT+0x3b4>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d063      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a36      	ldr	r2, [pc, #216]	@ (8001f60 <HAL_DMA_Abort_IT+0x3b8>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d05e      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a34      	ldr	r2, [pc, #208]	@ (8001f64 <HAL_DMA_Abort_IT+0x3bc>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d059      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a33      	ldr	r2, [pc, #204]	@ (8001f68 <HAL_DMA_Abort_IT+0x3c0>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d054      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a31      	ldr	r2, [pc, #196]	@ (8001f6c <HAL_DMA_Abort_IT+0x3c4>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d04f      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a30      	ldr	r2, [pc, #192]	@ (8001f70 <HAL_DMA_Abort_IT+0x3c8>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d04a      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a2e      	ldr	r2, [pc, #184]	@ (8001f74 <HAL_DMA_Abort_IT+0x3cc>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d045      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a2d      	ldr	r2, [pc, #180]	@ (8001f78 <HAL_DMA_Abort_IT+0x3d0>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d040      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a2b      	ldr	r2, [pc, #172]	@ (8001f7c <HAL_DMA_Abort_IT+0x3d4>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d03b      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a2a      	ldr	r2, [pc, #168]	@ (8001f80 <HAL_DMA_Abort_IT+0x3d8>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d036      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a28      	ldr	r2, [pc, #160]	@ (8001f84 <HAL_DMA_Abort_IT+0x3dc>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d031      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a27      	ldr	r2, [pc, #156]	@ (8001f88 <HAL_DMA_Abort_IT+0x3e0>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d02c      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a25      	ldr	r2, [pc, #148]	@ (8001f8c <HAL_DMA_Abort_IT+0x3e4>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d027      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a24      	ldr	r2, [pc, #144]	@ (8001f90 <HAL_DMA_Abort_IT+0x3e8>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d022      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a22      	ldr	r2, [pc, #136]	@ (8001f94 <HAL_DMA_Abort_IT+0x3ec>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d01d      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a21      	ldr	r2, [pc, #132]	@ (8001f98 <HAL_DMA_Abort_IT+0x3f0>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d018      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a1f      	ldr	r2, [pc, #124]	@ (8001f9c <HAL_DMA_Abort_IT+0x3f4>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d013      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a1e      	ldr	r2, [pc, #120]	@ (8001fa0 <HAL_DMA_Abort_IT+0x3f8>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d00e      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa4 <HAL_DMA_Abort_IT+0x3fc>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d009      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa8 <HAL_DMA_Abort_IT+0x400>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d004      	beq.n	8001f4a <HAL_DMA_Abort_IT+0x3a2>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a19      	ldr	r2, [pc, #100]	@ (8001fac <HAL_DMA_Abort_IT+0x404>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d132      	bne.n	8001fb0 <HAL_DMA_Abort_IT+0x408>
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e031      	b.n	8001fb2 <HAL_DMA_Abort_IT+0x40a>
 8001f4e:	bf00      	nop
 8001f50:	40020010 	.word	0x40020010
 8001f54:	40020028 	.word	0x40020028
 8001f58:	40020040 	.word	0x40020040
 8001f5c:	40020058 	.word	0x40020058
 8001f60:	40020070 	.word	0x40020070
 8001f64:	40020088 	.word	0x40020088
 8001f68:	400200a0 	.word	0x400200a0
 8001f6c:	400200b8 	.word	0x400200b8
 8001f70:	40020410 	.word	0x40020410
 8001f74:	40020428 	.word	0x40020428
 8001f78:	40020440 	.word	0x40020440
 8001f7c:	40020458 	.word	0x40020458
 8001f80:	40020470 	.word	0x40020470
 8001f84:	40020488 	.word	0x40020488
 8001f88:	400204a0 	.word	0x400204a0
 8001f8c:	400204b8 	.word	0x400204b8
 8001f90:	58025408 	.word	0x58025408
 8001f94:	5802541c 	.word	0x5802541c
 8001f98:	58025430 	.word	0x58025430
 8001f9c:	58025444 	.word	0x58025444
 8001fa0:	58025458 	.word	0x58025458
 8001fa4:	5802546c 	.word	0x5802546c
 8001fa8:	58025480 	.word	0x58025480
 8001fac:	58025494 	.word	0x58025494
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d028      	beq.n	8002008 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fc4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fca:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd0:	f003 031f 	and.w	r3, r3, #31
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	409a      	lsls	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001fe4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00c      	beq.n	8002008 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ff8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ffc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002006:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800201c:	2b00      	cmp	r3, #0
 800201e:	d003      	beq.n	8002028 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop

08002034 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002034:	b480      	push	{r7}
 8002036:	b089      	sub	sp, #36	@ 0x24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800203e:	2300      	movs	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002042:	4b89      	ldr	r3, [pc, #548]	@ (8002268 <HAL_GPIO_Init+0x234>)
 8002044:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002046:	e194      	b.n	8002372 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	2101      	movs	r1, #1
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	fa01 f303 	lsl.w	r3, r1, r3
 8002054:	4013      	ands	r3, r2
 8002056:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 8186 	beq.w	800236c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	2b01      	cmp	r3, #1
 800206a:	d005      	beq.n	8002078 <HAL_GPIO_Init+0x44>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0303 	and.w	r3, r3, #3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d130      	bne.n	80020da <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	2203      	movs	r2, #3
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ae:	2201      	movs	r2, #1
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43db      	mvns	r3, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4013      	ands	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	091b      	lsrs	r3, r3, #4
 80020c4:	f003 0201 	and.w	r2, r3, #1
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	fa02 f303 	lsl.w	r3, r2, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d017      	beq.n	8002116 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	2203      	movs	r2, #3
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4013      	ands	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d123      	bne.n	800216a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	08da      	lsrs	r2, r3, #3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	3208      	adds	r2, #8
 800212a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800212e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	220f      	movs	r2, #15
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	43db      	mvns	r3, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4013      	ands	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	691a      	ldr	r2, [r3, #16]
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	f003 0307 	and.w	r3, r3, #7
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	08da      	lsrs	r2, r3, #3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3208      	adds	r2, #8
 8002164:	69b9      	ldr	r1, [r7, #24]
 8002166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	2203      	movs	r2, #3
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43db      	mvns	r3, r3
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4013      	ands	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f003 0203 	and.w	r2, r3, #3
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4313      	orrs	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 80e0 	beq.w	800236c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ac:	4b2f      	ldr	r3, [pc, #188]	@ (800226c <HAL_GPIO_Init+0x238>)
 80021ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80021b2:	4a2e      	ldr	r2, [pc, #184]	@ (800226c <HAL_GPIO_Init+0x238>)
 80021b4:	f043 0302 	orr.w	r3, r3, #2
 80021b8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80021bc:	4b2b      	ldr	r3, [pc, #172]	@ (800226c <HAL_GPIO_Init+0x238>)
 80021be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021ca:	4a29      	ldr	r2, [pc, #164]	@ (8002270 <HAL_GPIO_Init+0x23c>)
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	089b      	lsrs	r3, r3, #2
 80021d0:	3302      	adds	r3, #2
 80021d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	f003 0303 	and.w	r3, r3, #3
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	220f      	movs	r2, #15
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a20      	ldr	r2, [pc, #128]	@ (8002274 <HAL_GPIO_Init+0x240>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d052      	beq.n	800229c <HAL_GPIO_Init+0x268>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002278 <HAL_GPIO_Init+0x244>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d031      	beq.n	8002262 <HAL_GPIO_Init+0x22e>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a1e      	ldr	r2, [pc, #120]	@ (800227c <HAL_GPIO_Init+0x248>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d02b      	beq.n	800225e <HAL_GPIO_Init+0x22a>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a1d      	ldr	r2, [pc, #116]	@ (8002280 <HAL_GPIO_Init+0x24c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d025      	beq.n	800225a <HAL_GPIO_Init+0x226>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a1c      	ldr	r2, [pc, #112]	@ (8002284 <HAL_GPIO_Init+0x250>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d01f      	beq.n	8002256 <HAL_GPIO_Init+0x222>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a1b      	ldr	r2, [pc, #108]	@ (8002288 <HAL_GPIO_Init+0x254>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d019      	beq.n	8002252 <HAL_GPIO_Init+0x21e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a1a      	ldr	r2, [pc, #104]	@ (800228c <HAL_GPIO_Init+0x258>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d013      	beq.n	800224e <HAL_GPIO_Init+0x21a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a19      	ldr	r2, [pc, #100]	@ (8002290 <HAL_GPIO_Init+0x25c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d00d      	beq.n	800224a <HAL_GPIO_Init+0x216>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a18      	ldr	r2, [pc, #96]	@ (8002294 <HAL_GPIO_Init+0x260>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d007      	beq.n	8002246 <HAL_GPIO_Init+0x212>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a17      	ldr	r2, [pc, #92]	@ (8002298 <HAL_GPIO_Init+0x264>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d101      	bne.n	8002242 <HAL_GPIO_Init+0x20e>
 800223e:	2309      	movs	r3, #9
 8002240:	e02d      	b.n	800229e <HAL_GPIO_Init+0x26a>
 8002242:	230a      	movs	r3, #10
 8002244:	e02b      	b.n	800229e <HAL_GPIO_Init+0x26a>
 8002246:	2308      	movs	r3, #8
 8002248:	e029      	b.n	800229e <HAL_GPIO_Init+0x26a>
 800224a:	2307      	movs	r3, #7
 800224c:	e027      	b.n	800229e <HAL_GPIO_Init+0x26a>
 800224e:	2306      	movs	r3, #6
 8002250:	e025      	b.n	800229e <HAL_GPIO_Init+0x26a>
 8002252:	2305      	movs	r3, #5
 8002254:	e023      	b.n	800229e <HAL_GPIO_Init+0x26a>
 8002256:	2304      	movs	r3, #4
 8002258:	e021      	b.n	800229e <HAL_GPIO_Init+0x26a>
 800225a:	2303      	movs	r3, #3
 800225c:	e01f      	b.n	800229e <HAL_GPIO_Init+0x26a>
 800225e:	2302      	movs	r3, #2
 8002260:	e01d      	b.n	800229e <HAL_GPIO_Init+0x26a>
 8002262:	2301      	movs	r3, #1
 8002264:	e01b      	b.n	800229e <HAL_GPIO_Init+0x26a>
 8002266:	bf00      	nop
 8002268:	58000080 	.word	0x58000080
 800226c:	58024400 	.word	0x58024400
 8002270:	58000400 	.word	0x58000400
 8002274:	58020000 	.word	0x58020000
 8002278:	58020400 	.word	0x58020400
 800227c:	58020800 	.word	0x58020800
 8002280:	58020c00 	.word	0x58020c00
 8002284:	58021000 	.word	0x58021000
 8002288:	58021400 	.word	0x58021400
 800228c:	58021800 	.word	0x58021800
 8002290:	58021c00 	.word	0x58021c00
 8002294:	58022000 	.word	0x58022000
 8002298:	58022400 	.word	0x58022400
 800229c:	2300      	movs	r3, #0
 800229e:	69fa      	ldr	r2, [r7, #28]
 80022a0:	f002 0203 	and.w	r2, r2, #3
 80022a4:	0092      	lsls	r2, r2, #2
 80022a6:	4093      	lsls	r3, r2
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022ae:	4938      	ldr	r1, [pc, #224]	@ (8002390 <HAL_GPIO_Init+0x35c>)
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	089b      	lsrs	r3, r3, #2
 80022b4:	3302      	adds	r3, #2
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80022e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80022ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	43db      	mvns	r3, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4013      	ands	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d003      	beq.n	8002310 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	4313      	orrs	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002310:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	43db      	mvns	r3, r3
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	4013      	ands	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	3301      	adds	r3, #1
 8002370:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	fa22 f303 	lsr.w	r3, r2, r3
 800237c:	2b00      	cmp	r3, #0
 800237e:	f47f ae63 	bne.w	8002048 <HAL_GPIO_Init+0x14>
  }
}
 8002382:	bf00      	nop
 8002384:	bf00      	nop
 8002386:	3724      	adds	r7, #36	@ 0x24
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	58000400 	.word	0x58000400

08002394 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800239c:	4b29      	ldr	r3, [pc, #164]	@ (8002444 <HAL_PWREx_ConfigSupply+0xb0>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	2b06      	cmp	r3, #6
 80023a6:	d00a      	beq.n	80023be <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80023a8:	4b26      	ldr	r3, [pc, #152]	@ (8002444 <HAL_PWREx_ConfigSupply+0xb0>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d001      	beq.n	80023ba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e040      	b.n	800243c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80023ba:	2300      	movs	r3, #0
 80023bc:	e03e      	b.n	800243c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80023be:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <HAL_PWREx_ConfigSupply+0xb0>)
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80023c6:	491f      	ldr	r1, [pc, #124]	@ (8002444 <HAL_PWREx_ConfigSupply+0xb0>)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80023ce:	f7fe ff2d 	bl	800122c <HAL_GetTick>
 80023d2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80023d4:	e009      	b.n	80023ea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80023d6:	f7fe ff29 	bl	800122c <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023e4:	d901      	bls.n	80023ea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e028      	b.n	800243c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80023ea:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <HAL_PWREx_ConfigSupply+0xb0>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023f6:	d1ee      	bne.n	80023d6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b1e      	cmp	r3, #30
 80023fc:	d008      	beq.n	8002410 <HAL_PWREx_ConfigSupply+0x7c>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b2e      	cmp	r3, #46	@ 0x2e
 8002402:	d005      	beq.n	8002410 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2b1d      	cmp	r3, #29
 8002408:	d002      	beq.n	8002410 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b2d      	cmp	r3, #45	@ 0x2d
 800240e:	d114      	bne.n	800243a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002410:	f7fe ff0c 	bl	800122c <HAL_GetTick>
 8002414:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002416:	e009      	b.n	800242c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002418:	f7fe ff08 	bl	800122c <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002426:	d901      	bls.n	800242c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e007      	b.n	800243c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800242c:	4b05      	ldr	r3, [pc, #20]	@ (8002444 <HAL_PWREx_ConfigSupply+0xb0>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002438:	d1ee      	bne.n	8002418 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	58024800 	.word	0x58024800

08002448 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08c      	sub	sp, #48	@ 0x30
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d102      	bne.n	800245c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	f000 bc48 	b.w	8002cec <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 8088 	beq.w	800257a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800246a:	4b99      	ldr	r3, [pc, #612]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002472:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002474:	4b96      	ldr	r3, [pc, #600]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002478:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800247a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800247c:	2b10      	cmp	r3, #16
 800247e:	d007      	beq.n	8002490 <HAL_RCC_OscConfig+0x48>
 8002480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002482:	2b18      	cmp	r3, #24
 8002484:	d111      	bne.n	80024aa <HAL_RCC_OscConfig+0x62>
 8002486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d10c      	bne.n	80024aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002490:	4b8f      	ldr	r3, [pc, #572]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d06d      	beq.n	8002578 <HAL_RCC_OscConfig+0x130>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d169      	bne.n	8002578 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	f000 bc21 	b.w	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024b2:	d106      	bne.n	80024c2 <HAL_RCC_OscConfig+0x7a>
 80024b4:	4b86      	ldr	r3, [pc, #536]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a85      	ldr	r2, [pc, #532]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	e02e      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10c      	bne.n	80024e4 <HAL_RCC_OscConfig+0x9c>
 80024ca:	4b81      	ldr	r3, [pc, #516]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a80      	ldr	r2, [pc, #512]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	4b7e      	ldr	r3, [pc, #504]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a7d      	ldr	r2, [pc, #500]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	e01d      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024ec:	d10c      	bne.n	8002508 <HAL_RCC_OscConfig+0xc0>
 80024ee:	4b78      	ldr	r3, [pc, #480]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a77      	ldr	r2, [pc, #476]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b75      	ldr	r3, [pc, #468]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a74      	ldr	r2, [pc, #464]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	e00b      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 8002508:	4b71      	ldr	r3, [pc, #452]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a70      	ldr	r2, [pc, #448]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800250e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b6e      	ldr	r3, [pc, #440]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a6d      	ldr	r2, [pc, #436]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800251a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800251e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d013      	beq.n	8002550 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7fe fe80 	bl	800122c <HAL_GetTick>
 800252c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7fe fe7c 	bl	800122c <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	@ 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e3d4      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002542:	4b63      	ldr	r3, [pc, #396]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0xe8>
 800254e:	e014      	b.n	800257a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fe6c 	bl	800122c <HAL_GetTick>
 8002554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe fe68 	bl	800122c <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e3c0      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800256a:	4b59      	ldr	r3, [pc, #356]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x110>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 80ca 	beq.w	800271c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002588:	4b51      	ldr	r3, [pc, #324]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002590:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002592:	4b4f      	ldr	r3, [pc, #316]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002596:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002598:	6a3b      	ldr	r3, [r7, #32]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d007      	beq.n	80025ae <HAL_RCC_OscConfig+0x166>
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	2b18      	cmp	r3, #24
 80025a2:	d156      	bne.n	8002652 <HAL_RCC_OscConfig+0x20a>
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d151      	bne.n	8002652 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025ae:	4b48      	ldr	r3, [pc, #288]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <HAL_RCC_OscConfig+0x17e>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e392      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025c6:	4b42      	ldr	r3, [pc, #264]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 0219 	bic.w	r2, r3, #25
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	493f      	ldr	r1, [pc, #252]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d8:	f7fe fe28 	bl	800122c <HAL_GetTick>
 80025dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e0:	f7fe fe24 	bl	800122c <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e37c      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025f2:	4b37      	ldr	r3, [pc, #220]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0f0      	beq.n	80025e0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fe:	f7fe fe21 	bl	8001244 <HAL_GetREVID>
 8002602:	4603      	mov	r3, r0
 8002604:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002608:	4293      	cmp	r3, r2
 800260a:	d817      	bhi.n	800263c <HAL_RCC_OscConfig+0x1f4>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	2b40      	cmp	r3, #64	@ 0x40
 8002612:	d108      	bne.n	8002626 <HAL_RCC_OscConfig+0x1de>
 8002614:	4b2e      	ldr	r3, [pc, #184]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800261c:	4a2c      	ldr	r2, [pc, #176]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800261e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002622:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002624:	e07a      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002626:	4b2a      	ldr	r3, [pc, #168]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	031b      	lsls	r3, r3, #12
 8002634:	4926      	ldr	r1, [pc, #152]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002636:	4313      	orrs	r3, r2
 8002638:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800263a:	e06f      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263c:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	061b      	lsls	r3, r3, #24
 800264a:	4921      	ldr	r1, [pc, #132]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800264c:	4313      	orrs	r3, r2
 800264e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002650:	e064      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d047      	beq.n	80026ea <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800265a:	4b1d      	ldr	r3, [pc, #116]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 0219 	bic.w	r2, r3, #25
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	491a      	ldr	r1, [pc, #104]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002668:	4313      	orrs	r3, r2
 800266a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7fe fdde 	bl	800122c <HAL_GetTick>
 8002670:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002674:	f7fe fdda 	bl	800122c <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e332      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002686:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	2b00      	cmp	r3, #0
 8002690:	d0f0      	beq.n	8002674 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002692:	f7fe fdd7 	bl	8001244 <HAL_GetREVID>
 8002696:	4603      	mov	r3, r0
 8002698:	f241 0203 	movw	r2, #4099	@ 0x1003
 800269c:	4293      	cmp	r3, r2
 800269e:	d819      	bhi.n	80026d4 <HAL_RCC_OscConfig+0x28c>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	2b40      	cmp	r3, #64	@ 0x40
 80026a6:	d108      	bne.n	80026ba <HAL_RCC_OscConfig+0x272>
 80026a8:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026b0:	4a07      	ldr	r2, [pc, #28]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b6:	6053      	str	r3, [r2, #4]
 80026b8:	e030      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	031b      	lsls	r3, r3, #12
 80026c8:	4901      	ldr	r1, [pc, #4]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	604b      	str	r3, [r1, #4]
 80026ce:	e025      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
 80026d0:	58024400 	.word	0x58024400
 80026d4:	4b9a      	ldr	r3, [pc, #616]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	061b      	lsls	r3, r3, #24
 80026e2:	4997      	ldr	r1, [pc, #604]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	604b      	str	r3, [r1, #4]
 80026e8:	e018      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ea:	4b95      	ldr	r3, [pc, #596]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a94      	ldr	r2, [pc, #592]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026f0:	f023 0301 	bic.w	r3, r3, #1
 80026f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f6:	f7fe fd99 	bl	800122c <HAL_GetTick>
 80026fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026fe:	f7fe fd95 	bl	800122c <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e2ed      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002710:	4b8b      	ldr	r3, [pc, #556]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1f0      	bne.n	80026fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80a9 	beq.w	800287c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800272a:	4b85      	ldr	r3, [pc, #532]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002732:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002734:	4b82      	ldr	r3, [pc, #520]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002738:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	2b08      	cmp	r3, #8
 800273e:	d007      	beq.n	8002750 <HAL_RCC_OscConfig+0x308>
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	2b18      	cmp	r3, #24
 8002744:	d13a      	bne.n	80027bc <HAL_RCC_OscConfig+0x374>
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f003 0303 	and.w	r3, r3, #3
 800274c:	2b01      	cmp	r3, #1
 800274e:	d135      	bne.n	80027bc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002750:	4b7b      	ldr	r3, [pc, #492]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002758:	2b00      	cmp	r3, #0
 800275a:	d005      	beq.n	8002768 <HAL_RCC_OscConfig+0x320>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	69db      	ldr	r3, [r3, #28]
 8002760:	2b80      	cmp	r3, #128	@ 0x80
 8002762:	d001      	beq.n	8002768 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e2c1      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002768:	f7fe fd6c 	bl	8001244 <HAL_GetREVID>
 800276c:	4603      	mov	r3, r0
 800276e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002772:	4293      	cmp	r3, r2
 8002774:	d817      	bhi.n	80027a6 <HAL_RCC_OscConfig+0x35e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	2b20      	cmp	r3, #32
 800277c:	d108      	bne.n	8002790 <HAL_RCC_OscConfig+0x348>
 800277e:	4b70      	ldr	r3, [pc, #448]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002786:	4a6e      	ldr	r2, [pc, #440]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002788:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800278c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800278e:	e075      	b.n	800287c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002790:	4b6b      	ldr	r3, [pc, #428]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	069b      	lsls	r3, r3, #26
 800279e:	4968      	ldr	r1, [pc, #416]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027a4:	e06a      	b.n	800287c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027a6:	4b66      	ldr	r3, [pc, #408]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	061b      	lsls	r3, r3, #24
 80027b4:	4962      	ldr	r1, [pc, #392]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027ba:	e05f      	b.n	800287c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d042      	beq.n	800284a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80027c4:	4b5e      	ldr	r3, [pc, #376]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a5d      	ldr	r2, [pc, #372]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7fe fd2c 	bl	800122c <HAL_GetTick>
 80027d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80027d8:	f7fe fd28 	bl	800122c <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e280      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027ea:	4b55      	ldr	r3, [pc, #340]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027f6:	f7fe fd25 	bl	8001244 <HAL_GetREVID>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002800:	4293      	cmp	r3, r2
 8002802:	d817      	bhi.n	8002834 <HAL_RCC_OscConfig+0x3ec>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	2b20      	cmp	r3, #32
 800280a:	d108      	bne.n	800281e <HAL_RCC_OscConfig+0x3d6>
 800280c:	4b4c      	ldr	r3, [pc, #304]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002814:	4a4a      	ldr	r2, [pc, #296]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002816:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800281a:	6053      	str	r3, [r2, #4]
 800281c:	e02e      	b.n	800287c <HAL_RCC_OscConfig+0x434>
 800281e:	4b48      	ldr	r3, [pc, #288]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	069b      	lsls	r3, r3, #26
 800282c:	4944      	ldr	r1, [pc, #272]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800282e:	4313      	orrs	r3, r2
 8002830:	604b      	str	r3, [r1, #4]
 8002832:	e023      	b.n	800287c <HAL_RCC_OscConfig+0x434>
 8002834:	4b42      	ldr	r3, [pc, #264]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	061b      	lsls	r3, r3, #24
 8002842:	493f      	ldr	r1, [pc, #252]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002844:	4313      	orrs	r3, r2
 8002846:	60cb      	str	r3, [r1, #12]
 8002848:	e018      	b.n	800287c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800284a:	4b3d      	ldr	r3, [pc, #244]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a3c      	ldr	r2, [pc, #240]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002854:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002856:	f7fe fce9 	bl	800122c <HAL_GetTick>
 800285a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800285c:	e008      	b.n	8002870 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800285e:	f7fe fce5 	bl	800122c <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e23d      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002870:	4b33      	ldr	r3, [pc, #204]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1f0      	bne.n	800285e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b00      	cmp	r3, #0
 8002886:	d036      	beq.n	80028f6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d019      	beq.n	80028c4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002890:	4b2b      	ldr	r3, [pc, #172]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002894:	4a2a      	ldr	r2, [pc, #168]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289c:	f7fe fcc6 	bl	800122c <HAL_GetTick>
 80028a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a4:	f7fe fcc2 	bl	800122c <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e21a      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028b6:	4b22      	ldr	r3, [pc, #136]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x45c>
 80028c2:	e018      	b.n	80028f6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d0:	f7fe fcac 	bl	800122c <HAL_GetTick>
 80028d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d8:	f7fe fca8 	bl	800122c <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e200      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028ea:	4b15      	ldr	r3, [pc, #84]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0320 	and.w	r3, r3, #32
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d039      	beq.n	8002976 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d01c      	beq.n	8002944 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800290a:	4b0d      	ldr	r3, [pc, #52]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a0c      	ldr	r2, [pc, #48]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002910:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002914:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002916:	f7fe fc89 	bl	800122c <HAL_GetTick>
 800291a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800291e:	f7fe fc85 	bl	800122c <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e1dd      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002930:	4b03      	ldr	r3, [pc, #12]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x4d6>
 800293c:	e01b      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
 800293e:	bf00      	nop
 8002940:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002944:	4b9b      	ldr	r3, [pc, #620]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a9a      	ldr	r2, [pc, #616]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 800294a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800294e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002950:	f7fe fc6c 	bl	800122c <HAL_GetTick>
 8002954:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002958:	f7fe fc68 	bl	800122c <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e1c0      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800296a:	4b92      	ldr	r3, [pc, #584]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 8081 	beq.w	8002a86 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002984:	4b8c      	ldr	r3, [pc, #560]	@ (8002bb8 <HAL_RCC_OscConfig+0x770>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a8b      	ldr	r2, [pc, #556]	@ (8002bb8 <HAL_RCC_OscConfig+0x770>)
 800298a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800298e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002990:	f7fe fc4c 	bl	800122c <HAL_GetTick>
 8002994:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002998:	f7fe fc48 	bl	800122c <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b64      	cmp	r3, #100	@ 0x64
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e1a0      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029aa:	4b83      	ldr	r3, [pc, #524]	@ (8002bb8 <HAL_RCC_OscConfig+0x770>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d106      	bne.n	80029cc <HAL_RCC_OscConfig+0x584>
 80029be:	4b7d      	ldr	r3, [pc, #500]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c2:	4a7c      	ldr	r2, [pc, #496]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ca:	e02d      	b.n	8002a28 <HAL_RCC_OscConfig+0x5e0>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10c      	bne.n	80029ee <HAL_RCC_OscConfig+0x5a6>
 80029d4:	4b77      	ldr	r3, [pc, #476]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d8:	4a76      	ldr	r2, [pc, #472]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029da:	f023 0301 	bic.w	r3, r3, #1
 80029de:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e0:	4b74      	ldr	r3, [pc, #464]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e4:	4a73      	ldr	r2, [pc, #460]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029e6:	f023 0304 	bic.w	r3, r3, #4
 80029ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ec:	e01c      	b.n	8002a28 <HAL_RCC_OscConfig+0x5e0>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	2b05      	cmp	r3, #5
 80029f4:	d10c      	bne.n	8002a10 <HAL_RCC_OscConfig+0x5c8>
 80029f6:	4b6f      	ldr	r3, [pc, #444]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029fa:	4a6e      	ldr	r2, [pc, #440]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029fc:	f043 0304 	orr.w	r3, r3, #4
 8002a00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a02:	4b6c      	ldr	r3, [pc, #432]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a06:	4a6b      	ldr	r2, [pc, #428]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a0e:	e00b      	b.n	8002a28 <HAL_RCC_OscConfig+0x5e0>
 8002a10:	4b68      	ldr	r3, [pc, #416]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a14:	4a67      	ldr	r2, [pc, #412]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a16:	f023 0301 	bic.w	r3, r3, #1
 8002a1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a1c:	4b65      	ldr	r3, [pc, #404]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a20:	4a64      	ldr	r2, [pc, #400]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a22:	f023 0304 	bic.w	r3, r3, #4
 8002a26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d015      	beq.n	8002a5c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a30:	f7fe fbfc 	bl	800122c <HAL_GetTick>
 8002a34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a36:	e00a      	b.n	8002a4e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a38:	f7fe fbf8 	bl	800122c <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e14e      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a4e:	4b59      	ldr	r3, [pc, #356]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d0ee      	beq.n	8002a38 <HAL_RCC_OscConfig+0x5f0>
 8002a5a:	e014      	b.n	8002a86 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5c:	f7fe fbe6 	bl	800122c <HAL_GetTick>
 8002a60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a62:	e00a      	b.n	8002a7a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a64:	f7fe fbe2 	bl	800122c <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e138      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a7a:	4b4e      	ldr	r3, [pc, #312]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1ee      	bne.n	8002a64 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 812d 	beq.w	8002cea <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a90:	4b48      	ldr	r3, [pc, #288]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a98:	2b18      	cmp	r3, #24
 8002a9a:	f000 80bd 	beq.w	8002c18 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	f040 809e 	bne.w	8002be4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa8:	4b42      	ldr	r3, [pc, #264]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a41      	ldr	r2, [pc, #260]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab4:	f7fe fbba 	bl	800122c <HAL_GetTick>
 8002ab8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abc:	f7fe fbb6 	bl	800122c <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e10e      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ace:	4b39      	ldr	r3, [pc, #228]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ada:	4b36      	ldr	r3, [pc, #216]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002adc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ade:	4b37      	ldr	r3, [pc, #220]	@ (8002bbc <HAL_RCC_OscConfig+0x774>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002aea:	0112      	lsls	r2, r2, #4
 8002aec:	430a      	orrs	r2, r1
 8002aee:	4931      	ldr	r1, [pc, #196]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	628b      	str	r3, [r1, #40]	@ 0x28
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af8:	3b01      	subs	r3, #1
 8002afa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b02:	3b01      	subs	r3, #1
 8002b04:	025b      	lsls	r3, r3, #9
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	041b      	lsls	r3, r3, #16
 8002b12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	061b      	lsls	r3, r3, #24
 8002b20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002b24:	4923      	ldr	r1, [pc, #140]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002b2a:	4b22      	ldr	r3, [pc, #136]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2e:	4a21      	ldr	r2, [pc, #132]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b30:	f023 0301 	bic.w	r3, r3, #1
 8002b34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b36:	4b1f      	ldr	r3, [pc, #124]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b3a:	4b21      	ldr	r3, [pc, #132]	@ (8002bc0 <HAL_RCC_OscConfig+0x778>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b42:	00d2      	lsls	r2, r2, #3
 8002b44:	491b      	ldr	r1, [pc, #108]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4e:	f023 020c 	bic.w	r2, r3, #12
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	4917      	ldr	r1, [pc, #92]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002b5c:	4b15      	ldr	r3, [pc, #84]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	f023 0202 	bic.w	r2, r3, #2
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b68:	4912      	ldr	r1, [pc, #72]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002b6e:	4b11      	ldr	r3, [pc, #68]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	4a10      	ldr	r2, [pc, #64]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7e:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002b86:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002b92:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b96:	4a07      	ldr	r2, [pc, #28]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b98:	f043 0301 	orr.w	r3, r3, #1
 8002b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b9e:	4b05      	ldr	r3, [pc, #20]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a04      	ldr	r2, [pc, #16]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002ba4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ba8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002baa:	f7fe fb3f 	bl	800122c <HAL_GetTick>
 8002bae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bb0:	e011      	b.n	8002bd6 <HAL_RCC_OscConfig+0x78e>
 8002bb2:	bf00      	nop
 8002bb4:	58024400 	.word	0x58024400
 8002bb8:	58024800 	.word	0x58024800
 8002bbc:	fffffc0c 	.word	0xfffffc0c
 8002bc0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc4:	f7fe fb32 	bl	800122c <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e08a      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bd6:	4b47      	ldr	r3, [pc, #284]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0f0      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x77c>
 8002be2:	e082      	b.n	8002cea <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be4:	4b43      	ldr	r3, [pc, #268]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a42      	ldr	r2, [pc, #264]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002bea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf0:	f7fe fb1c 	bl	800122c <HAL_GetTick>
 8002bf4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf8:	f7fe fb18 	bl	800122c <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e070      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x7b0>
 8002c16:	e068      	b.n	8002cea <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002c18:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002c1e:	4b35      	ldr	r3, [pc, #212]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c22:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d031      	beq.n	8002c90 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f003 0203 	and.w	r2, r3, #3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d12a      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	091b      	lsrs	r3, r3, #4
 8002c3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d122      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c54:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d11a      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	0a5b      	lsrs	r3, r3, #9
 8002c5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c66:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d111      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	0c1b      	lsrs	r3, r3, #16
 8002c70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c78:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d108      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	0e1b      	lsrs	r3, r3, #24
 8002c82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d001      	beq.n	8002c94 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e02b      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002c94:	4b17      	ldr	r3, [pc, #92]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c98:	08db      	lsrs	r3, r3, #3
 8002c9a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c9e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d01f      	beq.n	8002cea <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002caa:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cae:	4a11      	ldr	r2, [pc, #68]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002cb0:	f023 0301 	bic.w	r3, r3, #1
 8002cb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cb6:	f7fe fab9 	bl	800122c <HAL_GetTick>
 8002cba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002cbc:	bf00      	nop
 8002cbe:	f7fe fab5 	bl	800122c <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d0f9      	beq.n	8002cbe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cca:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002ccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cce:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf8 <HAL_RCC_OscConfig+0x8b0>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cd6:	00d2      	lsls	r2, r2, #3
 8002cd8:	4906      	ldr	r1, [pc, #24]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002cde:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce2:	4a04      	ldr	r2, [pc, #16]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3730      	adds	r7, #48	@ 0x30
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	58024400 	.word	0x58024400
 8002cf8:	ffff0007 	.word	0xffff0007

08002cfc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e19c      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d10:	4b8a      	ldr	r3, [pc, #552]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d910      	bls.n	8002d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b87      	ldr	r3, [pc, #540]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 020f 	bic.w	r2, r3, #15
 8002d26:	4985      	ldr	r1, [pc, #532]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2e:	4b83      	ldr	r3, [pc, #524]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d001      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e184      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d010      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	691a      	ldr	r2, [r3, #16]
 8002d50:	4b7b      	ldr	r3, [pc, #492]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d908      	bls.n	8002d6e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d5c:	4b78      	ldr	r3, [pc, #480]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	4975      	ldr	r1, [pc, #468]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d010      	beq.n	8002d9c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	4b70      	ldr	r3, [pc, #448]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d908      	bls.n	8002d9c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d8a:	4b6d      	ldr	r3, [pc, #436]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	496a      	ldr	r1, [pc, #424]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d010      	beq.n	8002dca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	699a      	ldr	r2, [r3, #24]
 8002dac:	4b64      	ldr	r3, [pc, #400]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d908      	bls.n	8002dca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002db8:	4b61      	ldr	r3, [pc, #388]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	495e      	ldr	r1, [pc, #376]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d010      	beq.n	8002df8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69da      	ldr	r2, [r3, #28]
 8002dda:	4b59      	ldr	r3, [pc, #356]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d908      	bls.n	8002df8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002de6:	4b56      	ldr	r3, [pc, #344]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	4953      	ldr	r1, [pc, #332]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d010      	beq.n	8002e26 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	4b4d      	ldr	r3, [pc, #308]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	f003 030f 	and.w	r3, r3, #15
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d908      	bls.n	8002e26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e14:	4b4a      	ldr	r3, [pc, #296]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	f023 020f 	bic.w	r2, r3, #15
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	4947      	ldr	r1, [pc, #284]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d055      	beq.n	8002ede <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002e32:	4b43      	ldr	r3, [pc, #268]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	4940      	ldr	r1, [pc, #256]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d107      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e4c:	4b3c      	ldr	r3, [pc, #240]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d121      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e0f6      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b03      	cmp	r3, #3
 8002e62:	d107      	bne.n	8002e74 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e64:	4b36      	ldr	r3, [pc, #216]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d115      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e0ea      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d107      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002e7c:	4b30      	ldr	r3, [pc, #192]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d109      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0de      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e8c:	4b2c      	ldr	r3, [pc, #176]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0304 	and.w	r3, r3, #4
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e0d6      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e9c:	4b28      	ldr	r3, [pc, #160]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	f023 0207 	bic.w	r2, r3, #7
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4925      	ldr	r1, [pc, #148]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eae:	f7fe f9bd 	bl	800122c <HAL_GetTick>
 8002eb2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb4:	e00a      	b.n	8002ecc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb6:	f7fe f9b9 	bl	800122c <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e0be      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	00db      	lsls	r3, r3, #3
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d1eb      	bne.n	8002eb6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d010      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	4b14      	ldr	r3, [pc, #80]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d208      	bcs.n	8002f0c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002efa:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	f023 020f 	bic.w	r2, r3, #15
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	490e      	ldr	r1, [pc, #56]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 030f 	and.w	r3, r3, #15
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d214      	bcs.n	8002f44 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1a:	4b08      	ldr	r3, [pc, #32]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f023 020f 	bic.w	r2, r3, #15
 8002f22:	4906      	ldr	r1, [pc, #24]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2a:	4b04      	ldr	r3, [pc, #16]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 030f 	and.w	r3, r3, #15
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d005      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e086      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
 8002f3c:	52002000 	.word	0x52002000
 8002f40:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d010      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691a      	ldr	r2, [r3, #16]
 8002f54:	4b3f      	ldr	r3, [pc, #252]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d208      	bcs.n	8002f72 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f60:	4b3c      	ldr	r3, [pc, #240]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	4939      	ldr	r1, [pc, #228]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d010      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	695a      	ldr	r2, [r3, #20]
 8002f82:	4b34      	ldr	r3, [pc, #208]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d208      	bcs.n	8002fa0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f8e:	4b31      	ldr	r3, [pc, #196]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	492e      	ldr	r1, [pc, #184]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d010      	beq.n	8002fce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	699a      	ldr	r2, [r3, #24]
 8002fb0:	4b28      	ldr	r3, [pc, #160]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d208      	bcs.n	8002fce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002fbc:	4b25      	ldr	r3, [pc, #148]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	4922      	ldr	r1, [pc, #136]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0320 	and.w	r3, r3, #32
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d010      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69da      	ldr	r2, [r3, #28]
 8002fde:	4b1d      	ldr	r3, [pc, #116]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d208      	bcs.n	8002ffc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002fea:	4b1a      	ldr	r3, [pc, #104]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	4917      	ldr	r1, [pc, #92]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ffc:	f000 f834 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	4b14      	ldr	r3, [pc, #80]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	0a1b      	lsrs	r3, r3, #8
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	4912      	ldr	r1, [pc, #72]	@ (8003058 <HAL_RCC_ClockConfig+0x35c>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	f003 031f 	and.w	r3, r3, #31
 8003014:	fa22 f303 	lsr.w	r3, r2, r3
 8003018:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800301a:	4b0e      	ldr	r3, [pc, #56]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	4a0d      	ldr	r2, [pc, #52]	@ (8003058 <HAL_RCC_ClockConfig+0x35c>)
 8003024:	5cd3      	ldrb	r3, [r2, r3]
 8003026:	f003 031f 	and.w	r3, r3, #31
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	fa22 f303 	lsr.w	r3, r2, r3
 8003030:	4a0a      	ldr	r2, [pc, #40]	@ (800305c <HAL_RCC_ClockConfig+0x360>)
 8003032:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003034:	4a0a      	ldr	r2, [pc, #40]	@ (8003060 <HAL_RCC_ClockConfig+0x364>)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800303a:	4b0a      	ldr	r3, [pc, #40]	@ (8003064 <HAL_RCC_ClockConfig+0x368>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f7fe f8aa 	bl	8001198 <HAL_InitTick>
 8003044:	4603      	mov	r3, r0
 8003046:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003048:	7bfb      	ldrb	r3, [r7, #15]
}
 800304a:	4618      	mov	r0, r3
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	58024400 	.word	0x58024400
 8003058:	08009898 	.word	0x08009898
 800305c:	24000004 	.word	0x24000004
 8003060:	24000000 	.word	0x24000000
 8003064:	24000008 	.word	0x24000008

08003068 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003068:	b480      	push	{r7}
 800306a:	b089      	sub	sp, #36	@ 0x24
 800306c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800306e:	4bb3      	ldr	r3, [pc, #716]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003076:	2b18      	cmp	r3, #24
 8003078:	f200 8155 	bhi.w	8003326 <HAL_RCC_GetSysClockFreq+0x2be>
 800307c:	a201      	add	r2, pc, #4	@ (adr r2, 8003084 <HAL_RCC_GetSysClockFreq+0x1c>)
 800307e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003082:	bf00      	nop
 8003084:	080030e9 	.word	0x080030e9
 8003088:	08003327 	.word	0x08003327
 800308c:	08003327 	.word	0x08003327
 8003090:	08003327 	.word	0x08003327
 8003094:	08003327 	.word	0x08003327
 8003098:	08003327 	.word	0x08003327
 800309c:	08003327 	.word	0x08003327
 80030a0:	08003327 	.word	0x08003327
 80030a4:	0800310f 	.word	0x0800310f
 80030a8:	08003327 	.word	0x08003327
 80030ac:	08003327 	.word	0x08003327
 80030b0:	08003327 	.word	0x08003327
 80030b4:	08003327 	.word	0x08003327
 80030b8:	08003327 	.word	0x08003327
 80030bc:	08003327 	.word	0x08003327
 80030c0:	08003327 	.word	0x08003327
 80030c4:	08003115 	.word	0x08003115
 80030c8:	08003327 	.word	0x08003327
 80030cc:	08003327 	.word	0x08003327
 80030d0:	08003327 	.word	0x08003327
 80030d4:	08003327 	.word	0x08003327
 80030d8:	08003327 	.word	0x08003327
 80030dc:	08003327 	.word	0x08003327
 80030e0:	08003327 	.word	0x08003327
 80030e4:	0800311b 	.word	0x0800311b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030e8:	4b94      	ldr	r3, [pc, #592]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0320 	and.w	r3, r3, #32
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d009      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030f4:	4b91      	ldr	r3, [pc, #580]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	08db      	lsrs	r3, r3, #3
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	4a90      	ldr	r2, [pc, #576]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003100:	fa22 f303 	lsr.w	r3, r2, r3
 8003104:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003106:	e111      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003108:	4b8d      	ldr	r3, [pc, #564]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800310a:	61bb      	str	r3, [r7, #24]
      break;
 800310c:	e10e      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800310e:	4b8d      	ldr	r3, [pc, #564]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003110:	61bb      	str	r3, [r7, #24]
      break;
 8003112:	e10b      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003114:	4b8c      	ldr	r3, [pc, #560]	@ (8003348 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003116:	61bb      	str	r3, [r7, #24]
      break;
 8003118:	e108      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800311a:	4b88      	ldr	r3, [pc, #544]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800311c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003124:	4b85      	ldr	r3, [pc, #532]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800312e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003130:	4b82      	ldr	r3, [pc, #520]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800313a:	4b80      	ldr	r3, [pc, #512]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800313c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800313e:	08db      	lsrs	r3, r3, #3
 8003140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	fb02 f303 	mul.w	r3, r2, r3
 800314a:	ee07 3a90 	vmov	s15, r3
 800314e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003152:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80e1 	beq.w	8003320 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2b02      	cmp	r3, #2
 8003162:	f000 8083 	beq.w	800326c <HAL_RCC_GetSysClockFreq+0x204>
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b02      	cmp	r3, #2
 800316a:	f200 80a1 	bhi.w	80032b0 <HAL_RCC_GetSysClockFreq+0x248>
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_RCC_GetSysClockFreq+0x114>
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d056      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0x1c0>
 800317a:	e099      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800317c:	4b6f      	ldr	r3, [pc, #444]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0320 	and.w	r3, r3, #32
 8003184:	2b00      	cmp	r3, #0
 8003186:	d02d      	beq.n	80031e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003188:	4b6c      	ldr	r3, [pc, #432]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	08db      	lsrs	r3, r3, #3
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	4a6b      	ldr	r2, [pc, #428]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003194:	fa22 f303 	lsr.w	r3, r2, r3
 8003198:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	ee07 3a90 	vmov	s15, r3
 80031a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	ee07 3a90 	vmov	s15, r3
 80031aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031b2:	4b62      	ldr	r3, [pc, #392]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ba:	ee07 3a90 	vmov	s15, r3
 80031be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80031c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 80031ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80031e2:	e087      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	ee07 3a90 	vmov	s15, r3
 80031ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003350 <HAL_RCC_GetSysClockFreq+0x2e8>
 80031f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031f6:	4b51      	ldr	r3, [pc, #324]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031fe:	ee07 3a90 	vmov	s15, r3
 8003202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003206:	ed97 6a02 	vldr	s12, [r7, #8]
 800320a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 800320e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800321a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800321e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003222:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003226:	e065      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	ee07 3a90 	vmov	s15, r3
 800322e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003232:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003354 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800323a:	4b40      	ldr	r3, [pc, #256]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003242:	ee07 3a90 	vmov	s15, r3
 8003246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800324a:	ed97 6a02 	vldr	s12, [r7, #8]
 800324e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800325a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800325e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003266:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800326a:	e043      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	ee07 3a90 	vmov	s15, r3
 8003272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003276:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003358 <HAL_RCC_GetSysClockFreq+0x2f0>
 800327a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800327e:	4b2f      	ldr	r3, [pc, #188]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003286:	ee07 3a90 	vmov	s15, r3
 800328a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800328e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003292:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800329a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800329e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032ae:	e021      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	ee07 3a90 	vmov	s15, r3
 80032b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003354 <HAL_RCC_GetSysClockFreq+0x2ec>
 80032be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032c2:	4b1e      	ldr	r3, [pc, #120]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ca:	ee07 3a90 	vmov	s15, r3
 80032ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80032d6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 80032da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032f2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80032f4:	4b11      	ldr	r3, [pc, #68]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f8:	0a5b      	lsrs	r3, r3, #9
 80032fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032fe:	3301      	adds	r3, #1
 8003300:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	ee07 3a90 	vmov	s15, r3
 8003308:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800330c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003314:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003318:	ee17 3a90 	vmov	r3, s15
 800331c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800331e:	e005      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	61bb      	str	r3, [r7, #24]
      break;
 8003324:	e002      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003326:	4b07      	ldr	r3, [pc, #28]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003328:	61bb      	str	r3, [r7, #24]
      break;
 800332a:	bf00      	nop
  }

  return sysclockfreq;
 800332c:	69bb      	ldr	r3, [r7, #24]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3724      	adds	r7, #36	@ 0x24
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	58024400 	.word	0x58024400
 8003340:	03d09000 	.word	0x03d09000
 8003344:	003d0900 	.word	0x003d0900
 8003348:	017d7840 	.word	0x017d7840
 800334c:	46000000 	.word	0x46000000
 8003350:	4c742400 	.word	0x4c742400
 8003354:	4a742400 	.word	0x4a742400
 8003358:	4bbebc20 	.word	0x4bbebc20

0800335c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003362:	f7ff fe81 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8003366:	4602      	mov	r2, r0
 8003368:	4b10      	ldr	r3, [pc, #64]	@ (80033ac <HAL_RCC_GetHCLKFreq+0x50>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	0a1b      	lsrs	r3, r3, #8
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	490f      	ldr	r1, [pc, #60]	@ (80033b0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003374:	5ccb      	ldrb	r3, [r1, r3]
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	fa22 f303 	lsr.w	r3, r2, r3
 800337e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003380:	4b0a      	ldr	r3, [pc, #40]	@ (80033ac <HAL_RCC_GetHCLKFreq+0x50>)
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	4a09      	ldr	r2, [pc, #36]	@ (80033b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800338a:	5cd3      	ldrb	r3, [r2, r3]
 800338c:	f003 031f 	and.w	r3, r3, #31
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	fa22 f303 	lsr.w	r3, r2, r3
 8003396:	4a07      	ldr	r2, [pc, #28]	@ (80033b4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003398:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800339a:	4a07      	ldr	r2, [pc, #28]	@ (80033b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80033a0:	4b04      	ldr	r3, [pc, #16]	@ (80033b4 <HAL_RCC_GetHCLKFreq+0x58>)
 80033a2:	681b      	ldr	r3, [r3, #0]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	58024400 	.word	0x58024400
 80033b0:	08009898 	.word	0x08009898
 80033b4:	24000004 	.word	0x24000004
 80033b8:	24000000 	.word	0x24000000

080033bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80033c0:	f7ff ffcc 	bl	800335c <HAL_RCC_GetHCLKFreq>
 80033c4:	4602      	mov	r2, r0
 80033c6:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	091b      	lsrs	r3, r3, #4
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	4904      	ldr	r1, [pc, #16]	@ (80033e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033d2:	5ccb      	ldrb	r3, [r1, r3]
 80033d4:	f003 031f 	and.w	r3, r3, #31
 80033d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80033dc:	4618      	mov	r0, r3
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	58024400 	.word	0x58024400
 80033e4:	08009898 	.word	0x08009898

080033e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80033ec:	f7ff ffb6 	bl	800335c <HAL_RCC_GetHCLKFreq>
 80033f0:	4602      	mov	r2, r0
 80033f2:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_RCC_GetPCLK2Freq+0x24>)
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	4904      	ldr	r1, [pc, #16]	@ (8003410 <HAL_RCC_GetPCLK2Freq+0x28>)
 80033fe:	5ccb      	ldrb	r3, [r1, r3]
 8003400:	f003 031f 	and.w	r3, r3, #31
 8003404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003408:	4618      	mov	r0, r3
 800340a:	bd80      	pop	{r7, pc}
 800340c:	58024400 	.word	0x58024400
 8003410:	08009898 	.word	0x08009898

08003414 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003418:	b0ca      	sub	sp, #296	@ 0x128
 800341a:	af00      	add	r7, sp, #0
 800341c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003420:	2300      	movs	r3, #0
 8003422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003426:	2300      	movs	r3, #0
 8003428:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800342c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003434:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003438:	2500      	movs	r5, #0
 800343a:	ea54 0305 	orrs.w	r3, r4, r5
 800343e:	d049      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003444:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003446:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800344a:	d02f      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800344c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003450:	d828      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003452:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003456:	d01a      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003458:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800345c:	d822      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003462:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003466:	d007      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003468:	e01c      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800346a:	4bb8      	ldr	r3, [pc, #736]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	4ab7      	ldr	r2, [pc, #732]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003476:	e01a      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347c:	3308      	adds	r3, #8
 800347e:	2102      	movs	r1, #2
 8003480:	4618      	mov	r0, r3
 8003482:	f001 fc8f 	bl	8004da4 <RCCEx_PLL2_Config>
 8003486:	4603      	mov	r3, r0
 8003488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800348c:	e00f      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800348e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003492:	3328      	adds	r3, #40	@ 0x28
 8003494:	2102      	movs	r1, #2
 8003496:	4618      	mov	r0, r3
 8003498:	f001 fd36 	bl	8004f08 <RCCEx_PLL3_Config>
 800349c:	4603      	mov	r3, r0
 800349e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034a2:	e004      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034aa:	e000      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80034ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10a      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80034b6:	4ba5      	ldr	r3, [pc, #660]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80034be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034c4:	4aa1      	ldr	r2, [pc, #644]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034c6:	430b      	orrs	r3, r1
 80034c8:	6513      	str	r3, [r2, #80]	@ 0x50
 80034ca:	e003      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80034d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034dc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80034e0:	f04f 0900 	mov.w	r9, #0
 80034e4:	ea58 0309 	orrs.w	r3, r8, r9
 80034e8:	d047      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80034ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f0:	2b04      	cmp	r3, #4
 80034f2:	d82a      	bhi.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80034f4:	a201      	add	r2, pc, #4	@ (adr r2, 80034fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80034f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034fa:	bf00      	nop
 80034fc:	08003511 	.word	0x08003511
 8003500:	0800351f 	.word	0x0800351f
 8003504:	08003535 	.word	0x08003535
 8003508:	08003553 	.word	0x08003553
 800350c:	08003553 	.word	0x08003553
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003510:	4b8e      	ldr	r3, [pc, #568]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	4a8d      	ldr	r2, [pc, #564]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800351a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800351c:	e01a      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800351e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003522:	3308      	adds	r3, #8
 8003524:	2100      	movs	r1, #0
 8003526:	4618      	mov	r0, r3
 8003528:	f001 fc3c 	bl	8004da4 <RCCEx_PLL2_Config>
 800352c:	4603      	mov	r3, r0
 800352e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003532:	e00f      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003538:	3328      	adds	r3, #40	@ 0x28
 800353a:	2100      	movs	r1, #0
 800353c:	4618      	mov	r0, r3
 800353e:	f001 fce3 	bl	8004f08 <RCCEx_PLL3_Config>
 8003542:	4603      	mov	r3, r0
 8003544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003548:	e004      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003550:	e000      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003552:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10a      	bne.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800355c:	4b7b      	ldr	r3, [pc, #492]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800355e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003560:	f023 0107 	bic.w	r1, r3, #7
 8003564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356a:	4a78      	ldr	r2, [pc, #480]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800356c:	430b      	orrs	r3, r1
 800356e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003570:	e003      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800357a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800357e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003582:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003586:	f04f 0b00 	mov.w	fp, #0
 800358a:	ea5a 030b 	orrs.w	r3, sl, fp
 800358e:	d04c      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800359a:	d030      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800359c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035a0:	d829      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80035a4:	d02d      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80035a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80035a8:	d825      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035aa:	2b80      	cmp	r3, #128	@ 0x80
 80035ac:	d018      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80035ae:	2b80      	cmp	r3, #128	@ 0x80
 80035b0:	d821      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80035b6:	2b40      	cmp	r3, #64	@ 0x40
 80035b8:	d007      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80035ba:	e01c      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035bc:	4b63      	ldr	r3, [pc, #396]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c0:	4a62      	ldr	r2, [pc, #392]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035c8:	e01c      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ce:	3308      	adds	r3, #8
 80035d0:	2100      	movs	r1, #0
 80035d2:	4618      	mov	r0, r3
 80035d4:	f001 fbe6 	bl	8004da4 <RCCEx_PLL2_Config>
 80035d8:	4603      	mov	r3, r0
 80035da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035de:	e011      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e4:	3328      	adds	r3, #40	@ 0x28
 80035e6:	2100      	movs	r1, #0
 80035e8:	4618      	mov	r0, r3
 80035ea:	f001 fc8d 	bl	8004f08 <RCCEx_PLL3_Config>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035f4:	e006      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035fc:	e002      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80035fe:	bf00      	nop
 8003600:	e000      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003602:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10a      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800360c:	4b4f      	ldr	r3, [pc, #316]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800360e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003610:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800361a:	4a4c      	ldr	r2, [pc, #304]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800361c:	430b      	orrs	r3, r1
 800361e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003620:	e003      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003626:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800362a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003632:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003636:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800363a:	2300      	movs	r3, #0
 800363c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003640:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003644:	460b      	mov	r3, r1
 8003646:	4313      	orrs	r3, r2
 8003648:	d053      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800364a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800364e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003652:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003656:	d035      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003658:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800365c:	d82e      	bhi.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800365e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003662:	d031      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003664:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003668:	d828      	bhi.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800366a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800366e:	d01a      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003670:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003674:	d822      	bhi.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800367a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800367e:	d007      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003680:	e01c      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003682:	4b32      	ldr	r3, [pc, #200]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003686:	4a31      	ldr	r2, [pc, #196]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800368c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800368e:	e01c      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003694:	3308      	adds	r3, #8
 8003696:	2100      	movs	r1, #0
 8003698:	4618      	mov	r0, r3
 800369a:	f001 fb83 	bl	8004da4 <RCCEx_PLL2_Config>
 800369e:	4603      	mov	r3, r0
 80036a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036a4:	e011      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036aa:	3328      	adds	r3, #40	@ 0x28
 80036ac:	2100      	movs	r1, #0
 80036ae:	4618      	mov	r0, r3
 80036b0:	f001 fc2a 	bl	8004f08 <RCCEx_PLL3_Config>
 80036b4:	4603      	mov	r3, r0
 80036b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036ba:	e006      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036c2:	e002      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036c4:	bf00      	nop
 80036c6:	e000      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10b      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80036d2:	4b1e      	ldr	r3, [pc, #120]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80036da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80036e2:	4a1a      	ldr	r2, [pc, #104]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036e4:	430b      	orrs	r3, r1
 80036e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80036e8:	e003      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80036f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80036fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003702:	2300      	movs	r3, #0
 8003704:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003708:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800370c:	460b      	mov	r3, r1
 800370e:	4313      	orrs	r3, r2
 8003710:	d056      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003716:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800371a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800371e:	d038      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003724:	d831      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003726:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800372a:	d034      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800372c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003730:	d82b      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003732:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003736:	d01d      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003738:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800373c:	d825      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800373e:	2b00      	cmp	r3, #0
 8003740:	d006      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003742:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003746:	d00a      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003748:	e01f      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800374a:	bf00      	nop
 800374c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003750:	4ba2      	ldr	r3, [pc, #648]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003754:	4aa1      	ldr	r2, [pc, #644]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800375a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800375c:	e01c      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800375e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003762:	3308      	adds	r3, #8
 8003764:	2100      	movs	r1, #0
 8003766:	4618      	mov	r0, r3
 8003768:	f001 fb1c 	bl	8004da4 <RCCEx_PLL2_Config>
 800376c:	4603      	mov	r3, r0
 800376e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003772:	e011      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003778:	3328      	adds	r3, #40	@ 0x28
 800377a:	2100      	movs	r1, #0
 800377c:	4618      	mov	r0, r3
 800377e:	f001 fbc3 	bl	8004f08 <RCCEx_PLL3_Config>
 8003782:	4603      	mov	r3, r0
 8003784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003788:	e006      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003790:	e002      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003792:	bf00      	nop
 8003794:	e000      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003796:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003798:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10b      	bne.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037a0:	4b8e      	ldr	r3, [pc, #568]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037b0:	4a8a      	ldr	r2, [pc, #552]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037b2:	430b      	orrs	r3, r1
 80037b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80037b6:	e003      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80037cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80037d0:	2300      	movs	r3, #0
 80037d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80037d6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80037da:	460b      	mov	r3, r1
 80037dc:	4313      	orrs	r3, r2
 80037de:	d03a      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80037e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e6:	2b30      	cmp	r3, #48	@ 0x30
 80037e8:	d01f      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80037ea:	2b30      	cmp	r3, #48	@ 0x30
 80037ec:	d819      	bhi.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80037ee:	2b20      	cmp	r3, #32
 80037f0:	d00c      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80037f2:	2b20      	cmp	r3, #32
 80037f4:	d815      	bhi.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d019      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80037fa:	2b10      	cmp	r3, #16
 80037fc:	d111      	bne.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037fe:	4b77      	ldr	r3, [pc, #476]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003802:	4a76      	ldr	r2, [pc, #472]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003808:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800380a:	e011      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800380c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003810:	3308      	adds	r3, #8
 8003812:	2102      	movs	r1, #2
 8003814:	4618      	mov	r0, r3
 8003816:	f001 fac5 	bl	8004da4 <RCCEx_PLL2_Config>
 800381a:	4603      	mov	r3, r0
 800381c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003820:	e006      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003828:	e002      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800382a:	bf00      	nop
 800382c:	e000      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800382e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10a      	bne.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003838:	4b68      	ldr	r3, [pc, #416]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800383a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003846:	4a65      	ldr	r2, [pc, #404]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003848:	430b      	orrs	r3, r1
 800384a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800384c:	e003      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800384e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003862:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003866:	2300      	movs	r3, #0
 8003868:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800386c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003870:	460b      	mov	r3, r1
 8003872:	4313      	orrs	r3, r2
 8003874:	d051      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800387c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003880:	d035      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003882:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003886:	d82e      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800388c:	d031      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800388e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003892:	d828      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003894:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003898:	d01a      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800389a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800389e:	d822      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x498>
 80038a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038a8:	d007      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80038aa:	e01c      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038ac:	4b4b      	ldr	r3, [pc, #300]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b0:	4a4a      	ldr	r2, [pc, #296]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038b8:	e01c      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038be:	3308      	adds	r3, #8
 80038c0:	2100      	movs	r1, #0
 80038c2:	4618      	mov	r0, r3
 80038c4:	f001 fa6e 	bl	8004da4 <RCCEx_PLL2_Config>
 80038c8:	4603      	mov	r3, r0
 80038ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038ce:	e011      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d4:	3328      	adds	r3, #40	@ 0x28
 80038d6:	2100      	movs	r1, #0
 80038d8:	4618      	mov	r0, r3
 80038da:	f001 fb15 	bl	8004f08 <RCCEx_PLL3_Config>
 80038de:	4603      	mov	r3, r0
 80038e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038e4:	e006      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038ec:	e002      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80038ee:	bf00      	nop
 80038f0:	e000      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80038f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d10a      	bne.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80038fc:	4b37      	ldr	r3, [pc, #220]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003900:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800390a:	4a34      	ldr	r2, [pc, #208]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800390c:	430b      	orrs	r3, r1
 800390e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003910:	e003      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800391a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003922:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003926:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800392a:	2300      	movs	r3, #0
 800392c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003930:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003934:	460b      	mov	r3, r1
 8003936:	4313      	orrs	r3, r2
 8003938:	d056      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800393a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003940:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003944:	d033      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003946:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800394a:	d82c      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800394c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003950:	d02f      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003952:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003956:	d826      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003958:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800395c:	d02b      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800395e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003962:	d820      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003964:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003968:	d012      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800396a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800396e:	d81a      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d022      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003978:	d115      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800397a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397e:	3308      	adds	r3, #8
 8003980:	2101      	movs	r1, #1
 8003982:	4618      	mov	r0, r3
 8003984:	f001 fa0e 	bl	8004da4 <RCCEx_PLL2_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800398e:	e015      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003994:	3328      	adds	r3, #40	@ 0x28
 8003996:	2101      	movs	r1, #1
 8003998:	4618      	mov	r0, r3
 800399a:	f001 fab5 	bl	8004f08 <RCCEx_PLL3_Config>
 800399e:	4603      	mov	r3, r0
 80039a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039a4:	e00a      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039ac:	e006      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039ae:	bf00      	nop
 80039b0:	e004      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039b2:	bf00      	nop
 80039b4:	e002      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039b6:	bf00      	nop
 80039b8:	e000      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10d      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80039c4:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80039cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039d2:	4a02      	ldr	r2, [pc, #8]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039d4:	430b      	orrs	r3, r1
 80039d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80039d8:	e006      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80039da:	bf00      	nop
 80039dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80039e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80039f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039f8:	2300      	movs	r3, #0
 80039fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039fe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4313      	orrs	r3, r2
 8003a06:	d055      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a14:	d033      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003a16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a1a:	d82c      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a20:	d02f      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a26:	d826      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a2c:	d02b      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003a2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a32:	d820      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a38:	d012      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003a3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a3e:	d81a      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d022      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003a44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a48:	d115      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4e:	3308      	adds	r3, #8
 8003a50:	2101      	movs	r1, #1
 8003a52:	4618      	mov	r0, r3
 8003a54:	f001 f9a6 	bl	8004da4 <RCCEx_PLL2_Config>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a5e:	e015      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a64:	3328      	adds	r3, #40	@ 0x28
 8003a66:	2101      	movs	r1, #1
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f001 fa4d 	bl	8004f08 <RCCEx_PLL3_Config>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a74:	e00a      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a7c:	e006      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a7e:	bf00      	nop
 8003a80:	e004      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a82:	bf00      	nop
 8003a84:	e002      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a86:	bf00      	nop
 8003a88:	e000      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10b      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003a94:	4ba3      	ldr	r3, [pc, #652]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a98:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003aa4:	4a9f      	ldr	r2, [pc, #636]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa6:	430b      	orrs	r3, r1
 8003aa8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aaa:	e003      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ab0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003abc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003ac0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003aca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	d037      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ada:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ade:	d00e      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003ae0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ae4:	d816      	bhi.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d018      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003aea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003aee:	d111      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003af0:	4b8c      	ldr	r3, [pc, #560]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	4a8b      	ldr	r2, [pc, #556]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003afc:	e00f      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b02:	3308      	adds	r3, #8
 8003b04:	2101      	movs	r1, #1
 8003b06:	4618      	mov	r0, r3
 8003b08:	f001 f94c 	bl	8004da4 <RCCEx_PLL2_Config>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b12:	e004      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b1a:	e000      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003b1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10a      	bne.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b26:	4b7f      	ldr	r3, [pc, #508]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b2a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b34:	4a7b      	ldr	r2, [pc, #492]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b36:	430b      	orrs	r3, r1
 8003b38:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b3a:	e003      	b.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003b50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b54:	2300      	movs	r3, #0
 8003b56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003b5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4313      	orrs	r3, r2
 8003b62:	d039      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	d81c      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b74 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b74:	08003bb1 	.word	0x08003bb1
 8003b78:	08003b85 	.word	0x08003b85
 8003b7c:	08003b93 	.word	0x08003b93
 8003b80:	08003bb1 	.word	0x08003bb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b84:	4b67      	ldr	r3, [pc, #412]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	4a66      	ldr	r2, [pc, #408]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b90:	e00f      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b96:	3308      	adds	r3, #8
 8003b98:	2102      	movs	r1, #2
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f001 f902 	bl	8004da4 <RCCEx_PLL2_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ba6:	e004      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bae:	e000      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10a      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003bba:	4b5a      	ldr	r3, [pc, #360]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bbe:	f023 0103 	bic.w	r1, r3, #3
 8003bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc8:	4a56      	ldr	r2, [pc, #344]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bce:	e003      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003be4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003be8:	2300      	movs	r3, #0
 8003bea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003bee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f000 809f 	beq.w	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bfa:	4b4b      	ldr	r3, [pc, #300]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c06:	f7fd fb11 	bl	800122c <HAL_GetTick>
 8003c0a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c10:	f7fd fb0c 	bl	800122c <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b64      	cmp	r3, #100	@ 0x64
 8003c1e:	d903      	bls.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c26:	e005      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c28:	4b3f      	ldr	r3, [pc, #252]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0ed      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003c34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d179      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c3c:	4b39      	ldr	r3, [pc, #228]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c3e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c48:	4053      	eors	r3, r2
 8003c4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d015      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c52:	4b34      	ldr	r3, [pc, #208]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c5a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c5e:	4b31      	ldr	r3, [pc, #196]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c62:	4a30      	ldr	r2, [pc, #192]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c68:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c74:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003c76:	4a2b      	ldr	r2, [pc, #172]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c78:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c7c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c8a:	d118      	bne.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8c:	f7fd face 	bl	800122c <HAL_GetTick>
 8003c90:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c94:	e00d      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c96:	f7fd fac9 	bl	800122c <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003ca0:	1ad2      	subs	r2, r2, r3
 8003ca2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d903      	bls.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003cb0:	e005      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d0eb      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d129      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cd6:	d10e      	bne.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003cd8:	4b12      	ldr	r3, [pc, #72]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ce8:	091a      	lsrs	r2, r3, #4
 8003cea:	4b10      	ldr	r3, [pc, #64]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	4a0d      	ldr	r2, [pc, #52]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	6113      	str	r3, [r2, #16]
 8003cf4:	e005      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d00:	6113      	str	r3, [r2, #16]
 8003d02:	4b08      	ldr	r3, [pc, #32]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d04:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d12:	4a04      	ldr	r2, [pc, #16]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d18:	e00e      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003d22:	e009      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d24:	58024400 	.word	0x58024400
 8003d28:	58024800 	.word	0x58024800
 8003d2c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d40:	f002 0301 	and.w	r3, r2, #1
 8003d44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d48:	2300      	movs	r3, #0
 8003d4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d4e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d52:	460b      	mov	r3, r1
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f000 8089 	beq.w	8003e6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d60:	2b28      	cmp	r3, #40	@ 0x28
 8003d62:	d86b      	bhi.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003d64:	a201      	add	r2, pc, #4	@ (adr r2, 8003d6c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6a:	bf00      	nop
 8003d6c:	08003e45 	.word	0x08003e45
 8003d70:	08003e3d 	.word	0x08003e3d
 8003d74:	08003e3d 	.word	0x08003e3d
 8003d78:	08003e3d 	.word	0x08003e3d
 8003d7c:	08003e3d 	.word	0x08003e3d
 8003d80:	08003e3d 	.word	0x08003e3d
 8003d84:	08003e3d 	.word	0x08003e3d
 8003d88:	08003e3d 	.word	0x08003e3d
 8003d8c:	08003e11 	.word	0x08003e11
 8003d90:	08003e3d 	.word	0x08003e3d
 8003d94:	08003e3d 	.word	0x08003e3d
 8003d98:	08003e3d 	.word	0x08003e3d
 8003d9c:	08003e3d 	.word	0x08003e3d
 8003da0:	08003e3d 	.word	0x08003e3d
 8003da4:	08003e3d 	.word	0x08003e3d
 8003da8:	08003e3d 	.word	0x08003e3d
 8003dac:	08003e27 	.word	0x08003e27
 8003db0:	08003e3d 	.word	0x08003e3d
 8003db4:	08003e3d 	.word	0x08003e3d
 8003db8:	08003e3d 	.word	0x08003e3d
 8003dbc:	08003e3d 	.word	0x08003e3d
 8003dc0:	08003e3d 	.word	0x08003e3d
 8003dc4:	08003e3d 	.word	0x08003e3d
 8003dc8:	08003e3d 	.word	0x08003e3d
 8003dcc:	08003e45 	.word	0x08003e45
 8003dd0:	08003e3d 	.word	0x08003e3d
 8003dd4:	08003e3d 	.word	0x08003e3d
 8003dd8:	08003e3d 	.word	0x08003e3d
 8003ddc:	08003e3d 	.word	0x08003e3d
 8003de0:	08003e3d 	.word	0x08003e3d
 8003de4:	08003e3d 	.word	0x08003e3d
 8003de8:	08003e3d 	.word	0x08003e3d
 8003dec:	08003e45 	.word	0x08003e45
 8003df0:	08003e3d 	.word	0x08003e3d
 8003df4:	08003e3d 	.word	0x08003e3d
 8003df8:	08003e3d 	.word	0x08003e3d
 8003dfc:	08003e3d 	.word	0x08003e3d
 8003e00:	08003e3d 	.word	0x08003e3d
 8003e04:	08003e3d 	.word	0x08003e3d
 8003e08:	08003e3d 	.word	0x08003e3d
 8003e0c:	08003e45 	.word	0x08003e45
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e14:	3308      	adds	r3, #8
 8003e16:	2101      	movs	r1, #1
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 ffc3 	bl	8004da4 <RCCEx_PLL2_Config>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e24:	e00f      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2a:	3328      	adds	r3, #40	@ 0x28
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f001 f86a 	bl	8004f08 <RCCEx_PLL3_Config>
 8003e34:	4603      	mov	r3, r0
 8003e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e3a:	e004      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e42:	e000      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d10a      	bne.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003e4e:	4bbf      	ldr	r3, [pc, #764]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e52:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e5c:	4abb      	ldr	r2, [pc, #748]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e5e:	430b      	orrs	r3, r1
 8003e60:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e62:	e003      	b.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e74:	f002 0302 	and.w	r3, r2, #2
 8003e78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003e82:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003e86:	460b      	mov	r3, r1
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	d041      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e92:	2b05      	cmp	r3, #5
 8003e94:	d824      	bhi.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003e96:	a201      	add	r2, pc, #4	@ (adr r2, 8003e9c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9c:	08003ee9 	.word	0x08003ee9
 8003ea0:	08003eb5 	.word	0x08003eb5
 8003ea4:	08003ecb 	.word	0x08003ecb
 8003ea8:	08003ee9 	.word	0x08003ee9
 8003eac:	08003ee9 	.word	0x08003ee9
 8003eb0:	08003ee9 	.word	0x08003ee9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb8:	3308      	adds	r3, #8
 8003eba:	2101      	movs	r1, #1
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 ff71 	bl	8004da4 <RCCEx_PLL2_Config>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ec8:	e00f      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ece:	3328      	adds	r3, #40	@ 0x28
 8003ed0:	2101      	movs	r1, #1
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f001 f818 	bl	8004f08 <RCCEx_PLL3_Config>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ede:	e004      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ee6:	e000      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10a      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003ef2:	4b96      	ldr	r3, [pc, #600]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef6:	f023 0107 	bic.w	r1, r3, #7
 8003efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f00:	4a92      	ldr	r2, [pc, #584]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f02:	430b      	orrs	r3, r1
 8003f04:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f06:	e003      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f18:	f002 0304 	and.w	r3, r2, #4
 8003f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f20:	2300      	movs	r3, #0
 8003f22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f26:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	d044      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f38:	2b05      	cmp	r3, #5
 8003f3a:	d825      	bhi.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f44 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f42:	bf00      	nop
 8003f44:	08003f91 	.word	0x08003f91
 8003f48:	08003f5d 	.word	0x08003f5d
 8003f4c:	08003f73 	.word	0x08003f73
 8003f50:	08003f91 	.word	0x08003f91
 8003f54:	08003f91 	.word	0x08003f91
 8003f58:	08003f91 	.word	0x08003f91
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f60:	3308      	adds	r3, #8
 8003f62:	2101      	movs	r1, #1
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 ff1d 	bl	8004da4 <RCCEx_PLL2_Config>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f70:	e00f      	b.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f76:	3328      	adds	r3, #40	@ 0x28
 8003f78:	2101      	movs	r1, #1
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 ffc4 	bl	8004f08 <RCCEx_PLL3_Config>
 8003f80:	4603      	mov	r3, r0
 8003f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f86:	e004      	b.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f8e:	e000      	b.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003f90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10b      	bne.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f9a:	4b6c      	ldr	r3, [pc, #432]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9e:	f023 0107 	bic.w	r1, r3, #7
 8003fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003faa:	4a68      	ldr	r2, [pc, #416]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fac:	430b      	orrs	r3, r1
 8003fae:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fb0:	e003      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc2:	f002 0320 	and.w	r3, r2, #32
 8003fc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003fd0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	d055      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fe6:	d033      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fec:	d82c      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003fee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff2:	d02f      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff8:	d826      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ffa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ffe:	d02b      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004000:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004004:	d820      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800400a:	d012      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800400c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004010:	d81a      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004012:	2b00      	cmp	r3, #0
 8004014:	d022      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004016:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800401a:	d115      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800401c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004020:	3308      	adds	r3, #8
 8004022:	2100      	movs	r1, #0
 8004024:	4618      	mov	r0, r3
 8004026:	f000 febd 	bl	8004da4 <RCCEx_PLL2_Config>
 800402a:	4603      	mov	r3, r0
 800402c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004030:	e015      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004036:	3328      	adds	r3, #40	@ 0x28
 8004038:	2102      	movs	r1, #2
 800403a:	4618      	mov	r0, r3
 800403c:	f000 ff64 	bl	8004f08 <RCCEx_PLL3_Config>
 8004040:	4603      	mov	r3, r0
 8004042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004046:	e00a      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800404e:	e006      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004050:	bf00      	nop
 8004052:	e004      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004054:	bf00      	nop
 8004056:	e002      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004058:	bf00      	nop
 800405a:	e000      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800405c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800405e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10b      	bne.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004066:	4b39      	ldr	r3, [pc, #228]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800406a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800406e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004076:	4a35      	ldr	r2, [pc, #212]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004078:	430b      	orrs	r3, r1
 800407a:	6553      	str	r3, [r2, #84]	@ 0x54
 800407c:	e003      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800407e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004082:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004096:	2300      	movs	r3, #0
 8004098:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800409c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4313      	orrs	r3, r2
 80040a4:	d058      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040ae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040b2:	d033      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80040b4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040b8:	d82c      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040be:	d02f      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80040c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c4:	d826      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040ca:	d02b      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80040cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040d0:	d820      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040d6:	d012      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80040d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040dc:	d81a      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d022      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80040e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e6:	d115      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ec:	3308      	adds	r3, #8
 80040ee:	2100      	movs	r1, #0
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 fe57 	bl	8004da4 <RCCEx_PLL2_Config>
 80040f6:	4603      	mov	r3, r0
 80040f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80040fc:	e015      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004102:	3328      	adds	r3, #40	@ 0x28
 8004104:	2102      	movs	r1, #2
 8004106:	4618      	mov	r0, r3
 8004108:	f000 fefe 	bl	8004f08 <RCCEx_PLL3_Config>
 800410c:	4603      	mov	r3, r0
 800410e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004112:	e00a      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800411a:	e006      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800411c:	bf00      	nop
 800411e:	e004      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004120:	bf00      	nop
 8004122:	e002      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004124:	bf00      	nop
 8004126:	e000      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800412a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10e      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004132:	4b06      	ldr	r3, [pc, #24]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004136:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004142:	4a02      	ldr	r2, [pc, #8]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004144:	430b      	orrs	r3, r1
 8004146:	6593      	str	r3, [r2, #88]	@ 0x58
 8004148:	e006      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800414a:	bf00      	nop
 800414c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004160:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004164:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004168:	2300      	movs	r3, #0
 800416a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800416e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004172:	460b      	mov	r3, r1
 8004174:	4313      	orrs	r3, r2
 8004176:	d055      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800417c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004180:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004184:	d033      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004186:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800418a:	d82c      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800418c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004190:	d02f      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004192:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004196:	d826      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004198:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800419c:	d02b      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800419e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041a2:	d820      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041a8:	d012      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80041aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041ae:	d81a      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d022      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80041b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041b8:	d115      	bne.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041be:	3308      	adds	r3, #8
 80041c0:	2100      	movs	r1, #0
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fdee 	bl	8004da4 <RCCEx_PLL2_Config>
 80041c8:	4603      	mov	r3, r0
 80041ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80041ce:	e015      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d4:	3328      	adds	r3, #40	@ 0x28
 80041d6:	2102      	movs	r1, #2
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 fe95 	bl	8004f08 <RCCEx_PLL3_Config>
 80041de:	4603      	mov	r3, r0
 80041e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80041e4:	e00a      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ec:	e006      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041ee:	bf00      	nop
 80041f0:	e004      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041f2:	bf00      	nop
 80041f4:	e002      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041f6:	bf00      	nop
 80041f8:	e000      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10b      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004204:	4ba1      	ldr	r3, [pc, #644]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004208:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800420c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004210:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004214:	4a9d      	ldr	r2, [pc, #628]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004216:	430b      	orrs	r3, r1
 8004218:	6593      	str	r3, [r2, #88]	@ 0x58
 800421a:	e003      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800421c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004220:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422c:	f002 0308 	and.w	r3, r2, #8
 8004230:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004234:	2300      	movs	r3, #0
 8004236:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800423a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800423e:	460b      	mov	r3, r1
 8004240:	4313      	orrs	r3, r2
 8004242:	d01e      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800424c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004250:	d10c      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004256:	3328      	adds	r3, #40	@ 0x28
 8004258:	2102      	movs	r1, #2
 800425a:	4618      	mov	r0, r3
 800425c:	f000 fe54 	bl	8004f08 <RCCEx_PLL3_Config>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d002      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800426c:	4b87      	ldr	r3, [pc, #540]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800426e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004270:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800427c:	4a83      	ldr	r2, [pc, #524]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800427e:	430b      	orrs	r3, r1
 8004280:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428a:	f002 0310 	and.w	r3, r2, #16
 800428e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004292:	2300      	movs	r3, #0
 8004294:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004298:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800429c:	460b      	mov	r3, r1
 800429e:	4313      	orrs	r3, r2
 80042a0:	d01e      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ae:	d10c      	bne.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b4:	3328      	adds	r3, #40	@ 0x28
 80042b6:	2102      	movs	r1, #2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 fe25 	bl	8004f08 <RCCEx_PLL3_Config>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042ca:	4b70      	ldr	r3, [pc, #448]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042da:	4a6c      	ldr	r2, [pc, #432]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042dc:	430b      	orrs	r3, r1
 80042de:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80042ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042f0:	2300      	movs	r3, #0
 80042f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042f6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80042fa:	460b      	mov	r3, r1
 80042fc:	4313      	orrs	r3, r2
 80042fe:	d03e      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004308:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800430c:	d022      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800430e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004312:	d81b      	bhi.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800431c:	d00b      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800431e:	e015      	b.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004324:	3308      	adds	r3, #8
 8004326:	2100      	movs	r1, #0
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fd3b 	bl	8004da4 <RCCEx_PLL2_Config>
 800432e:	4603      	mov	r3, r0
 8004330:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004334:	e00f      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	3328      	adds	r3, #40	@ 0x28
 800433c:	2102      	movs	r1, #2
 800433e:	4618      	mov	r0, r3
 8004340:	f000 fde2 	bl	8004f08 <RCCEx_PLL3_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800434a:	e004      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004352:	e000      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004354:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10b      	bne.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800435e:	4b4b      	ldr	r3, [pc, #300]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004362:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800436e:	4a47      	ldr	r2, [pc, #284]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004370:	430b      	orrs	r3, r1
 8004372:	6593      	str	r3, [r2, #88]	@ 0x58
 8004374:	e003      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800437a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800437e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004386:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800438a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800438c:	2300      	movs	r3, #0
 800438e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004390:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004394:	460b      	mov	r3, r1
 8004396:	4313      	orrs	r3, r2
 8004398:	d03b      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800439a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043a6:	d01f      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80043a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043ac:	d818      	bhi.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80043ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043b2:	d003      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80043b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043b8:	d007      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80043ba:	e011      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043bc:	4b33      	ldr	r3, [pc, #204]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c0:	4a32      	ldr	r2, [pc, #200]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80043c8:	e00f      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	3328      	adds	r3, #40	@ 0x28
 80043d0:	2101      	movs	r1, #1
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fd98 	bl	8004f08 <RCCEx_PLL3_Config>
 80043d8:	4603      	mov	r3, r0
 80043da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80043de:	e004      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e6:	e000      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80043e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10b      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043f2:	4b26      	ldr	r3, [pc, #152]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004402:	4a22      	ldr	r2, [pc, #136]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004404:	430b      	orrs	r3, r1
 8004406:	6553      	str	r3, [r2, #84]	@ 0x54
 8004408:	e003      	b.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800441e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004420:	2300      	movs	r3, #0
 8004422:	677b      	str	r3, [r7, #116]	@ 0x74
 8004424:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004428:	460b      	mov	r3, r1
 800442a:	4313      	orrs	r3, r2
 800442c:	d034      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800442e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800443c:	d007      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800443e:	e011      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004440:	4b12      	ldr	r3, [pc, #72]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004444:	4a11      	ldr	r2, [pc, #68]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800444a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800444c:	e00e      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800444e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004452:	3308      	adds	r3, #8
 8004454:	2102      	movs	r1, #2
 8004456:	4618      	mov	r0, r3
 8004458:	f000 fca4 	bl	8004da4 <RCCEx_PLL2_Config>
 800445c:	4603      	mov	r3, r0
 800445e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004462:	e003      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800446a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800446c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10d      	bne.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004474:	4b05      	ldr	r3, [pc, #20]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004478:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004482:	4a02      	ldr	r2, [pc, #8]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004484:	430b      	orrs	r3, r1
 8004486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004488:	e006      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800448a:	bf00      	nop
 800448c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80044a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044a6:	2300      	movs	r3, #0
 80044a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044aa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80044ae:	460b      	mov	r3, r1
 80044b0:	4313      	orrs	r3, r2
 80044b2:	d00c      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80044b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b8:	3328      	adds	r3, #40	@ 0x28
 80044ba:	2102      	movs	r1, #2
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fd23 	bl	8004f08 <RCCEx_PLL3_Config>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80044ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80044da:	663b      	str	r3, [r7, #96]	@ 0x60
 80044dc:	2300      	movs	r3, #0
 80044de:	667b      	str	r3, [r7, #100]	@ 0x64
 80044e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80044e4:	460b      	mov	r3, r1
 80044e6:	4313      	orrs	r3, r2
 80044e8:	d038      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80044ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044f6:	d018      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80044f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044fc:	d811      	bhi.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80044fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004502:	d014      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004508:	d80b      	bhi.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800450a:	2b00      	cmp	r3, #0
 800450c:	d011      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800450e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004512:	d106      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004514:	4bc3      	ldr	r3, [pc, #780]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004518:	4ac2      	ldr	r2, [pc, #776]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800451a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800451e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004520:	e008      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004528:	e004      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800452a:	bf00      	nop
 800452c:	e002      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800452e:	bf00      	nop
 8004530:	e000      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004532:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10b      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800453c:	4bb9      	ldr	r3, [pc, #740]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800453e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004540:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800454c:	4ab5      	ldr	r2, [pc, #724]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800454e:	430b      	orrs	r3, r1
 8004550:	6553      	str	r3, [r2, #84]	@ 0x54
 8004552:	e003      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004558:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800455c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004564:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004568:	65bb      	str	r3, [r7, #88]	@ 0x58
 800456a:	2300      	movs	r3, #0
 800456c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800456e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004572:	460b      	mov	r3, r1
 8004574:	4313      	orrs	r3, r2
 8004576:	d009      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004578:	4baa      	ldr	r3, [pc, #680]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800457a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800457c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004586:	4aa7      	ldr	r2, [pc, #668]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004588:	430b      	orrs	r3, r1
 800458a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800458c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004594:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004598:	653b      	str	r3, [r7, #80]	@ 0x50
 800459a:	2300      	movs	r3, #0
 800459c:	657b      	str	r3, [r7, #84]	@ 0x54
 800459e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80045a2:	460b      	mov	r3, r1
 80045a4:	4313      	orrs	r3, r2
 80045a6:	d00a      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80045a8:	4b9e      	ldr	r3, [pc, #632]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80045b8:	4a9a      	ldr	r2, [pc, #616]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ba:	430b      	orrs	r3, r1
 80045bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80045ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045cc:	2300      	movs	r3, #0
 80045ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80045d4:	460b      	mov	r3, r1
 80045d6:	4313      	orrs	r3, r2
 80045d8:	d009      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045da:	4b92      	ldr	r3, [pc, #584]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045de:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80045e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045e8:	4a8e      	ldr	r2, [pc, #568]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ea:	430b      	orrs	r3, r1
 80045ec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80045ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80045fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80045fc:	2300      	movs	r3, #0
 80045fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004600:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004604:	460b      	mov	r3, r1
 8004606:	4313      	orrs	r3, r2
 8004608:	d00e      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800460a:	4b86      	ldr	r3, [pc, #536]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	4a85      	ldr	r2, [pc, #532]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004610:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004614:	6113      	str	r3, [r2, #16]
 8004616:	4b83      	ldr	r3, [pc, #524]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004618:	6919      	ldr	r1, [r3, #16]
 800461a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004622:	4a80      	ldr	r2, [pc, #512]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004624:	430b      	orrs	r3, r1
 8004626:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004630:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004634:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004636:	2300      	movs	r3, #0
 8004638:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800463a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800463e:	460b      	mov	r3, r1
 8004640:	4313      	orrs	r3, r2
 8004642:	d009      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004644:	4b77      	ldr	r3, [pc, #476]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004648:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800464c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004652:	4a74      	ldr	r2, [pc, #464]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004654:	430b      	orrs	r3, r1
 8004656:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004660:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004664:	633b      	str	r3, [r7, #48]	@ 0x30
 8004666:	2300      	movs	r3, #0
 8004668:	637b      	str	r3, [r7, #52]	@ 0x34
 800466a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800466e:	460b      	mov	r3, r1
 8004670:	4313      	orrs	r3, r2
 8004672:	d00a      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004674:	4b6b      	ldr	r3, [pc, #428]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800467c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004684:	4a67      	ldr	r2, [pc, #412]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004686:	430b      	orrs	r3, r1
 8004688:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	2100      	movs	r1, #0
 8004694:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800469c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80046a0:	460b      	mov	r3, r1
 80046a2:	4313      	orrs	r3, r2
 80046a4:	d011      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046aa:	3308      	adds	r3, #8
 80046ac:	2100      	movs	r1, #0
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fb78 	bl	8004da4 <RCCEx_PLL2_Config>
 80046b4:	4603      	mov	r3, r0
 80046b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80046ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d2:	2100      	movs	r1, #0
 80046d4:	6239      	str	r1, [r7, #32]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
 80046dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80046e0:	460b      	mov	r3, r1
 80046e2:	4313      	orrs	r3, r2
 80046e4:	d011      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ea:	3308      	adds	r3, #8
 80046ec:	2101      	movs	r1, #1
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 fb58 	bl	8004da4 <RCCEx_PLL2_Config>
 80046f4:	4603      	mov	r3, r0
 80046f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004706:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800470a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004712:	2100      	movs	r1, #0
 8004714:	61b9      	str	r1, [r7, #24]
 8004716:	f003 0304 	and.w	r3, r3, #4
 800471a:	61fb      	str	r3, [r7, #28]
 800471c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004720:	460b      	mov	r3, r1
 8004722:	4313      	orrs	r3, r2
 8004724:	d011      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472a:	3308      	adds	r3, #8
 800472c:	2102      	movs	r1, #2
 800472e:	4618      	mov	r0, r3
 8004730:	f000 fb38 	bl	8004da4 <RCCEx_PLL2_Config>
 8004734:	4603      	mov	r3, r0
 8004736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800473a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004742:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004746:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004752:	2100      	movs	r1, #0
 8004754:	6139      	str	r1, [r7, #16]
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	617b      	str	r3, [r7, #20]
 800475c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004760:	460b      	mov	r3, r1
 8004762:	4313      	orrs	r3, r2
 8004764:	d011      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476a:	3328      	adds	r3, #40	@ 0x28
 800476c:	2100      	movs	r1, #0
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fbca 	bl	8004f08 <RCCEx_PLL3_Config>
 8004774:	4603      	mov	r3, r0
 8004776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800477a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004782:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004786:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800478a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004792:	2100      	movs	r1, #0
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	f003 0310 	and.w	r3, r3, #16
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047a0:	460b      	mov	r3, r1
 80047a2:	4313      	orrs	r3, r2
 80047a4:	d011      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047aa:	3328      	adds	r3, #40	@ 0x28
 80047ac:	2101      	movs	r1, #1
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fbaa 	bl	8004f08 <RCCEx_PLL3_Config>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80047ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d2:	2100      	movs	r1, #0
 80047d4:	6039      	str	r1, [r7, #0]
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	607b      	str	r3, [r7, #4]
 80047dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80047e0:	460b      	mov	r3, r1
 80047e2:	4313      	orrs	r3, r2
 80047e4:	d011      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ea:	3328      	adds	r3, #40	@ 0x28
 80047ec:	2102      	movs	r1, #2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fb8a 	bl	8004f08 <RCCEx_PLL3_Config>
 80047f4:	4603      	mov	r3, r0
 80047f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800480a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004812:	2300      	movs	r3, #0
 8004814:	e000      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
}
 8004818:	4618      	mov	r0, r3
 800481a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800481e:	46bd      	mov	sp, r7
 8004820:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004824:	58024400 	.word	0x58024400

08004828 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800482c:	f7fe fd96 	bl	800335c <HAL_RCC_GetHCLKFreq>
 8004830:	4602      	mov	r2, r0
 8004832:	4b06      	ldr	r3, [pc, #24]	@ (800484c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	4904      	ldr	r1, [pc, #16]	@ (8004850 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800483e:	5ccb      	ldrb	r3, [r1, r3]
 8004840:	f003 031f 	and.w	r3, r3, #31
 8004844:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004848:	4618      	mov	r0, r3
 800484a:	bd80      	pop	{r7, pc}
 800484c:	58024400 	.word	0x58024400
 8004850:	08009898 	.word	0x08009898

08004854 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004854:	b480      	push	{r7}
 8004856:	b089      	sub	sp, #36	@ 0x24
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800485c:	4ba1      	ldr	r3, [pc, #644]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800485e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004860:	f003 0303 	and.w	r3, r3, #3
 8004864:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004866:	4b9f      	ldr	r3, [pc, #636]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800486a:	0b1b      	lsrs	r3, r3, #12
 800486c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004870:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004872:	4b9c      	ldr	r3, [pc, #624]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004876:	091b      	lsrs	r3, r3, #4
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800487e:	4b99      	ldr	r3, [pc, #612]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004882:	08db      	lsrs	r3, r3, #3
 8004884:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	fb02 f303 	mul.w	r3, r2, r3
 800488e:	ee07 3a90 	vmov	s15, r3
 8004892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004896:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 8111 	beq.w	8004ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	f000 8083 	beq.w	80049b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	f200 80a1 	bhi.w	80049f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d056      	beq.n	800496c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80048be:	e099      	b.n	80049f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048c0:	4b88      	ldr	r3, [pc, #544]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d02d      	beq.n	8004928 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048cc:	4b85      	ldr	r3, [pc, #532]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	08db      	lsrs	r3, r3, #3
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	4a84      	ldr	r2, [pc, #528]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
 80048dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	ee07 3a90 	vmov	s15, r3
 80048e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	ee07 3a90 	vmov	s15, r3
 80048ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f6:	4b7b      	ldr	r3, [pc, #492]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048fe:	ee07 3a90 	vmov	s15, r3
 8004902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004906:	ed97 6a03 	vldr	s12, [r7, #12]
 800490a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800490e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800491a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800491e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004922:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004926:	e087      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	ee07 3a90 	vmov	s15, r3
 800492e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004932:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004af0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800493c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004942:	ee07 3a90 	vmov	s15, r3
 8004946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494a:	ed97 6a03 	vldr	s12, [r7, #12]
 800494e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800495a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800495e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004966:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800496a:	e065      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	ee07 3a90 	vmov	s15, r3
 8004972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004976:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800497a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800497e:	4b59      	ldr	r3, [pc, #356]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800498e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004992:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800499a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800499e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049ae:	e043      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80049be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049c2:	4b48      	ldr	r3, [pc, #288]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80049d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80049da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049f2:	e021      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	ee07 3a90 	vmov	s15, r3
 80049fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a06:	4b37      	ldr	r3, [pc, #220]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a16:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a1a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a36:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004a38:	4b2a      	ldr	r3, [pc, #168]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3c:	0a5b      	lsrs	r3, r3, #9
 8004a3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a42:	ee07 3a90 	vmov	s15, r3
 8004a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a52:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a5e:	ee17 2a90 	vmov	r2, s15
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004a66:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6a:	0c1b      	lsrs	r3, r3, #16
 8004a6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a80:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a8c:	ee17 2a90 	vmov	r2, s15
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004a94:	4b13      	ldr	r3, [pc, #76]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	0e1b      	lsrs	r3, r3, #24
 8004a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a9e:	ee07 3a90 	vmov	s15, r3
 8004aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004aaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004aae:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aba:	ee17 2a90 	vmov	r2, s15
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	609a      	str	r2, [r3, #8]
}
 8004ad6:	bf00      	nop
 8004ad8:	3724      	adds	r7, #36	@ 0x24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	58024400 	.word	0x58024400
 8004ae8:	03d09000 	.word	0x03d09000
 8004aec:	46000000 	.word	0x46000000
 8004af0:	4c742400 	.word	0x4c742400
 8004af4:	4a742400 	.word	0x4a742400
 8004af8:	4bbebc20 	.word	0x4bbebc20

08004afc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b089      	sub	sp, #36	@ 0x24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b04:	4ba1      	ldr	r3, [pc, #644]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b08:	f003 0303 	and.w	r3, r3, #3
 8004b0c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004b0e:	4b9f      	ldr	r3, [pc, #636]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b12:	0d1b      	lsrs	r3, r3, #20
 8004b14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b18:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004b1a:	4b9c      	ldr	r3, [pc, #624]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1e:	0a1b      	lsrs	r3, r3, #8
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004b26:	4b99      	ldr	r3, [pc, #612]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2a:	08db      	lsrs	r3, r3, #3
 8004b2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	fb02 f303 	mul.w	r3, r2, r3
 8004b36:	ee07 3a90 	vmov	s15, r3
 8004b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 8111 	beq.w	8004d6c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	f000 8083 	beq.w	8004c58 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	f200 80a1 	bhi.w	8004c9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d056      	beq.n	8004c14 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004b66:	e099      	b.n	8004c9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b68:	4b88      	ldr	r3, [pc, #544]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0320 	and.w	r3, r3, #32
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d02d      	beq.n	8004bd0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b74:	4b85      	ldr	r3, [pc, #532]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	08db      	lsrs	r3, r3, #3
 8004b7a:	f003 0303 	and.w	r3, r3, #3
 8004b7e:	4a84      	ldr	r2, [pc, #528]	@ (8004d90 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004b80:	fa22 f303 	lsr.w	r3, r2, r3
 8004b84:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	ee07 3a90 	vmov	s15, r3
 8004b8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	ee07 3a90 	vmov	s15, r3
 8004b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b9e:	4b7b      	ldr	r3, [pc, #492]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba6:	ee07 3a90 	vmov	s15, r3
 8004baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bb2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004bce:	e087      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	ee07 3a90 	vmov	s15, r3
 8004bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bda:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004d98 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004be2:	4b6a      	ldr	r3, [pc, #424]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bea:	ee07 3a90 	vmov	s15, r3
 8004bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bf6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c12:	e065      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	ee07 3a90 	vmov	s15, r3
 8004c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c26:	4b59      	ldr	r3, [pc, #356]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2e:	ee07 3a90 	vmov	s15, r3
 8004c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c3a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c56:	e043      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	ee07 3a90 	vmov	s15, r3
 8004c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c62:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004da0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c6a:	4b48      	ldr	r3, [pc, #288]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c7e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c9a:	e021      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cae:	4b37      	ldr	r3, [pc, #220]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cc2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cde:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce4:	0a5b      	lsrs	r3, r3, #9
 8004ce6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cf6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cfa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d06:	ee17 2a90 	vmov	r2, s15
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d12:	0c1b      	lsrs	r3, r3, #16
 8004d14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d18:	ee07 3a90 	vmov	s15, r3
 8004d1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d28:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d34:	ee17 2a90 	vmov	r2, s15
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004d3c:	4b13      	ldr	r3, [pc, #76]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	0e1b      	lsrs	r3, r3, #24
 8004d42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d56:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d62:	ee17 2a90 	vmov	r2, s15
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004d6a:	e008      	b.n	8004d7e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	609a      	str	r2, [r3, #8]
}
 8004d7e:	bf00      	nop
 8004d80:	3724      	adds	r7, #36	@ 0x24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	58024400 	.word	0x58024400
 8004d90:	03d09000 	.word	0x03d09000
 8004d94:	46000000 	.word	0x46000000
 8004d98:	4c742400 	.word	0x4c742400
 8004d9c:	4a742400 	.word	0x4a742400
 8004da0:	4bbebc20 	.word	0x4bbebc20

08004da4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dae:	2300      	movs	r3, #0
 8004db0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004db2:	4b53      	ldr	r3, [pc, #332]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	2b03      	cmp	r3, #3
 8004dbc:	d101      	bne.n	8004dc2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e099      	b.n	8004ef6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004dc2:	4b4f      	ldr	r3, [pc, #316]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a4e      	ldr	r2, [pc, #312]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004dc8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dce:	f7fc fa2d 	bl	800122c <HAL_GetTick>
 8004dd2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004dd4:	e008      	b.n	8004de8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dd6:	f7fc fa29 	bl	800122c <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e086      	b.n	8004ef6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004de8:	4b45      	ldr	r3, [pc, #276]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1f0      	bne.n	8004dd6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004df4:	4b42      	ldr	r3, [pc, #264]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	031b      	lsls	r3, r3, #12
 8004e02:	493f      	ldr	r1, [pc, #252]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	025b      	lsls	r3, r3, #9
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	041b      	lsls	r3, r3, #16
 8004e26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	061b      	lsls	r3, r3, #24
 8004e34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e38:	4931      	ldr	r1, [pc, #196]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e3e:	4b30      	ldr	r3, [pc, #192]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	492d      	ldr	r1, [pc, #180]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e50:	4b2b      	ldr	r3, [pc, #172]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e54:	f023 0220 	bic.w	r2, r3, #32
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	4928      	ldr	r1, [pc, #160]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e62:	4b27      	ldr	r3, [pc, #156]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e66:	4a26      	ldr	r2, [pc, #152]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e68:	f023 0310 	bic.w	r3, r3, #16
 8004e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e6e:	4b24      	ldr	r3, [pc, #144]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e72:	4b24      	ldr	r3, [pc, #144]	@ (8004f04 <RCCEx_PLL2_Config+0x160>)
 8004e74:	4013      	ands	r3, r2
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	69d2      	ldr	r2, [r2, #28]
 8004e7a:	00d2      	lsls	r2, r2, #3
 8004e7c:	4920      	ldr	r1, [pc, #128]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e82:	4b1f      	ldr	r3, [pc, #124]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e86:	4a1e      	ldr	r2, [pc, #120]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e88:	f043 0310 	orr.w	r3, r3, #16
 8004e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d106      	bne.n	8004ea2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e94:	4b1a      	ldr	r3, [pc, #104]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e98:	4a19      	ldr	r2, [pc, #100]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ea0:	e00f      	b.n	8004ec2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d106      	bne.n	8004eb6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004ea8:	4b15      	ldr	r3, [pc, #84]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eac:	4a14      	ldr	r2, [pc, #80]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004eb4:	e005      	b.n	8004ec2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004eb6:	4b12      	ldr	r3, [pc, #72]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eba:	4a11      	ldr	r2, [pc, #68]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004ebc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004ec8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ecc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ece:	f7fc f9ad 	bl	800122c <HAL_GetTick>
 8004ed2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ed4:	e008      	b.n	8004ee8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ed6:	f7fc f9a9 	bl	800122c <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d901      	bls.n	8004ee8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e006      	b.n	8004ef6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ee8:	4b05      	ldr	r3, [pc, #20]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0f0      	beq.n	8004ed6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	58024400 	.word	0x58024400
 8004f04:	ffff0007 	.word	0xffff0007

08004f08 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f16:	4b53      	ldr	r3, [pc, #332]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d101      	bne.n	8004f26 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e099      	b.n	800505a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004f26:	4b4f      	ldr	r3, [pc, #316]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a4e      	ldr	r2, [pc, #312]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f32:	f7fc f97b 	bl	800122c <HAL_GetTick>
 8004f36:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f38:	e008      	b.n	8004f4c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f3a:	f7fc f977 	bl	800122c <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e086      	b.n	800505a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f4c:	4b45      	ldr	r3, [pc, #276]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f0      	bne.n	8004f3a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004f58:	4b42      	ldr	r3, [pc, #264]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	051b      	lsls	r3, r3, #20
 8004f66:	493f      	ldr	r1, [pc, #252]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	3b01      	subs	r3, #1
 8004f72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	025b      	lsls	r3, r3, #9
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	431a      	orrs	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	041b      	lsls	r3, r3, #16
 8004f8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	061b      	lsls	r3, r3, #24
 8004f98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f9c:	4931      	ldr	r1, [pc, #196]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004fa2:	4b30      	ldr	r3, [pc, #192]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	492d      	ldr	r1, [pc, #180]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	4928      	ldr	r1, [pc, #160]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004fc6:	4b27      	ldr	r3, [pc, #156]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fca:	4a26      	ldr	r2, [pc, #152]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004fd2:	4b24      	ldr	r3, [pc, #144]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fd6:	4b24      	ldr	r3, [pc, #144]	@ (8005068 <RCCEx_PLL3_Config+0x160>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	69d2      	ldr	r2, [r2, #28]
 8004fde:	00d2      	lsls	r2, r2, #3
 8004fe0:	4920      	ldr	r1, [pc, #128]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004fe6:	4b1f      	ldr	r3, [pc, #124]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fea:	4a1e      	ldr	r2, [pc, #120]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d106      	bne.n	8005006 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	4a19      	ldr	r2, [pc, #100]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004ffe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005002:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005004:	e00f      	b.n	8005026 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d106      	bne.n	800501a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800500c:	4b15      	ldr	r3, [pc, #84]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	4a14      	ldr	r2, [pc, #80]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8005012:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005016:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005018:	e005      	b.n	8005026 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800501a:	4b12      	ldr	r3, [pc, #72]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800501c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501e:	4a11      	ldr	r2, [pc, #68]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8005020:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005024:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005026:	4b0f      	ldr	r3, [pc, #60]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a0e      	ldr	r2, [pc, #56]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800502c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005030:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005032:	f7fc f8fb 	bl	800122c <HAL_GetTick>
 8005036:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005038:	e008      	b.n	800504c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800503a:	f7fc f8f7 	bl	800122c <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e006      	b.n	800505a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800504c:	4b05      	ldr	r3, [pc, #20]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005058:	7bfb      	ldrb	r3, [r7, #15]
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	58024400 	.word	0x58024400
 8005068:	ffff0007 	.word	0xffff0007

0800506c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d071      	beq.n	8005162 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d106      	bne.n	8005098 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7fb fe70 	bl	8000d78 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2202      	movs	r2, #2
 800509c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 0310 	and.w	r3, r3, #16
 80050aa:	2b10      	cmp	r3, #16
 80050ac:	d050      	beq.n	8005150 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	22ca      	movs	r2, #202	@ 0xca
 80050b4:	625a      	str	r2, [r3, #36]	@ 0x24
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2253      	movs	r2, #83	@ 0x53
 80050bc:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 fa4a 	bl	8005558 <RTC_EnterInitMode>
 80050c4:	4603      	mov	r3, r0
 80050c6:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80050c8:	7bfb      	ldrb	r3, [r7, #15]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d124      	bne.n	8005118 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6899      	ldr	r1, [r3, #8]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	4b24      	ldr	r3, [pc, #144]	@ (800516c <HAL_RTC_Init+0x100>)
 80050da:	400b      	ands	r3, r1
 80050dc:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6899      	ldr	r1, [r3, #8]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	431a      	orrs	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	430a      	orrs	r2, r1
 80050fa:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	0419      	lsls	r1, r3, #16
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 fa56 	bl	80055c0 <RTC_ExitInitMode>
 8005114:	4603      	mov	r3, r0
 8005116:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8005118:	7bfb      	ldrb	r3, [r7, #15]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d113      	bne.n	8005146 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0203 	bic.w	r2, r2, #3
 800512c:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	69da      	ldr	r2, [r3, #28]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	431a      	orrs	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	22ff      	movs	r2, #255	@ 0xff
 800514c:	625a      	str	r2, [r3, #36]	@ 0x24
 800514e:	e001      	b.n	8005154 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005150:	2300      	movs	r3, #0
 8005152:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d103      	bne.n	8005162 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 8005162:	7bfb      	ldrb	r3, [r7, #15]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	ff8fffbf 	.word	0xff8fffbf

08005170 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005170:	b590      	push	{r4, r7, lr}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d101      	bne.n	800518a <HAL_RTC_SetTime+0x1a>
 8005186:	2302      	movs	r3, #2
 8005188:	e089      	b.n	800529e <HAL_RTC_SetTime+0x12e>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2202      	movs	r2, #2
 8005196:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	22ca      	movs	r2, #202	@ 0xca
 80051a0:	625a      	str	r2, [r3, #36]	@ 0x24
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2253      	movs	r2, #83	@ 0x53
 80051a8:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f9d4 	bl	8005558 <RTC_EnterInitMode>
 80051b0:	4603      	mov	r3, r0
 80051b2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80051b4:	7cfb      	ldrb	r3, [r7, #19]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d161      	bne.n	800527e <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d126      	bne.n	800520e <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d102      	bne.n	80051d4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	2200      	movs	r2, #0
 80051d2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	4618      	mov	r0, r3
 80051da:	f000 fa2f 	bl	800563c <RTC_ByteToBcd2>
 80051de:	4603      	mov	r3, r0
 80051e0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	785b      	ldrb	r3, [r3, #1]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f000 fa28 	bl	800563c <RTC_ByteToBcd2>
 80051ec:	4603      	mov	r3, r0
 80051ee:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80051f0:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	789b      	ldrb	r3, [r3, #2]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f000 fa20 	bl	800563c <RTC_ByteToBcd2>
 80051fc:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80051fe:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	78db      	ldrb	r3, [r3, #3]
 8005206:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005208:	4313      	orrs	r3, r2
 800520a:	617b      	str	r3, [r7, #20]
 800520c:	e018      	b.n	8005240 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005218:	2b00      	cmp	r3, #0
 800521a:	d102      	bne.n	8005222 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	2200      	movs	r2, #0
 8005220:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800522e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005234:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	78db      	ldrb	r3, [r3, #3]
 800523a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	6979      	ldr	r1, [r7, #20]
 8005246:	4b18      	ldr	r3, [pc, #96]	@ (80052a8 <HAL_RTC_SetTime+0x138>)
 8005248:	400b      	ands	r3, r1
 800524a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800525a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6899      	ldr	r1, [r3, #8]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	431a      	orrs	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 f9a3 	bl	80055c0 <RTC_ExitInitMode>
 800527a:	4603      	mov	r3, r0
 800527c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	22ff      	movs	r2, #255	@ 0xff
 8005284:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8005286:	7cfb      	ldrb	r3, [r7, #19]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d103      	bne.n	8005294 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800529c:	7cfb      	ldrb	r3, [r7, #19]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	371c      	adds	r7, #28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd90      	pop	{r4, r7, pc}
 80052a6:	bf00      	nop
 80052a8:	007f7f7f 	.word	0x007f7f7f

080052ac <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b086      	sub	sp, #24
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	4b22      	ldr	r3, [pc, #136]	@ (8005360 <HAL_RTC_GetTime+0xb4>)
 80052d8:	4013      	ands	r3, r2
 80052da:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	0c1b      	lsrs	r3, r3, #16
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052e6:	b2da      	uxtb	r2, r3
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	0a1b      	lsrs	r3, r3, #8
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005304:	b2da      	uxtb	r2, r3
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	0d9b      	lsrs	r3, r3, #22
 800530e:	b2db      	uxtb	r3, r3
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	b2da      	uxtb	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d11a      	bne.n	8005356 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	4618      	mov	r0, r3
 8005326:	f000 f9a9 	bl	800567c <RTC_Bcd2ToByte>
 800532a:	4603      	mov	r3, r0
 800532c:	461a      	mov	r2, r3
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	785b      	ldrb	r3, [r3, #1]
 8005336:	4618      	mov	r0, r3
 8005338:	f000 f9a0 	bl	800567c <RTC_Bcd2ToByte>
 800533c:	4603      	mov	r3, r0
 800533e:	461a      	mov	r2, r3
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	789b      	ldrb	r3, [r3, #2]
 8005348:	4618      	mov	r0, r3
 800534a:	f000 f997 	bl	800567c <RTC_Bcd2ToByte>
 800534e:	4603      	mov	r3, r0
 8005350:	461a      	mov	r2, r3
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	007f7f7f 	.word	0x007f7f7f

08005364 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005364:	b590      	push	{r4, r7, lr}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d101      	bne.n	800537e <HAL_RTC_SetDate+0x1a>
 800537a:	2302      	movs	r3, #2
 800537c:	e073      	b.n	8005466 <HAL_RTC_SetDate+0x102>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2202      	movs	r2, #2
 800538a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10e      	bne.n	80053b2 <HAL_RTC_SetDate+0x4e>
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	785b      	ldrb	r3, [r3, #1]
 8005398:	f003 0310 	and.w	r3, r3, #16
 800539c:	2b00      	cmp	r3, #0
 800539e:	d008      	beq.n	80053b2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	785b      	ldrb	r3, [r3, #1]
 80053a4:	f023 0310 	bic.w	r3, r3, #16
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	330a      	adds	r3, #10
 80053ac:	b2da      	uxtb	r2, r3
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d11c      	bne.n	80053f2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	78db      	ldrb	r3, [r3, #3]
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 f93d 	bl	800563c <RTC_ByteToBcd2>
 80053c2:	4603      	mov	r3, r0
 80053c4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	785b      	ldrb	r3, [r3, #1]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f000 f936 	bl	800563c <RTC_ByteToBcd2>
 80053d0:	4603      	mov	r3, r0
 80053d2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80053d4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	789b      	ldrb	r3, [r3, #2]
 80053da:	4618      	mov	r0, r3
 80053dc:	f000 f92e 	bl	800563c <RTC_ByteToBcd2>
 80053e0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80053e2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80053ec:	4313      	orrs	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]
 80053f0:	e00e      	b.n	8005410 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	78db      	ldrb	r3, [r3, #3]
 80053f6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	785b      	ldrb	r3, [r3, #1]
 80053fc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80053fe:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005404:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800540c:	4313      	orrs	r3, r2
 800540e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	22ca      	movs	r2, #202	@ 0xca
 8005416:	625a      	str	r2, [r3, #36]	@ 0x24
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2253      	movs	r2, #83	@ 0x53
 800541e:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 f899 	bl	8005558 <RTC_EnterInitMode>
 8005426:	4603      	mov	r3, r0
 8005428:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800542a:	7cfb      	ldrb	r3, [r7, #19]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10a      	bne.n	8005446 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	6979      	ldr	r1, [r7, #20]
 8005436:	4b0e      	ldr	r3, [pc, #56]	@ (8005470 <HAL_RTC_SetDate+0x10c>)
 8005438:	400b      	ands	r3, r1
 800543a:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f000 f8bf 	bl	80055c0 <RTC_ExitInitMode>
 8005442:	4603      	mov	r3, r0
 8005444:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	22ff      	movs	r2, #255	@ 0xff
 800544c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800544e:	7cfb      	ldrb	r3, [r7, #19]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d103      	bne.n	800545c <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005464:	7cfb      	ldrb	r3, [r7, #19]


}
 8005466:	4618      	mov	r0, r3
 8005468:	371c      	adds	r7, #28
 800546a:	46bd      	mov	sp, r7
 800546c:	bd90      	pop	{r4, r7, pc}
 800546e:	bf00      	nop
 8005470:	00ffff3f 	.word	0x00ffff3f

08005474 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	4b21      	ldr	r3, [pc, #132]	@ (800550c <HAL_RTC_GetDate+0x98>)
 8005488:	4013      	ands	r3, r2
 800548a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	0c1b      	lsrs	r3, r3, #16
 8005490:	b2da      	uxtb	r2, r3
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	0a1b      	lsrs	r3, r3, #8
 800549a:	b2db      	uxtb	r3, r3
 800549c:	f003 031f 	and.w	r3, r3, #31
 80054a0:	b2da      	uxtb	r2, r3
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054ae:	b2da      	uxtb	r2, r3
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	0b5b      	lsrs	r3, r3, #13
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	f003 0307 	and.w	r3, r3, #7
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d11a      	bne.n	8005500 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	78db      	ldrb	r3, [r3, #3]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 f8d4 	bl	800567c <RTC_Bcd2ToByte>
 80054d4:	4603      	mov	r3, r0
 80054d6:	461a      	mov	r2, r3
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	785b      	ldrb	r3, [r3, #1]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f000 f8cb 	bl	800567c <RTC_Bcd2ToByte>
 80054e6:	4603      	mov	r3, r0
 80054e8:	461a      	mov	r2, r3
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	789b      	ldrb	r3, [r3, #2]
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 f8c2 	bl	800567c <RTC_Bcd2ToByte>
 80054f8:	4603      	mov	r3, r0
 80054fa:	461a      	mov	r2, r3
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	00ffff3f 	.word	0x00ffff3f

08005510 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a0d      	ldr	r2, [pc, #52]	@ (8005554 <HAL_RTC_WaitForSynchro+0x44>)
 800551e:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8005520:	f7fb fe84 	bl	800122c <HAL_GetTick>
 8005524:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005526:	e009      	b.n	800553c <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005528:	f7fb fe80 	bl	800122c <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005536:	d901      	bls.n	800553c <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e007      	b.n	800554c <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	f003 0320 	and.w	r3, r3, #32
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0ee      	beq.n	8005528 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	0003ff5f 	.word	0x0003ff5f

08005558 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005560:	2300      	movs	r3, #0
 8005562:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800556e:	2b00      	cmp	r3, #0
 8005570:	d120      	bne.n	80055b4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f04f 32ff 	mov.w	r2, #4294967295
 800557a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800557c:	f7fb fe56 	bl	800122c <HAL_GetTick>
 8005580:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005582:	e00d      	b.n	80055a0 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005584:	f7fb fe52 	bl	800122c <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005592:	d905      	bls.n	80055a0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005594:	2303      	movs	r3, #3
 8005596:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2203      	movs	r2, #3
 800559c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d102      	bne.n	80055b4 <RTC_EnterInitMode+0x5c>
 80055ae:	7bfb      	ldrb	r3, [r7, #15]
 80055b0:	2b03      	cmp	r3, #3
 80055b2:	d1e7      	bne.n	8005584 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80055b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
	...

080055c0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055c8:	2300      	movs	r3, #0
 80055ca:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80055cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005638 <RTC_ExitInitMode+0x78>)
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	4a19      	ldr	r2, [pc, #100]	@ (8005638 <RTC_ExitInitMode+0x78>)
 80055d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055d6:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80055d8:	4b17      	ldr	r3, [pc, #92]	@ (8005638 <RTC_ExitInitMode+0x78>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f003 0320 	and.w	r3, r3, #32
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10c      	bne.n	80055fe <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f7ff ff93 	bl	8005510 <HAL_RTC_WaitForSynchro>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01e      	beq.n	800562e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2203      	movs	r2, #3
 80055f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	73fb      	strb	r3, [r7, #15]
 80055fc:	e017      	b.n	800562e <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80055fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005638 <RTC_ExitInitMode+0x78>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	4a0d      	ldr	r2, [pc, #52]	@ (8005638 <RTC_ExitInitMode+0x78>)
 8005604:	f023 0320 	bic.w	r3, r3, #32
 8005608:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff ff80 	bl	8005510 <HAL_RTC_WaitForSynchro>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d005      	beq.n	8005622 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2203      	movs	r2, #3
 800561a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005622:	4b05      	ldr	r3, [pc, #20]	@ (8005638 <RTC_ExitInitMode+0x78>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	4a04      	ldr	r2, [pc, #16]	@ (8005638 <RTC_ExitInitMode+0x78>)
 8005628:	f043 0320 	orr.w	r3, r3, #32
 800562c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800562e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005630:	4618      	mov	r0, r3
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	58004000 	.word	0x58004000

0800563c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	4603      	mov	r3, r0
 8005644:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800564a:	79fb      	ldrb	r3, [r7, #7]
 800564c:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800564e:	e005      	b.n	800565c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	3301      	adds	r3, #1
 8005654:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8005656:	7afb      	ldrb	r3, [r7, #11]
 8005658:	3b0a      	subs	r3, #10
 800565a:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800565c:	7afb      	ldrb	r3, [r7, #11]
 800565e:	2b09      	cmp	r3, #9
 8005660:	d8f6      	bhi.n	8005650 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	b2db      	uxtb	r3, r3
 8005666:	011b      	lsls	r3, r3, #4
 8005668:	b2da      	uxtb	r2, r3
 800566a:	7afb      	ldrb	r3, [r7, #11]
 800566c:	4313      	orrs	r3, r2
 800566e:	b2db      	uxtb	r3, r3
}
 8005670:	4618      	mov	r0, r3
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	4603      	mov	r3, r0
 8005684:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8005686:	79fb      	ldrb	r3, [r7, #7]
 8005688:	091b      	lsrs	r3, r3, #4
 800568a:	b2db      	uxtb	r3, r3
 800568c:	461a      	mov	r2, r3
 800568e:	0092      	lsls	r2, r2, #2
 8005690:	4413      	add	r3, r2
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8005696:	79fb      	ldrb	r3, [r7, #7]
 8005698:	f003 030f 	and.w	r3, r3, #15
 800569c:	b2da      	uxtb	r2, r3
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	4413      	add	r3, r2
 80056a2:	b2db      	uxtb	r3, r3
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3714      	adds	r7, #20
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e042      	b.n	8005748 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d106      	bne.n	80056da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f7fb fb81 	bl	8000ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2224      	movs	r2, #36	@ 0x24
 80056de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 0201 	bic.w	r2, r2, #1
 80056f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d002      	beq.n	8005700 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f001 f9d2 	bl	8006aa4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fc67 	bl	8005fd4 <UART_SetConfig>
 8005706:	4603      	mov	r3, r0
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e01b      	b.n	8005748 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800571e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800572e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f042 0201 	orr.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f001 fa51 	bl	8006be8 <UART_CheckIdleState>
 8005746:	4603      	mov	r3, r0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b08a      	sub	sp, #40	@ 0x28
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	4613      	mov	r3, r2
 800575c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005764:	2b20      	cmp	r3, #32
 8005766:	d137      	bne.n	80057d8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d002      	beq.n	8005774 <HAL_UART_Receive_IT+0x24>
 800576e:	88fb      	ldrh	r3, [r7, #6]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d101      	bne.n	8005778 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e030      	b.n	80057da <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a18      	ldr	r2, [pc, #96]	@ (80057e4 <HAL_UART_Receive_IT+0x94>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d01f      	beq.n	80057c8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d018      	beq.n	80057c8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	e853 3f00 	ldrex	r3, [r3]
 80057a2:	613b      	str	r3, [r7, #16]
   return(result);
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80057aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	461a      	mov	r2, r3
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	623b      	str	r3, [r7, #32]
 80057b6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	69f9      	ldr	r1, [r7, #28]
 80057ba:	6a3a      	ldr	r2, [r7, #32]
 80057bc:	e841 2300 	strex	r3, r2, [r1]
 80057c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e6      	bne.n	8005796 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	461a      	mov	r2, r3
 80057cc:	68b9      	ldr	r1, [r7, #8]
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f001 fb22 	bl	8006e18 <UART_Start_Receive_IT>
 80057d4:	4603      	mov	r3, r0
 80057d6:	e000      	b.n	80057da <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057d8:	2302      	movs	r3, #2
  }
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3728      	adds	r7, #40	@ 0x28
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	58000c00 	.word	0x58000c00

080057e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b0ba      	sub	sp, #232	@ 0xe8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	69db      	ldr	r3, [r3, #28]
 80057f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800580e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005812:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005816:	4013      	ands	r3, r2
 8005818:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800581c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005820:	2b00      	cmp	r3, #0
 8005822:	d11b      	bne.n	800585c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	d015      	beq.n	800585c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005834:	f003 0320 	and.w	r3, r3, #32
 8005838:	2b00      	cmp	r3, #0
 800583a:	d105      	bne.n	8005848 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800583c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d009      	beq.n	800585c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800584c:	2b00      	cmp	r3, #0
 800584e:	f000 8393 	beq.w	8005f78 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	4798      	blx	r3
      }
      return;
 800585a:	e38d      	b.n	8005f78 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800585c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005860:	2b00      	cmp	r3, #0
 8005862:	f000 8123 	beq.w	8005aac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005866:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800586a:	4b8d      	ldr	r3, [pc, #564]	@ (8005aa0 <HAL_UART_IRQHandler+0x2b8>)
 800586c:	4013      	ands	r3, r2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d106      	bne.n	8005880 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005872:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005876:	4b8b      	ldr	r3, [pc, #556]	@ (8005aa4 <HAL_UART_IRQHandler+0x2bc>)
 8005878:	4013      	ands	r3, r2
 800587a:	2b00      	cmp	r3, #0
 800587c:	f000 8116 	beq.w	8005aac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b00      	cmp	r3, #0
 800588a:	d011      	beq.n	80058b0 <HAL_UART_IRQHandler+0xc8>
 800588c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00b      	beq.n	80058b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2201      	movs	r2, #1
 800589e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a6:	f043 0201 	orr.w	r2, r3, #1
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d011      	beq.n	80058e0 <HAL_UART_IRQHandler+0xf8>
 80058bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00b      	beq.n	80058e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2202      	movs	r2, #2
 80058ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058d6:	f043 0204 	orr.w	r2, r3, #4
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d011      	beq.n	8005910 <HAL_UART_IRQHandler+0x128>
 80058ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058f0:	f003 0301 	and.w	r3, r3, #1
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00b      	beq.n	8005910 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2204      	movs	r2, #4
 80058fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005906:	f043 0202 	orr.w	r2, r3, #2
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b00      	cmp	r3, #0
 800591a:	d017      	beq.n	800594c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800591c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005920:	f003 0320 	and.w	r3, r3, #32
 8005924:	2b00      	cmp	r3, #0
 8005926:	d105      	bne.n	8005934 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005928:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800592c:	4b5c      	ldr	r3, [pc, #368]	@ (8005aa0 <HAL_UART_IRQHandler+0x2b8>)
 800592e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00b      	beq.n	800594c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2208      	movs	r2, #8
 800593a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005942:	f043 0208 	orr.w	r2, r3, #8
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800594c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005950:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005954:	2b00      	cmp	r3, #0
 8005956:	d012      	beq.n	800597e <HAL_UART_IRQHandler+0x196>
 8005958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800595c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00c      	beq.n	800597e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800596c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005974:	f043 0220 	orr.w	r2, r3, #32
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 82f9 	beq.w	8005f7c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800598a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b00      	cmp	r3, #0
 8005994:	d013      	beq.n	80059be <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800599a:	f003 0320 	and.w	r3, r3, #32
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d105      	bne.n	80059ae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80059a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d007      	beq.n	80059be <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d003      	beq.n	80059be <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d2:	2b40      	cmp	r3, #64	@ 0x40
 80059d4:	d005      	beq.n	80059e2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80059d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d054      	beq.n	8005a8c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f001 fb3a 	bl	800705c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f2:	2b40      	cmp	r3, #64	@ 0x40
 80059f4:	d146      	bne.n	8005a84 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	3308      	adds	r3, #8
 80059fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a04:	e853 3f00 	ldrex	r3, [r3]
 8005a08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005a0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	3308      	adds	r3, #8
 8005a1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a32:	e841 2300 	strex	r3, r2, [r1]
 8005a36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1d9      	bne.n	80059f6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d017      	beq.n	8005a7c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a52:	4a15      	ldr	r2, [pc, #84]	@ (8005aa8 <HAL_UART_IRQHandler+0x2c0>)
 8005a54:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f7fc f8a3 	bl	8001ba8 <HAL_DMA_Abort_IT>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d019      	beq.n	8005a9c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005a76:	4610      	mov	r0, r2
 8005a78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a7a:	e00f      	b.n	8005a9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 fa93 	bl	8005fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a82:	e00b      	b.n	8005a9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 fa8f 	bl	8005fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a8a:	e007      	b.n	8005a9c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 fa8b 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005a9a:	e26f      	b.n	8005f7c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a9c:	bf00      	nop
    return;
 8005a9e:	e26d      	b.n	8005f7c <HAL_UART_IRQHandler+0x794>
 8005aa0:	10000001 	.word	0x10000001
 8005aa4:	04000120 	.word	0x04000120
 8005aa8:	08007129 	.word	0x08007129

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	f040 8203 	bne.w	8005ebc <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aba:	f003 0310 	and.w	r3, r3, #16
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f000 81fc 	beq.w	8005ebc <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ac8:	f003 0310 	and.w	r3, r3, #16
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 81f5 	beq.w	8005ebc <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2210      	movs	r2, #16
 8005ad8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ae4:	2b40      	cmp	r3, #64	@ 0x40
 8005ae6:	f040 816d 	bne.w	8005dc4 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4aa4      	ldr	r2, [pc, #656]	@ (8005d84 <HAL_UART_IRQHandler+0x59c>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d068      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4aa1      	ldr	r2, [pc, #644]	@ (8005d88 <HAL_UART_IRQHandler+0x5a0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d061      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a9f      	ldr	r2, [pc, #636]	@ (8005d8c <HAL_UART_IRQHandler+0x5a4>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d05a      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a9c      	ldr	r2, [pc, #624]	@ (8005d90 <HAL_UART_IRQHandler+0x5a8>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d053      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a9a      	ldr	r2, [pc, #616]	@ (8005d94 <HAL_UART_IRQHandler+0x5ac>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d04c      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a97      	ldr	r2, [pc, #604]	@ (8005d98 <HAL_UART_IRQHandler+0x5b0>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d045      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a95      	ldr	r2, [pc, #596]	@ (8005d9c <HAL_UART_IRQHandler+0x5b4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d03e      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a92      	ldr	r2, [pc, #584]	@ (8005da0 <HAL_UART_IRQHandler+0x5b8>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d037      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a90      	ldr	r2, [pc, #576]	@ (8005da4 <HAL_UART_IRQHandler+0x5bc>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d030      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a8d      	ldr	r2, [pc, #564]	@ (8005da8 <HAL_UART_IRQHandler+0x5c0>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d029      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a8b      	ldr	r2, [pc, #556]	@ (8005dac <HAL_UART_IRQHandler+0x5c4>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d022      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a88      	ldr	r2, [pc, #544]	@ (8005db0 <HAL_UART_IRQHandler+0x5c8>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d01b      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a86      	ldr	r2, [pc, #536]	@ (8005db4 <HAL_UART_IRQHandler+0x5cc>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d014      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a83      	ldr	r2, [pc, #524]	@ (8005db8 <HAL_UART_IRQHandler+0x5d0>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d00d      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a81      	ldr	r2, [pc, #516]	@ (8005dbc <HAL_UART_IRQHandler+0x5d4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d006      	beq.n	8005bca <HAL_UART_IRQHandler+0x3e2>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a7e      	ldr	r2, [pc, #504]	@ (8005dc0 <HAL_UART_IRQHandler+0x5d8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d106      	bne.n	8005bd8 <HAL_UART_IRQHandler+0x3f0>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	e005      	b.n	8005be4 <HAL_UART_IRQHandler+0x3fc>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005be8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f000 80ad 	beq.w	8005d4c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005bf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	f080 80a5 	bcs.w	8005d4c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c12:	69db      	ldr	r3, [r3, #28]
 8005c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c18:	f000 8087 	beq.w	8005d2a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	461a      	mov	r2, r3
 8005c42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c4a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c56:	e841 2300 	strex	r3, r2, [r1]
 8005c5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1da      	bne.n	8005c1c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	3308      	adds	r3, #8
 8005c6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c70:	e853 3f00 	ldrex	r3, [r3]
 8005c74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c78:	f023 0301 	bic.w	r3, r3, #1
 8005c7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	3308      	adds	r3, #8
 8005c86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c96:	e841 2300 	strex	r3, r2, [r1]
 8005c9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1e1      	bne.n	8005c66 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	3308      	adds	r3, #8
 8005ca8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005caa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005cac:	e853 3f00 	ldrex	r3, [r3]
 8005cb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005cb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	3308      	adds	r3, #8
 8005cc2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005cc6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005cc8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ccc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005cce:	e841 2300 	strex	r3, r2, [r1]
 8005cd2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005cd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1e3      	bne.n	8005ca2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2220      	movs	r2, #32
 8005cde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005cf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cf8:	f023 0310 	bic.w	r3, r3, #16
 8005cfc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	461a      	mov	r2, r3
 8005d06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d12:	e841 2300 	strex	r3, r2, [r1]
 8005d16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e4      	bne.n	8005ce8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7fb fc21 	bl	800156c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	4619      	mov	r1, r3
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 f939 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005d4a:	e119      	b.n	8005f80 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d56:	429a      	cmp	r2, r3
 8005d58:	f040 8112 	bne.w	8005f80 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d62:	69db      	ldr	r3, [r3, #28]
 8005d64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d68:	f040 810a 	bne.w	8005f80 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d78:	4619      	mov	r1, r3
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f91e 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
      return;
 8005d80:	e0fe      	b.n	8005f80 <HAL_UART_IRQHandler+0x798>
 8005d82:	bf00      	nop
 8005d84:	40020010 	.word	0x40020010
 8005d88:	40020028 	.word	0x40020028
 8005d8c:	40020040 	.word	0x40020040
 8005d90:	40020058 	.word	0x40020058
 8005d94:	40020070 	.word	0x40020070
 8005d98:	40020088 	.word	0x40020088
 8005d9c:	400200a0 	.word	0x400200a0
 8005da0:	400200b8 	.word	0x400200b8
 8005da4:	40020410 	.word	0x40020410
 8005da8:	40020428 	.word	0x40020428
 8005dac:	40020440 	.word	0x40020440
 8005db0:	40020458 	.word	0x40020458
 8005db4:	40020470 	.word	0x40020470
 8005db8:	40020488 	.word	0x40020488
 8005dbc:	400204a0 	.word	0x400204a0
 8005dc0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 80cf 	beq.w	8005f84 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8005de6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f000 80ca 	beq.w	8005f84 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e12:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e14:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e1a:	e841 2300 	strex	r3, r2, [r1]
 8005e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1e4      	bne.n	8005df0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	3308      	adds	r3, #8
 8005e2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e30:	e853 3f00 	ldrex	r3, [r3]
 8005e34:	623b      	str	r3, [r7, #32]
   return(result);
 8005e36:	6a3a      	ldr	r2, [r7, #32]
 8005e38:	4b55      	ldr	r3, [pc, #340]	@ (8005f90 <HAL_UART_IRQHandler+0x7a8>)
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	3308      	adds	r3, #8
 8005e46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e52:	e841 2300 	strex	r3, r2, [r1]
 8005e56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1e3      	bne.n	8005e26 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2220      	movs	r2, #32
 8005e62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	e853 3f00 	ldrex	r3, [r3]
 8005e7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0310 	bic.w	r3, r3, #16
 8005e86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	461a      	mov	r2, r3
 8005e90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e94:	61fb      	str	r3, [r7, #28]
 8005e96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e98:	69b9      	ldr	r1, [r7, #24]
 8005e9a:	69fa      	ldr	r2, [r7, #28]
 8005e9c:	e841 2300 	strex	r3, r2, [r1]
 8005ea0:	617b      	str	r3, [r7, #20]
   return(result);
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1e4      	bne.n	8005e72 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005eae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f881 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005eba:	e063      	b.n	8005f84 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ec0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00e      	beq.n	8005ee6 <HAL_UART_IRQHandler+0x6fe>
 8005ec8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ecc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d008      	beq.n	8005ee6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005edc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f001 fe80 	bl	8007be4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ee4:	e051      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d014      	beq.n	8005f1c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d105      	bne.n	8005f0a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005efe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d03a      	beq.n	8005f88 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	4798      	blx	r3
    }
    return;
 8005f1a:	e035      	b.n	8005f88 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d009      	beq.n	8005f3c <HAL_UART_IRQHandler+0x754>
 8005f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d003      	beq.n	8005f3c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f001 f909 	bl	800714c <UART_EndTransmit_IT>
    return;
 8005f3a:	e026      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d009      	beq.n	8005f5c <HAL_UART_IRQHandler+0x774>
 8005f48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d003      	beq.n	8005f5c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f001 fe59 	bl	8007c0c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f5a:	e016      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d010      	beq.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
 8005f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	da0c      	bge.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f001 fe41 	bl	8007bf8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f76:	e008      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
      return;
 8005f78:	bf00      	nop
 8005f7a:	e006      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
    return;
 8005f7c:	bf00      	nop
 8005f7e:	e004      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
      return;
 8005f80:	bf00      	nop
 8005f82:	e002      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
      return;
 8005f84:	bf00      	nop
 8005f86:	e000      	b.n	8005f8a <HAL_UART_IRQHandler+0x7a2>
    return;
 8005f88:	bf00      	nop
  }
}
 8005f8a:	37e8      	adds	r7, #232	@ 0xe8
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	effffffe 	.word	0xeffffffe

08005f94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fd8:	b092      	sub	sp, #72	@ 0x48
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	431a      	orrs	r2, r3
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	69db      	ldr	r3, [r3, #28]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	4bbe      	ldr	r3, [pc, #760]	@ (80062fc <UART_SetConfig+0x328>)
 8006004:	4013      	ands	r3, r2
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	6812      	ldr	r2, [r2, #0]
 800600a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800600c:	430b      	orrs	r3, r1
 800600e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4ab3      	ldr	r2, [pc, #716]	@ (8006300 <UART_SetConfig+0x32c>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d004      	beq.n	8006040 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800603c:	4313      	orrs	r3, r2
 800603e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689a      	ldr	r2, [r3, #8]
 8006046:	4baf      	ldr	r3, [pc, #700]	@ (8006304 <UART_SetConfig+0x330>)
 8006048:	4013      	ands	r3, r2
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	6812      	ldr	r2, [r2, #0]
 800604e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006050:	430b      	orrs	r3, r1
 8006052:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800605a:	f023 010f 	bic.w	r1, r3, #15
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	430a      	orrs	r2, r1
 8006068:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4aa6      	ldr	r2, [pc, #664]	@ (8006308 <UART_SetConfig+0x334>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d177      	bne.n	8006164 <UART_SetConfig+0x190>
 8006074:	4ba5      	ldr	r3, [pc, #660]	@ (800630c <UART_SetConfig+0x338>)
 8006076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006078:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800607c:	2b28      	cmp	r3, #40	@ 0x28
 800607e:	d86d      	bhi.n	800615c <UART_SetConfig+0x188>
 8006080:	a201      	add	r2, pc, #4	@ (adr r2, 8006088 <UART_SetConfig+0xb4>)
 8006082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006086:	bf00      	nop
 8006088:	0800612d 	.word	0x0800612d
 800608c:	0800615d 	.word	0x0800615d
 8006090:	0800615d 	.word	0x0800615d
 8006094:	0800615d 	.word	0x0800615d
 8006098:	0800615d 	.word	0x0800615d
 800609c:	0800615d 	.word	0x0800615d
 80060a0:	0800615d 	.word	0x0800615d
 80060a4:	0800615d 	.word	0x0800615d
 80060a8:	08006135 	.word	0x08006135
 80060ac:	0800615d 	.word	0x0800615d
 80060b0:	0800615d 	.word	0x0800615d
 80060b4:	0800615d 	.word	0x0800615d
 80060b8:	0800615d 	.word	0x0800615d
 80060bc:	0800615d 	.word	0x0800615d
 80060c0:	0800615d 	.word	0x0800615d
 80060c4:	0800615d 	.word	0x0800615d
 80060c8:	0800613d 	.word	0x0800613d
 80060cc:	0800615d 	.word	0x0800615d
 80060d0:	0800615d 	.word	0x0800615d
 80060d4:	0800615d 	.word	0x0800615d
 80060d8:	0800615d 	.word	0x0800615d
 80060dc:	0800615d 	.word	0x0800615d
 80060e0:	0800615d 	.word	0x0800615d
 80060e4:	0800615d 	.word	0x0800615d
 80060e8:	08006145 	.word	0x08006145
 80060ec:	0800615d 	.word	0x0800615d
 80060f0:	0800615d 	.word	0x0800615d
 80060f4:	0800615d 	.word	0x0800615d
 80060f8:	0800615d 	.word	0x0800615d
 80060fc:	0800615d 	.word	0x0800615d
 8006100:	0800615d 	.word	0x0800615d
 8006104:	0800615d 	.word	0x0800615d
 8006108:	0800614d 	.word	0x0800614d
 800610c:	0800615d 	.word	0x0800615d
 8006110:	0800615d 	.word	0x0800615d
 8006114:	0800615d 	.word	0x0800615d
 8006118:	0800615d 	.word	0x0800615d
 800611c:	0800615d 	.word	0x0800615d
 8006120:	0800615d 	.word	0x0800615d
 8006124:	0800615d 	.word	0x0800615d
 8006128:	08006155 	.word	0x08006155
 800612c:	2301      	movs	r3, #1
 800612e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006132:	e222      	b.n	800657a <UART_SetConfig+0x5a6>
 8006134:	2304      	movs	r3, #4
 8006136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800613a:	e21e      	b.n	800657a <UART_SetConfig+0x5a6>
 800613c:	2308      	movs	r3, #8
 800613e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006142:	e21a      	b.n	800657a <UART_SetConfig+0x5a6>
 8006144:	2310      	movs	r3, #16
 8006146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800614a:	e216      	b.n	800657a <UART_SetConfig+0x5a6>
 800614c:	2320      	movs	r3, #32
 800614e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006152:	e212      	b.n	800657a <UART_SetConfig+0x5a6>
 8006154:	2340      	movs	r3, #64	@ 0x40
 8006156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615a:	e20e      	b.n	800657a <UART_SetConfig+0x5a6>
 800615c:	2380      	movs	r3, #128	@ 0x80
 800615e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006162:	e20a      	b.n	800657a <UART_SetConfig+0x5a6>
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a69      	ldr	r2, [pc, #420]	@ (8006310 <UART_SetConfig+0x33c>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d130      	bne.n	80061d0 <UART_SetConfig+0x1fc>
 800616e:	4b67      	ldr	r3, [pc, #412]	@ (800630c <UART_SetConfig+0x338>)
 8006170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006172:	f003 0307 	and.w	r3, r3, #7
 8006176:	2b05      	cmp	r3, #5
 8006178:	d826      	bhi.n	80061c8 <UART_SetConfig+0x1f4>
 800617a:	a201      	add	r2, pc, #4	@ (adr r2, 8006180 <UART_SetConfig+0x1ac>)
 800617c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006180:	08006199 	.word	0x08006199
 8006184:	080061a1 	.word	0x080061a1
 8006188:	080061a9 	.word	0x080061a9
 800618c:	080061b1 	.word	0x080061b1
 8006190:	080061b9 	.word	0x080061b9
 8006194:	080061c1 	.word	0x080061c1
 8006198:	2300      	movs	r3, #0
 800619a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800619e:	e1ec      	b.n	800657a <UART_SetConfig+0x5a6>
 80061a0:	2304      	movs	r3, #4
 80061a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061a6:	e1e8      	b.n	800657a <UART_SetConfig+0x5a6>
 80061a8:	2308      	movs	r3, #8
 80061aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ae:	e1e4      	b.n	800657a <UART_SetConfig+0x5a6>
 80061b0:	2310      	movs	r3, #16
 80061b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061b6:	e1e0      	b.n	800657a <UART_SetConfig+0x5a6>
 80061b8:	2320      	movs	r3, #32
 80061ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061be:	e1dc      	b.n	800657a <UART_SetConfig+0x5a6>
 80061c0:	2340      	movs	r3, #64	@ 0x40
 80061c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061c6:	e1d8      	b.n	800657a <UART_SetConfig+0x5a6>
 80061c8:	2380      	movs	r3, #128	@ 0x80
 80061ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ce:	e1d4      	b.n	800657a <UART_SetConfig+0x5a6>
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a4f      	ldr	r2, [pc, #316]	@ (8006314 <UART_SetConfig+0x340>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d130      	bne.n	800623c <UART_SetConfig+0x268>
 80061da:	4b4c      	ldr	r3, [pc, #304]	@ (800630c <UART_SetConfig+0x338>)
 80061dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061de:	f003 0307 	and.w	r3, r3, #7
 80061e2:	2b05      	cmp	r3, #5
 80061e4:	d826      	bhi.n	8006234 <UART_SetConfig+0x260>
 80061e6:	a201      	add	r2, pc, #4	@ (adr r2, 80061ec <UART_SetConfig+0x218>)
 80061e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ec:	08006205 	.word	0x08006205
 80061f0:	0800620d 	.word	0x0800620d
 80061f4:	08006215 	.word	0x08006215
 80061f8:	0800621d 	.word	0x0800621d
 80061fc:	08006225 	.word	0x08006225
 8006200:	0800622d 	.word	0x0800622d
 8006204:	2300      	movs	r3, #0
 8006206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800620a:	e1b6      	b.n	800657a <UART_SetConfig+0x5a6>
 800620c:	2304      	movs	r3, #4
 800620e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006212:	e1b2      	b.n	800657a <UART_SetConfig+0x5a6>
 8006214:	2308      	movs	r3, #8
 8006216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800621a:	e1ae      	b.n	800657a <UART_SetConfig+0x5a6>
 800621c:	2310      	movs	r3, #16
 800621e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006222:	e1aa      	b.n	800657a <UART_SetConfig+0x5a6>
 8006224:	2320      	movs	r3, #32
 8006226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800622a:	e1a6      	b.n	800657a <UART_SetConfig+0x5a6>
 800622c:	2340      	movs	r3, #64	@ 0x40
 800622e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006232:	e1a2      	b.n	800657a <UART_SetConfig+0x5a6>
 8006234:	2380      	movs	r3, #128	@ 0x80
 8006236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800623a:	e19e      	b.n	800657a <UART_SetConfig+0x5a6>
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a35      	ldr	r2, [pc, #212]	@ (8006318 <UART_SetConfig+0x344>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d130      	bne.n	80062a8 <UART_SetConfig+0x2d4>
 8006246:	4b31      	ldr	r3, [pc, #196]	@ (800630c <UART_SetConfig+0x338>)
 8006248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800624a:	f003 0307 	and.w	r3, r3, #7
 800624e:	2b05      	cmp	r3, #5
 8006250:	d826      	bhi.n	80062a0 <UART_SetConfig+0x2cc>
 8006252:	a201      	add	r2, pc, #4	@ (adr r2, 8006258 <UART_SetConfig+0x284>)
 8006254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006258:	08006271 	.word	0x08006271
 800625c:	08006279 	.word	0x08006279
 8006260:	08006281 	.word	0x08006281
 8006264:	08006289 	.word	0x08006289
 8006268:	08006291 	.word	0x08006291
 800626c:	08006299 	.word	0x08006299
 8006270:	2300      	movs	r3, #0
 8006272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006276:	e180      	b.n	800657a <UART_SetConfig+0x5a6>
 8006278:	2304      	movs	r3, #4
 800627a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800627e:	e17c      	b.n	800657a <UART_SetConfig+0x5a6>
 8006280:	2308      	movs	r3, #8
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	e178      	b.n	800657a <UART_SetConfig+0x5a6>
 8006288:	2310      	movs	r3, #16
 800628a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800628e:	e174      	b.n	800657a <UART_SetConfig+0x5a6>
 8006290:	2320      	movs	r3, #32
 8006292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006296:	e170      	b.n	800657a <UART_SetConfig+0x5a6>
 8006298:	2340      	movs	r3, #64	@ 0x40
 800629a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800629e:	e16c      	b.n	800657a <UART_SetConfig+0x5a6>
 80062a0:	2380      	movs	r3, #128	@ 0x80
 80062a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062a6:	e168      	b.n	800657a <UART_SetConfig+0x5a6>
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a1b      	ldr	r2, [pc, #108]	@ (800631c <UART_SetConfig+0x348>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d142      	bne.n	8006338 <UART_SetConfig+0x364>
 80062b2:	4b16      	ldr	r3, [pc, #88]	@ (800630c <UART_SetConfig+0x338>)
 80062b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b6:	f003 0307 	and.w	r3, r3, #7
 80062ba:	2b05      	cmp	r3, #5
 80062bc:	d838      	bhi.n	8006330 <UART_SetConfig+0x35c>
 80062be:	a201      	add	r2, pc, #4	@ (adr r2, 80062c4 <UART_SetConfig+0x2f0>)
 80062c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c4:	080062dd 	.word	0x080062dd
 80062c8:	080062e5 	.word	0x080062e5
 80062cc:	080062ed 	.word	0x080062ed
 80062d0:	080062f5 	.word	0x080062f5
 80062d4:	08006321 	.word	0x08006321
 80062d8:	08006329 	.word	0x08006329
 80062dc:	2300      	movs	r3, #0
 80062de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062e2:	e14a      	b.n	800657a <UART_SetConfig+0x5a6>
 80062e4:	2304      	movs	r3, #4
 80062e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ea:	e146      	b.n	800657a <UART_SetConfig+0x5a6>
 80062ec:	2308      	movs	r3, #8
 80062ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062f2:	e142      	b.n	800657a <UART_SetConfig+0x5a6>
 80062f4:	2310      	movs	r3, #16
 80062f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fa:	e13e      	b.n	800657a <UART_SetConfig+0x5a6>
 80062fc:	cfff69f3 	.word	0xcfff69f3
 8006300:	58000c00 	.word	0x58000c00
 8006304:	11fff4ff 	.word	0x11fff4ff
 8006308:	40011000 	.word	0x40011000
 800630c:	58024400 	.word	0x58024400
 8006310:	40004400 	.word	0x40004400
 8006314:	40004800 	.word	0x40004800
 8006318:	40004c00 	.word	0x40004c00
 800631c:	40005000 	.word	0x40005000
 8006320:	2320      	movs	r3, #32
 8006322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006326:	e128      	b.n	800657a <UART_SetConfig+0x5a6>
 8006328:	2340      	movs	r3, #64	@ 0x40
 800632a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800632e:	e124      	b.n	800657a <UART_SetConfig+0x5a6>
 8006330:	2380      	movs	r3, #128	@ 0x80
 8006332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006336:	e120      	b.n	800657a <UART_SetConfig+0x5a6>
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4acb      	ldr	r2, [pc, #812]	@ (800666c <UART_SetConfig+0x698>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d176      	bne.n	8006430 <UART_SetConfig+0x45c>
 8006342:	4bcb      	ldr	r3, [pc, #812]	@ (8006670 <UART_SetConfig+0x69c>)
 8006344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006346:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800634a:	2b28      	cmp	r3, #40	@ 0x28
 800634c:	d86c      	bhi.n	8006428 <UART_SetConfig+0x454>
 800634e:	a201      	add	r2, pc, #4	@ (adr r2, 8006354 <UART_SetConfig+0x380>)
 8006350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006354:	080063f9 	.word	0x080063f9
 8006358:	08006429 	.word	0x08006429
 800635c:	08006429 	.word	0x08006429
 8006360:	08006429 	.word	0x08006429
 8006364:	08006429 	.word	0x08006429
 8006368:	08006429 	.word	0x08006429
 800636c:	08006429 	.word	0x08006429
 8006370:	08006429 	.word	0x08006429
 8006374:	08006401 	.word	0x08006401
 8006378:	08006429 	.word	0x08006429
 800637c:	08006429 	.word	0x08006429
 8006380:	08006429 	.word	0x08006429
 8006384:	08006429 	.word	0x08006429
 8006388:	08006429 	.word	0x08006429
 800638c:	08006429 	.word	0x08006429
 8006390:	08006429 	.word	0x08006429
 8006394:	08006409 	.word	0x08006409
 8006398:	08006429 	.word	0x08006429
 800639c:	08006429 	.word	0x08006429
 80063a0:	08006429 	.word	0x08006429
 80063a4:	08006429 	.word	0x08006429
 80063a8:	08006429 	.word	0x08006429
 80063ac:	08006429 	.word	0x08006429
 80063b0:	08006429 	.word	0x08006429
 80063b4:	08006411 	.word	0x08006411
 80063b8:	08006429 	.word	0x08006429
 80063bc:	08006429 	.word	0x08006429
 80063c0:	08006429 	.word	0x08006429
 80063c4:	08006429 	.word	0x08006429
 80063c8:	08006429 	.word	0x08006429
 80063cc:	08006429 	.word	0x08006429
 80063d0:	08006429 	.word	0x08006429
 80063d4:	08006419 	.word	0x08006419
 80063d8:	08006429 	.word	0x08006429
 80063dc:	08006429 	.word	0x08006429
 80063e0:	08006429 	.word	0x08006429
 80063e4:	08006429 	.word	0x08006429
 80063e8:	08006429 	.word	0x08006429
 80063ec:	08006429 	.word	0x08006429
 80063f0:	08006429 	.word	0x08006429
 80063f4:	08006421 	.word	0x08006421
 80063f8:	2301      	movs	r3, #1
 80063fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063fe:	e0bc      	b.n	800657a <UART_SetConfig+0x5a6>
 8006400:	2304      	movs	r3, #4
 8006402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006406:	e0b8      	b.n	800657a <UART_SetConfig+0x5a6>
 8006408:	2308      	movs	r3, #8
 800640a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800640e:	e0b4      	b.n	800657a <UART_SetConfig+0x5a6>
 8006410:	2310      	movs	r3, #16
 8006412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006416:	e0b0      	b.n	800657a <UART_SetConfig+0x5a6>
 8006418:	2320      	movs	r3, #32
 800641a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800641e:	e0ac      	b.n	800657a <UART_SetConfig+0x5a6>
 8006420:	2340      	movs	r3, #64	@ 0x40
 8006422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006426:	e0a8      	b.n	800657a <UART_SetConfig+0x5a6>
 8006428:	2380      	movs	r3, #128	@ 0x80
 800642a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800642e:	e0a4      	b.n	800657a <UART_SetConfig+0x5a6>
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a8f      	ldr	r2, [pc, #572]	@ (8006674 <UART_SetConfig+0x6a0>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d130      	bne.n	800649c <UART_SetConfig+0x4c8>
 800643a:	4b8d      	ldr	r3, [pc, #564]	@ (8006670 <UART_SetConfig+0x69c>)
 800643c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643e:	f003 0307 	and.w	r3, r3, #7
 8006442:	2b05      	cmp	r3, #5
 8006444:	d826      	bhi.n	8006494 <UART_SetConfig+0x4c0>
 8006446:	a201      	add	r2, pc, #4	@ (adr r2, 800644c <UART_SetConfig+0x478>)
 8006448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644c:	08006465 	.word	0x08006465
 8006450:	0800646d 	.word	0x0800646d
 8006454:	08006475 	.word	0x08006475
 8006458:	0800647d 	.word	0x0800647d
 800645c:	08006485 	.word	0x08006485
 8006460:	0800648d 	.word	0x0800648d
 8006464:	2300      	movs	r3, #0
 8006466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800646a:	e086      	b.n	800657a <UART_SetConfig+0x5a6>
 800646c:	2304      	movs	r3, #4
 800646e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006472:	e082      	b.n	800657a <UART_SetConfig+0x5a6>
 8006474:	2308      	movs	r3, #8
 8006476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800647a:	e07e      	b.n	800657a <UART_SetConfig+0x5a6>
 800647c:	2310      	movs	r3, #16
 800647e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006482:	e07a      	b.n	800657a <UART_SetConfig+0x5a6>
 8006484:	2320      	movs	r3, #32
 8006486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800648a:	e076      	b.n	800657a <UART_SetConfig+0x5a6>
 800648c:	2340      	movs	r3, #64	@ 0x40
 800648e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006492:	e072      	b.n	800657a <UART_SetConfig+0x5a6>
 8006494:	2380      	movs	r3, #128	@ 0x80
 8006496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800649a:	e06e      	b.n	800657a <UART_SetConfig+0x5a6>
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a75      	ldr	r2, [pc, #468]	@ (8006678 <UART_SetConfig+0x6a4>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d130      	bne.n	8006508 <UART_SetConfig+0x534>
 80064a6:	4b72      	ldr	r3, [pc, #456]	@ (8006670 <UART_SetConfig+0x69c>)
 80064a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064aa:	f003 0307 	and.w	r3, r3, #7
 80064ae:	2b05      	cmp	r3, #5
 80064b0:	d826      	bhi.n	8006500 <UART_SetConfig+0x52c>
 80064b2:	a201      	add	r2, pc, #4	@ (adr r2, 80064b8 <UART_SetConfig+0x4e4>)
 80064b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b8:	080064d1 	.word	0x080064d1
 80064bc:	080064d9 	.word	0x080064d9
 80064c0:	080064e1 	.word	0x080064e1
 80064c4:	080064e9 	.word	0x080064e9
 80064c8:	080064f1 	.word	0x080064f1
 80064cc:	080064f9 	.word	0x080064f9
 80064d0:	2300      	movs	r3, #0
 80064d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064d6:	e050      	b.n	800657a <UART_SetConfig+0x5a6>
 80064d8:	2304      	movs	r3, #4
 80064da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064de:	e04c      	b.n	800657a <UART_SetConfig+0x5a6>
 80064e0:	2308      	movs	r3, #8
 80064e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064e6:	e048      	b.n	800657a <UART_SetConfig+0x5a6>
 80064e8:	2310      	movs	r3, #16
 80064ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ee:	e044      	b.n	800657a <UART_SetConfig+0x5a6>
 80064f0:	2320      	movs	r3, #32
 80064f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064f6:	e040      	b.n	800657a <UART_SetConfig+0x5a6>
 80064f8:	2340      	movs	r3, #64	@ 0x40
 80064fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064fe:	e03c      	b.n	800657a <UART_SetConfig+0x5a6>
 8006500:	2380      	movs	r3, #128	@ 0x80
 8006502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006506:	e038      	b.n	800657a <UART_SetConfig+0x5a6>
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a5b      	ldr	r2, [pc, #364]	@ (800667c <UART_SetConfig+0x6a8>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d130      	bne.n	8006574 <UART_SetConfig+0x5a0>
 8006512:	4b57      	ldr	r3, [pc, #348]	@ (8006670 <UART_SetConfig+0x69c>)
 8006514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006516:	f003 0307 	and.w	r3, r3, #7
 800651a:	2b05      	cmp	r3, #5
 800651c:	d826      	bhi.n	800656c <UART_SetConfig+0x598>
 800651e:	a201      	add	r2, pc, #4	@ (adr r2, 8006524 <UART_SetConfig+0x550>)
 8006520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006524:	0800653d 	.word	0x0800653d
 8006528:	08006545 	.word	0x08006545
 800652c:	0800654d 	.word	0x0800654d
 8006530:	08006555 	.word	0x08006555
 8006534:	0800655d 	.word	0x0800655d
 8006538:	08006565 	.word	0x08006565
 800653c:	2302      	movs	r3, #2
 800653e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006542:	e01a      	b.n	800657a <UART_SetConfig+0x5a6>
 8006544:	2304      	movs	r3, #4
 8006546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800654a:	e016      	b.n	800657a <UART_SetConfig+0x5a6>
 800654c:	2308      	movs	r3, #8
 800654e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006552:	e012      	b.n	800657a <UART_SetConfig+0x5a6>
 8006554:	2310      	movs	r3, #16
 8006556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800655a:	e00e      	b.n	800657a <UART_SetConfig+0x5a6>
 800655c:	2320      	movs	r3, #32
 800655e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006562:	e00a      	b.n	800657a <UART_SetConfig+0x5a6>
 8006564:	2340      	movs	r3, #64	@ 0x40
 8006566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800656a:	e006      	b.n	800657a <UART_SetConfig+0x5a6>
 800656c:	2380      	movs	r3, #128	@ 0x80
 800656e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006572:	e002      	b.n	800657a <UART_SetConfig+0x5a6>
 8006574:	2380      	movs	r3, #128	@ 0x80
 8006576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a3f      	ldr	r2, [pc, #252]	@ (800667c <UART_SetConfig+0x6a8>)
 8006580:	4293      	cmp	r3, r2
 8006582:	f040 80f8 	bne.w	8006776 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006586:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800658a:	2b20      	cmp	r3, #32
 800658c:	dc46      	bgt.n	800661c <UART_SetConfig+0x648>
 800658e:	2b02      	cmp	r3, #2
 8006590:	f2c0 8082 	blt.w	8006698 <UART_SetConfig+0x6c4>
 8006594:	3b02      	subs	r3, #2
 8006596:	2b1e      	cmp	r3, #30
 8006598:	d87e      	bhi.n	8006698 <UART_SetConfig+0x6c4>
 800659a:	a201      	add	r2, pc, #4	@ (adr r2, 80065a0 <UART_SetConfig+0x5cc>)
 800659c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a0:	08006623 	.word	0x08006623
 80065a4:	08006699 	.word	0x08006699
 80065a8:	0800662b 	.word	0x0800662b
 80065ac:	08006699 	.word	0x08006699
 80065b0:	08006699 	.word	0x08006699
 80065b4:	08006699 	.word	0x08006699
 80065b8:	0800663b 	.word	0x0800663b
 80065bc:	08006699 	.word	0x08006699
 80065c0:	08006699 	.word	0x08006699
 80065c4:	08006699 	.word	0x08006699
 80065c8:	08006699 	.word	0x08006699
 80065cc:	08006699 	.word	0x08006699
 80065d0:	08006699 	.word	0x08006699
 80065d4:	08006699 	.word	0x08006699
 80065d8:	0800664b 	.word	0x0800664b
 80065dc:	08006699 	.word	0x08006699
 80065e0:	08006699 	.word	0x08006699
 80065e4:	08006699 	.word	0x08006699
 80065e8:	08006699 	.word	0x08006699
 80065ec:	08006699 	.word	0x08006699
 80065f0:	08006699 	.word	0x08006699
 80065f4:	08006699 	.word	0x08006699
 80065f8:	08006699 	.word	0x08006699
 80065fc:	08006699 	.word	0x08006699
 8006600:	08006699 	.word	0x08006699
 8006604:	08006699 	.word	0x08006699
 8006608:	08006699 	.word	0x08006699
 800660c:	08006699 	.word	0x08006699
 8006610:	08006699 	.word	0x08006699
 8006614:	08006699 	.word	0x08006699
 8006618:	0800668b 	.word	0x0800668b
 800661c:	2b40      	cmp	r3, #64	@ 0x40
 800661e:	d037      	beq.n	8006690 <UART_SetConfig+0x6bc>
 8006620:	e03a      	b.n	8006698 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006622:	f7fe f901 	bl	8004828 <HAL_RCCEx_GetD3PCLK1Freq>
 8006626:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006628:	e03c      	b.n	80066a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800662a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800662e:	4618      	mov	r0, r3
 8006630:	f7fe f910 	bl	8004854 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006638:	e034      	b.n	80066a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800663a:	f107 0318 	add.w	r3, r7, #24
 800663e:	4618      	mov	r0, r3
 8006640:	f7fe fa5c 	bl	8004afc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006648:	e02c      	b.n	80066a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800664a:	4b09      	ldr	r3, [pc, #36]	@ (8006670 <UART_SetConfig+0x69c>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0320 	and.w	r3, r3, #32
 8006652:	2b00      	cmp	r3, #0
 8006654:	d016      	beq.n	8006684 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006656:	4b06      	ldr	r3, [pc, #24]	@ (8006670 <UART_SetConfig+0x69c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	08db      	lsrs	r3, r3, #3
 800665c:	f003 0303 	and.w	r3, r3, #3
 8006660:	4a07      	ldr	r2, [pc, #28]	@ (8006680 <UART_SetConfig+0x6ac>)
 8006662:	fa22 f303 	lsr.w	r3, r2, r3
 8006666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006668:	e01c      	b.n	80066a4 <UART_SetConfig+0x6d0>
 800666a:	bf00      	nop
 800666c:	40011400 	.word	0x40011400
 8006670:	58024400 	.word	0x58024400
 8006674:	40007800 	.word	0x40007800
 8006678:	40007c00 	.word	0x40007c00
 800667c:	58000c00 	.word	0x58000c00
 8006680:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006684:	4b9d      	ldr	r3, [pc, #628]	@ (80068fc <UART_SetConfig+0x928>)
 8006686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006688:	e00c      	b.n	80066a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800668a:	4b9d      	ldr	r3, [pc, #628]	@ (8006900 <UART_SetConfig+0x92c>)
 800668c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800668e:	e009      	b.n	80066a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006690:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006696:	e005      	b.n	80066a4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80066a2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80066a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f000 81de 	beq.w	8006a68 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b0:	4a94      	ldr	r2, [pc, #592]	@ (8006904 <UART_SetConfig+0x930>)
 80066b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066b6:	461a      	mov	r2, r3
 80066b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80066be:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	685a      	ldr	r2, [r3, #4]
 80066c4:	4613      	mov	r3, r2
 80066c6:	005b      	lsls	r3, r3, #1
 80066c8:	4413      	add	r3, r2
 80066ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d305      	bcc.n	80066dc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066d8:	429a      	cmp	r2, r3
 80066da:	d903      	bls.n	80066e4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80066e2:	e1c1      	b.n	8006a68 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066e6:	2200      	movs	r2, #0
 80066e8:	60bb      	str	r3, [r7, #8]
 80066ea:	60fa      	str	r2, [r7, #12]
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f0:	4a84      	ldr	r2, [pc, #528]	@ (8006904 <UART_SetConfig+0x930>)
 80066f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	2200      	movs	r2, #0
 80066fa:	603b      	str	r3, [r7, #0]
 80066fc:	607a      	str	r2, [r7, #4]
 80066fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006702:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006706:	f7f9 fe43 	bl	8000390 <__aeabi_uldivmod>
 800670a:	4602      	mov	r2, r0
 800670c:	460b      	mov	r3, r1
 800670e:	4610      	mov	r0, r2
 8006710:	4619      	mov	r1, r3
 8006712:	f04f 0200 	mov.w	r2, #0
 8006716:	f04f 0300 	mov.w	r3, #0
 800671a:	020b      	lsls	r3, r1, #8
 800671c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006720:	0202      	lsls	r2, r0, #8
 8006722:	6979      	ldr	r1, [r7, #20]
 8006724:	6849      	ldr	r1, [r1, #4]
 8006726:	0849      	lsrs	r1, r1, #1
 8006728:	2000      	movs	r0, #0
 800672a:	460c      	mov	r4, r1
 800672c:	4605      	mov	r5, r0
 800672e:	eb12 0804 	adds.w	r8, r2, r4
 8006732:	eb43 0905 	adc.w	r9, r3, r5
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	469a      	mov	sl, r3
 800673e:	4693      	mov	fp, r2
 8006740:	4652      	mov	r2, sl
 8006742:	465b      	mov	r3, fp
 8006744:	4640      	mov	r0, r8
 8006746:	4649      	mov	r1, r9
 8006748:	f7f9 fe22 	bl	8000390 <__aeabi_uldivmod>
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	4613      	mov	r3, r2
 8006752:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006756:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800675a:	d308      	bcc.n	800676e <UART_SetConfig+0x79a>
 800675c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006762:	d204      	bcs.n	800676e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800676a:	60da      	str	r2, [r3, #12]
 800676c:	e17c      	b.n	8006a68 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006774:	e178      	b.n	8006a68 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	69db      	ldr	r3, [r3, #28]
 800677a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800677e:	f040 80c5 	bne.w	800690c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006782:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006786:	2b20      	cmp	r3, #32
 8006788:	dc48      	bgt.n	800681c <UART_SetConfig+0x848>
 800678a:	2b00      	cmp	r3, #0
 800678c:	db7b      	blt.n	8006886 <UART_SetConfig+0x8b2>
 800678e:	2b20      	cmp	r3, #32
 8006790:	d879      	bhi.n	8006886 <UART_SetConfig+0x8b2>
 8006792:	a201      	add	r2, pc, #4	@ (adr r2, 8006798 <UART_SetConfig+0x7c4>)
 8006794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006798:	08006823 	.word	0x08006823
 800679c:	0800682b 	.word	0x0800682b
 80067a0:	08006887 	.word	0x08006887
 80067a4:	08006887 	.word	0x08006887
 80067a8:	08006833 	.word	0x08006833
 80067ac:	08006887 	.word	0x08006887
 80067b0:	08006887 	.word	0x08006887
 80067b4:	08006887 	.word	0x08006887
 80067b8:	08006843 	.word	0x08006843
 80067bc:	08006887 	.word	0x08006887
 80067c0:	08006887 	.word	0x08006887
 80067c4:	08006887 	.word	0x08006887
 80067c8:	08006887 	.word	0x08006887
 80067cc:	08006887 	.word	0x08006887
 80067d0:	08006887 	.word	0x08006887
 80067d4:	08006887 	.word	0x08006887
 80067d8:	08006853 	.word	0x08006853
 80067dc:	08006887 	.word	0x08006887
 80067e0:	08006887 	.word	0x08006887
 80067e4:	08006887 	.word	0x08006887
 80067e8:	08006887 	.word	0x08006887
 80067ec:	08006887 	.word	0x08006887
 80067f0:	08006887 	.word	0x08006887
 80067f4:	08006887 	.word	0x08006887
 80067f8:	08006887 	.word	0x08006887
 80067fc:	08006887 	.word	0x08006887
 8006800:	08006887 	.word	0x08006887
 8006804:	08006887 	.word	0x08006887
 8006808:	08006887 	.word	0x08006887
 800680c:	08006887 	.word	0x08006887
 8006810:	08006887 	.word	0x08006887
 8006814:	08006887 	.word	0x08006887
 8006818:	08006879 	.word	0x08006879
 800681c:	2b40      	cmp	r3, #64	@ 0x40
 800681e:	d02e      	beq.n	800687e <UART_SetConfig+0x8aa>
 8006820:	e031      	b.n	8006886 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006822:	f7fc fdcb 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 8006826:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006828:	e033      	b.n	8006892 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800682a:	f7fc fddd 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 800682e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006830:	e02f      	b.n	8006892 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006832:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006836:	4618      	mov	r0, r3
 8006838:	f7fe f80c 	bl	8004854 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800683c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006840:	e027      	b.n	8006892 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006842:	f107 0318 	add.w	r3, r7, #24
 8006846:	4618      	mov	r0, r3
 8006848:	f7fe f958 	bl	8004afc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006850:	e01f      	b.n	8006892 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006852:	4b2d      	ldr	r3, [pc, #180]	@ (8006908 <UART_SetConfig+0x934>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f003 0320 	and.w	r3, r3, #32
 800685a:	2b00      	cmp	r3, #0
 800685c:	d009      	beq.n	8006872 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800685e:	4b2a      	ldr	r3, [pc, #168]	@ (8006908 <UART_SetConfig+0x934>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	08db      	lsrs	r3, r3, #3
 8006864:	f003 0303 	and.w	r3, r3, #3
 8006868:	4a24      	ldr	r2, [pc, #144]	@ (80068fc <UART_SetConfig+0x928>)
 800686a:	fa22 f303 	lsr.w	r3, r2, r3
 800686e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006870:	e00f      	b.n	8006892 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006872:	4b22      	ldr	r3, [pc, #136]	@ (80068fc <UART_SetConfig+0x928>)
 8006874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006876:	e00c      	b.n	8006892 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006878:	4b21      	ldr	r3, [pc, #132]	@ (8006900 <UART_SetConfig+0x92c>)
 800687a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800687c:	e009      	b.n	8006892 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800687e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006884:	e005      	b.n	8006892 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006886:	2300      	movs	r3, #0
 8006888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006890:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006894:	2b00      	cmp	r3, #0
 8006896:	f000 80e7 	beq.w	8006a68 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689e:	4a19      	ldr	r2, [pc, #100]	@ (8006904 <UART_SetConfig+0x930>)
 80068a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068a4:	461a      	mov	r2, r3
 80068a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80068ac:	005a      	lsls	r2, r3, #1
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	085b      	lsrs	r3, r3, #1
 80068b4:	441a      	add	r2, r3
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80068be:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c2:	2b0f      	cmp	r3, #15
 80068c4:	d916      	bls.n	80068f4 <UART_SetConfig+0x920>
 80068c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068cc:	d212      	bcs.n	80068f4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	f023 030f 	bic.w	r3, r3, #15
 80068d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068da:	085b      	lsrs	r3, r3, #1
 80068dc:	b29b      	uxth	r3, r3
 80068de:	f003 0307 	and.w	r3, r3, #7
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80068e6:	4313      	orrs	r3, r2
 80068e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80068f0:	60da      	str	r2, [r3, #12]
 80068f2:	e0b9      	b.n	8006a68 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80068fa:	e0b5      	b.n	8006a68 <UART_SetConfig+0xa94>
 80068fc:	03d09000 	.word	0x03d09000
 8006900:	003d0900 	.word	0x003d0900
 8006904:	080098a8 	.word	0x080098a8
 8006908:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800690c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006910:	2b20      	cmp	r3, #32
 8006912:	dc49      	bgt.n	80069a8 <UART_SetConfig+0x9d4>
 8006914:	2b00      	cmp	r3, #0
 8006916:	db7c      	blt.n	8006a12 <UART_SetConfig+0xa3e>
 8006918:	2b20      	cmp	r3, #32
 800691a:	d87a      	bhi.n	8006a12 <UART_SetConfig+0xa3e>
 800691c:	a201      	add	r2, pc, #4	@ (adr r2, 8006924 <UART_SetConfig+0x950>)
 800691e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006922:	bf00      	nop
 8006924:	080069af 	.word	0x080069af
 8006928:	080069b7 	.word	0x080069b7
 800692c:	08006a13 	.word	0x08006a13
 8006930:	08006a13 	.word	0x08006a13
 8006934:	080069bf 	.word	0x080069bf
 8006938:	08006a13 	.word	0x08006a13
 800693c:	08006a13 	.word	0x08006a13
 8006940:	08006a13 	.word	0x08006a13
 8006944:	080069cf 	.word	0x080069cf
 8006948:	08006a13 	.word	0x08006a13
 800694c:	08006a13 	.word	0x08006a13
 8006950:	08006a13 	.word	0x08006a13
 8006954:	08006a13 	.word	0x08006a13
 8006958:	08006a13 	.word	0x08006a13
 800695c:	08006a13 	.word	0x08006a13
 8006960:	08006a13 	.word	0x08006a13
 8006964:	080069df 	.word	0x080069df
 8006968:	08006a13 	.word	0x08006a13
 800696c:	08006a13 	.word	0x08006a13
 8006970:	08006a13 	.word	0x08006a13
 8006974:	08006a13 	.word	0x08006a13
 8006978:	08006a13 	.word	0x08006a13
 800697c:	08006a13 	.word	0x08006a13
 8006980:	08006a13 	.word	0x08006a13
 8006984:	08006a13 	.word	0x08006a13
 8006988:	08006a13 	.word	0x08006a13
 800698c:	08006a13 	.word	0x08006a13
 8006990:	08006a13 	.word	0x08006a13
 8006994:	08006a13 	.word	0x08006a13
 8006998:	08006a13 	.word	0x08006a13
 800699c:	08006a13 	.word	0x08006a13
 80069a0:	08006a13 	.word	0x08006a13
 80069a4:	08006a05 	.word	0x08006a05
 80069a8:	2b40      	cmp	r3, #64	@ 0x40
 80069aa:	d02e      	beq.n	8006a0a <UART_SetConfig+0xa36>
 80069ac:	e031      	b.n	8006a12 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069ae:	f7fc fd05 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 80069b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80069b4:	e033      	b.n	8006a1e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069b6:	f7fc fd17 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 80069ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80069bc:	e02f      	b.n	8006a1e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7fd ff46 	bl	8004854 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80069c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069cc:	e027      	b.n	8006a1e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069ce:	f107 0318 	add.w	r3, r7, #24
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7fe f892 	bl	8004afc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069dc:	e01f      	b.n	8006a1e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069de:	4b2d      	ldr	r3, [pc, #180]	@ (8006a94 <UART_SetConfig+0xac0>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0320 	and.w	r3, r3, #32
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d009      	beq.n	80069fe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80069ea:	4b2a      	ldr	r3, [pc, #168]	@ (8006a94 <UART_SetConfig+0xac0>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	08db      	lsrs	r3, r3, #3
 80069f0:	f003 0303 	and.w	r3, r3, #3
 80069f4:	4a28      	ldr	r2, [pc, #160]	@ (8006a98 <UART_SetConfig+0xac4>)
 80069f6:	fa22 f303 	lsr.w	r3, r2, r3
 80069fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80069fc:	e00f      	b.n	8006a1e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80069fe:	4b26      	ldr	r3, [pc, #152]	@ (8006a98 <UART_SetConfig+0xac4>)
 8006a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a02:	e00c      	b.n	8006a1e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a04:	4b25      	ldr	r3, [pc, #148]	@ (8006a9c <UART_SetConfig+0xac8>)
 8006a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a08:	e009      	b.n	8006a1e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a10:	e005      	b.n	8006a1e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006a12:	2300      	movs	r3, #0
 8006a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006a1c:	bf00      	nop
    }

    if (pclk != 0U)
 8006a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d021      	beq.n	8006a68 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a28:	4a1d      	ldr	r2, [pc, #116]	@ (8006aa0 <UART_SetConfig+0xacc>)
 8006a2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a32:	fbb3 f2f2 	udiv	r2, r3, r2
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	085b      	lsrs	r3, r3, #1
 8006a3c:	441a      	add	r2, r3
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a46:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4a:	2b0f      	cmp	r3, #15
 8006a4c:	d909      	bls.n	8006a62 <UART_SetConfig+0xa8e>
 8006a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a54:	d205      	bcs.n	8006a62 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	60da      	str	r2, [r3, #12]
 8006a60:	e002      	b.n	8006a68 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2200      	movs	r2, #0
 8006a82:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006a84:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3748      	adds	r7, #72	@ 0x48
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a92:	bf00      	nop
 8006a94:	58024400 	.word	0x58024400
 8006a98:	03d09000 	.word	0x03d09000
 8006a9c:	003d0900 	.word	0x003d0900
 8006aa0:	080098a8 	.word	0x080098a8

08006aa4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab0:	f003 0308 	and.w	r3, r3, #8
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00a      	beq.n	8006ace <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad2:	f003 0301 	and.w	r3, r3, #1
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00a      	beq.n	8006af0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	430a      	orrs	r2, r1
 8006aee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af4:	f003 0302 	and.w	r3, r3, #2
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00a      	beq.n	8006b12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b16:	f003 0304 	and.w	r3, r3, #4
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00a      	beq.n	8006b34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	430a      	orrs	r2, r1
 8006b32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b38:	f003 0310 	and.w	r3, r3, #16
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00a      	beq.n	8006b56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	430a      	orrs	r2, r1
 8006b54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00a      	beq.n	8006b78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	430a      	orrs	r2, r1
 8006b76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d01a      	beq.n	8006bba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	430a      	orrs	r2, r1
 8006b98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ba2:	d10a      	bne.n	8006bba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	430a      	orrs	r2, r1
 8006bb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	605a      	str	r2, [r3, #4]
  }
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b098      	sub	sp, #96	@ 0x60
 8006bec:	af02      	add	r7, sp, #8
 8006bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006bf8:	f7fa fb18 	bl	800122c <HAL_GetTick>
 8006bfc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0308 	and.w	r3, r3, #8
 8006c08:	2b08      	cmp	r3, #8
 8006c0a:	d12f      	bne.n	8006c6c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c10:	9300      	str	r3, [sp, #0]
 8006c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c14:	2200      	movs	r2, #0
 8006c16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f88e 	bl	8006d3c <UART_WaitOnFlagUntilTimeout>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d022      	beq.n	8006c6c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2e:	e853 3f00 	ldrex	r3, [r3]
 8006c32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	461a      	mov	r2, r3
 8006c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c4c:	e841 2300 	strex	r3, r2, [r1]
 8006c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d1e6      	bne.n	8006c26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c68:	2303      	movs	r3, #3
 8006c6a:	e063      	b.n	8006d34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0304 	and.w	r3, r3, #4
 8006c76:	2b04      	cmp	r3, #4
 8006c78:	d149      	bne.n	8006d0e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c7a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c7e:	9300      	str	r3, [sp, #0]
 8006c80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c82:	2200      	movs	r2, #0
 8006c84:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 f857 	bl	8006d3c <UART_WaitOnFlagUntilTimeout>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d03c      	beq.n	8006d0e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	623b      	str	r3, [r7, #32]
   return(result);
 8006ca2:	6a3b      	ldr	r3, [r7, #32]
 8006ca4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	461a      	mov	r2, r3
 8006cb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cb2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cba:	e841 2300 	strex	r3, r2, [r1]
 8006cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1e6      	bne.n	8006c94 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3308      	adds	r3, #8
 8006ccc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	e853 3f00 	ldrex	r3, [r3]
 8006cd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f023 0301 	bic.w	r3, r3, #1
 8006cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3308      	adds	r3, #8
 8006ce4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ce6:	61fa      	str	r2, [r7, #28]
 8006ce8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cea:	69b9      	ldr	r1, [r7, #24]
 8006cec:	69fa      	ldr	r2, [r7, #28]
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	617b      	str	r3, [r7, #20]
   return(result);
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1e5      	bne.n	8006cc6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e012      	b.n	8006d34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2220      	movs	r2, #32
 8006d12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3758      	adds	r7, #88	@ 0x58
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	603b      	str	r3, [r7, #0]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d4c:	e04f      	b.n	8006dee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d54:	d04b      	beq.n	8006dee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d56:	f7fa fa69 	bl	800122c <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d302      	bcc.n	8006d6c <UART_WaitOnFlagUntilTimeout+0x30>
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d101      	bne.n	8006d70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e04e      	b.n	8006e0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0304 	and.w	r3, r3, #4
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d037      	beq.n	8006dee <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	2b80      	cmp	r3, #128	@ 0x80
 8006d82:	d034      	beq.n	8006dee <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2b40      	cmp	r3, #64	@ 0x40
 8006d88:	d031      	beq.n	8006dee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	69db      	ldr	r3, [r3, #28]
 8006d90:	f003 0308 	and.w	r3, r3, #8
 8006d94:	2b08      	cmp	r3, #8
 8006d96:	d110      	bne.n	8006dba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2208      	movs	r2, #8
 8006d9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 f95b 	bl	800705c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2208      	movs	r2, #8
 8006daa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e029      	b.n	8006e0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dc8:	d111      	bne.n	8006dee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006dd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f000 f941 	bl	800705c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2220      	movs	r2, #32
 8006dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e00f      	b.n	8006e0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69da      	ldr	r2, [r3, #28]
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	4013      	ands	r3, r2
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	bf0c      	ite	eq
 8006dfe:	2301      	moveq	r3, #1
 8006e00:	2300      	movne	r3, #0
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	461a      	mov	r2, r3
 8006e06:	79fb      	ldrb	r3, [r7, #7]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d0a0      	beq.n	8006d4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3710      	adds	r7, #16
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
	...

08006e18 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b0a3      	sub	sp, #140	@ 0x8c
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	4613      	mov	r3, r2
 8006e24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	68ba      	ldr	r2, [r7, #8]
 8006e2a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	88fa      	ldrh	r2, [r7, #6]
 8006e30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	88fa      	ldrh	r2, [r7, #6]
 8006e38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e4a:	d10e      	bne.n	8006e6a <UART_Start_Receive_IT+0x52>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d105      	bne.n	8006e60 <UART_Start_Receive_IT+0x48>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006e5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e5e:	e02d      	b.n	8006ebc <UART_Start_Receive_IT+0xa4>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	22ff      	movs	r2, #255	@ 0xff
 8006e64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e68:	e028      	b.n	8006ebc <UART_Start_Receive_IT+0xa4>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10d      	bne.n	8006e8e <UART_Start_Receive_IT+0x76>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d104      	bne.n	8006e84 <UART_Start_Receive_IT+0x6c>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	22ff      	movs	r2, #255	@ 0xff
 8006e7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e82:	e01b      	b.n	8006ebc <UART_Start_Receive_IT+0xa4>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	227f      	movs	r2, #127	@ 0x7f
 8006e88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006e8c:	e016      	b.n	8006ebc <UART_Start_Receive_IT+0xa4>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e96:	d10d      	bne.n	8006eb4 <UART_Start_Receive_IT+0x9c>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d104      	bne.n	8006eaa <UART_Start_Receive_IT+0x92>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	227f      	movs	r2, #127	@ 0x7f
 8006ea4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ea8:	e008      	b.n	8006ebc <UART_Start_Receive_IT+0xa4>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	223f      	movs	r2, #63	@ 0x3f
 8006eae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006eb2:	e003      	b.n	8006ebc <UART_Start_Receive_IT+0xa4>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2222      	movs	r2, #34	@ 0x22
 8006ec8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	3308      	adds	r3, #8
 8006ed2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ed6:	e853 3f00 	ldrex	r3, [r3]
 8006eda:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006edc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ede:	f043 0301 	orr.w	r3, r3, #1
 8006ee2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	3308      	adds	r3, #8
 8006eec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006ef0:	673a      	str	r2, [r7, #112]	@ 0x70
 8006ef2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006ef6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006ef8:	e841 2300 	strex	r3, r2, [r1]
 8006efc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006efe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1e3      	bne.n	8006ecc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f0c:	d14f      	bne.n	8006fae <UART_Start_Receive_IT+0x196>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f14:	88fa      	ldrh	r2, [r7, #6]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d349      	bcc.n	8006fae <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f22:	d107      	bne.n	8006f34 <UART_Start_Receive_IT+0x11c>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	691b      	ldr	r3, [r3, #16]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d103      	bne.n	8006f34 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	4a47      	ldr	r2, [pc, #284]	@ (800704c <UART_Start_Receive_IT+0x234>)
 8006f30:	675a      	str	r2, [r3, #116]	@ 0x74
 8006f32:	e002      	b.n	8006f3a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	4a46      	ldr	r2, [pc, #280]	@ (8007050 <UART_Start_Receive_IT+0x238>)
 8006f38:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d01a      	beq.n	8006f78 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f4a:	e853 3f00 	ldrex	r3, [r3]
 8006f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006f50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006f64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f66:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f68:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006f6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006f6c:	e841 2300 	strex	r3, r2, [r1]
 8006f70:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006f72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e4      	bne.n	8006f42 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	3308      	adds	r3, #8
 8006f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f82:	e853 3f00 	ldrex	r3, [r3]
 8006f86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3308      	adds	r3, #8
 8006f96:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006f98:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006f9a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006f9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fa0:	e841 2300 	strex	r3, r2, [r1]
 8006fa4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1e5      	bne.n	8006f78 <UART_Start_Receive_IT+0x160>
 8006fac:	e046      	b.n	800703c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fb6:	d107      	bne.n	8006fc8 <UART_Start_Receive_IT+0x1b0>
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d103      	bne.n	8006fc8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	4a24      	ldr	r2, [pc, #144]	@ (8007054 <UART_Start_Receive_IT+0x23c>)
 8006fc4:	675a      	str	r2, [r3, #116]	@ 0x74
 8006fc6:	e002      	b.n	8006fce <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4a23      	ldr	r2, [pc, #140]	@ (8007058 <UART_Start_Receive_IT+0x240>)
 8006fcc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d019      	beq.n	800700a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fde:	e853 3f00 	ldrex	r3, [r3]
 8006fe2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006fea:	677b      	str	r3, [r7, #116]	@ 0x74
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ff4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ff6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ffa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ffc:	e841 2300 	strex	r3, r2, [r1]
 8007000:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1e6      	bne.n	8006fd6 <UART_Start_Receive_IT+0x1be>
 8007008:	e018      	b.n	800703c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	e853 3f00 	ldrex	r3, [r3]
 8007016:	613b      	str	r3, [r7, #16]
   return(result);
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	f043 0320 	orr.w	r3, r3, #32
 800701e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	461a      	mov	r2, r3
 8007026:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007028:	623b      	str	r3, [r7, #32]
 800702a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702c:	69f9      	ldr	r1, [r7, #28]
 800702e:	6a3a      	ldr	r2, [r7, #32]
 8007030:	e841 2300 	strex	r3, r2, [r1]
 8007034:	61bb      	str	r3, [r7, #24]
   return(result);
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1e6      	bne.n	800700a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800703c:	2300      	movs	r3, #0
}
 800703e:	4618      	mov	r0, r3
 8007040:	378c      	adds	r7, #140	@ 0x8c
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	08007879 	.word	0x08007879
 8007050:	08007515 	.word	0x08007515
 8007054:	0800735d 	.word	0x0800735d
 8007058:	080071a5 	.word	0x080071a5

0800705c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800705c:	b480      	push	{r7}
 800705e:	b095      	sub	sp, #84	@ 0x54
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800706c:	e853 3f00 	ldrex	r3, [r3]
 8007070:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007074:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007078:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	461a      	mov	r2, r3
 8007080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007082:	643b      	str	r3, [r7, #64]	@ 0x40
 8007084:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007086:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007088:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800708a:	e841 2300 	strex	r3, r2, [r1]
 800708e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007092:	2b00      	cmp	r3, #0
 8007094:	d1e6      	bne.n	8007064 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	3308      	adds	r3, #8
 800709c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709e:	6a3b      	ldr	r3, [r7, #32]
 80070a0:	e853 3f00 	ldrex	r3, [r3]
 80070a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80070a6:	69fa      	ldr	r2, [r7, #28]
 80070a8:	4b1e      	ldr	r3, [pc, #120]	@ (8007124 <UART_EndRxTransfer+0xc8>)
 80070aa:	4013      	ands	r3, r2
 80070ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	3308      	adds	r3, #8
 80070b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070be:	e841 2300 	strex	r3, r2, [r1]
 80070c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1e5      	bne.n	8007096 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d118      	bne.n	8007104 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	e853 3f00 	ldrex	r3, [r3]
 80070de:	60bb      	str	r3, [r7, #8]
   return(result);
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f023 0310 	bic.w	r3, r3, #16
 80070e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	461a      	mov	r2, r3
 80070ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070f0:	61bb      	str	r3, [r7, #24]
 80070f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f4:	6979      	ldr	r1, [r7, #20]
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	e841 2300 	strex	r3, r2, [r1]
 80070fc:	613b      	str	r3, [r7, #16]
   return(result);
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1e6      	bne.n	80070d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2220      	movs	r2, #32
 8007108:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007118:	bf00      	nop
 800711a:	3754      	adds	r7, #84	@ 0x54
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr
 8007124:	effffffe 	.word	0xeffffffe

08007128 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007134:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f7fe ff32 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007144:	bf00      	nop
 8007146:	3710      	adds	r7, #16
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b088      	sub	sp, #32
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	e853 3f00 	ldrex	r3, [r3]
 8007160:	60bb      	str	r3, [r7, #8]
   return(result);
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007168:	61fb      	str	r3, [r7, #28]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	461a      	mov	r2, r3
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	61bb      	str	r3, [r7, #24]
 8007174:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007176:	6979      	ldr	r1, [r7, #20]
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	e841 2300 	strex	r3, r2, [r1]
 800717e:	613b      	str	r3, [r7, #16]
   return(result);
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1e6      	bne.n	8007154 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2220      	movs	r2, #32
 800718a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f7fe fefd 	bl	8005f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800719a:	bf00      	nop
 800719c:	3720      	adds	r7, #32
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
	...

080071a4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b09c      	sub	sp, #112	@ 0x70
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80071b2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071bc:	2b22      	cmp	r3, #34	@ 0x22
 80071be:	f040 80be 	bne.w	800733e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80071cc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80071d0:	b2d9      	uxtb	r1, r3
 80071d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80071d6:	b2da      	uxtb	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071dc:	400a      	ands	r2, r1
 80071de:	b2d2      	uxtb	r2, r2
 80071e0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e6:	1c5a      	adds	r2, r3, #1
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	3b01      	subs	r3, #1
 80071f6:	b29a      	uxth	r2, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007204:	b29b      	uxth	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	f040 80a1 	bne.w	800734e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007212:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007214:	e853 3f00 	ldrex	r3, [r3]
 8007218:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800721a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800721c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007220:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	461a      	mov	r2, r3
 8007228:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800722a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800722c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007230:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007232:	e841 2300 	strex	r3, r2, [r1]
 8007236:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007238:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e6      	bne.n	800720c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	3308      	adds	r3, #8
 8007244:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007248:	e853 3f00 	ldrex	r3, [r3]
 800724c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800724e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007250:	f023 0301 	bic.w	r3, r3, #1
 8007254:	667b      	str	r3, [r7, #100]	@ 0x64
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	3308      	adds	r3, #8
 800725c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800725e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007260:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007262:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007264:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007266:	e841 2300 	strex	r3, r2, [r1]
 800726a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800726c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1e5      	bne.n	800723e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2220      	movs	r2, #32
 8007276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a33      	ldr	r2, [pc, #204]	@ (8007358 <UART_RxISR_8BIT+0x1b4>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d01f      	beq.n	80072d0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d018      	beq.n	80072d0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a6:	e853 3f00 	ldrex	r3, [r3]
 80072aa:	623b      	str	r3, [r7, #32]
   return(result);
 80072ac:	6a3b      	ldr	r3, [r7, #32]
 80072ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	461a      	mov	r2, r3
 80072ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80072be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072c4:	e841 2300 	strex	r3, r2, [r1]
 80072c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d1e6      	bne.n	800729e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d12e      	bne.n	8007336 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	e853 3f00 	ldrex	r3, [r3]
 80072ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f023 0310 	bic.w	r3, r3, #16
 80072f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	461a      	mov	r2, r3
 80072fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072fc:	61fb      	str	r3, [r7, #28]
 80072fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007300:	69b9      	ldr	r1, [r7, #24]
 8007302:	69fa      	ldr	r2, [r7, #28]
 8007304:	e841 2300 	strex	r3, r2, [r1]
 8007308:	617b      	str	r3, [r7, #20]
   return(result);
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1e6      	bne.n	80072de <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	69db      	ldr	r3, [r3, #28]
 8007316:	f003 0310 	and.w	r3, r3, #16
 800731a:	2b10      	cmp	r3, #16
 800731c:	d103      	bne.n	8007326 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2210      	movs	r2, #16
 8007324:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800732c:	4619      	mov	r1, r3
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7fe fe44 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007334:	e00b      	b.n	800734e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f7f9 fcba 	bl	8000cb0 <HAL_UART_RxCpltCallback>
}
 800733c:	e007      	b.n	800734e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	699a      	ldr	r2, [r3, #24]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f042 0208 	orr.w	r2, r2, #8
 800734c:	619a      	str	r2, [r3, #24]
}
 800734e:	bf00      	nop
 8007350:	3770      	adds	r7, #112	@ 0x70
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	58000c00 	.word	0x58000c00

0800735c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b09c      	sub	sp, #112	@ 0x70
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800736a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007374:	2b22      	cmp	r3, #34	@ 0x22
 8007376:	f040 80be 	bne.w	80074f6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007380:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007388:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800738a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800738e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007392:	4013      	ands	r3, r2
 8007394:	b29a      	uxth	r2, r3
 8007396:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007398:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739e:	1c9a      	adds	r2, r3, #2
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	3b01      	subs	r3, #1
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80073bc:	b29b      	uxth	r3, r3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f040 80a1 	bne.w	8007506 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073cc:	e853 3f00 	ldrex	r3, [r3]
 80073d0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80073d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	461a      	mov	r2, r3
 80073e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80073e4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80073e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80073ea:	e841 2300 	strex	r3, r2, [r1]
 80073ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80073f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1e6      	bne.n	80073c4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	3308      	adds	r3, #8
 80073fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007400:	e853 3f00 	ldrex	r3, [r3]
 8007404:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	663b      	str	r3, [r7, #96]	@ 0x60
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	3308      	adds	r3, #8
 8007414:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007416:	643a      	str	r2, [r7, #64]	@ 0x40
 8007418:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800741c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800741e:	e841 2300 	strex	r3, r2, [r1]
 8007422:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1e5      	bne.n	80073f6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2220      	movs	r2, #32
 800742e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a33      	ldr	r2, [pc, #204]	@ (8007510 <UART_RxISR_16BIT+0x1b4>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d01f      	beq.n	8007488 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d018      	beq.n	8007488 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	61fb      	str	r3, [r7, #28]
   return(result);
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800746a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	461a      	mov	r2, r3
 8007472:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007474:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007476:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800747a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800747c:	e841 2300 	strex	r3, r2, [r1]
 8007480:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1e6      	bne.n	8007456 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800748c:	2b01      	cmp	r3, #1
 800748e:	d12e      	bne.n	80074ee <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	e853 3f00 	ldrex	r3, [r3]
 80074a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	f023 0310 	bic.w	r3, r3, #16
 80074aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	461a      	mov	r2, r3
 80074b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074b4:	61bb      	str	r3, [r7, #24]
 80074b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b8:	6979      	ldr	r1, [r7, #20]
 80074ba:	69ba      	ldr	r2, [r7, #24]
 80074bc:	e841 2300 	strex	r3, r2, [r1]
 80074c0:	613b      	str	r3, [r7, #16]
   return(result);
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1e6      	bne.n	8007496 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	69db      	ldr	r3, [r3, #28]
 80074ce:	f003 0310 	and.w	r3, r3, #16
 80074d2:	2b10      	cmp	r3, #16
 80074d4:	d103      	bne.n	80074de <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2210      	movs	r2, #16
 80074dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074e4:	4619      	mov	r1, r3
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7fe fd68 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80074ec:	e00b      	b.n	8007506 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f7f9 fbde 	bl	8000cb0 <HAL_UART_RxCpltCallback>
}
 80074f4:	e007      	b.n	8007506 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	699a      	ldr	r2, [r3, #24]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f042 0208 	orr.w	r2, r2, #8
 8007504:	619a      	str	r2, [r3, #24]
}
 8007506:	bf00      	nop
 8007508:	3770      	adds	r7, #112	@ 0x70
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	58000c00 	.word	0x58000c00

08007514 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b0ac      	sub	sp, #176	@ 0xb0
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007522:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	69db      	ldr	r3, [r3, #28]
 800752c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800754a:	2b22      	cmp	r3, #34	@ 0x22
 800754c:	f040 8181 	bne.w	8007852 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007556:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800755a:	e124      	b.n	80077a6 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007562:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007566:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800756a:	b2d9      	uxtb	r1, r3
 800756c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007570:	b2da      	uxtb	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007576:	400a      	ands	r2, r1
 8007578:	b2d2      	uxtb	r2, r2
 800757a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007580:	1c5a      	adds	r2, r3, #1
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800758c:	b29b      	uxth	r3, r3
 800758e:	3b01      	subs	r3, #1
 8007590:	b29a      	uxth	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	69db      	ldr	r3, [r3, #28]
 800759e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80075a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075a6:	f003 0307 	and.w	r3, r3, #7
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d053      	beq.n	8007656 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075b2:	f003 0301 	and.w	r3, r3, #1
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d011      	beq.n	80075de <UART_RxISR_8BIT_FIFOEN+0xca>
 80075ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80075be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d00b      	beq.n	80075de <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2201      	movs	r2, #1
 80075cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075d4:	f043 0201 	orr.w	r2, r3, #1
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075e2:	f003 0302 	and.w	r3, r3, #2
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d011      	beq.n	800760e <UART_RxISR_8BIT_FIFOEN+0xfa>
 80075ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00b      	beq.n	800760e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2202      	movs	r2, #2
 80075fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007604:	f043 0204 	orr.w	r2, r3, #4
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800760e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007612:	f003 0304 	and.w	r3, r3, #4
 8007616:	2b00      	cmp	r3, #0
 8007618:	d011      	beq.n	800763e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800761a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800761e:	f003 0301 	and.w	r3, r3, #1
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	2204      	movs	r2, #4
 800762c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007634:	f043 0202 	orr.w	r2, r3, #2
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007644:	2b00      	cmp	r3, #0
 8007646:	d006      	beq.n	8007656 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7fe fcad 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2200      	movs	r2, #0
 8007652:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800765c:	b29b      	uxth	r3, r3
 800765e:	2b00      	cmp	r3, #0
 8007660:	f040 80a1 	bne.w	80077a6 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800766c:	e853 3f00 	ldrex	r3, [r3]
 8007670:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007674:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007678:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	461a      	mov	r2, r3
 8007682:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007686:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007688:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800768c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800768e:	e841 2300 	strex	r3, r2, [r1]
 8007692:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007694:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007696:	2b00      	cmp	r3, #0
 8007698:	d1e4      	bne.n	8007664 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	3308      	adds	r3, #8
 80076a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076a4:	e853 3f00 	ldrex	r3, [r3]
 80076a8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80076aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076ac:	4b6f      	ldr	r3, [pc, #444]	@ (800786c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80076ae:	4013      	ands	r3, r2
 80076b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3308      	adds	r3, #8
 80076ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076be:	66ba      	str	r2, [r7, #104]	@ 0x68
 80076c0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80076c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80076c6:	e841 2300 	strex	r3, r2, [r1]
 80076ca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80076cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1e3      	bne.n	800769a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2220      	movs	r2, #32
 80076d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a61      	ldr	r2, [pc, #388]	@ (8007870 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d021      	beq.n	8007734 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d01a      	beq.n	8007734 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007704:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007706:	e853 3f00 	ldrex	r3, [r3]
 800770a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800770c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800770e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007712:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	461a      	mov	r2, r3
 800771c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007720:	657b      	str	r3, [r7, #84]	@ 0x54
 8007722:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007724:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007726:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007728:	e841 2300 	strex	r3, r2, [r1]
 800772c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800772e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1e4      	bne.n	80076fe <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007738:	2b01      	cmp	r3, #1
 800773a:	d130      	bne.n	800779e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800774a:	e853 3f00 	ldrex	r3, [r3]
 800774e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007752:	f023 0310 	bic.w	r3, r3, #16
 8007756:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	461a      	mov	r2, r3
 8007760:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007764:	643b      	str	r3, [r7, #64]	@ 0x40
 8007766:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007768:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800776a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800776c:	e841 2300 	strex	r3, r2, [r1]
 8007770:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1e4      	bne.n	8007742 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	69db      	ldr	r3, [r3, #28]
 800777e:	f003 0310 	and.w	r3, r3, #16
 8007782:	2b10      	cmp	r3, #16
 8007784:	d103      	bne.n	800778e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2210      	movs	r2, #16
 800778c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007794:	4619      	mov	r1, r3
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f7fe fc10 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800779c:	e00e      	b.n	80077bc <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7f9 fa86 	bl	8000cb0 <HAL_UART_RxCpltCallback>
        break;
 80077a4:	e00a      	b.n	80077bc <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80077a6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d006      	beq.n	80077bc <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80077ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077b2:	f003 0320 	and.w	r3, r3, #32
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f47f aed0 	bne.w	800755c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80077c2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80077c6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d049      	beq.n	8007862 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80077d4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80077d8:	429a      	cmp	r2, r3
 80077da:	d242      	bcs.n	8007862 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	3308      	adds	r3, #8
 80077e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	e853 3f00 	ldrex	r3, [r3]
 80077ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3308      	adds	r3, #8
 80077fc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007800:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007802:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007806:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007808:	e841 2300 	strex	r3, r2, [r1]
 800780c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800780e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1e3      	bne.n	80077dc <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a17      	ldr	r2, [pc, #92]	@ (8007874 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007818:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	e853 3f00 	ldrex	r3, [r3]
 8007826:	60bb      	str	r3, [r7, #8]
   return(result);
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	f043 0320 	orr.w	r3, r3, #32
 800782e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	461a      	mov	r2, r3
 8007838:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800783c:	61bb      	str	r3, [r7, #24]
 800783e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007840:	6979      	ldr	r1, [r7, #20]
 8007842:	69ba      	ldr	r2, [r7, #24]
 8007844:	e841 2300 	strex	r3, r2, [r1]
 8007848:	613b      	str	r3, [r7, #16]
   return(result);
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e4      	bne.n	800781a <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007850:	e007      	b.n	8007862 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	699a      	ldr	r2, [r3, #24]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f042 0208 	orr.w	r2, r2, #8
 8007860:	619a      	str	r2, [r3, #24]
}
 8007862:	bf00      	nop
 8007864:	37b0      	adds	r7, #176	@ 0xb0
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	effffffe 	.word	0xeffffffe
 8007870:	58000c00 	.word	0x58000c00
 8007874:	080071a5 	.word	0x080071a5

08007878 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b0ae      	sub	sp, #184	@ 0xb8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007886:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	69db      	ldr	r3, [r3, #28]
 8007890:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078ae:	2b22      	cmp	r3, #34	@ 0x22
 80078b0:	f040 8185 	bne.w	8007bbe <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80078ba:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078be:	e128      	b.n	8007b12 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078c6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80078d2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80078d6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80078da:	4013      	ands	r3, r2
 80078dc:	b29a      	uxth	r2, r3
 80078de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e8:	1c9a      	adds	r2, r3, #2
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	3b01      	subs	r3, #1
 80078f8:	b29a      	uxth	r2, r3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	69db      	ldr	r3, [r3, #28]
 8007906:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800790a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800790e:	f003 0307 	and.w	r3, r3, #7
 8007912:	2b00      	cmp	r3, #0
 8007914:	d053      	beq.n	80079be <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007916:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800791a:	f003 0301 	and.w	r3, r3, #1
 800791e:	2b00      	cmp	r3, #0
 8007920:	d011      	beq.n	8007946 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00b      	beq.n	8007946 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2201      	movs	r2, #1
 8007934:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800793c:	f043 0201 	orr.w	r2, r3, #1
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007946:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d011      	beq.n	8007976 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007952:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007956:	f003 0301 	and.w	r3, r3, #1
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2202      	movs	r2, #2
 8007964:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800796c:	f043 0204 	orr.w	r2, r3, #4
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007976:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800797a:	f003 0304 	and.w	r3, r3, #4
 800797e:	2b00      	cmp	r3, #0
 8007980:	d011      	beq.n	80079a6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007982:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007986:	f003 0301 	and.w	r3, r3, #1
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00b      	beq.n	80079a6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2204      	movs	r2, #4
 8007994:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800799c:	f043 0202 	orr.w	r2, r3, #2
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d006      	beq.n	80079be <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f7fe faf9 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f040 80a3 	bne.w	8007b12 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079d4:	e853 3f00 	ldrex	r3, [r3]
 80079d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80079da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	461a      	mov	r2, r3
 80079ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80079ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80079f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80079f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80079fa:	e841 2300 	strex	r3, r2, [r1]
 80079fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1e2      	bne.n	80079cc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	3308      	adds	r3, #8
 8007a0c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a10:	e853 3f00 	ldrex	r3, [r3]
 8007a14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a16:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007a18:	4b6f      	ldr	r3, [pc, #444]	@ (8007bd8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	3308      	adds	r3, #8
 8007a26:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007a2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a32:	e841 2300 	strex	r3, r2, [r1]
 8007a36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1e3      	bne.n	8007a06 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2220      	movs	r2, #32
 8007a42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a61      	ldr	r2, [pc, #388]	@ (8007bdc <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d021      	beq.n	8007aa0 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d01a      	beq.n	8007aa0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a72:	e853 3f00 	ldrex	r3, [r3]
 8007a76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	461a      	mov	r2, r3
 8007a88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a8e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a94:	e841 2300 	strex	r3, r2, [r1]
 8007a98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1e4      	bne.n	8007a6a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d130      	bne.n	8007b0a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab6:	e853 3f00 	ldrex	r3, [r3]
 8007aba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007abe:	f023 0310 	bic.w	r3, r3, #16
 8007ac2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	461a      	mov	r2, r3
 8007acc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007ad0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ad2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ad6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ad8:	e841 2300 	strex	r3, r2, [r1]
 8007adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e4      	bne.n	8007aae <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	69db      	ldr	r3, [r3, #28]
 8007aea:	f003 0310 	and.w	r3, r3, #16
 8007aee:	2b10      	cmp	r3, #16
 8007af0:	d103      	bne.n	8007afa <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2210      	movs	r2, #16
 8007af8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b00:	4619      	mov	r1, r3
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f7fe fa5a 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007b08:	e00e      	b.n	8007b28 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7f9 f8d0 	bl	8000cb0 <HAL_UART_RxCpltCallback>
        break;
 8007b10:	e00a      	b.n	8007b28 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b12:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d006      	beq.n	8007b28 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8007b1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007b1e:	f003 0320 	and.w	r3, r3, #32
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f47f aecc 	bne.w	80078c0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b2e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007b32:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d049      	beq.n	8007bce <UART_RxISR_16BIT_FIFOEN+0x356>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007b40:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d242      	bcs.n	8007bce <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	3308      	adds	r3, #8
 8007b4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b52:	e853 3f00 	ldrex	r3, [r3]
 8007b56:	623b      	str	r3, [r7, #32]
   return(result);
 8007b58:	6a3b      	ldr	r3, [r7, #32]
 8007b5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	3308      	adds	r3, #8
 8007b68:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007b6c:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b74:	e841 2300 	strex	r3, r2, [r1]
 8007b78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d1e3      	bne.n	8007b48 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a17      	ldr	r2, [pc, #92]	@ (8007be0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007b84:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	e853 3f00 	ldrex	r3, [r3]
 8007b92:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f043 0320 	orr.w	r3, r3, #32
 8007b9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ba8:	61fb      	str	r3, [r7, #28]
 8007baa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bac:	69b9      	ldr	r1, [r7, #24]
 8007bae:	69fa      	ldr	r2, [r7, #28]
 8007bb0:	e841 2300 	strex	r3, r2, [r1]
 8007bb4:	617b      	str	r3, [r7, #20]
   return(result);
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1e4      	bne.n	8007b86 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bbc:	e007      	b.n	8007bce <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	699a      	ldr	r2, [r3, #24]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f042 0208 	orr.w	r2, r2, #8
 8007bcc:	619a      	str	r2, [r3, #24]
}
 8007bce:	bf00      	nop
 8007bd0:	37b8      	adds	r7, #184	@ 0xb8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	effffffe 	.word	0xeffffffe
 8007bdc:	58000c00 	.word	0x58000c00
 8007be0:	0800735d 	.word	0x0800735d

08007be4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d101      	bne.n	8007c36 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c32:	2302      	movs	r3, #2
 8007c34:	e027      	b.n	8007c86 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2224      	movs	r2, #36	@ 0x24
 8007c42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f022 0201 	bic.w	r2, r2, #1
 8007c5c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007c64:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2220      	movs	r2, #32
 8007c78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3714      	adds	r7, #20
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr

08007c92 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b084      	sub	sp, #16
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
 8007c9a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d101      	bne.n	8007caa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007ca6:	2302      	movs	r3, #2
 8007ca8:	e02d      	b.n	8007d06 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2201      	movs	r2, #1
 8007cae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2224      	movs	r2, #36	@ 0x24
 8007cb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f022 0201 	bic.w	r2, r2, #1
 8007cd0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	683a      	ldr	r2, [r7, #0]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 f850 	bl	8007d8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2220      	movs	r2, #32
 8007cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d04:	2300      	movs	r3, #0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3710      	adds	r7, #16
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b084      	sub	sp, #16
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
 8007d16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d101      	bne.n	8007d26 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d22:	2302      	movs	r3, #2
 8007d24:	e02d      	b.n	8007d82 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2201      	movs	r2, #1
 8007d2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2224      	movs	r2, #36	@ 0x24
 8007d32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f022 0201 	bic.w	r2, r2, #1
 8007d4c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 f812 	bl	8007d8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2220      	movs	r2, #32
 8007d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
	...

08007d8c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d108      	bne.n	8007dae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007dac:	e031      	b.n	8007e12 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007dae:	2310      	movs	r3, #16
 8007db0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007db2:	2310      	movs	r3, #16
 8007db4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	0e5b      	lsrs	r3, r3, #25
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	f003 0307 	and.w	r3, r3, #7
 8007dc4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	0f5b      	lsrs	r3, r3, #29
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	f003 0307 	and.w	r3, r3, #7
 8007dd4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dd6:	7bbb      	ldrb	r3, [r7, #14]
 8007dd8:	7b3a      	ldrb	r2, [r7, #12]
 8007dda:	4911      	ldr	r1, [pc, #68]	@ (8007e20 <UARTEx_SetNbDataToProcess+0x94>)
 8007ddc:	5c8a      	ldrb	r2, [r1, r2]
 8007dde:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007de2:	7b3a      	ldrb	r2, [r7, #12]
 8007de4:	490f      	ldr	r1, [pc, #60]	@ (8007e24 <UARTEx_SetNbDataToProcess+0x98>)
 8007de6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007de8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dec:	b29a      	uxth	r2, r3
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007df4:	7bfb      	ldrb	r3, [r7, #15]
 8007df6:	7b7a      	ldrb	r2, [r7, #13]
 8007df8:	4909      	ldr	r1, [pc, #36]	@ (8007e20 <UARTEx_SetNbDataToProcess+0x94>)
 8007dfa:	5c8a      	ldrb	r2, [r1, r2]
 8007dfc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e00:	7b7a      	ldrb	r2, [r7, #13]
 8007e02:	4908      	ldr	r1, [pc, #32]	@ (8007e24 <UARTEx_SetNbDataToProcess+0x98>)
 8007e04:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e06:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e0a:	b29a      	uxth	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007e12:	bf00      	nop
 8007e14:	3714      	adds	r7, #20
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop
 8007e20:	080098c0 	.word	0x080098c0
 8007e24:	080098c8 	.word	0x080098c8

08007e28 <std>:
 8007e28:	2300      	movs	r3, #0
 8007e2a:	b510      	push	{r4, lr}
 8007e2c:	4604      	mov	r4, r0
 8007e2e:	e9c0 3300 	strd	r3, r3, [r0]
 8007e32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e36:	6083      	str	r3, [r0, #8]
 8007e38:	8181      	strh	r1, [r0, #12]
 8007e3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e3c:	81c2      	strh	r2, [r0, #14]
 8007e3e:	6183      	str	r3, [r0, #24]
 8007e40:	4619      	mov	r1, r3
 8007e42:	2208      	movs	r2, #8
 8007e44:	305c      	adds	r0, #92	@ 0x5c
 8007e46:	f000 fa27 	bl	8008298 <memset>
 8007e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e80 <std+0x58>)
 8007e4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e84 <std+0x5c>)
 8007e50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e52:	4b0d      	ldr	r3, [pc, #52]	@ (8007e88 <std+0x60>)
 8007e54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e56:	4b0d      	ldr	r3, [pc, #52]	@ (8007e8c <std+0x64>)
 8007e58:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e90 <std+0x68>)
 8007e5c:	6224      	str	r4, [r4, #32]
 8007e5e:	429c      	cmp	r4, r3
 8007e60:	d006      	beq.n	8007e70 <std+0x48>
 8007e62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e66:	4294      	cmp	r4, r2
 8007e68:	d002      	beq.n	8007e70 <std+0x48>
 8007e6a:	33d0      	adds	r3, #208	@ 0xd0
 8007e6c:	429c      	cmp	r4, r3
 8007e6e:	d105      	bne.n	8007e7c <std+0x54>
 8007e70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e78:	f000 ba86 	b.w	8008388 <__retarget_lock_init_recursive>
 8007e7c:	bd10      	pop	{r4, pc}
 8007e7e:	bf00      	nop
 8007e80:	080080e5 	.word	0x080080e5
 8007e84:	0800810b 	.word	0x0800810b
 8007e88:	08008143 	.word	0x08008143
 8007e8c:	08008167 	.word	0x08008167
 8007e90:	24000160 	.word	0x24000160

08007e94 <stdio_exit_handler>:
 8007e94:	4a02      	ldr	r2, [pc, #8]	@ (8007ea0 <stdio_exit_handler+0xc>)
 8007e96:	4903      	ldr	r1, [pc, #12]	@ (8007ea4 <stdio_exit_handler+0x10>)
 8007e98:	4803      	ldr	r0, [pc, #12]	@ (8007ea8 <stdio_exit_handler+0x14>)
 8007e9a:	f000 b869 	b.w	8007f70 <_fwalk_sglue>
 8007e9e:	bf00      	nop
 8007ea0:	24000010 	.word	0x24000010
 8007ea4:	08009261 	.word	0x08009261
 8007ea8:	24000020 	.word	0x24000020

08007eac <cleanup_stdio>:
 8007eac:	6841      	ldr	r1, [r0, #4]
 8007eae:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee0 <cleanup_stdio+0x34>)
 8007eb0:	4299      	cmp	r1, r3
 8007eb2:	b510      	push	{r4, lr}
 8007eb4:	4604      	mov	r4, r0
 8007eb6:	d001      	beq.n	8007ebc <cleanup_stdio+0x10>
 8007eb8:	f001 f9d2 	bl	8009260 <_fflush_r>
 8007ebc:	68a1      	ldr	r1, [r4, #8]
 8007ebe:	4b09      	ldr	r3, [pc, #36]	@ (8007ee4 <cleanup_stdio+0x38>)
 8007ec0:	4299      	cmp	r1, r3
 8007ec2:	d002      	beq.n	8007eca <cleanup_stdio+0x1e>
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	f001 f9cb 	bl	8009260 <_fflush_r>
 8007eca:	68e1      	ldr	r1, [r4, #12]
 8007ecc:	4b06      	ldr	r3, [pc, #24]	@ (8007ee8 <cleanup_stdio+0x3c>)
 8007ece:	4299      	cmp	r1, r3
 8007ed0:	d004      	beq.n	8007edc <cleanup_stdio+0x30>
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ed8:	f001 b9c2 	b.w	8009260 <_fflush_r>
 8007edc:	bd10      	pop	{r4, pc}
 8007ede:	bf00      	nop
 8007ee0:	24000160 	.word	0x24000160
 8007ee4:	240001c8 	.word	0x240001c8
 8007ee8:	24000230 	.word	0x24000230

08007eec <global_stdio_init.part.0>:
 8007eec:	b510      	push	{r4, lr}
 8007eee:	4b0b      	ldr	r3, [pc, #44]	@ (8007f1c <global_stdio_init.part.0+0x30>)
 8007ef0:	4c0b      	ldr	r4, [pc, #44]	@ (8007f20 <global_stdio_init.part.0+0x34>)
 8007ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8007f24 <global_stdio_init.part.0+0x38>)
 8007ef4:	601a      	str	r2, [r3, #0]
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	2200      	movs	r2, #0
 8007efa:	2104      	movs	r1, #4
 8007efc:	f7ff ff94 	bl	8007e28 <std>
 8007f00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f04:	2201      	movs	r2, #1
 8007f06:	2109      	movs	r1, #9
 8007f08:	f7ff ff8e 	bl	8007e28 <std>
 8007f0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f10:	2202      	movs	r2, #2
 8007f12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f16:	2112      	movs	r1, #18
 8007f18:	f7ff bf86 	b.w	8007e28 <std>
 8007f1c:	24000298 	.word	0x24000298
 8007f20:	24000160 	.word	0x24000160
 8007f24:	08007e95 	.word	0x08007e95

08007f28 <__sfp_lock_acquire>:
 8007f28:	4801      	ldr	r0, [pc, #4]	@ (8007f30 <__sfp_lock_acquire+0x8>)
 8007f2a:	f000 ba2e 	b.w	800838a <__retarget_lock_acquire_recursive>
 8007f2e:	bf00      	nop
 8007f30:	240002a1 	.word	0x240002a1

08007f34 <__sfp_lock_release>:
 8007f34:	4801      	ldr	r0, [pc, #4]	@ (8007f3c <__sfp_lock_release+0x8>)
 8007f36:	f000 ba29 	b.w	800838c <__retarget_lock_release_recursive>
 8007f3a:	bf00      	nop
 8007f3c:	240002a1 	.word	0x240002a1

08007f40 <__sinit>:
 8007f40:	b510      	push	{r4, lr}
 8007f42:	4604      	mov	r4, r0
 8007f44:	f7ff fff0 	bl	8007f28 <__sfp_lock_acquire>
 8007f48:	6a23      	ldr	r3, [r4, #32]
 8007f4a:	b11b      	cbz	r3, 8007f54 <__sinit+0x14>
 8007f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f50:	f7ff bff0 	b.w	8007f34 <__sfp_lock_release>
 8007f54:	4b04      	ldr	r3, [pc, #16]	@ (8007f68 <__sinit+0x28>)
 8007f56:	6223      	str	r3, [r4, #32]
 8007f58:	4b04      	ldr	r3, [pc, #16]	@ (8007f6c <__sinit+0x2c>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1f5      	bne.n	8007f4c <__sinit+0xc>
 8007f60:	f7ff ffc4 	bl	8007eec <global_stdio_init.part.0>
 8007f64:	e7f2      	b.n	8007f4c <__sinit+0xc>
 8007f66:	bf00      	nop
 8007f68:	08007ead 	.word	0x08007ead
 8007f6c:	24000298 	.word	0x24000298

08007f70 <_fwalk_sglue>:
 8007f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f74:	4607      	mov	r7, r0
 8007f76:	4688      	mov	r8, r1
 8007f78:	4614      	mov	r4, r2
 8007f7a:	2600      	movs	r6, #0
 8007f7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f80:	f1b9 0901 	subs.w	r9, r9, #1
 8007f84:	d505      	bpl.n	8007f92 <_fwalk_sglue+0x22>
 8007f86:	6824      	ldr	r4, [r4, #0]
 8007f88:	2c00      	cmp	r4, #0
 8007f8a:	d1f7      	bne.n	8007f7c <_fwalk_sglue+0xc>
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f92:	89ab      	ldrh	r3, [r5, #12]
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d907      	bls.n	8007fa8 <_fwalk_sglue+0x38>
 8007f98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	d003      	beq.n	8007fa8 <_fwalk_sglue+0x38>
 8007fa0:	4629      	mov	r1, r5
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	47c0      	blx	r8
 8007fa6:	4306      	orrs	r6, r0
 8007fa8:	3568      	adds	r5, #104	@ 0x68
 8007faa:	e7e9      	b.n	8007f80 <_fwalk_sglue+0x10>

08007fac <iprintf>:
 8007fac:	b40f      	push	{r0, r1, r2, r3}
 8007fae:	b507      	push	{r0, r1, r2, lr}
 8007fb0:	4906      	ldr	r1, [pc, #24]	@ (8007fcc <iprintf+0x20>)
 8007fb2:	ab04      	add	r3, sp, #16
 8007fb4:	6808      	ldr	r0, [r1, #0]
 8007fb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fba:	6881      	ldr	r1, [r0, #8]
 8007fbc:	9301      	str	r3, [sp, #4]
 8007fbe:	f000 fcd9 	bl	8008974 <_vfiprintf_r>
 8007fc2:	b003      	add	sp, #12
 8007fc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fc8:	b004      	add	sp, #16
 8007fca:	4770      	bx	lr
 8007fcc:	2400001c 	.word	0x2400001c

08007fd0 <_puts_r>:
 8007fd0:	6a03      	ldr	r3, [r0, #32]
 8007fd2:	b570      	push	{r4, r5, r6, lr}
 8007fd4:	6884      	ldr	r4, [r0, #8]
 8007fd6:	4605      	mov	r5, r0
 8007fd8:	460e      	mov	r6, r1
 8007fda:	b90b      	cbnz	r3, 8007fe0 <_puts_r+0x10>
 8007fdc:	f7ff ffb0 	bl	8007f40 <__sinit>
 8007fe0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fe2:	07db      	lsls	r3, r3, #31
 8007fe4:	d405      	bmi.n	8007ff2 <_puts_r+0x22>
 8007fe6:	89a3      	ldrh	r3, [r4, #12]
 8007fe8:	0598      	lsls	r0, r3, #22
 8007fea:	d402      	bmi.n	8007ff2 <_puts_r+0x22>
 8007fec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fee:	f000 f9cc 	bl	800838a <__retarget_lock_acquire_recursive>
 8007ff2:	89a3      	ldrh	r3, [r4, #12]
 8007ff4:	0719      	lsls	r1, r3, #28
 8007ff6:	d502      	bpl.n	8007ffe <_puts_r+0x2e>
 8007ff8:	6923      	ldr	r3, [r4, #16]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d135      	bne.n	800806a <_puts_r+0x9a>
 8007ffe:	4621      	mov	r1, r4
 8008000:	4628      	mov	r0, r5
 8008002:	f000 f8f3 	bl	80081ec <__swsetup_r>
 8008006:	b380      	cbz	r0, 800806a <_puts_r+0x9a>
 8008008:	f04f 35ff 	mov.w	r5, #4294967295
 800800c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800800e:	07da      	lsls	r2, r3, #31
 8008010:	d405      	bmi.n	800801e <_puts_r+0x4e>
 8008012:	89a3      	ldrh	r3, [r4, #12]
 8008014:	059b      	lsls	r3, r3, #22
 8008016:	d402      	bmi.n	800801e <_puts_r+0x4e>
 8008018:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800801a:	f000 f9b7 	bl	800838c <__retarget_lock_release_recursive>
 800801e:	4628      	mov	r0, r5
 8008020:	bd70      	pop	{r4, r5, r6, pc}
 8008022:	2b00      	cmp	r3, #0
 8008024:	da04      	bge.n	8008030 <_puts_r+0x60>
 8008026:	69a2      	ldr	r2, [r4, #24]
 8008028:	429a      	cmp	r2, r3
 800802a:	dc17      	bgt.n	800805c <_puts_r+0x8c>
 800802c:	290a      	cmp	r1, #10
 800802e:	d015      	beq.n	800805c <_puts_r+0x8c>
 8008030:	6823      	ldr	r3, [r4, #0]
 8008032:	1c5a      	adds	r2, r3, #1
 8008034:	6022      	str	r2, [r4, #0]
 8008036:	7019      	strb	r1, [r3, #0]
 8008038:	68a3      	ldr	r3, [r4, #8]
 800803a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800803e:	3b01      	subs	r3, #1
 8008040:	60a3      	str	r3, [r4, #8]
 8008042:	2900      	cmp	r1, #0
 8008044:	d1ed      	bne.n	8008022 <_puts_r+0x52>
 8008046:	2b00      	cmp	r3, #0
 8008048:	da11      	bge.n	800806e <_puts_r+0x9e>
 800804a:	4622      	mov	r2, r4
 800804c:	210a      	movs	r1, #10
 800804e:	4628      	mov	r0, r5
 8008050:	f000 f88d 	bl	800816e <__swbuf_r>
 8008054:	3001      	adds	r0, #1
 8008056:	d0d7      	beq.n	8008008 <_puts_r+0x38>
 8008058:	250a      	movs	r5, #10
 800805a:	e7d7      	b.n	800800c <_puts_r+0x3c>
 800805c:	4622      	mov	r2, r4
 800805e:	4628      	mov	r0, r5
 8008060:	f000 f885 	bl	800816e <__swbuf_r>
 8008064:	3001      	adds	r0, #1
 8008066:	d1e7      	bne.n	8008038 <_puts_r+0x68>
 8008068:	e7ce      	b.n	8008008 <_puts_r+0x38>
 800806a:	3e01      	subs	r6, #1
 800806c:	e7e4      	b.n	8008038 <_puts_r+0x68>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	1c5a      	adds	r2, r3, #1
 8008072:	6022      	str	r2, [r4, #0]
 8008074:	220a      	movs	r2, #10
 8008076:	701a      	strb	r2, [r3, #0]
 8008078:	e7ee      	b.n	8008058 <_puts_r+0x88>
	...

0800807c <puts>:
 800807c:	4b02      	ldr	r3, [pc, #8]	@ (8008088 <puts+0xc>)
 800807e:	4601      	mov	r1, r0
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	f7ff bfa5 	b.w	8007fd0 <_puts_r>
 8008086:	bf00      	nop
 8008088:	2400001c 	.word	0x2400001c

0800808c <siscanf>:
 800808c:	b40e      	push	{r1, r2, r3}
 800808e:	b570      	push	{r4, r5, r6, lr}
 8008090:	b09d      	sub	sp, #116	@ 0x74
 8008092:	ac21      	add	r4, sp, #132	@ 0x84
 8008094:	2500      	movs	r5, #0
 8008096:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800809a:	f854 6b04 	ldr.w	r6, [r4], #4
 800809e:	f8ad 2014 	strh.w	r2, [sp, #20]
 80080a2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80080a4:	9002      	str	r0, [sp, #8]
 80080a6:	9006      	str	r0, [sp, #24]
 80080a8:	f7f8 f91a 	bl	80002e0 <strlen>
 80080ac:	4b0b      	ldr	r3, [pc, #44]	@ (80080dc <siscanf+0x50>)
 80080ae:	9003      	str	r0, [sp, #12]
 80080b0:	9007      	str	r0, [sp, #28]
 80080b2:	480b      	ldr	r0, [pc, #44]	@ (80080e0 <siscanf+0x54>)
 80080b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80080b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80080ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80080be:	4632      	mov	r2, r6
 80080c0:	4623      	mov	r3, r4
 80080c2:	a902      	add	r1, sp, #8
 80080c4:	6800      	ldr	r0, [r0, #0]
 80080c6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80080c8:	9514      	str	r5, [sp, #80]	@ 0x50
 80080ca:	9401      	str	r4, [sp, #4]
 80080cc:	f000 fab2 	bl	8008634 <__ssvfiscanf_r>
 80080d0:	b01d      	add	sp, #116	@ 0x74
 80080d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80080d6:	b003      	add	sp, #12
 80080d8:	4770      	bx	lr
 80080da:	bf00      	nop
 80080dc:	08008107 	.word	0x08008107
 80080e0:	2400001c 	.word	0x2400001c

080080e4 <__sread>:
 80080e4:	b510      	push	{r4, lr}
 80080e6:	460c      	mov	r4, r1
 80080e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ec:	f000 f8fe 	bl	80082ec <_read_r>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	bfab      	itete	ge
 80080f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080f6:	89a3      	ldrhlt	r3, [r4, #12]
 80080f8:	181b      	addge	r3, r3, r0
 80080fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080fe:	bfac      	ite	ge
 8008100:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008102:	81a3      	strhlt	r3, [r4, #12]
 8008104:	bd10      	pop	{r4, pc}

08008106 <__seofread>:
 8008106:	2000      	movs	r0, #0
 8008108:	4770      	bx	lr

0800810a <__swrite>:
 800810a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800810e:	461f      	mov	r7, r3
 8008110:	898b      	ldrh	r3, [r1, #12]
 8008112:	05db      	lsls	r3, r3, #23
 8008114:	4605      	mov	r5, r0
 8008116:	460c      	mov	r4, r1
 8008118:	4616      	mov	r6, r2
 800811a:	d505      	bpl.n	8008128 <__swrite+0x1e>
 800811c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008120:	2302      	movs	r3, #2
 8008122:	2200      	movs	r2, #0
 8008124:	f000 f8d0 	bl	80082c8 <_lseek_r>
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800812e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008132:	81a3      	strh	r3, [r4, #12]
 8008134:	4632      	mov	r2, r6
 8008136:	463b      	mov	r3, r7
 8008138:	4628      	mov	r0, r5
 800813a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800813e:	f000 b8e7 	b.w	8008310 <_write_r>

08008142 <__sseek>:
 8008142:	b510      	push	{r4, lr}
 8008144:	460c      	mov	r4, r1
 8008146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800814a:	f000 f8bd 	bl	80082c8 <_lseek_r>
 800814e:	1c43      	adds	r3, r0, #1
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	bf15      	itete	ne
 8008154:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008156:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800815a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800815e:	81a3      	strheq	r3, [r4, #12]
 8008160:	bf18      	it	ne
 8008162:	81a3      	strhne	r3, [r4, #12]
 8008164:	bd10      	pop	{r4, pc}

08008166 <__sclose>:
 8008166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800816a:	f000 b89d 	b.w	80082a8 <_close_r>

0800816e <__swbuf_r>:
 800816e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008170:	460e      	mov	r6, r1
 8008172:	4614      	mov	r4, r2
 8008174:	4605      	mov	r5, r0
 8008176:	b118      	cbz	r0, 8008180 <__swbuf_r+0x12>
 8008178:	6a03      	ldr	r3, [r0, #32]
 800817a:	b90b      	cbnz	r3, 8008180 <__swbuf_r+0x12>
 800817c:	f7ff fee0 	bl	8007f40 <__sinit>
 8008180:	69a3      	ldr	r3, [r4, #24]
 8008182:	60a3      	str	r3, [r4, #8]
 8008184:	89a3      	ldrh	r3, [r4, #12]
 8008186:	071a      	lsls	r2, r3, #28
 8008188:	d501      	bpl.n	800818e <__swbuf_r+0x20>
 800818a:	6923      	ldr	r3, [r4, #16]
 800818c:	b943      	cbnz	r3, 80081a0 <__swbuf_r+0x32>
 800818e:	4621      	mov	r1, r4
 8008190:	4628      	mov	r0, r5
 8008192:	f000 f82b 	bl	80081ec <__swsetup_r>
 8008196:	b118      	cbz	r0, 80081a0 <__swbuf_r+0x32>
 8008198:	f04f 37ff 	mov.w	r7, #4294967295
 800819c:	4638      	mov	r0, r7
 800819e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a0:	6823      	ldr	r3, [r4, #0]
 80081a2:	6922      	ldr	r2, [r4, #16]
 80081a4:	1a98      	subs	r0, r3, r2
 80081a6:	6963      	ldr	r3, [r4, #20]
 80081a8:	b2f6      	uxtb	r6, r6
 80081aa:	4283      	cmp	r3, r0
 80081ac:	4637      	mov	r7, r6
 80081ae:	dc05      	bgt.n	80081bc <__swbuf_r+0x4e>
 80081b0:	4621      	mov	r1, r4
 80081b2:	4628      	mov	r0, r5
 80081b4:	f001 f854 	bl	8009260 <_fflush_r>
 80081b8:	2800      	cmp	r0, #0
 80081ba:	d1ed      	bne.n	8008198 <__swbuf_r+0x2a>
 80081bc:	68a3      	ldr	r3, [r4, #8]
 80081be:	3b01      	subs	r3, #1
 80081c0:	60a3      	str	r3, [r4, #8]
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	1c5a      	adds	r2, r3, #1
 80081c6:	6022      	str	r2, [r4, #0]
 80081c8:	701e      	strb	r6, [r3, #0]
 80081ca:	6962      	ldr	r2, [r4, #20]
 80081cc:	1c43      	adds	r3, r0, #1
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d004      	beq.n	80081dc <__swbuf_r+0x6e>
 80081d2:	89a3      	ldrh	r3, [r4, #12]
 80081d4:	07db      	lsls	r3, r3, #31
 80081d6:	d5e1      	bpl.n	800819c <__swbuf_r+0x2e>
 80081d8:	2e0a      	cmp	r6, #10
 80081da:	d1df      	bne.n	800819c <__swbuf_r+0x2e>
 80081dc:	4621      	mov	r1, r4
 80081de:	4628      	mov	r0, r5
 80081e0:	f001 f83e 	bl	8009260 <_fflush_r>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	d0d9      	beq.n	800819c <__swbuf_r+0x2e>
 80081e8:	e7d6      	b.n	8008198 <__swbuf_r+0x2a>
	...

080081ec <__swsetup_r>:
 80081ec:	b538      	push	{r3, r4, r5, lr}
 80081ee:	4b29      	ldr	r3, [pc, #164]	@ (8008294 <__swsetup_r+0xa8>)
 80081f0:	4605      	mov	r5, r0
 80081f2:	6818      	ldr	r0, [r3, #0]
 80081f4:	460c      	mov	r4, r1
 80081f6:	b118      	cbz	r0, 8008200 <__swsetup_r+0x14>
 80081f8:	6a03      	ldr	r3, [r0, #32]
 80081fa:	b90b      	cbnz	r3, 8008200 <__swsetup_r+0x14>
 80081fc:	f7ff fea0 	bl	8007f40 <__sinit>
 8008200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008204:	0719      	lsls	r1, r3, #28
 8008206:	d422      	bmi.n	800824e <__swsetup_r+0x62>
 8008208:	06da      	lsls	r2, r3, #27
 800820a:	d407      	bmi.n	800821c <__swsetup_r+0x30>
 800820c:	2209      	movs	r2, #9
 800820e:	602a      	str	r2, [r5, #0]
 8008210:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008214:	81a3      	strh	r3, [r4, #12]
 8008216:	f04f 30ff 	mov.w	r0, #4294967295
 800821a:	e033      	b.n	8008284 <__swsetup_r+0x98>
 800821c:	0758      	lsls	r0, r3, #29
 800821e:	d512      	bpl.n	8008246 <__swsetup_r+0x5a>
 8008220:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008222:	b141      	cbz	r1, 8008236 <__swsetup_r+0x4a>
 8008224:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008228:	4299      	cmp	r1, r3
 800822a:	d002      	beq.n	8008232 <__swsetup_r+0x46>
 800822c:	4628      	mov	r0, r5
 800822e:	f000 f8af 	bl	8008390 <_free_r>
 8008232:	2300      	movs	r3, #0
 8008234:	6363      	str	r3, [r4, #52]	@ 0x34
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800823c:	81a3      	strh	r3, [r4, #12]
 800823e:	2300      	movs	r3, #0
 8008240:	6063      	str	r3, [r4, #4]
 8008242:	6923      	ldr	r3, [r4, #16]
 8008244:	6023      	str	r3, [r4, #0]
 8008246:	89a3      	ldrh	r3, [r4, #12]
 8008248:	f043 0308 	orr.w	r3, r3, #8
 800824c:	81a3      	strh	r3, [r4, #12]
 800824e:	6923      	ldr	r3, [r4, #16]
 8008250:	b94b      	cbnz	r3, 8008266 <__swsetup_r+0x7a>
 8008252:	89a3      	ldrh	r3, [r4, #12]
 8008254:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800825c:	d003      	beq.n	8008266 <__swsetup_r+0x7a>
 800825e:	4621      	mov	r1, r4
 8008260:	4628      	mov	r0, r5
 8008262:	f001 f84b 	bl	80092fc <__smakebuf_r>
 8008266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800826a:	f013 0201 	ands.w	r2, r3, #1
 800826e:	d00a      	beq.n	8008286 <__swsetup_r+0x9a>
 8008270:	2200      	movs	r2, #0
 8008272:	60a2      	str	r2, [r4, #8]
 8008274:	6962      	ldr	r2, [r4, #20]
 8008276:	4252      	negs	r2, r2
 8008278:	61a2      	str	r2, [r4, #24]
 800827a:	6922      	ldr	r2, [r4, #16]
 800827c:	b942      	cbnz	r2, 8008290 <__swsetup_r+0xa4>
 800827e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008282:	d1c5      	bne.n	8008210 <__swsetup_r+0x24>
 8008284:	bd38      	pop	{r3, r4, r5, pc}
 8008286:	0799      	lsls	r1, r3, #30
 8008288:	bf58      	it	pl
 800828a:	6962      	ldrpl	r2, [r4, #20]
 800828c:	60a2      	str	r2, [r4, #8]
 800828e:	e7f4      	b.n	800827a <__swsetup_r+0x8e>
 8008290:	2000      	movs	r0, #0
 8008292:	e7f7      	b.n	8008284 <__swsetup_r+0x98>
 8008294:	2400001c 	.word	0x2400001c

08008298 <memset>:
 8008298:	4402      	add	r2, r0
 800829a:	4603      	mov	r3, r0
 800829c:	4293      	cmp	r3, r2
 800829e:	d100      	bne.n	80082a2 <memset+0xa>
 80082a0:	4770      	bx	lr
 80082a2:	f803 1b01 	strb.w	r1, [r3], #1
 80082a6:	e7f9      	b.n	800829c <memset+0x4>

080082a8 <_close_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	4d06      	ldr	r5, [pc, #24]	@ (80082c4 <_close_r+0x1c>)
 80082ac:	2300      	movs	r3, #0
 80082ae:	4604      	mov	r4, r0
 80082b0:	4608      	mov	r0, r1
 80082b2:	602b      	str	r3, [r5, #0]
 80082b4:	f7f8 fe9e 	bl	8000ff4 <_close>
 80082b8:	1c43      	adds	r3, r0, #1
 80082ba:	d102      	bne.n	80082c2 <_close_r+0x1a>
 80082bc:	682b      	ldr	r3, [r5, #0]
 80082be:	b103      	cbz	r3, 80082c2 <_close_r+0x1a>
 80082c0:	6023      	str	r3, [r4, #0]
 80082c2:	bd38      	pop	{r3, r4, r5, pc}
 80082c4:	2400029c 	.word	0x2400029c

080082c8 <_lseek_r>:
 80082c8:	b538      	push	{r3, r4, r5, lr}
 80082ca:	4d07      	ldr	r5, [pc, #28]	@ (80082e8 <_lseek_r+0x20>)
 80082cc:	4604      	mov	r4, r0
 80082ce:	4608      	mov	r0, r1
 80082d0:	4611      	mov	r1, r2
 80082d2:	2200      	movs	r2, #0
 80082d4:	602a      	str	r2, [r5, #0]
 80082d6:	461a      	mov	r2, r3
 80082d8:	f7f8 feb3 	bl	8001042 <_lseek>
 80082dc:	1c43      	adds	r3, r0, #1
 80082de:	d102      	bne.n	80082e6 <_lseek_r+0x1e>
 80082e0:	682b      	ldr	r3, [r5, #0]
 80082e2:	b103      	cbz	r3, 80082e6 <_lseek_r+0x1e>
 80082e4:	6023      	str	r3, [r4, #0]
 80082e6:	bd38      	pop	{r3, r4, r5, pc}
 80082e8:	2400029c 	.word	0x2400029c

080082ec <_read_r>:
 80082ec:	b538      	push	{r3, r4, r5, lr}
 80082ee:	4d07      	ldr	r5, [pc, #28]	@ (800830c <_read_r+0x20>)
 80082f0:	4604      	mov	r4, r0
 80082f2:	4608      	mov	r0, r1
 80082f4:	4611      	mov	r1, r2
 80082f6:	2200      	movs	r2, #0
 80082f8:	602a      	str	r2, [r5, #0]
 80082fa:	461a      	mov	r2, r3
 80082fc:	f7f8 fe41 	bl	8000f82 <_read>
 8008300:	1c43      	adds	r3, r0, #1
 8008302:	d102      	bne.n	800830a <_read_r+0x1e>
 8008304:	682b      	ldr	r3, [r5, #0]
 8008306:	b103      	cbz	r3, 800830a <_read_r+0x1e>
 8008308:	6023      	str	r3, [r4, #0]
 800830a:	bd38      	pop	{r3, r4, r5, pc}
 800830c:	2400029c 	.word	0x2400029c

08008310 <_write_r>:
 8008310:	b538      	push	{r3, r4, r5, lr}
 8008312:	4d07      	ldr	r5, [pc, #28]	@ (8008330 <_write_r+0x20>)
 8008314:	4604      	mov	r4, r0
 8008316:	4608      	mov	r0, r1
 8008318:	4611      	mov	r1, r2
 800831a:	2200      	movs	r2, #0
 800831c:	602a      	str	r2, [r5, #0]
 800831e:	461a      	mov	r2, r3
 8008320:	f7f8 fe4c 	bl	8000fbc <_write>
 8008324:	1c43      	adds	r3, r0, #1
 8008326:	d102      	bne.n	800832e <_write_r+0x1e>
 8008328:	682b      	ldr	r3, [r5, #0]
 800832a:	b103      	cbz	r3, 800832e <_write_r+0x1e>
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	bd38      	pop	{r3, r4, r5, pc}
 8008330:	2400029c 	.word	0x2400029c

08008334 <__errno>:
 8008334:	4b01      	ldr	r3, [pc, #4]	@ (800833c <__errno+0x8>)
 8008336:	6818      	ldr	r0, [r3, #0]
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop
 800833c:	2400001c 	.word	0x2400001c

08008340 <__libc_init_array>:
 8008340:	b570      	push	{r4, r5, r6, lr}
 8008342:	4d0d      	ldr	r5, [pc, #52]	@ (8008378 <__libc_init_array+0x38>)
 8008344:	4c0d      	ldr	r4, [pc, #52]	@ (800837c <__libc_init_array+0x3c>)
 8008346:	1b64      	subs	r4, r4, r5
 8008348:	10a4      	asrs	r4, r4, #2
 800834a:	2600      	movs	r6, #0
 800834c:	42a6      	cmp	r6, r4
 800834e:	d109      	bne.n	8008364 <__libc_init_array+0x24>
 8008350:	4d0b      	ldr	r5, [pc, #44]	@ (8008380 <__libc_init_array+0x40>)
 8008352:	4c0c      	ldr	r4, [pc, #48]	@ (8008384 <__libc_init_array+0x44>)
 8008354:	f001 f9e4 	bl	8009720 <_init>
 8008358:	1b64      	subs	r4, r4, r5
 800835a:	10a4      	asrs	r4, r4, #2
 800835c:	2600      	movs	r6, #0
 800835e:	42a6      	cmp	r6, r4
 8008360:	d105      	bne.n	800836e <__libc_init_array+0x2e>
 8008362:	bd70      	pop	{r4, r5, r6, pc}
 8008364:	f855 3b04 	ldr.w	r3, [r5], #4
 8008368:	4798      	blx	r3
 800836a:	3601      	adds	r6, #1
 800836c:	e7ee      	b.n	800834c <__libc_init_array+0xc>
 800836e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008372:	4798      	blx	r3
 8008374:	3601      	adds	r6, #1
 8008376:	e7f2      	b.n	800835e <__libc_init_array+0x1e>
 8008378:	08009a28 	.word	0x08009a28
 800837c:	08009a28 	.word	0x08009a28
 8008380:	08009a28 	.word	0x08009a28
 8008384:	08009a2c 	.word	0x08009a2c

08008388 <__retarget_lock_init_recursive>:
 8008388:	4770      	bx	lr

0800838a <__retarget_lock_acquire_recursive>:
 800838a:	4770      	bx	lr

0800838c <__retarget_lock_release_recursive>:
 800838c:	4770      	bx	lr
	...

08008390 <_free_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4605      	mov	r5, r0
 8008394:	2900      	cmp	r1, #0
 8008396:	d041      	beq.n	800841c <_free_r+0x8c>
 8008398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800839c:	1f0c      	subs	r4, r1, #4
 800839e:	2b00      	cmp	r3, #0
 80083a0:	bfb8      	it	lt
 80083a2:	18e4      	addlt	r4, r4, r3
 80083a4:	f000 f8e0 	bl	8008568 <__malloc_lock>
 80083a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008420 <_free_r+0x90>)
 80083aa:	6813      	ldr	r3, [r2, #0]
 80083ac:	b933      	cbnz	r3, 80083bc <_free_r+0x2c>
 80083ae:	6063      	str	r3, [r4, #4]
 80083b0:	6014      	str	r4, [r2, #0]
 80083b2:	4628      	mov	r0, r5
 80083b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083b8:	f000 b8dc 	b.w	8008574 <__malloc_unlock>
 80083bc:	42a3      	cmp	r3, r4
 80083be:	d908      	bls.n	80083d2 <_free_r+0x42>
 80083c0:	6820      	ldr	r0, [r4, #0]
 80083c2:	1821      	adds	r1, r4, r0
 80083c4:	428b      	cmp	r3, r1
 80083c6:	bf01      	itttt	eq
 80083c8:	6819      	ldreq	r1, [r3, #0]
 80083ca:	685b      	ldreq	r3, [r3, #4]
 80083cc:	1809      	addeq	r1, r1, r0
 80083ce:	6021      	streq	r1, [r4, #0]
 80083d0:	e7ed      	b.n	80083ae <_free_r+0x1e>
 80083d2:	461a      	mov	r2, r3
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	b10b      	cbz	r3, 80083dc <_free_r+0x4c>
 80083d8:	42a3      	cmp	r3, r4
 80083da:	d9fa      	bls.n	80083d2 <_free_r+0x42>
 80083dc:	6811      	ldr	r1, [r2, #0]
 80083de:	1850      	adds	r0, r2, r1
 80083e0:	42a0      	cmp	r0, r4
 80083e2:	d10b      	bne.n	80083fc <_free_r+0x6c>
 80083e4:	6820      	ldr	r0, [r4, #0]
 80083e6:	4401      	add	r1, r0
 80083e8:	1850      	adds	r0, r2, r1
 80083ea:	4283      	cmp	r3, r0
 80083ec:	6011      	str	r1, [r2, #0]
 80083ee:	d1e0      	bne.n	80083b2 <_free_r+0x22>
 80083f0:	6818      	ldr	r0, [r3, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	6053      	str	r3, [r2, #4]
 80083f6:	4408      	add	r0, r1
 80083f8:	6010      	str	r0, [r2, #0]
 80083fa:	e7da      	b.n	80083b2 <_free_r+0x22>
 80083fc:	d902      	bls.n	8008404 <_free_r+0x74>
 80083fe:	230c      	movs	r3, #12
 8008400:	602b      	str	r3, [r5, #0]
 8008402:	e7d6      	b.n	80083b2 <_free_r+0x22>
 8008404:	6820      	ldr	r0, [r4, #0]
 8008406:	1821      	adds	r1, r4, r0
 8008408:	428b      	cmp	r3, r1
 800840a:	bf04      	itt	eq
 800840c:	6819      	ldreq	r1, [r3, #0]
 800840e:	685b      	ldreq	r3, [r3, #4]
 8008410:	6063      	str	r3, [r4, #4]
 8008412:	bf04      	itt	eq
 8008414:	1809      	addeq	r1, r1, r0
 8008416:	6021      	streq	r1, [r4, #0]
 8008418:	6054      	str	r4, [r2, #4]
 800841a:	e7ca      	b.n	80083b2 <_free_r+0x22>
 800841c:	bd38      	pop	{r3, r4, r5, pc}
 800841e:	bf00      	nop
 8008420:	240002a8 	.word	0x240002a8

08008424 <sbrk_aligned>:
 8008424:	b570      	push	{r4, r5, r6, lr}
 8008426:	4e0f      	ldr	r6, [pc, #60]	@ (8008464 <sbrk_aligned+0x40>)
 8008428:	460c      	mov	r4, r1
 800842a:	6831      	ldr	r1, [r6, #0]
 800842c:	4605      	mov	r5, r0
 800842e:	b911      	cbnz	r1, 8008436 <sbrk_aligned+0x12>
 8008430:	f001 f836 	bl	80094a0 <_sbrk_r>
 8008434:	6030      	str	r0, [r6, #0]
 8008436:	4621      	mov	r1, r4
 8008438:	4628      	mov	r0, r5
 800843a:	f001 f831 	bl	80094a0 <_sbrk_r>
 800843e:	1c43      	adds	r3, r0, #1
 8008440:	d103      	bne.n	800844a <sbrk_aligned+0x26>
 8008442:	f04f 34ff 	mov.w	r4, #4294967295
 8008446:	4620      	mov	r0, r4
 8008448:	bd70      	pop	{r4, r5, r6, pc}
 800844a:	1cc4      	adds	r4, r0, #3
 800844c:	f024 0403 	bic.w	r4, r4, #3
 8008450:	42a0      	cmp	r0, r4
 8008452:	d0f8      	beq.n	8008446 <sbrk_aligned+0x22>
 8008454:	1a21      	subs	r1, r4, r0
 8008456:	4628      	mov	r0, r5
 8008458:	f001 f822 	bl	80094a0 <_sbrk_r>
 800845c:	3001      	adds	r0, #1
 800845e:	d1f2      	bne.n	8008446 <sbrk_aligned+0x22>
 8008460:	e7ef      	b.n	8008442 <sbrk_aligned+0x1e>
 8008462:	bf00      	nop
 8008464:	240002a4 	.word	0x240002a4

08008468 <_malloc_r>:
 8008468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800846c:	1ccd      	adds	r5, r1, #3
 800846e:	f025 0503 	bic.w	r5, r5, #3
 8008472:	3508      	adds	r5, #8
 8008474:	2d0c      	cmp	r5, #12
 8008476:	bf38      	it	cc
 8008478:	250c      	movcc	r5, #12
 800847a:	2d00      	cmp	r5, #0
 800847c:	4606      	mov	r6, r0
 800847e:	db01      	blt.n	8008484 <_malloc_r+0x1c>
 8008480:	42a9      	cmp	r1, r5
 8008482:	d904      	bls.n	800848e <_malloc_r+0x26>
 8008484:	230c      	movs	r3, #12
 8008486:	6033      	str	r3, [r6, #0]
 8008488:	2000      	movs	r0, #0
 800848a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800848e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008564 <_malloc_r+0xfc>
 8008492:	f000 f869 	bl	8008568 <__malloc_lock>
 8008496:	f8d8 3000 	ldr.w	r3, [r8]
 800849a:	461c      	mov	r4, r3
 800849c:	bb44      	cbnz	r4, 80084f0 <_malloc_r+0x88>
 800849e:	4629      	mov	r1, r5
 80084a0:	4630      	mov	r0, r6
 80084a2:	f7ff ffbf 	bl	8008424 <sbrk_aligned>
 80084a6:	1c43      	adds	r3, r0, #1
 80084a8:	4604      	mov	r4, r0
 80084aa:	d158      	bne.n	800855e <_malloc_r+0xf6>
 80084ac:	f8d8 4000 	ldr.w	r4, [r8]
 80084b0:	4627      	mov	r7, r4
 80084b2:	2f00      	cmp	r7, #0
 80084b4:	d143      	bne.n	800853e <_malloc_r+0xd6>
 80084b6:	2c00      	cmp	r4, #0
 80084b8:	d04b      	beq.n	8008552 <_malloc_r+0xea>
 80084ba:	6823      	ldr	r3, [r4, #0]
 80084bc:	4639      	mov	r1, r7
 80084be:	4630      	mov	r0, r6
 80084c0:	eb04 0903 	add.w	r9, r4, r3
 80084c4:	f000 ffec 	bl	80094a0 <_sbrk_r>
 80084c8:	4581      	cmp	r9, r0
 80084ca:	d142      	bne.n	8008552 <_malloc_r+0xea>
 80084cc:	6821      	ldr	r1, [r4, #0]
 80084ce:	1a6d      	subs	r5, r5, r1
 80084d0:	4629      	mov	r1, r5
 80084d2:	4630      	mov	r0, r6
 80084d4:	f7ff ffa6 	bl	8008424 <sbrk_aligned>
 80084d8:	3001      	adds	r0, #1
 80084da:	d03a      	beq.n	8008552 <_malloc_r+0xea>
 80084dc:	6823      	ldr	r3, [r4, #0]
 80084de:	442b      	add	r3, r5
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	f8d8 3000 	ldr.w	r3, [r8]
 80084e6:	685a      	ldr	r2, [r3, #4]
 80084e8:	bb62      	cbnz	r2, 8008544 <_malloc_r+0xdc>
 80084ea:	f8c8 7000 	str.w	r7, [r8]
 80084ee:	e00f      	b.n	8008510 <_malloc_r+0xa8>
 80084f0:	6822      	ldr	r2, [r4, #0]
 80084f2:	1b52      	subs	r2, r2, r5
 80084f4:	d420      	bmi.n	8008538 <_malloc_r+0xd0>
 80084f6:	2a0b      	cmp	r2, #11
 80084f8:	d917      	bls.n	800852a <_malloc_r+0xc2>
 80084fa:	1961      	adds	r1, r4, r5
 80084fc:	42a3      	cmp	r3, r4
 80084fe:	6025      	str	r5, [r4, #0]
 8008500:	bf18      	it	ne
 8008502:	6059      	strne	r1, [r3, #4]
 8008504:	6863      	ldr	r3, [r4, #4]
 8008506:	bf08      	it	eq
 8008508:	f8c8 1000 	streq.w	r1, [r8]
 800850c:	5162      	str	r2, [r4, r5]
 800850e:	604b      	str	r3, [r1, #4]
 8008510:	4630      	mov	r0, r6
 8008512:	f000 f82f 	bl	8008574 <__malloc_unlock>
 8008516:	f104 000b 	add.w	r0, r4, #11
 800851a:	1d23      	adds	r3, r4, #4
 800851c:	f020 0007 	bic.w	r0, r0, #7
 8008520:	1ac2      	subs	r2, r0, r3
 8008522:	bf1c      	itt	ne
 8008524:	1a1b      	subne	r3, r3, r0
 8008526:	50a3      	strne	r3, [r4, r2]
 8008528:	e7af      	b.n	800848a <_malloc_r+0x22>
 800852a:	6862      	ldr	r2, [r4, #4]
 800852c:	42a3      	cmp	r3, r4
 800852e:	bf0c      	ite	eq
 8008530:	f8c8 2000 	streq.w	r2, [r8]
 8008534:	605a      	strne	r2, [r3, #4]
 8008536:	e7eb      	b.n	8008510 <_malloc_r+0xa8>
 8008538:	4623      	mov	r3, r4
 800853a:	6864      	ldr	r4, [r4, #4]
 800853c:	e7ae      	b.n	800849c <_malloc_r+0x34>
 800853e:	463c      	mov	r4, r7
 8008540:	687f      	ldr	r7, [r7, #4]
 8008542:	e7b6      	b.n	80084b2 <_malloc_r+0x4a>
 8008544:	461a      	mov	r2, r3
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	42a3      	cmp	r3, r4
 800854a:	d1fb      	bne.n	8008544 <_malloc_r+0xdc>
 800854c:	2300      	movs	r3, #0
 800854e:	6053      	str	r3, [r2, #4]
 8008550:	e7de      	b.n	8008510 <_malloc_r+0xa8>
 8008552:	230c      	movs	r3, #12
 8008554:	6033      	str	r3, [r6, #0]
 8008556:	4630      	mov	r0, r6
 8008558:	f000 f80c 	bl	8008574 <__malloc_unlock>
 800855c:	e794      	b.n	8008488 <_malloc_r+0x20>
 800855e:	6005      	str	r5, [r0, #0]
 8008560:	e7d6      	b.n	8008510 <_malloc_r+0xa8>
 8008562:	bf00      	nop
 8008564:	240002a8 	.word	0x240002a8

08008568 <__malloc_lock>:
 8008568:	4801      	ldr	r0, [pc, #4]	@ (8008570 <__malloc_lock+0x8>)
 800856a:	f7ff bf0e 	b.w	800838a <__retarget_lock_acquire_recursive>
 800856e:	bf00      	nop
 8008570:	240002a0 	.word	0x240002a0

08008574 <__malloc_unlock>:
 8008574:	4801      	ldr	r0, [pc, #4]	@ (800857c <__malloc_unlock+0x8>)
 8008576:	f7ff bf09 	b.w	800838c <__retarget_lock_release_recursive>
 800857a:	bf00      	nop
 800857c:	240002a0 	.word	0x240002a0

08008580 <_sungetc_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	1c4b      	adds	r3, r1, #1
 8008584:	4614      	mov	r4, r2
 8008586:	d103      	bne.n	8008590 <_sungetc_r+0x10>
 8008588:	f04f 35ff 	mov.w	r5, #4294967295
 800858c:	4628      	mov	r0, r5
 800858e:	bd38      	pop	{r3, r4, r5, pc}
 8008590:	8993      	ldrh	r3, [r2, #12]
 8008592:	f023 0320 	bic.w	r3, r3, #32
 8008596:	8193      	strh	r3, [r2, #12]
 8008598:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800859a:	6852      	ldr	r2, [r2, #4]
 800859c:	b2cd      	uxtb	r5, r1
 800859e:	b18b      	cbz	r3, 80085c4 <_sungetc_r+0x44>
 80085a0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80085a2:	4293      	cmp	r3, r2
 80085a4:	dd08      	ble.n	80085b8 <_sungetc_r+0x38>
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	1e5a      	subs	r2, r3, #1
 80085aa:	6022      	str	r2, [r4, #0]
 80085ac:	f803 5c01 	strb.w	r5, [r3, #-1]
 80085b0:	6863      	ldr	r3, [r4, #4]
 80085b2:	3301      	adds	r3, #1
 80085b4:	6063      	str	r3, [r4, #4]
 80085b6:	e7e9      	b.n	800858c <_sungetc_r+0xc>
 80085b8:	4621      	mov	r1, r4
 80085ba:	f000 ff14 	bl	80093e6 <__submore>
 80085be:	2800      	cmp	r0, #0
 80085c0:	d0f1      	beq.n	80085a6 <_sungetc_r+0x26>
 80085c2:	e7e1      	b.n	8008588 <_sungetc_r+0x8>
 80085c4:	6921      	ldr	r1, [r4, #16]
 80085c6:	6823      	ldr	r3, [r4, #0]
 80085c8:	b151      	cbz	r1, 80085e0 <_sungetc_r+0x60>
 80085ca:	4299      	cmp	r1, r3
 80085cc:	d208      	bcs.n	80085e0 <_sungetc_r+0x60>
 80085ce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80085d2:	42a9      	cmp	r1, r5
 80085d4:	d104      	bne.n	80085e0 <_sungetc_r+0x60>
 80085d6:	3b01      	subs	r3, #1
 80085d8:	3201      	adds	r2, #1
 80085da:	6023      	str	r3, [r4, #0]
 80085dc:	6062      	str	r2, [r4, #4]
 80085de:	e7d5      	b.n	800858c <_sungetc_r+0xc>
 80085e0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80085e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80085ea:	2303      	movs	r3, #3
 80085ec:	63a3      	str	r3, [r4, #56]	@ 0x38
 80085ee:	4623      	mov	r3, r4
 80085f0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	2301      	movs	r3, #1
 80085f8:	e7dc      	b.n	80085b4 <_sungetc_r+0x34>

080085fa <__ssrefill_r>:
 80085fa:	b510      	push	{r4, lr}
 80085fc:	460c      	mov	r4, r1
 80085fe:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008600:	b169      	cbz	r1, 800861e <__ssrefill_r+0x24>
 8008602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008606:	4299      	cmp	r1, r3
 8008608:	d001      	beq.n	800860e <__ssrefill_r+0x14>
 800860a:	f7ff fec1 	bl	8008390 <_free_r>
 800860e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008610:	6063      	str	r3, [r4, #4]
 8008612:	2000      	movs	r0, #0
 8008614:	6360      	str	r0, [r4, #52]	@ 0x34
 8008616:	b113      	cbz	r3, 800861e <__ssrefill_r+0x24>
 8008618:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800861a:	6023      	str	r3, [r4, #0]
 800861c:	bd10      	pop	{r4, pc}
 800861e:	6923      	ldr	r3, [r4, #16]
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	2300      	movs	r3, #0
 8008624:	6063      	str	r3, [r4, #4]
 8008626:	89a3      	ldrh	r3, [r4, #12]
 8008628:	f043 0320 	orr.w	r3, r3, #32
 800862c:	81a3      	strh	r3, [r4, #12]
 800862e:	f04f 30ff 	mov.w	r0, #4294967295
 8008632:	e7f3      	b.n	800861c <__ssrefill_r+0x22>

08008634 <__ssvfiscanf_r>:
 8008634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008638:	460c      	mov	r4, r1
 800863a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800863e:	2100      	movs	r1, #0
 8008640:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008644:	49a6      	ldr	r1, [pc, #664]	@ (80088e0 <__ssvfiscanf_r+0x2ac>)
 8008646:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008648:	f10d 0804 	add.w	r8, sp, #4
 800864c:	49a5      	ldr	r1, [pc, #660]	@ (80088e4 <__ssvfiscanf_r+0x2b0>)
 800864e:	4fa6      	ldr	r7, [pc, #664]	@ (80088e8 <__ssvfiscanf_r+0x2b4>)
 8008650:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008654:	4606      	mov	r6, r0
 8008656:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	f892 9000 	ldrb.w	r9, [r2]
 800865e:	f1b9 0f00 	cmp.w	r9, #0
 8008662:	f000 8158 	beq.w	8008916 <__ssvfiscanf_r+0x2e2>
 8008666:	f817 3009 	ldrb.w	r3, [r7, r9]
 800866a:	f013 0308 	ands.w	r3, r3, #8
 800866e:	f102 0501 	add.w	r5, r2, #1
 8008672:	d019      	beq.n	80086a8 <__ssvfiscanf_r+0x74>
 8008674:	6863      	ldr	r3, [r4, #4]
 8008676:	2b00      	cmp	r3, #0
 8008678:	dd0f      	ble.n	800869a <__ssvfiscanf_r+0x66>
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	781a      	ldrb	r2, [r3, #0]
 800867e:	5cba      	ldrb	r2, [r7, r2]
 8008680:	0712      	lsls	r2, r2, #28
 8008682:	d401      	bmi.n	8008688 <__ssvfiscanf_r+0x54>
 8008684:	462a      	mov	r2, r5
 8008686:	e7e8      	b.n	800865a <__ssvfiscanf_r+0x26>
 8008688:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800868a:	3201      	adds	r2, #1
 800868c:	9245      	str	r2, [sp, #276]	@ 0x114
 800868e:	6862      	ldr	r2, [r4, #4]
 8008690:	3301      	adds	r3, #1
 8008692:	3a01      	subs	r2, #1
 8008694:	6062      	str	r2, [r4, #4]
 8008696:	6023      	str	r3, [r4, #0]
 8008698:	e7ec      	b.n	8008674 <__ssvfiscanf_r+0x40>
 800869a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800869c:	4621      	mov	r1, r4
 800869e:	4630      	mov	r0, r6
 80086a0:	4798      	blx	r3
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d0e9      	beq.n	800867a <__ssvfiscanf_r+0x46>
 80086a6:	e7ed      	b.n	8008684 <__ssvfiscanf_r+0x50>
 80086a8:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80086ac:	f040 8085 	bne.w	80087ba <__ssvfiscanf_r+0x186>
 80086b0:	9341      	str	r3, [sp, #260]	@ 0x104
 80086b2:	9343      	str	r3, [sp, #268]	@ 0x10c
 80086b4:	7853      	ldrb	r3, [r2, #1]
 80086b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80086b8:	bf02      	ittt	eq
 80086ba:	2310      	moveq	r3, #16
 80086bc:	1c95      	addeq	r5, r2, #2
 80086be:	9341      	streq	r3, [sp, #260]	@ 0x104
 80086c0:	220a      	movs	r2, #10
 80086c2:	46aa      	mov	sl, r5
 80086c4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80086c8:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80086cc:	2b09      	cmp	r3, #9
 80086ce:	d91e      	bls.n	800870e <__ssvfiscanf_r+0xda>
 80086d0:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80088ec <__ssvfiscanf_r+0x2b8>
 80086d4:	2203      	movs	r2, #3
 80086d6:	4658      	mov	r0, fp
 80086d8:	f7f7 fe0a 	bl	80002f0 <memchr>
 80086dc:	b138      	cbz	r0, 80086ee <__ssvfiscanf_r+0xba>
 80086de:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80086e0:	eba0 000b 	sub.w	r0, r0, fp
 80086e4:	2301      	movs	r3, #1
 80086e6:	4083      	lsls	r3, r0
 80086e8:	4313      	orrs	r3, r2
 80086ea:	9341      	str	r3, [sp, #260]	@ 0x104
 80086ec:	4655      	mov	r5, sl
 80086ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80086f2:	2b78      	cmp	r3, #120	@ 0x78
 80086f4:	d806      	bhi.n	8008704 <__ssvfiscanf_r+0xd0>
 80086f6:	2b57      	cmp	r3, #87	@ 0x57
 80086f8:	d810      	bhi.n	800871c <__ssvfiscanf_r+0xe8>
 80086fa:	2b25      	cmp	r3, #37	@ 0x25
 80086fc:	d05d      	beq.n	80087ba <__ssvfiscanf_r+0x186>
 80086fe:	d857      	bhi.n	80087b0 <__ssvfiscanf_r+0x17c>
 8008700:	2b00      	cmp	r3, #0
 8008702:	d075      	beq.n	80087f0 <__ssvfiscanf_r+0x1bc>
 8008704:	2303      	movs	r3, #3
 8008706:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008708:	230a      	movs	r3, #10
 800870a:	9342      	str	r3, [sp, #264]	@ 0x108
 800870c:	e088      	b.n	8008820 <__ssvfiscanf_r+0x1ec>
 800870e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008710:	fb02 1103 	mla	r1, r2, r3, r1
 8008714:	3930      	subs	r1, #48	@ 0x30
 8008716:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008718:	4655      	mov	r5, sl
 800871a:	e7d2      	b.n	80086c2 <__ssvfiscanf_r+0x8e>
 800871c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008720:	2a20      	cmp	r2, #32
 8008722:	d8ef      	bhi.n	8008704 <__ssvfiscanf_r+0xd0>
 8008724:	a101      	add	r1, pc, #4	@ (adr r1, 800872c <__ssvfiscanf_r+0xf8>)
 8008726:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800872a:	bf00      	nop
 800872c:	080087ff 	.word	0x080087ff
 8008730:	08008705 	.word	0x08008705
 8008734:	08008705 	.word	0x08008705
 8008738:	08008859 	.word	0x08008859
 800873c:	08008705 	.word	0x08008705
 8008740:	08008705 	.word	0x08008705
 8008744:	08008705 	.word	0x08008705
 8008748:	08008705 	.word	0x08008705
 800874c:	08008705 	.word	0x08008705
 8008750:	08008705 	.word	0x08008705
 8008754:	08008705 	.word	0x08008705
 8008758:	0800886f 	.word	0x0800886f
 800875c:	08008855 	.word	0x08008855
 8008760:	080087b7 	.word	0x080087b7
 8008764:	080087b7 	.word	0x080087b7
 8008768:	080087b7 	.word	0x080087b7
 800876c:	08008705 	.word	0x08008705
 8008770:	08008811 	.word	0x08008811
 8008774:	08008705 	.word	0x08008705
 8008778:	08008705 	.word	0x08008705
 800877c:	08008705 	.word	0x08008705
 8008780:	08008705 	.word	0x08008705
 8008784:	0800887f 	.word	0x0800887f
 8008788:	08008819 	.word	0x08008819
 800878c:	080087f7 	.word	0x080087f7
 8008790:	08008705 	.word	0x08008705
 8008794:	08008705 	.word	0x08008705
 8008798:	0800887b 	.word	0x0800887b
 800879c:	08008705 	.word	0x08008705
 80087a0:	08008855 	.word	0x08008855
 80087a4:	08008705 	.word	0x08008705
 80087a8:	08008705 	.word	0x08008705
 80087ac:	080087ff 	.word	0x080087ff
 80087b0:	3b45      	subs	r3, #69	@ 0x45
 80087b2:	2b02      	cmp	r3, #2
 80087b4:	d8a6      	bhi.n	8008704 <__ssvfiscanf_r+0xd0>
 80087b6:	2305      	movs	r3, #5
 80087b8:	e031      	b.n	800881e <__ssvfiscanf_r+0x1ea>
 80087ba:	6863      	ldr	r3, [r4, #4]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	dd0d      	ble.n	80087dc <__ssvfiscanf_r+0x1a8>
 80087c0:	6823      	ldr	r3, [r4, #0]
 80087c2:	781a      	ldrb	r2, [r3, #0]
 80087c4:	454a      	cmp	r2, r9
 80087c6:	f040 80a6 	bne.w	8008916 <__ssvfiscanf_r+0x2e2>
 80087ca:	3301      	adds	r3, #1
 80087cc:	6862      	ldr	r2, [r4, #4]
 80087ce:	6023      	str	r3, [r4, #0]
 80087d0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80087d2:	3a01      	subs	r2, #1
 80087d4:	3301      	adds	r3, #1
 80087d6:	6062      	str	r2, [r4, #4]
 80087d8:	9345      	str	r3, [sp, #276]	@ 0x114
 80087da:	e753      	b.n	8008684 <__ssvfiscanf_r+0x50>
 80087dc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087de:	4621      	mov	r1, r4
 80087e0:	4630      	mov	r0, r6
 80087e2:	4798      	blx	r3
 80087e4:	2800      	cmp	r0, #0
 80087e6:	d0eb      	beq.n	80087c0 <__ssvfiscanf_r+0x18c>
 80087e8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80087ea:	2800      	cmp	r0, #0
 80087ec:	f040 808b 	bne.w	8008906 <__ssvfiscanf_r+0x2d2>
 80087f0:	f04f 30ff 	mov.w	r0, #4294967295
 80087f4:	e08b      	b.n	800890e <__ssvfiscanf_r+0x2da>
 80087f6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80087f8:	f042 0220 	orr.w	r2, r2, #32
 80087fc:	9241      	str	r2, [sp, #260]	@ 0x104
 80087fe:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008800:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008804:	9241      	str	r2, [sp, #260]	@ 0x104
 8008806:	2210      	movs	r2, #16
 8008808:	2b6e      	cmp	r3, #110	@ 0x6e
 800880a:	9242      	str	r2, [sp, #264]	@ 0x108
 800880c:	d902      	bls.n	8008814 <__ssvfiscanf_r+0x1e0>
 800880e:	e005      	b.n	800881c <__ssvfiscanf_r+0x1e8>
 8008810:	2300      	movs	r3, #0
 8008812:	9342      	str	r3, [sp, #264]	@ 0x108
 8008814:	2303      	movs	r3, #3
 8008816:	e002      	b.n	800881e <__ssvfiscanf_r+0x1ea>
 8008818:	2308      	movs	r3, #8
 800881a:	9342      	str	r3, [sp, #264]	@ 0x108
 800881c:	2304      	movs	r3, #4
 800881e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008820:	6863      	ldr	r3, [r4, #4]
 8008822:	2b00      	cmp	r3, #0
 8008824:	dd39      	ble.n	800889a <__ssvfiscanf_r+0x266>
 8008826:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008828:	0659      	lsls	r1, r3, #25
 800882a:	d404      	bmi.n	8008836 <__ssvfiscanf_r+0x202>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	781a      	ldrb	r2, [r3, #0]
 8008830:	5cba      	ldrb	r2, [r7, r2]
 8008832:	0712      	lsls	r2, r2, #28
 8008834:	d438      	bmi.n	80088a8 <__ssvfiscanf_r+0x274>
 8008836:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008838:	2b02      	cmp	r3, #2
 800883a:	dc47      	bgt.n	80088cc <__ssvfiscanf_r+0x298>
 800883c:	466b      	mov	r3, sp
 800883e:	4622      	mov	r2, r4
 8008840:	a941      	add	r1, sp, #260	@ 0x104
 8008842:	4630      	mov	r0, r6
 8008844:	f000 fb3a 	bl	8008ebc <_scanf_chars>
 8008848:	2801      	cmp	r0, #1
 800884a:	d064      	beq.n	8008916 <__ssvfiscanf_r+0x2e2>
 800884c:	2802      	cmp	r0, #2
 800884e:	f47f af19 	bne.w	8008684 <__ssvfiscanf_r+0x50>
 8008852:	e7c9      	b.n	80087e8 <__ssvfiscanf_r+0x1b4>
 8008854:	220a      	movs	r2, #10
 8008856:	e7d7      	b.n	8008808 <__ssvfiscanf_r+0x1d4>
 8008858:	4629      	mov	r1, r5
 800885a:	4640      	mov	r0, r8
 800885c:	f000 fd8a 	bl	8009374 <__sccl>
 8008860:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008866:	9341      	str	r3, [sp, #260]	@ 0x104
 8008868:	4605      	mov	r5, r0
 800886a:	2301      	movs	r3, #1
 800886c:	e7d7      	b.n	800881e <__ssvfiscanf_r+0x1ea>
 800886e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008874:	9341      	str	r3, [sp, #260]	@ 0x104
 8008876:	2300      	movs	r3, #0
 8008878:	e7d1      	b.n	800881e <__ssvfiscanf_r+0x1ea>
 800887a:	2302      	movs	r3, #2
 800887c:	e7cf      	b.n	800881e <__ssvfiscanf_r+0x1ea>
 800887e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008880:	06c3      	lsls	r3, r0, #27
 8008882:	f53f aeff 	bmi.w	8008684 <__ssvfiscanf_r+0x50>
 8008886:	9b00      	ldr	r3, [sp, #0]
 8008888:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800888a:	1d19      	adds	r1, r3, #4
 800888c:	9100      	str	r1, [sp, #0]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	07c0      	lsls	r0, r0, #31
 8008892:	bf4c      	ite	mi
 8008894:	801a      	strhmi	r2, [r3, #0]
 8008896:	601a      	strpl	r2, [r3, #0]
 8008898:	e6f4      	b.n	8008684 <__ssvfiscanf_r+0x50>
 800889a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800889c:	4621      	mov	r1, r4
 800889e:	4630      	mov	r0, r6
 80088a0:	4798      	blx	r3
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d0bf      	beq.n	8008826 <__ssvfiscanf_r+0x1f2>
 80088a6:	e79f      	b.n	80087e8 <__ssvfiscanf_r+0x1b4>
 80088a8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80088aa:	3201      	adds	r2, #1
 80088ac:	9245      	str	r2, [sp, #276]	@ 0x114
 80088ae:	6862      	ldr	r2, [r4, #4]
 80088b0:	3a01      	subs	r2, #1
 80088b2:	2a00      	cmp	r2, #0
 80088b4:	6062      	str	r2, [r4, #4]
 80088b6:	dd02      	ble.n	80088be <__ssvfiscanf_r+0x28a>
 80088b8:	3301      	adds	r3, #1
 80088ba:	6023      	str	r3, [r4, #0]
 80088bc:	e7b6      	b.n	800882c <__ssvfiscanf_r+0x1f8>
 80088be:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80088c0:	4621      	mov	r1, r4
 80088c2:	4630      	mov	r0, r6
 80088c4:	4798      	blx	r3
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d0b0      	beq.n	800882c <__ssvfiscanf_r+0x1f8>
 80088ca:	e78d      	b.n	80087e8 <__ssvfiscanf_r+0x1b4>
 80088cc:	2b04      	cmp	r3, #4
 80088ce:	dc0f      	bgt.n	80088f0 <__ssvfiscanf_r+0x2bc>
 80088d0:	466b      	mov	r3, sp
 80088d2:	4622      	mov	r2, r4
 80088d4:	a941      	add	r1, sp, #260	@ 0x104
 80088d6:	4630      	mov	r0, r6
 80088d8:	f000 fb4a 	bl	8008f70 <_scanf_i>
 80088dc:	e7b4      	b.n	8008848 <__ssvfiscanf_r+0x214>
 80088de:	bf00      	nop
 80088e0:	08008581 	.word	0x08008581
 80088e4:	080085fb 	.word	0x080085fb
 80088e8:	0800991f 	.word	0x0800991f
 80088ec:	080098d0 	.word	0x080098d0
 80088f0:	4b0a      	ldr	r3, [pc, #40]	@ (800891c <__ssvfiscanf_r+0x2e8>)
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	f43f aec6 	beq.w	8008684 <__ssvfiscanf_r+0x50>
 80088f8:	466b      	mov	r3, sp
 80088fa:	4622      	mov	r2, r4
 80088fc:	a941      	add	r1, sp, #260	@ 0x104
 80088fe:	4630      	mov	r0, r6
 8008900:	f3af 8000 	nop.w
 8008904:	e7a0      	b.n	8008848 <__ssvfiscanf_r+0x214>
 8008906:	89a3      	ldrh	r3, [r4, #12]
 8008908:	065b      	lsls	r3, r3, #25
 800890a:	f53f af71 	bmi.w	80087f0 <__ssvfiscanf_r+0x1bc>
 800890e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008916:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008918:	e7f9      	b.n	800890e <__ssvfiscanf_r+0x2da>
 800891a:	bf00      	nop
 800891c:	00000000 	.word	0x00000000

08008920 <__sfputc_r>:
 8008920:	6893      	ldr	r3, [r2, #8]
 8008922:	3b01      	subs	r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	b410      	push	{r4}
 8008928:	6093      	str	r3, [r2, #8]
 800892a:	da08      	bge.n	800893e <__sfputc_r+0x1e>
 800892c:	6994      	ldr	r4, [r2, #24]
 800892e:	42a3      	cmp	r3, r4
 8008930:	db01      	blt.n	8008936 <__sfputc_r+0x16>
 8008932:	290a      	cmp	r1, #10
 8008934:	d103      	bne.n	800893e <__sfputc_r+0x1e>
 8008936:	f85d 4b04 	ldr.w	r4, [sp], #4
 800893a:	f7ff bc18 	b.w	800816e <__swbuf_r>
 800893e:	6813      	ldr	r3, [r2, #0]
 8008940:	1c58      	adds	r0, r3, #1
 8008942:	6010      	str	r0, [r2, #0]
 8008944:	7019      	strb	r1, [r3, #0]
 8008946:	4608      	mov	r0, r1
 8008948:	f85d 4b04 	ldr.w	r4, [sp], #4
 800894c:	4770      	bx	lr

0800894e <__sfputs_r>:
 800894e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008950:	4606      	mov	r6, r0
 8008952:	460f      	mov	r7, r1
 8008954:	4614      	mov	r4, r2
 8008956:	18d5      	adds	r5, r2, r3
 8008958:	42ac      	cmp	r4, r5
 800895a:	d101      	bne.n	8008960 <__sfputs_r+0x12>
 800895c:	2000      	movs	r0, #0
 800895e:	e007      	b.n	8008970 <__sfputs_r+0x22>
 8008960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008964:	463a      	mov	r2, r7
 8008966:	4630      	mov	r0, r6
 8008968:	f7ff ffda 	bl	8008920 <__sfputc_r>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d1f3      	bne.n	8008958 <__sfputs_r+0xa>
 8008970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008974 <_vfiprintf_r>:
 8008974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008978:	460d      	mov	r5, r1
 800897a:	b09d      	sub	sp, #116	@ 0x74
 800897c:	4614      	mov	r4, r2
 800897e:	4698      	mov	r8, r3
 8008980:	4606      	mov	r6, r0
 8008982:	b118      	cbz	r0, 800898c <_vfiprintf_r+0x18>
 8008984:	6a03      	ldr	r3, [r0, #32]
 8008986:	b90b      	cbnz	r3, 800898c <_vfiprintf_r+0x18>
 8008988:	f7ff fada 	bl	8007f40 <__sinit>
 800898c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800898e:	07d9      	lsls	r1, r3, #31
 8008990:	d405      	bmi.n	800899e <_vfiprintf_r+0x2a>
 8008992:	89ab      	ldrh	r3, [r5, #12]
 8008994:	059a      	lsls	r2, r3, #22
 8008996:	d402      	bmi.n	800899e <_vfiprintf_r+0x2a>
 8008998:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800899a:	f7ff fcf6 	bl	800838a <__retarget_lock_acquire_recursive>
 800899e:	89ab      	ldrh	r3, [r5, #12]
 80089a0:	071b      	lsls	r3, r3, #28
 80089a2:	d501      	bpl.n	80089a8 <_vfiprintf_r+0x34>
 80089a4:	692b      	ldr	r3, [r5, #16]
 80089a6:	b99b      	cbnz	r3, 80089d0 <_vfiprintf_r+0x5c>
 80089a8:	4629      	mov	r1, r5
 80089aa:	4630      	mov	r0, r6
 80089ac:	f7ff fc1e 	bl	80081ec <__swsetup_r>
 80089b0:	b170      	cbz	r0, 80089d0 <_vfiprintf_r+0x5c>
 80089b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089b4:	07dc      	lsls	r4, r3, #31
 80089b6:	d504      	bpl.n	80089c2 <_vfiprintf_r+0x4e>
 80089b8:	f04f 30ff 	mov.w	r0, #4294967295
 80089bc:	b01d      	add	sp, #116	@ 0x74
 80089be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c2:	89ab      	ldrh	r3, [r5, #12]
 80089c4:	0598      	lsls	r0, r3, #22
 80089c6:	d4f7      	bmi.n	80089b8 <_vfiprintf_r+0x44>
 80089c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089ca:	f7ff fcdf 	bl	800838c <__retarget_lock_release_recursive>
 80089ce:	e7f3      	b.n	80089b8 <_vfiprintf_r+0x44>
 80089d0:	2300      	movs	r3, #0
 80089d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80089d4:	2320      	movs	r3, #32
 80089d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089da:	f8cd 800c 	str.w	r8, [sp, #12]
 80089de:	2330      	movs	r3, #48	@ 0x30
 80089e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b90 <_vfiprintf_r+0x21c>
 80089e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089e8:	f04f 0901 	mov.w	r9, #1
 80089ec:	4623      	mov	r3, r4
 80089ee:	469a      	mov	sl, r3
 80089f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089f4:	b10a      	cbz	r2, 80089fa <_vfiprintf_r+0x86>
 80089f6:	2a25      	cmp	r2, #37	@ 0x25
 80089f8:	d1f9      	bne.n	80089ee <_vfiprintf_r+0x7a>
 80089fa:	ebba 0b04 	subs.w	fp, sl, r4
 80089fe:	d00b      	beq.n	8008a18 <_vfiprintf_r+0xa4>
 8008a00:	465b      	mov	r3, fp
 8008a02:	4622      	mov	r2, r4
 8008a04:	4629      	mov	r1, r5
 8008a06:	4630      	mov	r0, r6
 8008a08:	f7ff ffa1 	bl	800894e <__sfputs_r>
 8008a0c:	3001      	adds	r0, #1
 8008a0e:	f000 80a7 	beq.w	8008b60 <_vfiprintf_r+0x1ec>
 8008a12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a14:	445a      	add	r2, fp
 8008a16:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a18:	f89a 3000 	ldrb.w	r3, [sl]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	f000 809f 	beq.w	8008b60 <_vfiprintf_r+0x1ec>
 8008a22:	2300      	movs	r3, #0
 8008a24:	f04f 32ff 	mov.w	r2, #4294967295
 8008a28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a2c:	f10a 0a01 	add.w	sl, sl, #1
 8008a30:	9304      	str	r3, [sp, #16]
 8008a32:	9307      	str	r3, [sp, #28]
 8008a34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a38:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a3a:	4654      	mov	r4, sl
 8008a3c:	2205      	movs	r2, #5
 8008a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a42:	4853      	ldr	r0, [pc, #332]	@ (8008b90 <_vfiprintf_r+0x21c>)
 8008a44:	f7f7 fc54 	bl	80002f0 <memchr>
 8008a48:	9a04      	ldr	r2, [sp, #16]
 8008a4a:	b9d8      	cbnz	r0, 8008a84 <_vfiprintf_r+0x110>
 8008a4c:	06d1      	lsls	r1, r2, #27
 8008a4e:	bf44      	itt	mi
 8008a50:	2320      	movmi	r3, #32
 8008a52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a56:	0713      	lsls	r3, r2, #28
 8008a58:	bf44      	itt	mi
 8008a5a:	232b      	movmi	r3, #43	@ 0x2b
 8008a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a60:	f89a 3000 	ldrb.w	r3, [sl]
 8008a64:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a66:	d015      	beq.n	8008a94 <_vfiprintf_r+0x120>
 8008a68:	9a07      	ldr	r2, [sp, #28]
 8008a6a:	4654      	mov	r4, sl
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	f04f 0c0a 	mov.w	ip, #10
 8008a72:	4621      	mov	r1, r4
 8008a74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a78:	3b30      	subs	r3, #48	@ 0x30
 8008a7a:	2b09      	cmp	r3, #9
 8008a7c:	d94b      	bls.n	8008b16 <_vfiprintf_r+0x1a2>
 8008a7e:	b1b0      	cbz	r0, 8008aae <_vfiprintf_r+0x13a>
 8008a80:	9207      	str	r2, [sp, #28]
 8008a82:	e014      	b.n	8008aae <_vfiprintf_r+0x13a>
 8008a84:	eba0 0308 	sub.w	r3, r0, r8
 8008a88:	fa09 f303 	lsl.w	r3, r9, r3
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	9304      	str	r3, [sp, #16]
 8008a90:	46a2      	mov	sl, r4
 8008a92:	e7d2      	b.n	8008a3a <_vfiprintf_r+0xc6>
 8008a94:	9b03      	ldr	r3, [sp, #12]
 8008a96:	1d19      	adds	r1, r3, #4
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	9103      	str	r1, [sp, #12]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	bfbb      	ittet	lt
 8008aa0:	425b      	neglt	r3, r3
 8008aa2:	f042 0202 	orrlt.w	r2, r2, #2
 8008aa6:	9307      	strge	r3, [sp, #28]
 8008aa8:	9307      	strlt	r3, [sp, #28]
 8008aaa:	bfb8      	it	lt
 8008aac:	9204      	strlt	r2, [sp, #16]
 8008aae:	7823      	ldrb	r3, [r4, #0]
 8008ab0:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ab2:	d10a      	bne.n	8008aca <_vfiprintf_r+0x156>
 8008ab4:	7863      	ldrb	r3, [r4, #1]
 8008ab6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ab8:	d132      	bne.n	8008b20 <_vfiprintf_r+0x1ac>
 8008aba:	9b03      	ldr	r3, [sp, #12]
 8008abc:	1d1a      	adds	r2, r3, #4
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	9203      	str	r2, [sp, #12]
 8008ac2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ac6:	3402      	adds	r4, #2
 8008ac8:	9305      	str	r3, [sp, #20]
 8008aca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008ba0 <_vfiprintf_r+0x22c>
 8008ace:	7821      	ldrb	r1, [r4, #0]
 8008ad0:	2203      	movs	r2, #3
 8008ad2:	4650      	mov	r0, sl
 8008ad4:	f7f7 fc0c 	bl	80002f0 <memchr>
 8008ad8:	b138      	cbz	r0, 8008aea <_vfiprintf_r+0x176>
 8008ada:	9b04      	ldr	r3, [sp, #16]
 8008adc:	eba0 000a 	sub.w	r0, r0, sl
 8008ae0:	2240      	movs	r2, #64	@ 0x40
 8008ae2:	4082      	lsls	r2, r0
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	3401      	adds	r4, #1
 8008ae8:	9304      	str	r3, [sp, #16]
 8008aea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aee:	4829      	ldr	r0, [pc, #164]	@ (8008b94 <_vfiprintf_r+0x220>)
 8008af0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008af4:	2206      	movs	r2, #6
 8008af6:	f7f7 fbfb 	bl	80002f0 <memchr>
 8008afa:	2800      	cmp	r0, #0
 8008afc:	d03f      	beq.n	8008b7e <_vfiprintf_r+0x20a>
 8008afe:	4b26      	ldr	r3, [pc, #152]	@ (8008b98 <_vfiprintf_r+0x224>)
 8008b00:	bb1b      	cbnz	r3, 8008b4a <_vfiprintf_r+0x1d6>
 8008b02:	9b03      	ldr	r3, [sp, #12]
 8008b04:	3307      	adds	r3, #7
 8008b06:	f023 0307 	bic.w	r3, r3, #7
 8008b0a:	3308      	adds	r3, #8
 8008b0c:	9303      	str	r3, [sp, #12]
 8008b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b10:	443b      	add	r3, r7
 8008b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b14:	e76a      	b.n	80089ec <_vfiprintf_r+0x78>
 8008b16:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b1a:	460c      	mov	r4, r1
 8008b1c:	2001      	movs	r0, #1
 8008b1e:	e7a8      	b.n	8008a72 <_vfiprintf_r+0xfe>
 8008b20:	2300      	movs	r3, #0
 8008b22:	3401      	adds	r4, #1
 8008b24:	9305      	str	r3, [sp, #20]
 8008b26:	4619      	mov	r1, r3
 8008b28:	f04f 0c0a 	mov.w	ip, #10
 8008b2c:	4620      	mov	r0, r4
 8008b2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b32:	3a30      	subs	r2, #48	@ 0x30
 8008b34:	2a09      	cmp	r2, #9
 8008b36:	d903      	bls.n	8008b40 <_vfiprintf_r+0x1cc>
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d0c6      	beq.n	8008aca <_vfiprintf_r+0x156>
 8008b3c:	9105      	str	r1, [sp, #20]
 8008b3e:	e7c4      	b.n	8008aca <_vfiprintf_r+0x156>
 8008b40:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b44:	4604      	mov	r4, r0
 8008b46:	2301      	movs	r3, #1
 8008b48:	e7f0      	b.n	8008b2c <_vfiprintf_r+0x1b8>
 8008b4a:	ab03      	add	r3, sp, #12
 8008b4c:	9300      	str	r3, [sp, #0]
 8008b4e:	462a      	mov	r2, r5
 8008b50:	4b12      	ldr	r3, [pc, #72]	@ (8008b9c <_vfiprintf_r+0x228>)
 8008b52:	a904      	add	r1, sp, #16
 8008b54:	4630      	mov	r0, r6
 8008b56:	f3af 8000 	nop.w
 8008b5a:	4607      	mov	r7, r0
 8008b5c:	1c78      	adds	r0, r7, #1
 8008b5e:	d1d6      	bne.n	8008b0e <_vfiprintf_r+0x19a>
 8008b60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b62:	07d9      	lsls	r1, r3, #31
 8008b64:	d405      	bmi.n	8008b72 <_vfiprintf_r+0x1fe>
 8008b66:	89ab      	ldrh	r3, [r5, #12]
 8008b68:	059a      	lsls	r2, r3, #22
 8008b6a:	d402      	bmi.n	8008b72 <_vfiprintf_r+0x1fe>
 8008b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b6e:	f7ff fc0d 	bl	800838c <__retarget_lock_release_recursive>
 8008b72:	89ab      	ldrh	r3, [r5, #12]
 8008b74:	065b      	lsls	r3, r3, #25
 8008b76:	f53f af1f 	bmi.w	80089b8 <_vfiprintf_r+0x44>
 8008b7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b7c:	e71e      	b.n	80089bc <_vfiprintf_r+0x48>
 8008b7e:	ab03      	add	r3, sp, #12
 8008b80:	9300      	str	r3, [sp, #0]
 8008b82:	462a      	mov	r2, r5
 8008b84:	4b05      	ldr	r3, [pc, #20]	@ (8008b9c <_vfiprintf_r+0x228>)
 8008b86:	a904      	add	r1, sp, #16
 8008b88:	4630      	mov	r0, r6
 8008b8a:	f000 f879 	bl	8008c80 <_printf_i>
 8008b8e:	e7e4      	b.n	8008b5a <_vfiprintf_r+0x1e6>
 8008b90:	080098d4 	.word	0x080098d4
 8008b94:	080098da 	.word	0x080098da
 8008b98:	00000000 	.word	0x00000000
 8008b9c:	0800894f 	.word	0x0800894f
 8008ba0:	080098d0 	.word	0x080098d0

08008ba4 <_printf_common>:
 8008ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba8:	4616      	mov	r6, r2
 8008baa:	4698      	mov	r8, r3
 8008bac:	688a      	ldr	r2, [r1, #8]
 8008bae:	690b      	ldr	r3, [r1, #16]
 8008bb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	bfb8      	it	lt
 8008bb8:	4613      	movlt	r3, r2
 8008bba:	6033      	str	r3, [r6, #0]
 8008bbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008bc0:	4607      	mov	r7, r0
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	b10a      	cbz	r2, 8008bca <_printf_common+0x26>
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	6033      	str	r3, [r6, #0]
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	0699      	lsls	r1, r3, #26
 8008bce:	bf42      	ittt	mi
 8008bd0:	6833      	ldrmi	r3, [r6, #0]
 8008bd2:	3302      	addmi	r3, #2
 8008bd4:	6033      	strmi	r3, [r6, #0]
 8008bd6:	6825      	ldr	r5, [r4, #0]
 8008bd8:	f015 0506 	ands.w	r5, r5, #6
 8008bdc:	d106      	bne.n	8008bec <_printf_common+0x48>
 8008bde:	f104 0a19 	add.w	sl, r4, #25
 8008be2:	68e3      	ldr	r3, [r4, #12]
 8008be4:	6832      	ldr	r2, [r6, #0]
 8008be6:	1a9b      	subs	r3, r3, r2
 8008be8:	42ab      	cmp	r3, r5
 8008bea:	dc26      	bgt.n	8008c3a <_printf_common+0x96>
 8008bec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bf0:	6822      	ldr	r2, [r4, #0]
 8008bf2:	3b00      	subs	r3, #0
 8008bf4:	bf18      	it	ne
 8008bf6:	2301      	movne	r3, #1
 8008bf8:	0692      	lsls	r2, r2, #26
 8008bfa:	d42b      	bmi.n	8008c54 <_printf_common+0xb0>
 8008bfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c00:	4641      	mov	r1, r8
 8008c02:	4638      	mov	r0, r7
 8008c04:	47c8      	blx	r9
 8008c06:	3001      	adds	r0, #1
 8008c08:	d01e      	beq.n	8008c48 <_printf_common+0xa4>
 8008c0a:	6823      	ldr	r3, [r4, #0]
 8008c0c:	6922      	ldr	r2, [r4, #16]
 8008c0e:	f003 0306 	and.w	r3, r3, #6
 8008c12:	2b04      	cmp	r3, #4
 8008c14:	bf02      	ittt	eq
 8008c16:	68e5      	ldreq	r5, [r4, #12]
 8008c18:	6833      	ldreq	r3, [r6, #0]
 8008c1a:	1aed      	subeq	r5, r5, r3
 8008c1c:	68a3      	ldr	r3, [r4, #8]
 8008c1e:	bf0c      	ite	eq
 8008c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c24:	2500      	movne	r5, #0
 8008c26:	4293      	cmp	r3, r2
 8008c28:	bfc4      	itt	gt
 8008c2a:	1a9b      	subgt	r3, r3, r2
 8008c2c:	18ed      	addgt	r5, r5, r3
 8008c2e:	2600      	movs	r6, #0
 8008c30:	341a      	adds	r4, #26
 8008c32:	42b5      	cmp	r5, r6
 8008c34:	d11a      	bne.n	8008c6c <_printf_common+0xc8>
 8008c36:	2000      	movs	r0, #0
 8008c38:	e008      	b.n	8008c4c <_printf_common+0xa8>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	4652      	mov	r2, sl
 8008c3e:	4641      	mov	r1, r8
 8008c40:	4638      	mov	r0, r7
 8008c42:	47c8      	blx	r9
 8008c44:	3001      	adds	r0, #1
 8008c46:	d103      	bne.n	8008c50 <_printf_common+0xac>
 8008c48:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c50:	3501      	adds	r5, #1
 8008c52:	e7c6      	b.n	8008be2 <_printf_common+0x3e>
 8008c54:	18e1      	adds	r1, r4, r3
 8008c56:	1c5a      	adds	r2, r3, #1
 8008c58:	2030      	movs	r0, #48	@ 0x30
 8008c5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c5e:	4422      	add	r2, r4
 8008c60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c68:	3302      	adds	r3, #2
 8008c6a:	e7c7      	b.n	8008bfc <_printf_common+0x58>
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	4622      	mov	r2, r4
 8008c70:	4641      	mov	r1, r8
 8008c72:	4638      	mov	r0, r7
 8008c74:	47c8      	blx	r9
 8008c76:	3001      	adds	r0, #1
 8008c78:	d0e6      	beq.n	8008c48 <_printf_common+0xa4>
 8008c7a:	3601      	adds	r6, #1
 8008c7c:	e7d9      	b.n	8008c32 <_printf_common+0x8e>
	...

08008c80 <_printf_i>:
 8008c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c84:	7e0f      	ldrb	r7, [r1, #24]
 8008c86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c88:	2f78      	cmp	r7, #120	@ 0x78
 8008c8a:	4691      	mov	r9, r2
 8008c8c:	4680      	mov	r8, r0
 8008c8e:	460c      	mov	r4, r1
 8008c90:	469a      	mov	sl, r3
 8008c92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c96:	d807      	bhi.n	8008ca8 <_printf_i+0x28>
 8008c98:	2f62      	cmp	r7, #98	@ 0x62
 8008c9a:	d80a      	bhi.n	8008cb2 <_printf_i+0x32>
 8008c9c:	2f00      	cmp	r7, #0
 8008c9e:	f000 80d1 	beq.w	8008e44 <_printf_i+0x1c4>
 8008ca2:	2f58      	cmp	r7, #88	@ 0x58
 8008ca4:	f000 80b8 	beq.w	8008e18 <_printf_i+0x198>
 8008ca8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008cb0:	e03a      	b.n	8008d28 <_printf_i+0xa8>
 8008cb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008cb6:	2b15      	cmp	r3, #21
 8008cb8:	d8f6      	bhi.n	8008ca8 <_printf_i+0x28>
 8008cba:	a101      	add	r1, pc, #4	@ (adr r1, 8008cc0 <_printf_i+0x40>)
 8008cbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cc0:	08008d19 	.word	0x08008d19
 8008cc4:	08008d2d 	.word	0x08008d2d
 8008cc8:	08008ca9 	.word	0x08008ca9
 8008ccc:	08008ca9 	.word	0x08008ca9
 8008cd0:	08008ca9 	.word	0x08008ca9
 8008cd4:	08008ca9 	.word	0x08008ca9
 8008cd8:	08008d2d 	.word	0x08008d2d
 8008cdc:	08008ca9 	.word	0x08008ca9
 8008ce0:	08008ca9 	.word	0x08008ca9
 8008ce4:	08008ca9 	.word	0x08008ca9
 8008ce8:	08008ca9 	.word	0x08008ca9
 8008cec:	08008e2b 	.word	0x08008e2b
 8008cf0:	08008d57 	.word	0x08008d57
 8008cf4:	08008de5 	.word	0x08008de5
 8008cf8:	08008ca9 	.word	0x08008ca9
 8008cfc:	08008ca9 	.word	0x08008ca9
 8008d00:	08008e4d 	.word	0x08008e4d
 8008d04:	08008ca9 	.word	0x08008ca9
 8008d08:	08008d57 	.word	0x08008d57
 8008d0c:	08008ca9 	.word	0x08008ca9
 8008d10:	08008ca9 	.word	0x08008ca9
 8008d14:	08008ded 	.word	0x08008ded
 8008d18:	6833      	ldr	r3, [r6, #0]
 8008d1a:	1d1a      	adds	r2, r3, #4
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	6032      	str	r2, [r6, #0]
 8008d20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e09c      	b.n	8008e66 <_printf_i+0x1e6>
 8008d2c:	6833      	ldr	r3, [r6, #0]
 8008d2e:	6820      	ldr	r0, [r4, #0]
 8008d30:	1d19      	adds	r1, r3, #4
 8008d32:	6031      	str	r1, [r6, #0]
 8008d34:	0606      	lsls	r6, r0, #24
 8008d36:	d501      	bpl.n	8008d3c <_printf_i+0xbc>
 8008d38:	681d      	ldr	r5, [r3, #0]
 8008d3a:	e003      	b.n	8008d44 <_printf_i+0xc4>
 8008d3c:	0645      	lsls	r5, r0, #25
 8008d3e:	d5fb      	bpl.n	8008d38 <_printf_i+0xb8>
 8008d40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d44:	2d00      	cmp	r5, #0
 8008d46:	da03      	bge.n	8008d50 <_printf_i+0xd0>
 8008d48:	232d      	movs	r3, #45	@ 0x2d
 8008d4a:	426d      	negs	r5, r5
 8008d4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d50:	4858      	ldr	r0, [pc, #352]	@ (8008eb4 <_printf_i+0x234>)
 8008d52:	230a      	movs	r3, #10
 8008d54:	e011      	b.n	8008d7a <_printf_i+0xfa>
 8008d56:	6821      	ldr	r1, [r4, #0]
 8008d58:	6833      	ldr	r3, [r6, #0]
 8008d5a:	0608      	lsls	r0, r1, #24
 8008d5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d60:	d402      	bmi.n	8008d68 <_printf_i+0xe8>
 8008d62:	0649      	lsls	r1, r1, #25
 8008d64:	bf48      	it	mi
 8008d66:	b2ad      	uxthmi	r5, r5
 8008d68:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d6a:	4852      	ldr	r0, [pc, #328]	@ (8008eb4 <_printf_i+0x234>)
 8008d6c:	6033      	str	r3, [r6, #0]
 8008d6e:	bf14      	ite	ne
 8008d70:	230a      	movne	r3, #10
 8008d72:	2308      	moveq	r3, #8
 8008d74:	2100      	movs	r1, #0
 8008d76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d7a:	6866      	ldr	r6, [r4, #4]
 8008d7c:	60a6      	str	r6, [r4, #8]
 8008d7e:	2e00      	cmp	r6, #0
 8008d80:	db05      	blt.n	8008d8e <_printf_i+0x10e>
 8008d82:	6821      	ldr	r1, [r4, #0]
 8008d84:	432e      	orrs	r6, r5
 8008d86:	f021 0104 	bic.w	r1, r1, #4
 8008d8a:	6021      	str	r1, [r4, #0]
 8008d8c:	d04b      	beq.n	8008e26 <_printf_i+0x1a6>
 8008d8e:	4616      	mov	r6, r2
 8008d90:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d94:	fb03 5711 	mls	r7, r3, r1, r5
 8008d98:	5dc7      	ldrb	r7, [r0, r7]
 8008d9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d9e:	462f      	mov	r7, r5
 8008da0:	42bb      	cmp	r3, r7
 8008da2:	460d      	mov	r5, r1
 8008da4:	d9f4      	bls.n	8008d90 <_printf_i+0x110>
 8008da6:	2b08      	cmp	r3, #8
 8008da8:	d10b      	bne.n	8008dc2 <_printf_i+0x142>
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	07df      	lsls	r7, r3, #31
 8008dae:	d508      	bpl.n	8008dc2 <_printf_i+0x142>
 8008db0:	6923      	ldr	r3, [r4, #16]
 8008db2:	6861      	ldr	r1, [r4, #4]
 8008db4:	4299      	cmp	r1, r3
 8008db6:	bfde      	ittt	le
 8008db8:	2330      	movle	r3, #48	@ 0x30
 8008dba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008dbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008dc2:	1b92      	subs	r2, r2, r6
 8008dc4:	6122      	str	r2, [r4, #16]
 8008dc6:	f8cd a000 	str.w	sl, [sp]
 8008dca:	464b      	mov	r3, r9
 8008dcc:	aa03      	add	r2, sp, #12
 8008dce:	4621      	mov	r1, r4
 8008dd0:	4640      	mov	r0, r8
 8008dd2:	f7ff fee7 	bl	8008ba4 <_printf_common>
 8008dd6:	3001      	adds	r0, #1
 8008dd8:	d14a      	bne.n	8008e70 <_printf_i+0x1f0>
 8008dda:	f04f 30ff 	mov.w	r0, #4294967295
 8008dde:	b004      	add	sp, #16
 8008de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de4:	6823      	ldr	r3, [r4, #0]
 8008de6:	f043 0320 	orr.w	r3, r3, #32
 8008dea:	6023      	str	r3, [r4, #0]
 8008dec:	4832      	ldr	r0, [pc, #200]	@ (8008eb8 <_printf_i+0x238>)
 8008dee:	2778      	movs	r7, #120	@ 0x78
 8008df0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008df4:	6823      	ldr	r3, [r4, #0]
 8008df6:	6831      	ldr	r1, [r6, #0]
 8008df8:	061f      	lsls	r7, r3, #24
 8008dfa:	f851 5b04 	ldr.w	r5, [r1], #4
 8008dfe:	d402      	bmi.n	8008e06 <_printf_i+0x186>
 8008e00:	065f      	lsls	r7, r3, #25
 8008e02:	bf48      	it	mi
 8008e04:	b2ad      	uxthmi	r5, r5
 8008e06:	6031      	str	r1, [r6, #0]
 8008e08:	07d9      	lsls	r1, r3, #31
 8008e0a:	bf44      	itt	mi
 8008e0c:	f043 0320 	orrmi.w	r3, r3, #32
 8008e10:	6023      	strmi	r3, [r4, #0]
 8008e12:	b11d      	cbz	r5, 8008e1c <_printf_i+0x19c>
 8008e14:	2310      	movs	r3, #16
 8008e16:	e7ad      	b.n	8008d74 <_printf_i+0xf4>
 8008e18:	4826      	ldr	r0, [pc, #152]	@ (8008eb4 <_printf_i+0x234>)
 8008e1a:	e7e9      	b.n	8008df0 <_printf_i+0x170>
 8008e1c:	6823      	ldr	r3, [r4, #0]
 8008e1e:	f023 0320 	bic.w	r3, r3, #32
 8008e22:	6023      	str	r3, [r4, #0]
 8008e24:	e7f6      	b.n	8008e14 <_printf_i+0x194>
 8008e26:	4616      	mov	r6, r2
 8008e28:	e7bd      	b.n	8008da6 <_printf_i+0x126>
 8008e2a:	6833      	ldr	r3, [r6, #0]
 8008e2c:	6825      	ldr	r5, [r4, #0]
 8008e2e:	6961      	ldr	r1, [r4, #20]
 8008e30:	1d18      	adds	r0, r3, #4
 8008e32:	6030      	str	r0, [r6, #0]
 8008e34:	062e      	lsls	r6, r5, #24
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	d501      	bpl.n	8008e3e <_printf_i+0x1be>
 8008e3a:	6019      	str	r1, [r3, #0]
 8008e3c:	e002      	b.n	8008e44 <_printf_i+0x1c4>
 8008e3e:	0668      	lsls	r0, r5, #25
 8008e40:	d5fb      	bpl.n	8008e3a <_printf_i+0x1ba>
 8008e42:	8019      	strh	r1, [r3, #0]
 8008e44:	2300      	movs	r3, #0
 8008e46:	6123      	str	r3, [r4, #16]
 8008e48:	4616      	mov	r6, r2
 8008e4a:	e7bc      	b.n	8008dc6 <_printf_i+0x146>
 8008e4c:	6833      	ldr	r3, [r6, #0]
 8008e4e:	1d1a      	adds	r2, r3, #4
 8008e50:	6032      	str	r2, [r6, #0]
 8008e52:	681e      	ldr	r6, [r3, #0]
 8008e54:	6862      	ldr	r2, [r4, #4]
 8008e56:	2100      	movs	r1, #0
 8008e58:	4630      	mov	r0, r6
 8008e5a:	f7f7 fa49 	bl	80002f0 <memchr>
 8008e5e:	b108      	cbz	r0, 8008e64 <_printf_i+0x1e4>
 8008e60:	1b80      	subs	r0, r0, r6
 8008e62:	6060      	str	r0, [r4, #4]
 8008e64:	6863      	ldr	r3, [r4, #4]
 8008e66:	6123      	str	r3, [r4, #16]
 8008e68:	2300      	movs	r3, #0
 8008e6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e6e:	e7aa      	b.n	8008dc6 <_printf_i+0x146>
 8008e70:	6923      	ldr	r3, [r4, #16]
 8008e72:	4632      	mov	r2, r6
 8008e74:	4649      	mov	r1, r9
 8008e76:	4640      	mov	r0, r8
 8008e78:	47d0      	blx	sl
 8008e7a:	3001      	adds	r0, #1
 8008e7c:	d0ad      	beq.n	8008dda <_printf_i+0x15a>
 8008e7e:	6823      	ldr	r3, [r4, #0]
 8008e80:	079b      	lsls	r3, r3, #30
 8008e82:	d413      	bmi.n	8008eac <_printf_i+0x22c>
 8008e84:	68e0      	ldr	r0, [r4, #12]
 8008e86:	9b03      	ldr	r3, [sp, #12]
 8008e88:	4298      	cmp	r0, r3
 8008e8a:	bfb8      	it	lt
 8008e8c:	4618      	movlt	r0, r3
 8008e8e:	e7a6      	b.n	8008dde <_printf_i+0x15e>
 8008e90:	2301      	movs	r3, #1
 8008e92:	4632      	mov	r2, r6
 8008e94:	4649      	mov	r1, r9
 8008e96:	4640      	mov	r0, r8
 8008e98:	47d0      	blx	sl
 8008e9a:	3001      	adds	r0, #1
 8008e9c:	d09d      	beq.n	8008dda <_printf_i+0x15a>
 8008e9e:	3501      	adds	r5, #1
 8008ea0:	68e3      	ldr	r3, [r4, #12]
 8008ea2:	9903      	ldr	r1, [sp, #12]
 8008ea4:	1a5b      	subs	r3, r3, r1
 8008ea6:	42ab      	cmp	r3, r5
 8008ea8:	dcf2      	bgt.n	8008e90 <_printf_i+0x210>
 8008eaa:	e7eb      	b.n	8008e84 <_printf_i+0x204>
 8008eac:	2500      	movs	r5, #0
 8008eae:	f104 0619 	add.w	r6, r4, #25
 8008eb2:	e7f5      	b.n	8008ea0 <_printf_i+0x220>
 8008eb4:	080098e1 	.word	0x080098e1
 8008eb8:	080098f2 	.word	0x080098f2

08008ebc <_scanf_chars>:
 8008ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ec0:	4615      	mov	r5, r2
 8008ec2:	688a      	ldr	r2, [r1, #8]
 8008ec4:	4680      	mov	r8, r0
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	b932      	cbnz	r2, 8008ed8 <_scanf_chars+0x1c>
 8008eca:	698a      	ldr	r2, [r1, #24]
 8008ecc:	2a00      	cmp	r2, #0
 8008ece:	bf14      	ite	ne
 8008ed0:	f04f 32ff 	movne.w	r2, #4294967295
 8008ed4:	2201      	moveq	r2, #1
 8008ed6:	608a      	str	r2, [r1, #8]
 8008ed8:	6822      	ldr	r2, [r4, #0]
 8008eda:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008f6c <_scanf_chars+0xb0>
 8008ede:	06d1      	lsls	r1, r2, #27
 8008ee0:	bf5f      	itttt	pl
 8008ee2:	681a      	ldrpl	r2, [r3, #0]
 8008ee4:	1d11      	addpl	r1, r2, #4
 8008ee6:	6019      	strpl	r1, [r3, #0]
 8008ee8:	6816      	ldrpl	r6, [r2, #0]
 8008eea:	2700      	movs	r7, #0
 8008eec:	69a0      	ldr	r0, [r4, #24]
 8008eee:	b188      	cbz	r0, 8008f14 <_scanf_chars+0x58>
 8008ef0:	2801      	cmp	r0, #1
 8008ef2:	d107      	bne.n	8008f04 <_scanf_chars+0x48>
 8008ef4:	682b      	ldr	r3, [r5, #0]
 8008ef6:	781a      	ldrb	r2, [r3, #0]
 8008ef8:	6963      	ldr	r3, [r4, #20]
 8008efa:	5c9b      	ldrb	r3, [r3, r2]
 8008efc:	b953      	cbnz	r3, 8008f14 <_scanf_chars+0x58>
 8008efe:	2f00      	cmp	r7, #0
 8008f00:	d031      	beq.n	8008f66 <_scanf_chars+0xaa>
 8008f02:	e022      	b.n	8008f4a <_scanf_chars+0x8e>
 8008f04:	2802      	cmp	r0, #2
 8008f06:	d120      	bne.n	8008f4a <_scanf_chars+0x8e>
 8008f08:	682b      	ldr	r3, [r5, #0]
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008f10:	071b      	lsls	r3, r3, #28
 8008f12:	d41a      	bmi.n	8008f4a <_scanf_chars+0x8e>
 8008f14:	6823      	ldr	r3, [r4, #0]
 8008f16:	06da      	lsls	r2, r3, #27
 8008f18:	bf5e      	ittt	pl
 8008f1a:	682b      	ldrpl	r3, [r5, #0]
 8008f1c:	781b      	ldrbpl	r3, [r3, #0]
 8008f1e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008f22:	682a      	ldr	r2, [r5, #0]
 8008f24:	686b      	ldr	r3, [r5, #4]
 8008f26:	3201      	adds	r2, #1
 8008f28:	602a      	str	r2, [r5, #0]
 8008f2a:	68a2      	ldr	r2, [r4, #8]
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	3a01      	subs	r2, #1
 8008f30:	606b      	str	r3, [r5, #4]
 8008f32:	3701      	adds	r7, #1
 8008f34:	60a2      	str	r2, [r4, #8]
 8008f36:	b142      	cbz	r2, 8008f4a <_scanf_chars+0x8e>
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	dcd7      	bgt.n	8008eec <_scanf_chars+0x30>
 8008f3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008f40:	4629      	mov	r1, r5
 8008f42:	4640      	mov	r0, r8
 8008f44:	4798      	blx	r3
 8008f46:	2800      	cmp	r0, #0
 8008f48:	d0d0      	beq.n	8008eec <_scanf_chars+0x30>
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	f013 0310 	ands.w	r3, r3, #16
 8008f50:	d105      	bne.n	8008f5e <_scanf_chars+0xa2>
 8008f52:	68e2      	ldr	r2, [r4, #12]
 8008f54:	3201      	adds	r2, #1
 8008f56:	60e2      	str	r2, [r4, #12]
 8008f58:	69a2      	ldr	r2, [r4, #24]
 8008f5a:	b102      	cbz	r2, 8008f5e <_scanf_chars+0xa2>
 8008f5c:	7033      	strb	r3, [r6, #0]
 8008f5e:	6923      	ldr	r3, [r4, #16]
 8008f60:	443b      	add	r3, r7
 8008f62:	6123      	str	r3, [r4, #16]
 8008f64:	2000      	movs	r0, #0
 8008f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f6a:	bf00      	nop
 8008f6c:	0800991f 	.word	0x0800991f

08008f70 <_scanf_i>:
 8008f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f74:	4698      	mov	r8, r3
 8008f76:	4b74      	ldr	r3, [pc, #464]	@ (8009148 <_scanf_i+0x1d8>)
 8008f78:	460c      	mov	r4, r1
 8008f7a:	4682      	mov	sl, r0
 8008f7c:	4616      	mov	r6, r2
 8008f7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008f82:	b087      	sub	sp, #28
 8008f84:	ab03      	add	r3, sp, #12
 8008f86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008f8a:	4b70      	ldr	r3, [pc, #448]	@ (800914c <_scanf_i+0x1dc>)
 8008f8c:	69a1      	ldr	r1, [r4, #24]
 8008f8e:	4a70      	ldr	r2, [pc, #448]	@ (8009150 <_scanf_i+0x1e0>)
 8008f90:	2903      	cmp	r1, #3
 8008f92:	bf08      	it	eq
 8008f94:	461a      	moveq	r2, r3
 8008f96:	68a3      	ldr	r3, [r4, #8]
 8008f98:	9201      	str	r2, [sp, #4]
 8008f9a:	1e5a      	subs	r2, r3, #1
 8008f9c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008fa0:	bf88      	it	hi
 8008fa2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008fa6:	4627      	mov	r7, r4
 8008fa8:	bf82      	ittt	hi
 8008faa:	eb03 0905 	addhi.w	r9, r3, r5
 8008fae:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008fb2:	60a3      	strhi	r3, [r4, #8]
 8008fb4:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008fb8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008fbc:	bf98      	it	ls
 8008fbe:	f04f 0900 	movls.w	r9, #0
 8008fc2:	6023      	str	r3, [r4, #0]
 8008fc4:	463d      	mov	r5, r7
 8008fc6:	f04f 0b00 	mov.w	fp, #0
 8008fca:	6831      	ldr	r1, [r6, #0]
 8008fcc:	ab03      	add	r3, sp, #12
 8008fce:	7809      	ldrb	r1, [r1, #0]
 8008fd0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008fd4:	2202      	movs	r2, #2
 8008fd6:	f7f7 f98b 	bl	80002f0 <memchr>
 8008fda:	b328      	cbz	r0, 8009028 <_scanf_i+0xb8>
 8008fdc:	f1bb 0f01 	cmp.w	fp, #1
 8008fe0:	d159      	bne.n	8009096 <_scanf_i+0x126>
 8008fe2:	6862      	ldr	r2, [r4, #4]
 8008fe4:	b92a      	cbnz	r2, 8008ff2 <_scanf_i+0x82>
 8008fe6:	6822      	ldr	r2, [r4, #0]
 8008fe8:	2108      	movs	r1, #8
 8008fea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008fee:	6061      	str	r1, [r4, #4]
 8008ff0:	6022      	str	r2, [r4, #0]
 8008ff2:	6822      	ldr	r2, [r4, #0]
 8008ff4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008ff8:	6022      	str	r2, [r4, #0]
 8008ffa:	68a2      	ldr	r2, [r4, #8]
 8008ffc:	1e51      	subs	r1, r2, #1
 8008ffe:	60a1      	str	r1, [r4, #8]
 8009000:	b192      	cbz	r2, 8009028 <_scanf_i+0xb8>
 8009002:	6832      	ldr	r2, [r6, #0]
 8009004:	1c51      	adds	r1, r2, #1
 8009006:	6031      	str	r1, [r6, #0]
 8009008:	7812      	ldrb	r2, [r2, #0]
 800900a:	f805 2b01 	strb.w	r2, [r5], #1
 800900e:	6872      	ldr	r2, [r6, #4]
 8009010:	3a01      	subs	r2, #1
 8009012:	2a00      	cmp	r2, #0
 8009014:	6072      	str	r2, [r6, #4]
 8009016:	dc07      	bgt.n	8009028 <_scanf_i+0xb8>
 8009018:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800901c:	4631      	mov	r1, r6
 800901e:	4650      	mov	r0, sl
 8009020:	4790      	blx	r2
 8009022:	2800      	cmp	r0, #0
 8009024:	f040 8085 	bne.w	8009132 <_scanf_i+0x1c2>
 8009028:	f10b 0b01 	add.w	fp, fp, #1
 800902c:	f1bb 0f03 	cmp.w	fp, #3
 8009030:	d1cb      	bne.n	8008fca <_scanf_i+0x5a>
 8009032:	6863      	ldr	r3, [r4, #4]
 8009034:	b90b      	cbnz	r3, 800903a <_scanf_i+0xca>
 8009036:	230a      	movs	r3, #10
 8009038:	6063      	str	r3, [r4, #4]
 800903a:	6863      	ldr	r3, [r4, #4]
 800903c:	4945      	ldr	r1, [pc, #276]	@ (8009154 <_scanf_i+0x1e4>)
 800903e:	6960      	ldr	r0, [r4, #20]
 8009040:	1ac9      	subs	r1, r1, r3
 8009042:	f000 f997 	bl	8009374 <__sccl>
 8009046:	f04f 0b00 	mov.w	fp, #0
 800904a:	68a3      	ldr	r3, [r4, #8]
 800904c:	6822      	ldr	r2, [r4, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d03d      	beq.n	80090ce <_scanf_i+0x15e>
 8009052:	6831      	ldr	r1, [r6, #0]
 8009054:	6960      	ldr	r0, [r4, #20]
 8009056:	f891 c000 	ldrb.w	ip, [r1]
 800905a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800905e:	2800      	cmp	r0, #0
 8009060:	d035      	beq.n	80090ce <_scanf_i+0x15e>
 8009062:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009066:	d124      	bne.n	80090b2 <_scanf_i+0x142>
 8009068:	0510      	lsls	r0, r2, #20
 800906a:	d522      	bpl.n	80090b2 <_scanf_i+0x142>
 800906c:	f10b 0b01 	add.w	fp, fp, #1
 8009070:	f1b9 0f00 	cmp.w	r9, #0
 8009074:	d003      	beq.n	800907e <_scanf_i+0x10e>
 8009076:	3301      	adds	r3, #1
 8009078:	f109 39ff 	add.w	r9, r9, #4294967295
 800907c:	60a3      	str	r3, [r4, #8]
 800907e:	6873      	ldr	r3, [r6, #4]
 8009080:	3b01      	subs	r3, #1
 8009082:	2b00      	cmp	r3, #0
 8009084:	6073      	str	r3, [r6, #4]
 8009086:	dd1b      	ble.n	80090c0 <_scanf_i+0x150>
 8009088:	6833      	ldr	r3, [r6, #0]
 800908a:	3301      	adds	r3, #1
 800908c:	6033      	str	r3, [r6, #0]
 800908e:	68a3      	ldr	r3, [r4, #8]
 8009090:	3b01      	subs	r3, #1
 8009092:	60a3      	str	r3, [r4, #8]
 8009094:	e7d9      	b.n	800904a <_scanf_i+0xda>
 8009096:	f1bb 0f02 	cmp.w	fp, #2
 800909a:	d1ae      	bne.n	8008ffa <_scanf_i+0x8a>
 800909c:	6822      	ldr	r2, [r4, #0]
 800909e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80090a2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80090a6:	d1c4      	bne.n	8009032 <_scanf_i+0xc2>
 80090a8:	2110      	movs	r1, #16
 80090aa:	6061      	str	r1, [r4, #4]
 80090ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80090b0:	e7a2      	b.n	8008ff8 <_scanf_i+0x88>
 80090b2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80090b6:	6022      	str	r2, [r4, #0]
 80090b8:	780b      	ldrb	r3, [r1, #0]
 80090ba:	f805 3b01 	strb.w	r3, [r5], #1
 80090be:	e7de      	b.n	800907e <_scanf_i+0x10e>
 80090c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80090c4:	4631      	mov	r1, r6
 80090c6:	4650      	mov	r0, sl
 80090c8:	4798      	blx	r3
 80090ca:	2800      	cmp	r0, #0
 80090cc:	d0df      	beq.n	800908e <_scanf_i+0x11e>
 80090ce:	6823      	ldr	r3, [r4, #0]
 80090d0:	05d9      	lsls	r1, r3, #23
 80090d2:	d50d      	bpl.n	80090f0 <_scanf_i+0x180>
 80090d4:	42bd      	cmp	r5, r7
 80090d6:	d909      	bls.n	80090ec <_scanf_i+0x17c>
 80090d8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80090dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80090e0:	4632      	mov	r2, r6
 80090e2:	4650      	mov	r0, sl
 80090e4:	4798      	blx	r3
 80090e6:	f105 39ff 	add.w	r9, r5, #4294967295
 80090ea:	464d      	mov	r5, r9
 80090ec:	42bd      	cmp	r5, r7
 80090ee:	d028      	beq.n	8009142 <_scanf_i+0x1d2>
 80090f0:	6822      	ldr	r2, [r4, #0]
 80090f2:	f012 0210 	ands.w	r2, r2, #16
 80090f6:	d113      	bne.n	8009120 <_scanf_i+0x1b0>
 80090f8:	702a      	strb	r2, [r5, #0]
 80090fa:	6863      	ldr	r3, [r4, #4]
 80090fc:	9e01      	ldr	r6, [sp, #4]
 80090fe:	4639      	mov	r1, r7
 8009100:	4650      	mov	r0, sl
 8009102:	47b0      	blx	r6
 8009104:	f8d8 3000 	ldr.w	r3, [r8]
 8009108:	6821      	ldr	r1, [r4, #0]
 800910a:	1d1a      	adds	r2, r3, #4
 800910c:	f8c8 2000 	str.w	r2, [r8]
 8009110:	f011 0f20 	tst.w	r1, #32
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	d00f      	beq.n	8009138 <_scanf_i+0x1c8>
 8009118:	6018      	str	r0, [r3, #0]
 800911a:	68e3      	ldr	r3, [r4, #12]
 800911c:	3301      	adds	r3, #1
 800911e:	60e3      	str	r3, [r4, #12]
 8009120:	6923      	ldr	r3, [r4, #16]
 8009122:	1bed      	subs	r5, r5, r7
 8009124:	445d      	add	r5, fp
 8009126:	442b      	add	r3, r5
 8009128:	6123      	str	r3, [r4, #16]
 800912a:	2000      	movs	r0, #0
 800912c:	b007      	add	sp, #28
 800912e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009132:	f04f 0b00 	mov.w	fp, #0
 8009136:	e7ca      	b.n	80090ce <_scanf_i+0x15e>
 8009138:	07ca      	lsls	r2, r1, #31
 800913a:	bf4c      	ite	mi
 800913c:	8018      	strhmi	r0, [r3, #0]
 800913e:	6018      	strpl	r0, [r3, #0]
 8009140:	e7eb      	b.n	800911a <_scanf_i+0x1aa>
 8009142:	2001      	movs	r0, #1
 8009144:	e7f2      	b.n	800912c <_scanf_i+0x1bc>
 8009146:	bf00      	nop
 8009148:	0800988c 	.word	0x0800988c
 800914c:	0800962d 	.word	0x0800962d
 8009150:	0800970d 	.word	0x0800970d
 8009154:	08009913 	.word	0x08009913

08009158 <__sflush_r>:
 8009158:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800915c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009160:	0716      	lsls	r6, r2, #28
 8009162:	4605      	mov	r5, r0
 8009164:	460c      	mov	r4, r1
 8009166:	d454      	bmi.n	8009212 <__sflush_r+0xba>
 8009168:	684b      	ldr	r3, [r1, #4]
 800916a:	2b00      	cmp	r3, #0
 800916c:	dc02      	bgt.n	8009174 <__sflush_r+0x1c>
 800916e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009170:	2b00      	cmp	r3, #0
 8009172:	dd48      	ble.n	8009206 <__sflush_r+0xae>
 8009174:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009176:	2e00      	cmp	r6, #0
 8009178:	d045      	beq.n	8009206 <__sflush_r+0xae>
 800917a:	2300      	movs	r3, #0
 800917c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009180:	682f      	ldr	r7, [r5, #0]
 8009182:	6a21      	ldr	r1, [r4, #32]
 8009184:	602b      	str	r3, [r5, #0]
 8009186:	d030      	beq.n	80091ea <__sflush_r+0x92>
 8009188:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	0759      	lsls	r1, r3, #29
 800918e:	d505      	bpl.n	800919c <__sflush_r+0x44>
 8009190:	6863      	ldr	r3, [r4, #4]
 8009192:	1ad2      	subs	r2, r2, r3
 8009194:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009196:	b10b      	cbz	r3, 800919c <__sflush_r+0x44>
 8009198:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800919a:	1ad2      	subs	r2, r2, r3
 800919c:	2300      	movs	r3, #0
 800919e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091a0:	6a21      	ldr	r1, [r4, #32]
 80091a2:	4628      	mov	r0, r5
 80091a4:	47b0      	blx	r6
 80091a6:	1c43      	adds	r3, r0, #1
 80091a8:	89a3      	ldrh	r3, [r4, #12]
 80091aa:	d106      	bne.n	80091ba <__sflush_r+0x62>
 80091ac:	6829      	ldr	r1, [r5, #0]
 80091ae:	291d      	cmp	r1, #29
 80091b0:	d82b      	bhi.n	800920a <__sflush_r+0xb2>
 80091b2:	4a2a      	ldr	r2, [pc, #168]	@ (800925c <__sflush_r+0x104>)
 80091b4:	40ca      	lsrs	r2, r1
 80091b6:	07d6      	lsls	r6, r2, #31
 80091b8:	d527      	bpl.n	800920a <__sflush_r+0xb2>
 80091ba:	2200      	movs	r2, #0
 80091bc:	6062      	str	r2, [r4, #4]
 80091be:	04d9      	lsls	r1, r3, #19
 80091c0:	6922      	ldr	r2, [r4, #16]
 80091c2:	6022      	str	r2, [r4, #0]
 80091c4:	d504      	bpl.n	80091d0 <__sflush_r+0x78>
 80091c6:	1c42      	adds	r2, r0, #1
 80091c8:	d101      	bne.n	80091ce <__sflush_r+0x76>
 80091ca:	682b      	ldr	r3, [r5, #0]
 80091cc:	b903      	cbnz	r3, 80091d0 <__sflush_r+0x78>
 80091ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80091d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091d2:	602f      	str	r7, [r5, #0]
 80091d4:	b1b9      	cbz	r1, 8009206 <__sflush_r+0xae>
 80091d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091da:	4299      	cmp	r1, r3
 80091dc:	d002      	beq.n	80091e4 <__sflush_r+0x8c>
 80091de:	4628      	mov	r0, r5
 80091e0:	f7ff f8d6 	bl	8008390 <_free_r>
 80091e4:	2300      	movs	r3, #0
 80091e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80091e8:	e00d      	b.n	8009206 <__sflush_r+0xae>
 80091ea:	2301      	movs	r3, #1
 80091ec:	4628      	mov	r0, r5
 80091ee:	47b0      	blx	r6
 80091f0:	4602      	mov	r2, r0
 80091f2:	1c50      	adds	r0, r2, #1
 80091f4:	d1c9      	bne.n	800918a <__sflush_r+0x32>
 80091f6:	682b      	ldr	r3, [r5, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d0c6      	beq.n	800918a <__sflush_r+0x32>
 80091fc:	2b1d      	cmp	r3, #29
 80091fe:	d001      	beq.n	8009204 <__sflush_r+0xac>
 8009200:	2b16      	cmp	r3, #22
 8009202:	d11e      	bne.n	8009242 <__sflush_r+0xea>
 8009204:	602f      	str	r7, [r5, #0]
 8009206:	2000      	movs	r0, #0
 8009208:	e022      	b.n	8009250 <__sflush_r+0xf8>
 800920a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800920e:	b21b      	sxth	r3, r3
 8009210:	e01b      	b.n	800924a <__sflush_r+0xf2>
 8009212:	690f      	ldr	r7, [r1, #16]
 8009214:	2f00      	cmp	r7, #0
 8009216:	d0f6      	beq.n	8009206 <__sflush_r+0xae>
 8009218:	0793      	lsls	r3, r2, #30
 800921a:	680e      	ldr	r6, [r1, #0]
 800921c:	bf08      	it	eq
 800921e:	694b      	ldreq	r3, [r1, #20]
 8009220:	600f      	str	r7, [r1, #0]
 8009222:	bf18      	it	ne
 8009224:	2300      	movne	r3, #0
 8009226:	eba6 0807 	sub.w	r8, r6, r7
 800922a:	608b      	str	r3, [r1, #8]
 800922c:	f1b8 0f00 	cmp.w	r8, #0
 8009230:	dde9      	ble.n	8009206 <__sflush_r+0xae>
 8009232:	6a21      	ldr	r1, [r4, #32]
 8009234:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009236:	4643      	mov	r3, r8
 8009238:	463a      	mov	r2, r7
 800923a:	4628      	mov	r0, r5
 800923c:	47b0      	blx	r6
 800923e:	2800      	cmp	r0, #0
 8009240:	dc08      	bgt.n	8009254 <__sflush_r+0xfc>
 8009242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800924a:	81a3      	strh	r3, [r4, #12]
 800924c:	f04f 30ff 	mov.w	r0, #4294967295
 8009250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009254:	4407      	add	r7, r0
 8009256:	eba8 0800 	sub.w	r8, r8, r0
 800925a:	e7e7      	b.n	800922c <__sflush_r+0xd4>
 800925c:	20400001 	.word	0x20400001

08009260 <_fflush_r>:
 8009260:	b538      	push	{r3, r4, r5, lr}
 8009262:	690b      	ldr	r3, [r1, #16]
 8009264:	4605      	mov	r5, r0
 8009266:	460c      	mov	r4, r1
 8009268:	b913      	cbnz	r3, 8009270 <_fflush_r+0x10>
 800926a:	2500      	movs	r5, #0
 800926c:	4628      	mov	r0, r5
 800926e:	bd38      	pop	{r3, r4, r5, pc}
 8009270:	b118      	cbz	r0, 800927a <_fflush_r+0x1a>
 8009272:	6a03      	ldr	r3, [r0, #32]
 8009274:	b90b      	cbnz	r3, 800927a <_fflush_r+0x1a>
 8009276:	f7fe fe63 	bl	8007f40 <__sinit>
 800927a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d0f3      	beq.n	800926a <_fflush_r+0xa>
 8009282:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009284:	07d0      	lsls	r0, r2, #31
 8009286:	d404      	bmi.n	8009292 <_fflush_r+0x32>
 8009288:	0599      	lsls	r1, r3, #22
 800928a:	d402      	bmi.n	8009292 <_fflush_r+0x32>
 800928c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800928e:	f7ff f87c 	bl	800838a <__retarget_lock_acquire_recursive>
 8009292:	4628      	mov	r0, r5
 8009294:	4621      	mov	r1, r4
 8009296:	f7ff ff5f 	bl	8009158 <__sflush_r>
 800929a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800929c:	07da      	lsls	r2, r3, #31
 800929e:	4605      	mov	r5, r0
 80092a0:	d4e4      	bmi.n	800926c <_fflush_r+0xc>
 80092a2:	89a3      	ldrh	r3, [r4, #12]
 80092a4:	059b      	lsls	r3, r3, #22
 80092a6:	d4e1      	bmi.n	800926c <_fflush_r+0xc>
 80092a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092aa:	f7ff f86f 	bl	800838c <__retarget_lock_release_recursive>
 80092ae:	e7dd      	b.n	800926c <_fflush_r+0xc>

080092b0 <__swhatbuf_r>:
 80092b0:	b570      	push	{r4, r5, r6, lr}
 80092b2:	460c      	mov	r4, r1
 80092b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b8:	2900      	cmp	r1, #0
 80092ba:	b096      	sub	sp, #88	@ 0x58
 80092bc:	4615      	mov	r5, r2
 80092be:	461e      	mov	r6, r3
 80092c0:	da0d      	bge.n	80092de <__swhatbuf_r+0x2e>
 80092c2:	89a3      	ldrh	r3, [r4, #12]
 80092c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092c8:	f04f 0100 	mov.w	r1, #0
 80092cc:	bf14      	ite	ne
 80092ce:	2340      	movne	r3, #64	@ 0x40
 80092d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092d4:	2000      	movs	r0, #0
 80092d6:	6031      	str	r1, [r6, #0]
 80092d8:	602b      	str	r3, [r5, #0]
 80092da:	b016      	add	sp, #88	@ 0x58
 80092dc:	bd70      	pop	{r4, r5, r6, pc}
 80092de:	466a      	mov	r2, sp
 80092e0:	f000 f8bc 	bl	800945c <_fstat_r>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	dbec      	blt.n	80092c2 <__swhatbuf_r+0x12>
 80092e8:	9901      	ldr	r1, [sp, #4]
 80092ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092f2:	4259      	negs	r1, r3
 80092f4:	4159      	adcs	r1, r3
 80092f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092fa:	e7eb      	b.n	80092d4 <__swhatbuf_r+0x24>

080092fc <__smakebuf_r>:
 80092fc:	898b      	ldrh	r3, [r1, #12]
 80092fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009300:	079d      	lsls	r5, r3, #30
 8009302:	4606      	mov	r6, r0
 8009304:	460c      	mov	r4, r1
 8009306:	d507      	bpl.n	8009318 <__smakebuf_r+0x1c>
 8009308:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800930c:	6023      	str	r3, [r4, #0]
 800930e:	6123      	str	r3, [r4, #16]
 8009310:	2301      	movs	r3, #1
 8009312:	6163      	str	r3, [r4, #20]
 8009314:	b003      	add	sp, #12
 8009316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009318:	ab01      	add	r3, sp, #4
 800931a:	466a      	mov	r2, sp
 800931c:	f7ff ffc8 	bl	80092b0 <__swhatbuf_r>
 8009320:	9f00      	ldr	r7, [sp, #0]
 8009322:	4605      	mov	r5, r0
 8009324:	4639      	mov	r1, r7
 8009326:	4630      	mov	r0, r6
 8009328:	f7ff f89e 	bl	8008468 <_malloc_r>
 800932c:	b948      	cbnz	r0, 8009342 <__smakebuf_r+0x46>
 800932e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009332:	059a      	lsls	r2, r3, #22
 8009334:	d4ee      	bmi.n	8009314 <__smakebuf_r+0x18>
 8009336:	f023 0303 	bic.w	r3, r3, #3
 800933a:	f043 0302 	orr.w	r3, r3, #2
 800933e:	81a3      	strh	r3, [r4, #12]
 8009340:	e7e2      	b.n	8009308 <__smakebuf_r+0xc>
 8009342:	89a3      	ldrh	r3, [r4, #12]
 8009344:	6020      	str	r0, [r4, #0]
 8009346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800934a:	81a3      	strh	r3, [r4, #12]
 800934c:	9b01      	ldr	r3, [sp, #4]
 800934e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009352:	b15b      	cbz	r3, 800936c <__smakebuf_r+0x70>
 8009354:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009358:	4630      	mov	r0, r6
 800935a:	f000 f891 	bl	8009480 <_isatty_r>
 800935e:	b128      	cbz	r0, 800936c <__smakebuf_r+0x70>
 8009360:	89a3      	ldrh	r3, [r4, #12]
 8009362:	f023 0303 	bic.w	r3, r3, #3
 8009366:	f043 0301 	orr.w	r3, r3, #1
 800936a:	81a3      	strh	r3, [r4, #12]
 800936c:	89a3      	ldrh	r3, [r4, #12]
 800936e:	431d      	orrs	r5, r3
 8009370:	81a5      	strh	r5, [r4, #12]
 8009372:	e7cf      	b.n	8009314 <__smakebuf_r+0x18>

08009374 <__sccl>:
 8009374:	b570      	push	{r4, r5, r6, lr}
 8009376:	780b      	ldrb	r3, [r1, #0]
 8009378:	4604      	mov	r4, r0
 800937a:	2b5e      	cmp	r3, #94	@ 0x5e
 800937c:	bf0b      	itete	eq
 800937e:	784b      	ldrbeq	r3, [r1, #1]
 8009380:	1c4a      	addne	r2, r1, #1
 8009382:	1c8a      	addeq	r2, r1, #2
 8009384:	2100      	movne	r1, #0
 8009386:	bf08      	it	eq
 8009388:	2101      	moveq	r1, #1
 800938a:	3801      	subs	r0, #1
 800938c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8009390:	f800 1f01 	strb.w	r1, [r0, #1]!
 8009394:	42a8      	cmp	r0, r5
 8009396:	d1fb      	bne.n	8009390 <__sccl+0x1c>
 8009398:	b90b      	cbnz	r3, 800939e <__sccl+0x2a>
 800939a:	1e50      	subs	r0, r2, #1
 800939c:	bd70      	pop	{r4, r5, r6, pc}
 800939e:	f081 0101 	eor.w	r1, r1, #1
 80093a2:	54e1      	strb	r1, [r4, r3]
 80093a4:	4610      	mov	r0, r2
 80093a6:	4602      	mov	r2, r0
 80093a8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80093ac:	2d2d      	cmp	r5, #45	@ 0x2d
 80093ae:	d005      	beq.n	80093bc <__sccl+0x48>
 80093b0:	2d5d      	cmp	r5, #93	@ 0x5d
 80093b2:	d016      	beq.n	80093e2 <__sccl+0x6e>
 80093b4:	2d00      	cmp	r5, #0
 80093b6:	d0f1      	beq.n	800939c <__sccl+0x28>
 80093b8:	462b      	mov	r3, r5
 80093ba:	e7f2      	b.n	80093a2 <__sccl+0x2e>
 80093bc:	7846      	ldrb	r6, [r0, #1]
 80093be:	2e5d      	cmp	r6, #93	@ 0x5d
 80093c0:	d0fa      	beq.n	80093b8 <__sccl+0x44>
 80093c2:	42b3      	cmp	r3, r6
 80093c4:	dcf8      	bgt.n	80093b8 <__sccl+0x44>
 80093c6:	3002      	adds	r0, #2
 80093c8:	461a      	mov	r2, r3
 80093ca:	3201      	adds	r2, #1
 80093cc:	4296      	cmp	r6, r2
 80093ce:	54a1      	strb	r1, [r4, r2]
 80093d0:	dcfb      	bgt.n	80093ca <__sccl+0x56>
 80093d2:	1af2      	subs	r2, r6, r3
 80093d4:	3a01      	subs	r2, #1
 80093d6:	1c5d      	adds	r5, r3, #1
 80093d8:	42b3      	cmp	r3, r6
 80093da:	bfa8      	it	ge
 80093dc:	2200      	movge	r2, #0
 80093de:	18ab      	adds	r3, r5, r2
 80093e0:	e7e1      	b.n	80093a6 <__sccl+0x32>
 80093e2:	4610      	mov	r0, r2
 80093e4:	e7da      	b.n	800939c <__sccl+0x28>

080093e6 <__submore>:
 80093e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ea:	460c      	mov	r4, r1
 80093ec:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80093ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093f2:	4299      	cmp	r1, r3
 80093f4:	d11d      	bne.n	8009432 <__submore+0x4c>
 80093f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80093fa:	f7ff f835 	bl	8008468 <_malloc_r>
 80093fe:	b918      	cbnz	r0, 8009408 <__submore+0x22>
 8009400:	f04f 30ff 	mov.w	r0, #4294967295
 8009404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009408:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800940c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800940e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8009412:	6360      	str	r0, [r4, #52]	@ 0x34
 8009414:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8009418:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800941c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8009420:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009424:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8009428:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800942c:	6020      	str	r0, [r4, #0]
 800942e:	2000      	movs	r0, #0
 8009430:	e7e8      	b.n	8009404 <__submore+0x1e>
 8009432:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8009434:	0077      	lsls	r7, r6, #1
 8009436:	463a      	mov	r2, r7
 8009438:	f000 f850 	bl	80094dc <_realloc_r>
 800943c:	4605      	mov	r5, r0
 800943e:	2800      	cmp	r0, #0
 8009440:	d0de      	beq.n	8009400 <__submore+0x1a>
 8009442:	eb00 0806 	add.w	r8, r0, r6
 8009446:	4601      	mov	r1, r0
 8009448:	4632      	mov	r2, r6
 800944a:	4640      	mov	r0, r8
 800944c:	f000 f838 	bl	80094c0 <memcpy>
 8009450:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8009454:	f8c4 8000 	str.w	r8, [r4]
 8009458:	e7e9      	b.n	800942e <__submore+0x48>
	...

0800945c <_fstat_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	4d07      	ldr	r5, [pc, #28]	@ (800947c <_fstat_r+0x20>)
 8009460:	2300      	movs	r3, #0
 8009462:	4604      	mov	r4, r0
 8009464:	4608      	mov	r0, r1
 8009466:	4611      	mov	r1, r2
 8009468:	602b      	str	r3, [r5, #0]
 800946a:	f7f7 fdcf 	bl	800100c <_fstat>
 800946e:	1c43      	adds	r3, r0, #1
 8009470:	d102      	bne.n	8009478 <_fstat_r+0x1c>
 8009472:	682b      	ldr	r3, [r5, #0]
 8009474:	b103      	cbz	r3, 8009478 <_fstat_r+0x1c>
 8009476:	6023      	str	r3, [r4, #0]
 8009478:	bd38      	pop	{r3, r4, r5, pc}
 800947a:	bf00      	nop
 800947c:	2400029c 	.word	0x2400029c

08009480 <_isatty_r>:
 8009480:	b538      	push	{r3, r4, r5, lr}
 8009482:	4d06      	ldr	r5, [pc, #24]	@ (800949c <_isatty_r+0x1c>)
 8009484:	2300      	movs	r3, #0
 8009486:	4604      	mov	r4, r0
 8009488:	4608      	mov	r0, r1
 800948a:	602b      	str	r3, [r5, #0]
 800948c:	f7f7 fdce 	bl	800102c <_isatty>
 8009490:	1c43      	adds	r3, r0, #1
 8009492:	d102      	bne.n	800949a <_isatty_r+0x1a>
 8009494:	682b      	ldr	r3, [r5, #0]
 8009496:	b103      	cbz	r3, 800949a <_isatty_r+0x1a>
 8009498:	6023      	str	r3, [r4, #0]
 800949a:	bd38      	pop	{r3, r4, r5, pc}
 800949c:	2400029c 	.word	0x2400029c

080094a0 <_sbrk_r>:
 80094a0:	b538      	push	{r3, r4, r5, lr}
 80094a2:	4d06      	ldr	r5, [pc, #24]	@ (80094bc <_sbrk_r+0x1c>)
 80094a4:	2300      	movs	r3, #0
 80094a6:	4604      	mov	r4, r0
 80094a8:	4608      	mov	r0, r1
 80094aa:	602b      	str	r3, [r5, #0]
 80094ac:	f7f7 fdd6 	bl	800105c <_sbrk>
 80094b0:	1c43      	adds	r3, r0, #1
 80094b2:	d102      	bne.n	80094ba <_sbrk_r+0x1a>
 80094b4:	682b      	ldr	r3, [r5, #0]
 80094b6:	b103      	cbz	r3, 80094ba <_sbrk_r+0x1a>
 80094b8:	6023      	str	r3, [r4, #0]
 80094ba:	bd38      	pop	{r3, r4, r5, pc}
 80094bc:	2400029c 	.word	0x2400029c

080094c0 <memcpy>:
 80094c0:	440a      	add	r2, r1
 80094c2:	4291      	cmp	r1, r2
 80094c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80094c8:	d100      	bne.n	80094cc <memcpy+0xc>
 80094ca:	4770      	bx	lr
 80094cc:	b510      	push	{r4, lr}
 80094ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094d6:	4291      	cmp	r1, r2
 80094d8:	d1f9      	bne.n	80094ce <memcpy+0xe>
 80094da:	bd10      	pop	{r4, pc}

080094dc <_realloc_r>:
 80094dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094e0:	4607      	mov	r7, r0
 80094e2:	4614      	mov	r4, r2
 80094e4:	460d      	mov	r5, r1
 80094e6:	b921      	cbnz	r1, 80094f2 <_realloc_r+0x16>
 80094e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094ec:	4611      	mov	r1, r2
 80094ee:	f7fe bfbb 	b.w	8008468 <_malloc_r>
 80094f2:	b92a      	cbnz	r2, 8009500 <_realloc_r+0x24>
 80094f4:	f7fe ff4c 	bl	8008390 <_free_r>
 80094f8:	4625      	mov	r5, r4
 80094fa:	4628      	mov	r0, r5
 80094fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009500:	f000 f906 	bl	8009710 <_malloc_usable_size_r>
 8009504:	4284      	cmp	r4, r0
 8009506:	4606      	mov	r6, r0
 8009508:	d802      	bhi.n	8009510 <_realloc_r+0x34>
 800950a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800950e:	d8f4      	bhi.n	80094fa <_realloc_r+0x1e>
 8009510:	4621      	mov	r1, r4
 8009512:	4638      	mov	r0, r7
 8009514:	f7fe ffa8 	bl	8008468 <_malloc_r>
 8009518:	4680      	mov	r8, r0
 800951a:	b908      	cbnz	r0, 8009520 <_realloc_r+0x44>
 800951c:	4645      	mov	r5, r8
 800951e:	e7ec      	b.n	80094fa <_realloc_r+0x1e>
 8009520:	42b4      	cmp	r4, r6
 8009522:	4622      	mov	r2, r4
 8009524:	4629      	mov	r1, r5
 8009526:	bf28      	it	cs
 8009528:	4632      	movcs	r2, r6
 800952a:	f7ff ffc9 	bl	80094c0 <memcpy>
 800952e:	4629      	mov	r1, r5
 8009530:	4638      	mov	r0, r7
 8009532:	f7fe ff2d 	bl	8008390 <_free_r>
 8009536:	e7f1      	b.n	800951c <_realloc_r+0x40>

08009538 <_strtol_l.isra.0>:
 8009538:	2b24      	cmp	r3, #36	@ 0x24
 800953a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800953e:	4686      	mov	lr, r0
 8009540:	4690      	mov	r8, r2
 8009542:	d801      	bhi.n	8009548 <_strtol_l.isra.0+0x10>
 8009544:	2b01      	cmp	r3, #1
 8009546:	d106      	bne.n	8009556 <_strtol_l.isra.0+0x1e>
 8009548:	f7fe fef4 	bl	8008334 <__errno>
 800954c:	2316      	movs	r3, #22
 800954e:	6003      	str	r3, [r0, #0]
 8009550:	2000      	movs	r0, #0
 8009552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009556:	4834      	ldr	r0, [pc, #208]	@ (8009628 <_strtol_l.isra.0+0xf0>)
 8009558:	460d      	mov	r5, r1
 800955a:	462a      	mov	r2, r5
 800955c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009560:	5d06      	ldrb	r6, [r0, r4]
 8009562:	f016 0608 	ands.w	r6, r6, #8
 8009566:	d1f8      	bne.n	800955a <_strtol_l.isra.0+0x22>
 8009568:	2c2d      	cmp	r4, #45	@ 0x2d
 800956a:	d110      	bne.n	800958e <_strtol_l.isra.0+0x56>
 800956c:	782c      	ldrb	r4, [r5, #0]
 800956e:	2601      	movs	r6, #1
 8009570:	1c95      	adds	r5, r2, #2
 8009572:	f033 0210 	bics.w	r2, r3, #16
 8009576:	d115      	bne.n	80095a4 <_strtol_l.isra.0+0x6c>
 8009578:	2c30      	cmp	r4, #48	@ 0x30
 800957a:	d10d      	bne.n	8009598 <_strtol_l.isra.0+0x60>
 800957c:	782a      	ldrb	r2, [r5, #0]
 800957e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009582:	2a58      	cmp	r2, #88	@ 0x58
 8009584:	d108      	bne.n	8009598 <_strtol_l.isra.0+0x60>
 8009586:	786c      	ldrb	r4, [r5, #1]
 8009588:	3502      	adds	r5, #2
 800958a:	2310      	movs	r3, #16
 800958c:	e00a      	b.n	80095a4 <_strtol_l.isra.0+0x6c>
 800958e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009590:	bf04      	itt	eq
 8009592:	782c      	ldrbeq	r4, [r5, #0]
 8009594:	1c95      	addeq	r5, r2, #2
 8009596:	e7ec      	b.n	8009572 <_strtol_l.isra.0+0x3a>
 8009598:	2b00      	cmp	r3, #0
 800959a:	d1f6      	bne.n	800958a <_strtol_l.isra.0+0x52>
 800959c:	2c30      	cmp	r4, #48	@ 0x30
 800959e:	bf14      	ite	ne
 80095a0:	230a      	movne	r3, #10
 80095a2:	2308      	moveq	r3, #8
 80095a4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80095a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80095ac:	2200      	movs	r2, #0
 80095ae:	fbbc f9f3 	udiv	r9, ip, r3
 80095b2:	4610      	mov	r0, r2
 80095b4:	fb03 ca19 	mls	sl, r3, r9, ip
 80095b8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80095bc:	2f09      	cmp	r7, #9
 80095be:	d80f      	bhi.n	80095e0 <_strtol_l.isra.0+0xa8>
 80095c0:	463c      	mov	r4, r7
 80095c2:	42a3      	cmp	r3, r4
 80095c4:	dd1b      	ble.n	80095fe <_strtol_l.isra.0+0xc6>
 80095c6:	1c57      	adds	r7, r2, #1
 80095c8:	d007      	beq.n	80095da <_strtol_l.isra.0+0xa2>
 80095ca:	4581      	cmp	r9, r0
 80095cc:	d314      	bcc.n	80095f8 <_strtol_l.isra.0+0xc0>
 80095ce:	d101      	bne.n	80095d4 <_strtol_l.isra.0+0x9c>
 80095d0:	45a2      	cmp	sl, r4
 80095d2:	db11      	blt.n	80095f8 <_strtol_l.isra.0+0xc0>
 80095d4:	fb00 4003 	mla	r0, r0, r3, r4
 80095d8:	2201      	movs	r2, #1
 80095da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095de:	e7eb      	b.n	80095b8 <_strtol_l.isra.0+0x80>
 80095e0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80095e4:	2f19      	cmp	r7, #25
 80095e6:	d801      	bhi.n	80095ec <_strtol_l.isra.0+0xb4>
 80095e8:	3c37      	subs	r4, #55	@ 0x37
 80095ea:	e7ea      	b.n	80095c2 <_strtol_l.isra.0+0x8a>
 80095ec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80095f0:	2f19      	cmp	r7, #25
 80095f2:	d804      	bhi.n	80095fe <_strtol_l.isra.0+0xc6>
 80095f4:	3c57      	subs	r4, #87	@ 0x57
 80095f6:	e7e4      	b.n	80095c2 <_strtol_l.isra.0+0x8a>
 80095f8:	f04f 32ff 	mov.w	r2, #4294967295
 80095fc:	e7ed      	b.n	80095da <_strtol_l.isra.0+0xa2>
 80095fe:	1c53      	adds	r3, r2, #1
 8009600:	d108      	bne.n	8009614 <_strtol_l.isra.0+0xdc>
 8009602:	2322      	movs	r3, #34	@ 0x22
 8009604:	f8ce 3000 	str.w	r3, [lr]
 8009608:	4660      	mov	r0, ip
 800960a:	f1b8 0f00 	cmp.w	r8, #0
 800960e:	d0a0      	beq.n	8009552 <_strtol_l.isra.0+0x1a>
 8009610:	1e69      	subs	r1, r5, #1
 8009612:	e006      	b.n	8009622 <_strtol_l.isra.0+0xea>
 8009614:	b106      	cbz	r6, 8009618 <_strtol_l.isra.0+0xe0>
 8009616:	4240      	negs	r0, r0
 8009618:	f1b8 0f00 	cmp.w	r8, #0
 800961c:	d099      	beq.n	8009552 <_strtol_l.isra.0+0x1a>
 800961e:	2a00      	cmp	r2, #0
 8009620:	d1f6      	bne.n	8009610 <_strtol_l.isra.0+0xd8>
 8009622:	f8c8 1000 	str.w	r1, [r8]
 8009626:	e794      	b.n	8009552 <_strtol_l.isra.0+0x1a>
 8009628:	0800991f 	.word	0x0800991f

0800962c <_strtol_r>:
 800962c:	f7ff bf84 	b.w	8009538 <_strtol_l.isra.0>

08009630 <_strtoul_l.isra.0>:
 8009630:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009634:	4e34      	ldr	r6, [pc, #208]	@ (8009708 <_strtoul_l.isra.0+0xd8>)
 8009636:	4686      	mov	lr, r0
 8009638:	460d      	mov	r5, r1
 800963a:	4628      	mov	r0, r5
 800963c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009640:	5d37      	ldrb	r7, [r6, r4]
 8009642:	f017 0708 	ands.w	r7, r7, #8
 8009646:	d1f8      	bne.n	800963a <_strtoul_l.isra.0+0xa>
 8009648:	2c2d      	cmp	r4, #45	@ 0x2d
 800964a:	d110      	bne.n	800966e <_strtoul_l.isra.0+0x3e>
 800964c:	782c      	ldrb	r4, [r5, #0]
 800964e:	2701      	movs	r7, #1
 8009650:	1c85      	adds	r5, r0, #2
 8009652:	f033 0010 	bics.w	r0, r3, #16
 8009656:	d115      	bne.n	8009684 <_strtoul_l.isra.0+0x54>
 8009658:	2c30      	cmp	r4, #48	@ 0x30
 800965a:	d10d      	bne.n	8009678 <_strtoul_l.isra.0+0x48>
 800965c:	7828      	ldrb	r0, [r5, #0]
 800965e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009662:	2858      	cmp	r0, #88	@ 0x58
 8009664:	d108      	bne.n	8009678 <_strtoul_l.isra.0+0x48>
 8009666:	786c      	ldrb	r4, [r5, #1]
 8009668:	3502      	adds	r5, #2
 800966a:	2310      	movs	r3, #16
 800966c:	e00a      	b.n	8009684 <_strtoul_l.isra.0+0x54>
 800966e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009670:	bf04      	itt	eq
 8009672:	782c      	ldrbeq	r4, [r5, #0]
 8009674:	1c85      	addeq	r5, r0, #2
 8009676:	e7ec      	b.n	8009652 <_strtoul_l.isra.0+0x22>
 8009678:	2b00      	cmp	r3, #0
 800967a:	d1f6      	bne.n	800966a <_strtoul_l.isra.0+0x3a>
 800967c:	2c30      	cmp	r4, #48	@ 0x30
 800967e:	bf14      	ite	ne
 8009680:	230a      	movne	r3, #10
 8009682:	2308      	moveq	r3, #8
 8009684:	f04f 38ff 	mov.w	r8, #4294967295
 8009688:	2600      	movs	r6, #0
 800968a:	fbb8 f8f3 	udiv	r8, r8, r3
 800968e:	fb03 f908 	mul.w	r9, r3, r8
 8009692:	ea6f 0909 	mvn.w	r9, r9
 8009696:	4630      	mov	r0, r6
 8009698:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800969c:	f1bc 0f09 	cmp.w	ip, #9
 80096a0:	d810      	bhi.n	80096c4 <_strtoul_l.isra.0+0x94>
 80096a2:	4664      	mov	r4, ip
 80096a4:	42a3      	cmp	r3, r4
 80096a6:	dd1e      	ble.n	80096e6 <_strtoul_l.isra.0+0xb6>
 80096a8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80096ac:	d007      	beq.n	80096be <_strtoul_l.isra.0+0x8e>
 80096ae:	4580      	cmp	r8, r0
 80096b0:	d316      	bcc.n	80096e0 <_strtoul_l.isra.0+0xb0>
 80096b2:	d101      	bne.n	80096b8 <_strtoul_l.isra.0+0x88>
 80096b4:	45a1      	cmp	r9, r4
 80096b6:	db13      	blt.n	80096e0 <_strtoul_l.isra.0+0xb0>
 80096b8:	fb00 4003 	mla	r0, r0, r3, r4
 80096bc:	2601      	movs	r6, #1
 80096be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096c2:	e7e9      	b.n	8009698 <_strtoul_l.isra.0+0x68>
 80096c4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80096c8:	f1bc 0f19 	cmp.w	ip, #25
 80096cc:	d801      	bhi.n	80096d2 <_strtoul_l.isra.0+0xa2>
 80096ce:	3c37      	subs	r4, #55	@ 0x37
 80096d0:	e7e8      	b.n	80096a4 <_strtoul_l.isra.0+0x74>
 80096d2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80096d6:	f1bc 0f19 	cmp.w	ip, #25
 80096da:	d804      	bhi.n	80096e6 <_strtoul_l.isra.0+0xb6>
 80096dc:	3c57      	subs	r4, #87	@ 0x57
 80096de:	e7e1      	b.n	80096a4 <_strtoul_l.isra.0+0x74>
 80096e0:	f04f 36ff 	mov.w	r6, #4294967295
 80096e4:	e7eb      	b.n	80096be <_strtoul_l.isra.0+0x8e>
 80096e6:	1c73      	adds	r3, r6, #1
 80096e8:	d106      	bne.n	80096f8 <_strtoul_l.isra.0+0xc8>
 80096ea:	2322      	movs	r3, #34	@ 0x22
 80096ec:	f8ce 3000 	str.w	r3, [lr]
 80096f0:	4630      	mov	r0, r6
 80096f2:	b932      	cbnz	r2, 8009702 <_strtoul_l.isra.0+0xd2>
 80096f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096f8:	b107      	cbz	r7, 80096fc <_strtoul_l.isra.0+0xcc>
 80096fa:	4240      	negs	r0, r0
 80096fc:	2a00      	cmp	r2, #0
 80096fe:	d0f9      	beq.n	80096f4 <_strtoul_l.isra.0+0xc4>
 8009700:	b106      	cbz	r6, 8009704 <_strtoul_l.isra.0+0xd4>
 8009702:	1e69      	subs	r1, r5, #1
 8009704:	6011      	str	r1, [r2, #0]
 8009706:	e7f5      	b.n	80096f4 <_strtoul_l.isra.0+0xc4>
 8009708:	0800991f 	.word	0x0800991f

0800970c <_strtoul_r>:
 800970c:	f7ff bf90 	b.w	8009630 <_strtoul_l.isra.0>

08009710 <_malloc_usable_size_r>:
 8009710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009714:	1f18      	subs	r0, r3, #4
 8009716:	2b00      	cmp	r3, #0
 8009718:	bfbc      	itt	lt
 800971a:	580b      	ldrlt	r3, [r1, r0]
 800971c:	18c0      	addlt	r0, r0, r3
 800971e:	4770      	bx	lr

08009720 <_init>:
 8009720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009722:	bf00      	nop
 8009724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009726:	bc08      	pop	{r3}
 8009728:	469e      	mov	lr, r3
 800972a:	4770      	bx	lr

0800972c <_fini>:
 800972c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800972e:	bf00      	nop
 8009730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009732:	bc08      	pop	{r3}
 8009734:	469e      	mov	lr, r3
 8009736:	4770      	bx	lr
