
IcCard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007244  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08007430  08007430  00017430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800794c  0800794c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800794c  0800794c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800794c  0800794c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800794c  0800794c  0001794c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007950  08007950  00017950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  200001e0  08007b34  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08007b34  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c6b  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c43  00000000  00000000  00028e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  0002aab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000708  00000000  00000000  0002b288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a74d  00000000  00000000  0002b990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000091dc  00000000  00000000  000460dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092733  00000000  00000000  0004f2b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e19ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003340  00000000  00000000  000e1a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e0 	.word	0x200001e0
 8000204:	00000000 	.word	0x00000000
 8000208:	08007414 	.word	0x08007414

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e4 	.word	0x200001e4
 8000224:	08007414 	.word	0x08007414

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_d2lz>:
 8000c40:	b538      	push	{r3, r4, r5, lr}
 8000c42:	460c      	mov	r4, r1
 8000c44:	4605      	mov	r5, r0
 8000c46:	4621      	mov	r1, r4
 8000c48:	4628      	mov	r0, r5
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	f7ff ff21 	bl	8000a94 <__aeabi_dcmplt>
 8000c52:	b928      	cbnz	r0, 8000c60 <__aeabi_d2lz+0x20>
 8000c54:	4628      	mov	r0, r5
 8000c56:	4621      	mov	r1, r4
 8000c58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c5c:	f000 b80a 	b.w	8000c74 <__aeabi_d2ulz>
 8000c60:	4628      	mov	r0, r5
 8000c62:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c66:	f000 f805 	bl	8000c74 <__aeabi_d2ulz>
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	bd38      	pop	{r3, r4, r5, pc}
 8000c72:	bf00      	nop

08000c74 <__aeabi_d2ulz>:
 8000c74:	b5d0      	push	{r4, r6, r7, lr}
 8000c76:	2200      	movs	r2, #0
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <__aeabi_d2ulz+0x34>)
 8000c7a:	4606      	mov	r6, r0
 8000c7c:	460f      	mov	r7, r1
 8000c7e:	f7ff fc97 	bl	80005b0 <__aeabi_dmul>
 8000c82:	f7ff ff6d 	bl	8000b60 <__aeabi_d2uiz>
 8000c86:	4604      	mov	r4, r0
 8000c88:	f7ff fc18 	bl	80004bc <__aeabi_ui2d>
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	4b07      	ldr	r3, [pc, #28]	; (8000cac <__aeabi_d2ulz+0x38>)
 8000c90:	f7ff fc8e 	bl	80005b0 <__aeabi_dmul>
 8000c94:	4602      	mov	r2, r0
 8000c96:	460b      	mov	r3, r1
 8000c98:	4630      	mov	r0, r6
 8000c9a:	4639      	mov	r1, r7
 8000c9c:	f7ff fad0 	bl	8000240 <__aeabi_dsub>
 8000ca0:	f7ff ff5e 	bl	8000b60 <__aeabi_d2uiz>
 8000ca4:	4621      	mov	r1, r4
 8000ca6:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca8:	3df00000 	.word	0x3df00000
 8000cac:	41f00000 	.word	0x41f00000

08000cb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b088      	sub	sp, #32
 8000cb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb6:	f107 0310 	add.w	r3, r7, #16
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cc4:	4b2c      	ldr	r3, [pc, #176]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a2b      	ldr	r2, [pc, #172]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b29      	ldr	r3, [pc, #164]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f003 0320 	and.w	r3, r3, #32
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	4b26      	ldr	r3, [pc, #152]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	4a25      	ldr	r2, [pc, #148]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000ce2:	f043 0304 	orr.w	r3, r3, #4
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b23      	ldr	r3, [pc, #140]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f003 0304 	and.w	r3, r3, #4
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf4:	4b20      	ldr	r3, [pc, #128]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	4a1f      	ldr	r2, [pc, #124]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000cfa:	f043 0308 	orr.w	r3, r3, #8
 8000cfe:	6193      	str	r3, [r2, #24]
 8000d00:	4b1d      	ldr	r3, [pc, #116]	; (8000d78 <MX_GPIO_Init+0xc8>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	f003 0308 	and.w	r3, r3, #8
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|SCK_Pin|MOSI_Pin, GPIO_PIN_RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	21b0      	movs	r1, #176	; 0xb0
 8000d10:	481a      	ldr	r0, [pc, #104]	; (8000d7c <MX_GPIO_Init+0xcc>)
 8000d12:	f001 f8ce 	bl	8001eb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2101      	movs	r1, #1
 8000d1a:	4819      	ldr	r0, [pc, #100]	; (8000d80 <MX_GPIO_Init+0xd0>)
 8000d1c:	f001 f8c9 	bl	8001eb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CS_Pin|SCK_Pin|MOSI_Pin;
 8000d20:	23b0      	movs	r3, #176	; 0xb0
 8000d22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d24:	2301      	movs	r3, #1
 8000d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	4619      	mov	r1, r3
 8000d36:	4811      	ldr	r0, [pc, #68]	; (8000d7c <MX_GPIO_Init+0xcc>)
 8000d38:	f000 ff10 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MISO_Pin;
 8000d3c:	2340      	movs	r3, #64	; 0x40
 8000d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	480b      	ldr	r0, [pc, #44]	; (8000d7c <MX_GPIO_Init+0xcc>)
 8000d50:	f000 ff04 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RST_Pin;
 8000d54:	2301      	movs	r3, #1
 8000d56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d60:	2303      	movs	r3, #3
 8000d62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000d64:	f107 0310 	add.w	r3, r7, #16
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <MX_GPIO_Init+0xd0>)
 8000d6c:	f000 fef6 	bl	8001b5c <HAL_GPIO_Init>

}
 8000d70:	bf00      	nop
 8000d72:	3720      	adds	r7, #32
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010800 	.word	0x40010800
 8000d80:	40010c00 	.word	0x40010c00

08000d84 <IC_test>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void IC_test ( void )
{
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b08d      	sub	sp, #52	; 0x34
 8000d88:	af02      	add	r7, sp, #8
	char cStr [ 30 ];
  u8 ucArray_ID [ 4 ]={0};                                                                                             //先后存放IC卡的类型和UID(IC卡序列号)
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	607b      	str	r3, [r7, #4]
	u8 ucStatusReturn;                                                                                               //返回状态
  static u8 ucLineCount = 0;

  while ( 1 )
  {
		if ( ( ucStatusReturn = PcdRequest ( PICC_REQALL, ucArray_ID ) ) != MI_OK )                                    //寻卡
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	4619      	mov	r1, r3
 8000d92:	2052      	movs	r0, #82	; 0x52
 8000d94:	f000 fb2e 	bl	80013f4 <PcdRequest>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000da2:	2b26      	cmp	r3, #38	; 0x26
 8000da4:	d007      	beq.n	8000db6 <IC_test+0x32>
		{
				ucStatusReturn = PcdRequest ( PICC_REQALL, ucArray_ID );		                                                 //若失败再次寻卡
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	4619      	mov	r1, r3
 8000daa:	2052      	movs	r0, #82	; 0x52
 8000dac:	f000 fb22 	bl	80013f4 <PcdRequest>
 8000db0:	4603      	mov	r3, r0
 8000db2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		if ( ucStatusReturn == MI_OK  )
 8000db6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000dba:	2b26      	cmp	r3, #38	; 0x26
 8000dbc:	d1e7      	bne.n	8000d8e <IC_test+0xa>
		{
			if ( PcdAnticoll ( ucArray_ID ) == MI_OK )                                                                   //防冲撞（当有多张卡进入读写器操作范围时，防冲突机制会从其中选择一张进行操作）
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f000 fb4e 	bl	8001462 <PcdAnticoll>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b26      	cmp	r3, #38	; 0x26
 8000dca:	d1e0      	bne.n	8000d8e <IC_test+0xa>
			{
				sprintf ( cStr, "The Card ID is: %02X%02X%02X%02X", ucArray_ID [ 0 ], ucArray_ID [ 1 ], ucArray_ID [ 2 ], ucArray_ID [ 3 ] );
 8000dcc:	793b      	ldrb	r3, [r7, #4]
 8000dce:	4619      	mov	r1, r3
 8000dd0:	797b      	ldrb	r3, [r7, #5]
 8000dd2:	461c      	mov	r4, r3
 8000dd4:	79bb      	ldrb	r3, [r7, #6]
 8000dd6:	79fa      	ldrb	r2, [r7, #7]
 8000dd8:	f107 0008 	add.w	r0, r7, #8
 8000ddc:	9201      	str	r2, [sp, #4]
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	4623      	mov	r3, r4
 8000de2:	460a      	mov	r2, r1
 8000de4:	490d      	ldr	r1, [pc, #52]	; (8000e1c <IC_test+0x98>)
 8000de6:	f002 fd85 	bl	80038f4 <siprintf>


				printf ( "%s\r\n",cStr );
 8000dea:	f107 0308 	add.w	r3, r7, #8
 8000dee:	4619      	mov	r1, r3
 8000df0:	480b      	ldr	r0, [pc, #44]	; (8000e20 <IC_test+0x9c>)
 8000df2:	f002 fced 	bl	80037d0 <iprintf>


				if ( ucLineCount == 0 )
 8000df6:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <IC_test+0xa0>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d105      	bne.n	8000e0a <IC_test+0x86>

				ucLineCount ++;
 8000dfe:	4b09      	ldr	r3, [pc, #36]	; (8000e24 <IC_test+0xa0>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	3301      	adds	r3, #1
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <IC_test+0xa0>)
 8000e08:	701a      	strb	r2, [r3, #0]

				if ( ucLineCount == 17 ) ucLineCount = 0;
 8000e0a:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <IC_test+0xa0>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b11      	cmp	r3, #17
 8000e10:	d1bd      	bne.n	8000d8e <IC_test+0xa>
 8000e12:	4b04      	ldr	r3, [pc, #16]	; (8000e24 <IC_test+0xa0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]
		if ( ( ucStatusReturn = PcdRequest ( PICC_REQALL, ucArray_ID ) ) != MI_OK )                                    //寻卡
 8000e18:	e7b9      	b.n	8000d8e <IC_test+0xa>
 8000e1a:	bf00      	nop
 8000e1c:	08007430 	.word	0x08007430
 8000e20:	08007454 	.word	0x08007454
 8000e24:	200001fc 	.word	0x200001fc

08000e28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e2c:	f000 fd50 	bl	80018d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e30:	f000 f814 	bl	8000e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e34:	f7ff ff3c 	bl	8000cb0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e38:	f000 fc9c 	bl	8001774 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RC522_Init ();     //RC522模块所需外设的初始化配置
 8000e3c:	f000 f85a 	bl	8000ef4 <RC522_Init>
  printf ( "WF-RC522 Test\n" );
 8000e40:	4805      	ldr	r0, [pc, #20]	; (8000e58 <main+0x30>)
 8000e42:	f002 fd4b 	bl	80038dc <puts>
  PcdReset ();
 8000e46:	f000 f98d 	bl	8001164 <PcdReset>
  M500PcdConfigISOType ( 'A' );//设置工作方式
 8000e4a:	2041      	movs	r0, #65	; 0x41
 8000e4c:	f000 f9d0 	bl	80011f0 <M500PcdConfigISOType>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  IC_test();
 8000e50:	f7ff ff98 	bl	8000d84 <IC_test>
 8000e54:	e7fc      	b.n	8000e50 <main+0x28>
 8000e56:	bf00      	nop
 8000e58:	0800745c 	.word	0x0800745c

08000e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b090      	sub	sp, #64	; 0x40
 8000e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e62:	f107 0318 	add.w	r3, r7, #24
 8000e66:	2228      	movs	r2, #40	; 0x28
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f001 fe36 	bl	8002adc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
 8000e7a:	60da      	str	r2, [r3, #12]
 8000e7c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e90:	2302      	movs	r3, #2
 8000e92:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e9a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ea0:	f107 0318 	add.w	r3, r7, #24
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f001 f81d 	bl	8001ee4 <HAL_RCC_OscConfig>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000eb0:	f000 f819 	bl	8000ee6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb4:	230f      	movs	r3, #15
 8000eb6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ec0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ec4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	2102      	movs	r1, #2
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f001 fa88 	bl	80023e4 <HAL_RCC_ClockConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000eda:	f000 f804 	bl	8000ee6 <Error_Handler>
  }
}
 8000ede:	bf00      	nop
 8000ee0:	3740      	adds	r7, #64	; 0x40
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr
	...

08000ef4 <RC522_Init>:




void RC522_Init ( void )
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	macRC522_Reset_Disable();
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2101      	movs	r1, #1
 8000efc:	4804      	ldr	r0, [pc, #16]	; (8000f10 <RC522_Init+0x1c>)
 8000efe:	f000 ffd8 	bl	8001eb2 <HAL_GPIO_WritePin>
	
	macRC522_CS_Disable();
 8000f02:	2201      	movs	r2, #1
 8000f04:	2110      	movs	r1, #16
 8000f06:	4803      	ldr	r0, [pc, #12]	; (8000f14 <RC522_Init+0x20>)
 8000f08:	f000 ffd3 	bl	8001eb2 <HAL_GPIO_WritePin>
}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40010c00 	.word	0x40010c00
 8000f14:	40010800 	.word	0x40010800

08000f18 <Delay_us>:
#include "rc522_config.h"
#include "main.h"


void Delay_us(__IO uint32_t count)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	__IO uint32_t n;
	while(count--)
 8000f20:	e008      	b.n	8000f34 <Delay_us+0x1c>
	{
		for(n = 0; n < 5; n++);
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	e002      	b.n	8000f2e <Delay_us+0x16>
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2b04      	cmp	r3, #4
 8000f32:	d9f9      	bls.n	8000f28 <Delay_us+0x10>
	while(count--)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	1e5a      	subs	r2, r3, #1
 8000f38:	607a      	str	r2, [r7, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1f1      	bne.n	8000f22 <Delay_us+0xa>
	}
}
 8000f3e:	bf00      	nop
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
	...

08000f4c <SPI_RC522_SendByte>:
 * 输入  ：byte，要发送的数据
 * 返回  : RC522返回的数据
 * 调用  ：内部调用
 */
void SPI_RC522_SendByte ( u8 byte )
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
    u8 counter;
	
	
    for(counter=0;counter<8;counter++)
 8000f56:	2300      	movs	r3, #0
 8000f58:	73fb      	strb	r3, [r7, #15]
 8000f5a:	e027      	b.n	8000fac <SPI_RC522_SendByte+0x60>
    {     
			if ( byte & 0x80 )
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	da05      	bge.n	8000f70 <SPI_RC522_SendByte+0x24>
					macRC522_MOSI_1 ();
 8000f64:	2201      	movs	r2, #1
 8000f66:	2180      	movs	r1, #128	; 0x80
 8000f68:	4814      	ldr	r0, [pc, #80]	; (8000fbc <SPI_RC522_SendByte+0x70>)
 8000f6a:	f000 ffa2 	bl	8001eb2 <HAL_GPIO_WritePin>
 8000f6e:	e004      	b.n	8000f7a <SPI_RC522_SendByte+0x2e>
			else 
					macRC522_MOSI_0 ();
 8000f70:	2200      	movs	r2, #0
 8000f72:	2180      	movs	r1, #128	; 0x80
 8000f74:	4811      	ldr	r0, [pc, #68]	; (8000fbc <SPI_RC522_SendByte+0x70>)
 8000f76:	f000 ff9c 	bl	8001eb2 <HAL_GPIO_WritePin>

//			Delay_us ( 3 );
			macRC522_DELAY();
 8000f7a:	20c8      	movs	r0, #200	; 0xc8
 8000f7c:	f7ff ffcc 	bl	8000f18 <Delay_us>
		
			macRC522_SCK_0 ();
 8000f80:	2200      	movs	r2, #0
 8000f82:	2120      	movs	r1, #32
 8000f84:	480d      	ldr	r0, [pc, #52]	; (8000fbc <SPI_RC522_SendByte+0x70>)
 8000f86:	f000 ff94 	bl	8001eb2 <HAL_GPIO_WritePin>

//			Delay_us ( 1 );
//			Delay_us ( 3 );
			macRC522_DELAY();
 8000f8a:	20c8      	movs	r0, #200	; 0xc8
 8000f8c:	f7ff ffc4 	bl	8000f18 <Delay_us>
			 
			macRC522_SCK_1();
 8000f90:	2201      	movs	r2, #1
 8000f92:	2120      	movs	r1, #32
 8000f94:	4809      	ldr	r0, [pc, #36]	; (8000fbc <SPI_RC522_SendByte+0x70>)
 8000f96:	f000 ff8c 	bl	8001eb2 <HAL_GPIO_WritePin>

//			Delay_us ( 3 );
			macRC522_DELAY();
 8000f9a:	20c8      	movs	r0, #200	; 0xc8
 8000f9c:	f7ff ffbc 	bl	8000f18 <Delay_us>
			 
			byte <<= 1; 
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	71fb      	strb	r3, [r7, #7]
    for(counter=0;counter<8;counter++)
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	2b07      	cmp	r3, #7
 8000fb0:	d9d4      	bls.n	8000f5c <SPI_RC522_SendByte+0x10>
			
    } 
	
}
 8000fb2:	bf00      	nop
 8000fb4:	bf00      	nop
 8000fb6:	3710      	adds	r7, #16
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40010800 	.word	0x40010800

08000fc0 <SPI_RC522_ReadByte>:
 * 输入  ：无
 * 返回  : RC522返回的数据
 * 调用  ：内部调用
 */
u8 SPI_RC522_ReadByte ( void )
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
	u8 counter;
	u8 SPI_Data;


	for(counter=0;counter<8;counter++)
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	e023      	b.n	8001014 <SPI_RC522_ReadByte+0x54>
	{
			SPI_Data <<= 1;
 8000fcc:	79bb      	ldrb	r3, [r7, #6]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	71bb      	strb	r3, [r7, #6]
	 
			macRC522_SCK_0 ();
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2120      	movs	r1, #32
 8000fd6:	4813      	ldr	r0, [pc, #76]	; (8001024 <SPI_RC522_ReadByte+0x64>)
 8000fd8:	f000 ff6b 	bl	8001eb2 <HAL_GPIO_WritePin>

//			Delay_us ( 3 );
		macRC522_DELAY();
 8000fdc:	20c8      	movs	r0, #200	; 0xc8
 8000fde:	f7ff ff9b 	bl	8000f18 <Delay_us>
		
			if ( macRC522_MISO_GET() == 1)
 8000fe2:	2140      	movs	r1, #64	; 0x40
 8000fe4:	480f      	ldr	r0, [pc, #60]	; (8001024 <SPI_RC522_ReadByte+0x64>)
 8000fe6:	f000 ff4d 	bl	8001e84 <HAL_GPIO_ReadPin>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d103      	bne.n	8000ff8 <SPI_RC522_ReadByte+0x38>
					SPI_Data |= 0x01;
 8000ff0:	79bb      	ldrb	r3, [r7, #6]
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	71bb      	strb	r3, [r7, #6]

//			Delay_us ( 2 );
//			Delay_us ( 3 );
			macRC522_DELAY();
 8000ff8:	20c8      	movs	r0, #200	; 0xc8
 8000ffa:	f7ff ff8d 	bl	8000f18 <Delay_us>

			macRC522_SCK_1 ();
 8000ffe:	2201      	movs	r2, #1
 8001000:	2120      	movs	r1, #32
 8001002:	4808      	ldr	r0, [pc, #32]	; (8001024 <SPI_RC522_ReadByte+0x64>)
 8001004:	f000 ff55 	bl	8001eb2 <HAL_GPIO_WritePin>
	
//			Delay_us ( 3 );
			macRC522_DELAY();
 8001008:	20c8      	movs	r0, #200	; 0xc8
 800100a:	f7ff ff85 	bl	8000f18 <Delay_us>
	for(counter=0;counter<8;counter++)
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	3301      	adds	r3, #1
 8001012:	71fb      	strb	r3, [r7, #7]
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	2b07      	cmp	r3, #7
 8001018:	d9d8      	bls.n	8000fcc <SPI_RC522_ReadByte+0xc>
			
	}
	
	return SPI_Data;
 800101a:	79bb      	ldrb	r3, [r7, #6]
	
}
 800101c:	4618      	mov	r0, r3
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40010800 	.word	0x40010800

08001028 <ReadRawRC>:
 * 输入  ：ucAddress，寄存器地址
 * 返回  : 寄存器的当前值
 * 调用  ：内部调用
 */
u8 ReadRawRC ( u8 ucAddress )
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
	u8 ucAddr, ucReturn;
	
	
	ucAddr = ( ( ucAddress << 1 ) & 0x7E ) | 0x80;
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	b25b      	sxtb	r3, r3
 8001038:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800103c:	b25b      	sxtb	r3, r3
 800103e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001042:	b25b      	sxtb	r3, r3
 8001044:	73fb      	strb	r3, [r7, #15]
	
	macRC522_CS_Enable();
 8001046:	2200      	movs	r2, #0
 8001048:	2110      	movs	r1, #16
 800104a:	480a      	ldr	r0, [pc, #40]	; (8001074 <ReadRawRC+0x4c>)
 800104c:	f000 ff31 	bl	8001eb2 <HAL_GPIO_WritePin>
	
	SPI_RC522_SendByte ( ucAddr );
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff7a 	bl	8000f4c <SPI_RC522_SendByte>
	
	ucReturn = SPI_RC522_ReadByte ();
 8001058:	f7ff ffb2 	bl	8000fc0 <SPI_RC522_ReadByte>
 800105c:	4603      	mov	r3, r0
 800105e:	73bb      	strb	r3, [r7, #14]
	
	macRC522_CS_Disable();
 8001060:	2201      	movs	r2, #1
 8001062:	2110      	movs	r1, #16
 8001064:	4803      	ldr	r0, [pc, #12]	; (8001074 <ReadRawRC+0x4c>)
 8001066:	f000 ff24 	bl	8001eb2 <HAL_GPIO_WritePin>
	
	
	return ucReturn;
 800106a:	7bbb      	ldrb	r3, [r7, #14]
	
	
}
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40010800 	.word	0x40010800

08001078 <WriteRawRC>:
 *         ucValue，写入寄存器的值
 * 返回  : 无
 * 调用  ：内部调用
 */
void WriteRawRC ( u8 ucAddress, u8 ucValue )
{  
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	460a      	mov	r2, r1
 8001082:	71fb      	strb	r3, [r7, #7]
 8001084:	4613      	mov	r3, r2
 8001086:	71bb      	strb	r3, [r7, #6]
	u8 ucAddr;
	
	
	ucAddr = ( ucAddress << 1 ) & 0x7E;
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	b2db      	uxtb	r3, r3
 800108e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001092:	73fb      	strb	r3, [r7, #15]
	
	macRC522_CS_Enable();
 8001094:	2200      	movs	r2, #0
 8001096:	2110      	movs	r1, #16
 8001098:	4809      	ldr	r0, [pc, #36]	; (80010c0 <WriteRawRC+0x48>)
 800109a:	f000 ff0a 	bl	8001eb2 <HAL_GPIO_WritePin>
	
	SPI_RC522_SendByte ( ucAddr );
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff53 	bl	8000f4c <SPI_RC522_SendByte>
	
	SPI_RC522_SendByte ( ucValue );
 80010a6:	79bb      	ldrb	r3, [r7, #6]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff4f 	bl	8000f4c <SPI_RC522_SendByte>
	
	macRC522_CS_Disable();	
 80010ae:	2201      	movs	r2, #1
 80010b0:	2110      	movs	r1, #16
 80010b2:	4803      	ldr	r0, [pc, #12]	; (80010c0 <WriteRawRC+0x48>)
 80010b4:	f000 fefd 	bl	8001eb2 <HAL_GPIO_WritePin>

	
}
 80010b8:	bf00      	nop
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40010800 	.word	0x40010800

080010c4 <SetBitMask>:
 *         ucMask，置位值
 * 返回  : 无
 * 调用  ：内部调用
 */
void SetBitMask ( u8 ucReg, u8 ucMask )  
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	460a      	mov	r2, r1
 80010ce:	71fb      	strb	r3, [r7, #7]
 80010d0:	4613      	mov	r3, r2
 80010d2:	71bb      	strb	r3, [r7, #6]
    u8 ucTemp;
	
	
    ucTemp = ReadRawRC ( ucReg );
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ffa6 	bl	8001028 <ReadRawRC>
 80010dc:	4603      	mov	r3, r0
 80010de:	73fb      	strb	r3, [r7, #15]
	
    WriteRawRC ( ucReg, ucTemp | ucMask );         // set bit mask
 80010e0:	7bfa      	ldrb	r2, [r7, #15]
 80010e2:	79bb      	ldrb	r3, [r7, #6]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffc3 	bl	8001078 <WriteRawRC>
	
	
}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <ClearBitMask>:
 *         ucMask，清位值
 * 返回  : 无
 * 调用  ：内部调用
 */
void ClearBitMask ( u8 ucReg, u8 ucMask )  
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b084      	sub	sp, #16
 80010fe:	af00      	add	r7, sp, #0
 8001100:	4603      	mov	r3, r0
 8001102:	460a      	mov	r2, r1
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	4613      	mov	r3, r2
 8001108:	71bb      	strb	r3, [r7, #6]
    u8 ucTemp;
	
	
    ucTemp = ReadRawRC ( ucReg );
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff8b 	bl	8001028 <ReadRawRC>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
	
    WriteRawRC ( ucReg, ucTemp & ( ~ ucMask) );  // clear bit mask
 8001116:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800111a:	43db      	mvns	r3, r3
 800111c:	b25a      	sxtb	r2, r3
 800111e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001122:	4013      	ands	r3, r2
 8001124:	b25b      	sxtb	r3, r3
 8001126:	b2da      	uxtb	r2, r3
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	4611      	mov	r1, r2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ffa3 	bl	8001078 <WriteRawRC>
	
	
}
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <PcdAntennaOn>:
 * 输入  ：无
 * 返回  : 无
 * 调用  ：内部调用
 */
void PcdAntennaOn ( void )
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
    u8 uc;
	
	
    uc = ReadRawRC ( TxControlReg );
 8001140:	2014      	movs	r0, #20
 8001142:	f7ff ff71 	bl	8001028 <ReadRawRC>
 8001146:	4603      	mov	r3, r0
 8001148:	71fb      	strb	r3, [r7, #7]
	
    if ( ! ( uc & 0x03 ) )
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	f003 0303 	and.w	r3, r3, #3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d103      	bne.n	800115c <PcdAntennaOn+0x22>
			SetBitMask(TxControlReg, 0x03);
 8001154:	2103      	movs	r1, #3
 8001156:	2014      	movs	r0, #20
 8001158:	f7ff ffb4 	bl	80010c4 <SetBitMask>

		
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <PcdReset>:
 * 输入  ：无
 * 返回  : 无
 * 调用  ：外部调用
 */
void PcdReset ( void )
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
	macRC522_Reset_Disable();
 8001168:	2201      	movs	r2, #1
 800116a:	2101      	movs	r1, #1
 800116c:	481f      	ldr	r0, [pc, #124]	; (80011ec <PcdReset+0x88>)
 800116e:	f000 fea0 	bl	8001eb2 <HAL_GPIO_WritePin>
	
	Delay_us ( 1 );
 8001172:	2001      	movs	r0, #1
 8001174:	f7ff fed0 	bl	8000f18 <Delay_us>

	macRC522_Reset_Enable();
 8001178:	2200      	movs	r2, #0
 800117a:	2101      	movs	r1, #1
 800117c:	481b      	ldr	r0, [pc, #108]	; (80011ec <PcdReset+0x88>)
 800117e:	f000 fe98 	bl	8001eb2 <HAL_GPIO_WritePin>
	
	Delay_us ( 1 );
 8001182:	2001      	movs	r0, #1
 8001184:	f7ff fec8 	bl	8000f18 <Delay_us>
	
	macRC522_Reset_Disable();
 8001188:	2201      	movs	r2, #1
 800118a:	2101      	movs	r1, #1
 800118c:	4817      	ldr	r0, [pc, #92]	; (80011ec <PcdReset+0x88>)
 800118e:	f000 fe90 	bl	8001eb2 <HAL_GPIO_WritePin>
	
	Delay_us ( 1 );
 8001192:	2001      	movs	r0, #1
 8001194:	f7ff fec0 	bl	8000f18 <Delay_us>
	
	WriteRawRC ( CommandReg, 0x0f );
 8001198:	210f      	movs	r1, #15
 800119a:	2001      	movs	r0, #1
 800119c:	f7ff ff6c 	bl	8001078 <WriteRawRC>
	
	while ( ReadRawRC ( CommandReg ) & 0x10 );
 80011a0:	bf00      	nop
 80011a2:	2001      	movs	r0, #1
 80011a4:	f7ff ff40 	bl	8001028 <ReadRawRC>
 80011a8:	4603      	mov	r3, r0
 80011aa:	f003 0310 	and.w	r3, r3, #16
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d1f7      	bne.n	80011a2 <PcdReset+0x3e>
	
	Delay_us ( 1 );
 80011b2:	2001      	movs	r0, #1
 80011b4:	f7ff feb0 	bl	8000f18 <Delay_us>
	
  WriteRawRC ( ModeReg, 0x3D );            //定义发送和接收常用模式 和Mifare卡通讯，CRC初始值0x6363
 80011b8:	213d      	movs	r1, #61	; 0x3d
 80011ba:	2011      	movs	r0, #17
 80011bc:	f7ff ff5c 	bl	8001078 <WriteRawRC>
	
  WriteRawRC ( TReloadRegL, 30 );          //16位定时器低位
 80011c0:	211e      	movs	r1, #30
 80011c2:	202d      	movs	r0, #45	; 0x2d
 80011c4:	f7ff ff58 	bl	8001078 <WriteRawRC>
	WriteRawRC ( TReloadRegH, 0 );			     //16位定时器高位
 80011c8:	2100      	movs	r1, #0
 80011ca:	202c      	movs	r0, #44	; 0x2c
 80011cc:	f7ff ff54 	bl	8001078 <WriteRawRC>
	
  WriteRawRC ( TModeReg, 0x8D );				   //定义内部定时器的设置
 80011d0:	218d      	movs	r1, #141	; 0x8d
 80011d2:	202a      	movs	r0, #42	; 0x2a
 80011d4:	f7ff ff50 	bl	8001078 <WriteRawRC>
	
  WriteRawRC ( TPrescalerReg, 0x3E );			 //设置定时器分频系数
 80011d8:	213e      	movs	r1, #62	; 0x3e
 80011da:	202b      	movs	r0, #43	; 0x2b
 80011dc:	f7ff ff4c 	bl	8001078 <WriteRawRC>
	
	WriteRawRC ( TxAutoReg, 0x40 );				   //调制发送信号为100%ASK
 80011e0:	2140      	movs	r1, #64	; 0x40
 80011e2:	2015      	movs	r0, #21
 80011e4:	f7ff ff48 	bl	8001078 <WriteRawRC>
	

}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40010c00 	.word	0x40010c00

080011f0 <M500PcdConfigISOType>:
 * 输入  ：ucType，工作方式
 * 返回  : 无
 * 调用  ：外部调用
 */
void M500PcdConfigISOType ( u8 ucType )
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
	if ( ucType == 'A')                     //ISO14443_A
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	2b41      	cmp	r3, #65	; 0x41
 80011fe:	d124      	bne.n	800124a <M500PcdConfigISOType+0x5a>
  {
		ClearBitMask ( Status2Reg, 0x08 );
 8001200:	2108      	movs	r1, #8
 8001202:	2008      	movs	r0, #8
 8001204:	f7ff ff79 	bl	80010fa <ClearBitMask>
		
    WriteRawRC ( ModeReg, 0x3D );//3F
 8001208:	213d      	movs	r1, #61	; 0x3d
 800120a:	2011      	movs	r0, #17
 800120c:	f7ff ff34 	bl	8001078 <WriteRawRC>
		
		WriteRawRC ( RxSelReg, 0x86 );//84
 8001210:	2186      	movs	r1, #134	; 0x86
 8001212:	2017      	movs	r0, #23
 8001214:	f7ff ff30 	bl	8001078 <WriteRawRC>
		
		WriteRawRC( RFCfgReg, 0x7F );   //4F
 8001218:	217f      	movs	r1, #127	; 0x7f
 800121a:	2026      	movs	r0, #38	; 0x26
 800121c:	f7ff ff2c 	bl	8001078 <WriteRawRC>
		
		WriteRawRC( TReloadRegL, 30 );//tmoLength);// TReloadVal = 'h6a =tmoLength(dec) 
 8001220:	211e      	movs	r1, #30
 8001222:	202d      	movs	r0, #45	; 0x2d
 8001224:	f7ff ff28 	bl	8001078 <WriteRawRC>
		
		WriteRawRC ( TReloadRegH, 0 );
 8001228:	2100      	movs	r1, #0
 800122a:	202c      	movs	r0, #44	; 0x2c
 800122c:	f7ff ff24 	bl	8001078 <WriteRawRC>
		
		WriteRawRC ( TModeReg, 0x8D );
 8001230:	218d      	movs	r1, #141	; 0x8d
 8001232:	202a      	movs	r0, #42	; 0x2a
 8001234:	f7ff ff20 	bl	8001078 <WriteRawRC>
		
		WriteRawRC ( TPrescalerReg, 0x3E );
 8001238:	213e      	movs	r1, #62	; 0x3e
 800123a:	202b      	movs	r0, #43	; 0x2b
 800123c:	f7ff ff1c 	bl	8001078 <WriteRawRC>
		
		Delay_us ( 2 );
 8001240:	2002      	movs	r0, #2
 8001242:	f7ff fe69 	bl	8000f18 <Delay_us>
		
		PcdAntennaOn ();//开天线
 8001246:	f7ff ff78 	bl	800113a <PcdAntennaOn>
		
   }

	 
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <PcdComMF522>:
 * 返回  : 状态值
 *         = MI_OK，成功
 * 调用  ：内部调用
 */
char PcdComMF522 ( u8 ucCommand, u8 * pInData, u8 ucInLenByte, u8 * pOutData, u32 * pOutLenBit )		
{
 8001252:	b590      	push	{r4, r7, lr}
 8001254:	b089      	sub	sp, #36	; 0x24
 8001256:	af00      	add	r7, sp, #0
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
 8001260:	4613      	mov	r3, r2
 8001262:	73bb      	strb	r3, [r7, #14]
    char cStatus = MI_ERR;
 8001264:	23bb      	movs	r3, #187	; 0xbb
 8001266:	77fb      	strb	r3, [r7, #31]
    u8 ucIrqEn   = 0x00;
 8001268:	2300      	movs	r3, #0
 800126a:	77bb      	strb	r3, [r7, #30]
    u8 ucWaitFor = 0x00;
 800126c:	2300      	movs	r3, #0
 800126e:	777b      	strb	r3, [r7, #29]
    u8 ucLastBits;
    u8 ucN;
    u32 ul;
	
	
    switch ( ucCommand )
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	2b0c      	cmp	r3, #12
 8001274:	d006      	beq.n	8001284 <PcdComMF522+0x32>
 8001276:	2b0e      	cmp	r3, #14
 8001278:	d109      	bne.n	800128e <PcdComMF522+0x3c>
    {
       case PCD_AUTHENT:		//Mifare认证
          ucIrqEn   = 0x12;		//允许错误中断请求ErrIEn  允许空闲中断IdleIEn
 800127a:	2312      	movs	r3, #18
 800127c:	77bb      	strb	r3, [r7, #30]
          ucWaitFor = 0x10;		//认证寻卡等待时候 查询空闲中断标志位
 800127e:	2310      	movs	r3, #16
 8001280:	777b      	strb	r3, [r7, #29]
          break;
 8001282:	e005      	b.n	8001290 <PcdComMF522+0x3e>
			 
       case PCD_TRANSCEIVE:		//接收发送 发送接收
          ucIrqEn   = 0x77;		//允许TxIEn RxIEn IdleIEn LoAlertIEn ErrIEn TimerIEn
 8001284:	2377      	movs	r3, #119	; 0x77
 8001286:	77bb      	strb	r3, [r7, #30]
          ucWaitFor = 0x30;		//寻卡等待时候 查询接收中断标志位与 空闲中断标志位
 8001288:	2330      	movs	r3, #48	; 0x30
 800128a:	777b      	strb	r3, [r7, #29]
          break;
 800128c:	e000      	b.n	8001290 <PcdComMF522+0x3e>
			 
       default:
         break;
 800128e:	bf00      	nop
			 
    }
   
    WriteRawRC ( ComIEnReg, ucIrqEn | 0x80 );		//IRqInv置位管脚IRQ与Status1Reg的IRq位的值相反
 8001290:	7fbb      	ldrb	r3, [r7, #30]
 8001292:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001296:	b2db      	uxtb	r3, r3
 8001298:	4619      	mov	r1, r3
 800129a:	2002      	movs	r0, #2
 800129c:	f7ff feec 	bl	8001078 <WriteRawRC>
    ClearBitMask ( ComIrqReg, 0x80 );			//Set1该位清零时，CommIRqReg的屏蔽位清零
 80012a0:	2180      	movs	r1, #128	; 0x80
 80012a2:	2004      	movs	r0, #4
 80012a4:	f7ff ff29 	bl	80010fa <ClearBitMask>
    WriteRawRC ( CommandReg, PCD_IDLE );		//写空闲命令
 80012a8:	2100      	movs	r1, #0
 80012aa:	2001      	movs	r0, #1
 80012ac:	f7ff fee4 	bl	8001078 <WriteRawRC>
    SetBitMask ( FIFOLevelReg, 0x80 );			//置位FlushBuffer清除内部FIFO的读和写指针以及ErrReg的BufferOvfl标志位被清除
 80012b0:	2180      	movs	r1, #128	; 0x80
 80012b2:	200a      	movs	r0, #10
 80012b4:	f7ff ff06 	bl	80010c4 <SetBitMask>
    
    for ( ul = 0; ul < ucInLenByte; ul ++ )
 80012b8:	2300      	movs	r3, #0
 80012ba:	61bb      	str	r3, [r7, #24]
 80012bc:	e00a      	b.n	80012d4 <PcdComMF522+0x82>
		  WriteRawRC ( FIFODataReg, pInData [ ul ] );    		//写数据进FIFOdata
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	4413      	add	r3, r2
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	4619      	mov	r1, r3
 80012c8:	2009      	movs	r0, #9
 80012ca:	f7ff fed5 	bl	8001078 <WriteRawRC>
    for ( ul = 0; ul < ucInLenByte; ul ++ )
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	3301      	adds	r3, #1
 80012d2:	61bb      	str	r3, [r7, #24]
 80012d4:	7bbb      	ldrb	r3, [r7, #14]
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d3f0      	bcc.n	80012be <PcdComMF522+0x6c>
			
    WriteRawRC ( CommandReg, ucCommand );					//写命令
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	4619      	mov	r1, r3
 80012e0:	2001      	movs	r0, #1
 80012e2:	f7ff fec9 	bl	8001078 <WriteRawRC>
   
    
    if ( ucCommand == PCD_TRANSCEIVE )
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	2b0c      	cmp	r3, #12
 80012ea:	d103      	bne.n	80012f4 <PcdComMF522+0xa2>
			SetBitMask(BitFramingReg,0x80);  				//StartSend置位启动数据发送 该位与收发命令使用时才有效
 80012ec:	2180      	movs	r1, #128	; 0x80
 80012ee:	200d      	movs	r0, #13
 80012f0:	f7ff fee8 	bl	80010c4 <SetBitMask>
    
    ul = 1000;//根据时钟频率调整，操作M1卡最大等待时间25ms
 80012f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f8:	61bb      	str	r3, [r7, #24]
		
    do 														//认证 与寻卡等待时间
    {
         ucN = ReadRawRC ( ComIrqReg );							//查询事件中断
 80012fa:	2004      	movs	r0, #4
 80012fc:	f7ff fe94 	bl	8001028 <ReadRawRC>
 8001300:	4603      	mov	r3, r0
 8001302:	773b      	strb	r3, [r7, #28]
         ul --;
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	3b01      	subs	r3, #1
 8001308:	61bb      	str	r3, [r7, #24]
    } while ( ( ul != 0 ) && ( ! ( ucN & 0x01 ) ) && ( ! ( ucN & ucWaitFor ) ) );		//退出条件i=0,定时器中断，与写空闲命令
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d00a      	beq.n	8001326 <PcdComMF522+0xd4>
 8001310:	7f3b      	ldrb	r3, [r7, #28]
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b00      	cmp	r3, #0
 8001318:	d105      	bne.n	8001326 <PcdComMF522+0xd4>
 800131a:	7f3a      	ldrb	r2, [r7, #28]
 800131c:	7f7b      	ldrb	r3, [r7, #29]
 800131e:	4013      	ands	r3, r2
 8001320:	b2db      	uxtb	r3, r3
 8001322:	2b00      	cmp	r3, #0
 8001324:	d0e9      	beq.n	80012fa <PcdComMF522+0xa8>
		
    ClearBitMask ( BitFramingReg, 0x80 );					//清理允许StartSend位
 8001326:	2180      	movs	r1, #128	; 0x80
 8001328:	200d      	movs	r0, #13
 800132a:	f7ff fee6 	bl	80010fa <ClearBitMask>
		
    if ( ul != 0 )
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d052      	beq.n	80013da <PcdComMF522+0x188>
    {
			if ( ! ( ReadRawRC ( ErrorReg ) & 0x1B ) )			//读错误标志寄存器BufferOfI CollErr ParityErr ProtocolErr
 8001334:	2006      	movs	r0, #6
 8001336:	f7ff fe77 	bl	8001028 <ReadRawRC>
 800133a:	4603      	mov	r3, r0
 800133c:	f003 031b 	and.w	r3, r3, #27
 8001340:	2b00      	cmp	r3, #0
 8001342:	d148      	bne.n	80013d6 <PcdComMF522+0x184>
			{
				cStatus = MI_OK;
 8001344:	2326      	movs	r3, #38	; 0x26
 8001346:	77fb      	strb	r3, [r7, #31]
				
				if ( ucN & ucIrqEn & 0x01 )					//是否发生定时器中断
 8001348:	7f3a      	ldrb	r2, [r7, #28]
 800134a:	7fbb      	ldrb	r3, [r7, #30]
 800134c:	4013      	ands	r3, r2
 800134e:	b2db      	uxtb	r3, r3
 8001350:	f003 0301 	and.w	r3, r3, #1
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <PcdComMF522+0x10a>
				  cStatus = MI_NOTAGERR;   
 8001358:	23cc      	movs	r3, #204	; 0xcc
 800135a:	77fb      	strb	r3, [r7, #31]
					
				if ( ucCommand == PCD_TRANSCEIVE )
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	2b0c      	cmp	r3, #12
 8001360:	d13b      	bne.n	80013da <PcdComMF522+0x188>
				{
					ucN = ReadRawRC ( FIFOLevelReg );			//读FIFO中保存的字节数
 8001362:	200a      	movs	r0, #10
 8001364:	f7ff fe60 	bl	8001028 <ReadRawRC>
 8001368:	4603      	mov	r3, r0
 800136a:	773b      	strb	r3, [r7, #28]
					
					ucLastBits = ReadRawRC ( ControlReg ) & 0x07;	//最后接收到得字节的有效位数
 800136c:	200c      	movs	r0, #12
 800136e:	f7ff fe5b 	bl	8001028 <ReadRawRC>
 8001372:	4603      	mov	r3, r0
 8001374:	f003 0307 	and.w	r3, r3, #7
 8001378:	75fb      	strb	r3, [r7, #23]
					
					if ( ucLastBits )
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d008      	beq.n	8001392 <PcdComMF522+0x140>
						* pOutLenBit = ( ucN - 1 ) * 8 + ucLastBits;   	//N个字节数减去1（最后一个字节）+最后一位的位数 读取到的数据总位数
 8001380:	7f3b      	ldrb	r3, [r7, #28]
 8001382:	3b01      	subs	r3, #1
 8001384:	00da      	lsls	r2, r3, #3
 8001386:	7dfb      	ldrb	r3, [r7, #23]
 8001388:	4413      	add	r3, r2
 800138a:	461a      	mov	r2, r3
 800138c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	e004      	b.n	800139c <PcdComMF522+0x14a>
					else
						* pOutLenBit = ucN * 8;   					//最后接收到的字节整个字节有效
 8001392:	7f3b      	ldrb	r3, [r7, #28]
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	461a      	mov	r2, r3
 8001398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800139a:	601a      	str	r2, [r3, #0]
					
					if ( ucN == 0 )		
 800139c:	7f3b      	ldrb	r3, [r7, #28]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <PcdComMF522+0x154>
            ucN = 1;    
 80013a2:	2301      	movs	r3, #1
 80013a4:	773b      	strb	r3, [r7, #28]
					
					if ( ucN > MAXRLEN )
 80013a6:	7f3b      	ldrb	r3, [r7, #28]
 80013a8:	2b12      	cmp	r3, #18
 80013aa:	d901      	bls.n	80013b0 <PcdComMF522+0x15e>
						ucN = MAXRLEN;   
 80013ac:	2312      	movs	r3, #18
 80013ae:	773b      	strb	r3, [r7, #28]
					
					for ( ul = 0; ul < ucN; ul ++ )
 80013b0:	2300      	movs	r3, #0
 80013b2:	61bb      	str	r3, [r7, #24]
 80013b4:	e00a      	b.n	80013cc <PcdComMF522+0x17a>
					  pOutData [ ul ] = ReadRawRC ( FIFODataReg );   
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	18d4      	adds	r4, r2, r3
 80013bc:	2009      	movs	r0, #9
 80013be:	f7ff fe33 	bl	8001028 <ReadRawRC>
 80013c2:	4603      	mov	r3, r0
 80013c4:	7023      	strb	r3, [r4, #0]
					for ( ul = 0; ul < ucN; ul ++ )
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	3301      	adds	r3, #1
 80013ca:	61bb      	str	r3, [r7, #24]
 80013cc:	7f3b      	ldrb	r3, [r7, #28]
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d3f0      	bcc.n	80013b6 <PcdComMF522+0x164>
 80013d4:	e001      	b.n	80013da <PcdComMF522+0x188>
					}
					
      }
			
			else
				cStatus = MI_ERR;   
 80013d6:	23bb      	movs	r3, #187	; 0xbb
 80013d8:	77fb      	strb	r3, [r7, #31]
			
    }
   
   SetBitMask ( ControlReg, 0x80 );           // stop timer now
 80013da:	2180      	movs	r1, #128	; 0x80
 80013dc:	200c      	movs	r0, #12
 80013de:	f7ff fe71 	bl	80010c4 <SetBitMask>
   WriteRawRC ( CommandReg, PCD_IDLE ); 
 80013e2:	2100      	movs	r1, #0
 80013e4:	2001      	movs	r0, #1
 80013e6:	f7ff fe47 	bl	8001078 <WriteRawRC>
		 
		
   return cStatus;
 80013ea:	7ffb      	ldrb	r3, [r7, #31]
		
		
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3724      	adds	r7, #36	; 0x24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd90      	pop	{r4, r7, pc}

080013f4 <PcdRequest>:
 * 返回  : 状态值
 *         = MI_OK，成功
 * 调用  ：外部调用
 */
char PcdRequest ( u8 ucReq_code, u8 * pTagType )
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	; 0x28
 80013f8:	af02      	add	r7, sp, #8
 80013fa:	4603      	mov	r3, r0
 80013fc:	6039      	str	r1, [r7, #0]
 80013fe:	71fb      	strb	r3, [r7, #7]
   char cStatus;  
	 u8 ucComMF522Buf [ MAXRLEN ]; 
   u32 ulLen;
	

   ClearBitMask ( Status2Reg, 0x08 );	//清理指示MIFARECyptol单元接通以及所有卡的数据通信被加密的情况
 8001400:	2108      	movs	r1, #8
 8001402:	2008      	movs	r0, #8
 8001404:	f7ff fe79 	bl	80010fa <ClearBitMask>
   WriteRawRC ( BitFramingReg, 0x07 );	//	发送的最后一个字节的 七位
 8001408:	2107      	movs	r1, #7
 800140a:	200d      	movs	r0, #13
 800140c:	f7ff fe34 	bl	8001078 <WriteRawRC>
   SetBitMask ( TxControlReg, 0x03 );	//TX1,TX2管脚的输出信号传递经发送调制的13.56的能量载波信号
 8001410:	2103      	movs	r1, #3
 8001412:	2014      	movs	r0, #20
 8001414:	f7ff fe56 	bl	80010c4 <SetBitMask>

   ucComMF522Buf [ 0 ] = ucReq_code;		//存入 卡片命令字
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	733b      	strb	r3, [r7, #12]

   cStatus = PcdComMF522 ( PCD_TRANSCEIVE,	ucComMF522Buf, 1, ucComMF522Buf, & ulLen );	//寻卡
 800141c:	f107 020c 	add.w	r2, r7, #12
 8001420:	f107 010c 	add.w	r1, r7, #12
 8001424:	f107 0308 	add.w	r3, r7, #8
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	4613      	mov	r3, r2
 800142c:	2201      	movs	r2, #1
 800142e:	200c      	movs	r0, #12
 8001430:	f7ff ff0f 	bl	8001252 <PcdComMF522>
 8001434:	4603      	mov	r3, r0
 8001436:	77fb      	strb	r3, [r7, #31]
  
   if ( ( cStatus == MI_OK ) && ( ulLen == 0x10 ) )	//寻卡成功返回卡类型
 8001438:	7ffb      	ldrb	r3, [r7, #31]
 800143a:	2b26      	cmp	r3, #38	; 0x26
 800143c:	d10a      	bne.n	8001454 <PcdRequest+0x60>
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	2b10      	cmp	r3, #16
 8001442:	d107      	bne.n	8001454 <PcdRequest+0x60>
   {    
       * pTagType = ucComMF522Buf [ 0 ];
 8001444:	7b3a      	ldrb	r2, [r7, #12]
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	701a      	strb	r2, [r3, #0]
       * ( pTagType + 1 ) = ucComMF522Buf [ 1 ];
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	7b7a      	ldrb	r2, [r7, #13]
 8001450:	701a      	strb	r2, [r3, #0]
 8001452:	e001      	b.n	8001458 <PcdRequest+0x64>
   }
	 
   else
     cStatus = MI_ERR;
 8001454:	23bb      	movs	r3, #187	; 0xbb
 8001456:	77fb      	strb	r3, [r7, #31]

   
   return cStatus;
 8001458:	7ffb      	ldrb	r3, [r7, #31]
	 
	 
}
 800145a:	4618      	mov	r0, r3
 800145c:	3720      	adds	r7, #32
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <PcdAnticoll>:
 * 返回  : 状态值
 *         = MI_OK，成功
 * 调用  ：外部调用
 */
char PcdAnticoll ( u8 * pSnr )
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b08c      	sub	sp, #48	; 0x30
 8001466:	af02      	add	r7, sp, #8
 8001468:	6078      	str	r0, [r7, #4]
    char cStatus;
    u8 uc, ucSnr_check = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    u8 ucComMF522Buf [ MAXRLEN ]; 
	  u32 ulLen;
    

    ClearBitMask ( Status2Reg, 0x08 );		//清MFCryptol On位 只有成功执行MFAuthent命令后，该位才能置位
 8001470:	2108      	movs	r1, #8
 8001472:	2008      	movs	r0, #8
 8001474:	f7ff fe41 	bl	80010fa <ClearBitMask>
    WriteRawRC ( BitFramingReg, 0x00);		//清理寄存器 停止收发
 8001478:	2100      	movs	r1, #0
 800147a:	200d      	movs	r0, #13
 800147c:	f7ff fdfc 	bl	8001078 <WriteRawRC>
    ClearBitMask ( CollReg, 0x80 );			//清ValuesAfterColl所有接收的位在冲突后被清除
 8001480:	2180      	movs	r1, #128	; 0x80
 8001482:	200e      	movs	r0, #14
 8001484:	f7ff fe39 	bl	80010fa <ClearBitMask>
   
    ucComMF522Buf [ 0 ] = 0x93;	//卡片防冲突命令
 8001488:	2393      	movs	r3, #147	; 0x93
 800148a:	743b      	strb	r3, [r7, #16]
    ucComMF522Buf [ 1 ] = 0x20;
 800148c:	2320      	movs	r3, #32
 800148e:	747b      	strb	r3, [r7, #17]
   
    cStatus = PcdComMF522 ( PCD_TRANSCEIVE, ucComMF522Buf, 2, ucComMF522Buf, & ulLen);//与卡片通信
 8001490:	f107 0210 	add.w	r2, r7, #16
 8001494:	f107 0110 	add.w	r1, r7, #16
 8001498:	f107 030c 	add.w	r3, r7, #12
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	4613      	mov	r3, r2
 80014a0:	2202      	movs	r2, #2
 80014a2:	200c      	movs	r0, #12
 80014a4:	f7ff fed5 	bl	8001252 <PcdComMF522>
 80014a8:	4603      	mov	r3, r0
 80014aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
    if ( cStatus == MI_OK)		//通信成功
 80014ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014b2:	2b26      	cmp	r3, #38	; 0x26
 80014b4:	d132      	bne.n	800151c <PcdAnticoll+0xba>
    {
			for ( uc = 0; uc < 4; uc ++ )
 80014b6:	2300      	movs	r3, #0
 80014b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80014bc:	e01c      	b.n	80014f8 <PcdAnticoll+0x96>
			{
         * ( pSnr + uc )  = ucComMF522Buf [ uc ];			//读出UID
 80014be:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80014c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	440b      	add	r3, r1
 80014ca:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80014ce:	440a      	add	r2, r1
 80014d0:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80014d4:	701a      	strb	r2, [r3, #0]
         ucSnr_check ^= ucComMF522Buf [ uc ];
 80014d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014de:	4413      	add	r3, r2
 80014e0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80014e4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014e8:	4053      	eors	r3, r2
 80014ea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			for ( uc = 0; uc < 4; uc ++ )
 80014ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014f2:	3301      	adds	r3, #1
 80014f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80014f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014fc:	2b03      	cmp	r3, #3
 80014fe:	d9de      	bls.n	80014be <PcdAnticoll+0x5c>
      }
			
      if ( ucSnr_check != ucComMF522Buf [ uc ] )
 8001500:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001504:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001508:	4413      	add	r3, r2
 800150a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800150e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001512:	429a      	cmp	r2, r3
 8001514:	d002      	beq.n	800151c <PcdAnticoll+0xba>
				cStatus = MI_ERR;    
 8001516:	23bb      	movs	r3, #187	; 0xbb
 8001518:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				 
    }
    
    SetBitMask ( CollReg, 0x80 );
 800151c:	2180      	movs	r1, #128	; 0x80
 800151e:	200e      	movs	r0, #14
 8001520:	f7ff fdd0 	bl	80010c4 <SetBitMask>
		
		
    return cStatus;
 8001524:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
		
		
}
 8001528:	4618      	mov	r0, r3
 800152a:	3728      	adds	r7, #40	; 0x28
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <HAL_MspInit+0x5c>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	4a14      	ldr	r2, [pc, #80]	; (800158c <HAL_MspInit+0x5c>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	6193      	str	r3, [r2, #24]
 8001542:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_MspInit+0x5c>)
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	4b0f      	ldr	r3, [pc, #60]	; (800158c <HAL_MspInit+0x5c>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	4a0e      	ldr	r2, [pc, #56]	; (800158c <HAL_MspInit+0x5c>)
 8001554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001558:	61d3      	str	r3, [r2, #28]
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <HAL_MspInit+0x5c>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001566:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <HAL_MspInit+0x60>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	4a04      	ldr	r2, [pc, #16]	; (8001590 <HAL_MspInit+0x60>)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	40021000 	.word	0x40021000
 8001590:	40010000 	.word	0x40010000

08001594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <HardFault_Handler+0x4>

080015a6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015aa:	e7fe      	b.n	80015aa <MemManage_Handler+0x4>

080015ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <BusFault_Handler+0x4>

080015b2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <UsageFault_Handler+0x4>

080015b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e0:	f000 f9bc 	bl	800195c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
	return 1;
 80015ec:	2301      	movs	r3, #1
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr

080015f6 <_kill>:

int _kill(int pid, int sig)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001600:	f001 fa42 	bl	8002a88 <__errno>
 8001604:	4603      	mov	r3, r0
 8001606:	2216      	movs	r2, #22
 8001608:	601a      	str	r2, [r3, #0]
	return -1;
 800160a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <_exit>:

void _exit (int status)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800161e:	f04f 31ff 	mov.w	r1, #4294967295
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff ffe7 	bl	80015f6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001628:	e7fe      	b.n	8001628 <_exit+0x12>

0800162a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b086      	sub	sp, #24
 800162e:	af00      	add	r7, sp, #0
 8001630:	60f8      	str	r0, [r7, #12]
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	e00a      	b.n	8001652 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800163c:	f3af 8000 	nop.w
 8001640:	4601      	mov	r1, r0
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	1c5a      	adds	r2, r3, #1
 8001646:	60ba      	str	r2, [r7, #8]
 8001648:	b2ca      	uxtb	r2, r1
 800164a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	3301      	adds	r3, #1
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	429a      	cmp	r2, r3
 8001658:	dbf0      	blt.n	800163c <_read+0x12>
	}

return len;
 800165a:	687b      	ldr	r3, [r7, #4]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	e009      	b.n	800168a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	1c5a      	adds	r2, r3, #1
 800167a:	60ba      	str	r2, [r7, #8]
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f000 f8ee 	bl	8001860 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	3301      	adds	r3, #1
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	429a      	cmp	r2, r3
 8001690:	dbf1      	blt.n	8001676 <_write+0x12>
	}
	return len;
 8001692:	687b      	ldr	r3, [r7, #4]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <_close>:

int _close(int file)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	return -1;
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr

080016b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
 80016ba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016c2:	605a      	str	r2, [r3, #4]
	return 0;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <_isatty>:

int _isatty(int file)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	return 1;
 80016d8:	2301      	movs	r3, #1
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
	return 0;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001704:	4a14      	ldr	r2, [pc, #80]	; (8001758 <_sbrk+0x5c>)
 8001706:	4b15      	ldr	r3, [pc, #84]	; (800175c <_sbrk+0x60>)
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001710:	4b13      	ldr	r3, [pc, #76]	; (8001760 <_sbrk+0x64>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d102      	bne.n	800171e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <_sbrk+0x64>)
 800171a:	4a12      	ldr	r2, [pc, #72]	; (8001764 <_sbrk+0x68>)
 800171c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800171e:	4b10      	ldr	r3, [pc, #64]	; (8001760 <_sbrk+0x64>)
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4413      	add	r3, r2
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	429a      	cmp	r2, r3
 800172a:	d207      	bcs.n	800173c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800172c:	f001 f9ac 	bl	8002a88 <__errno>
 8001730:	4603      	mov	r3, r0
 8001732:	220c      	movs	r2, #12
 8001734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001736:	f04f 33ff 	mov.w	r3, #4294967295
 800173a:	e009      	b.n	8001750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001742:	4b07      	ldr	r3, [pc, #28]	; (8001760 <_sbrk+0x64>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	4a05      	ldr	r2, [pc, #20]	; (8001760 <_sbrk+0x64>)
 800174c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800174e:	68fb      	ldr	r3, [r7, #12]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	2000c000 	.word	0x2000c000
 800175c:	00000400 	.word	0x00000400
 8001760:	20000200 	.word	0x20000200
 8001764:	20000268 	.word	0x20000268

08001768 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr

08001774 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 800177a:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <MX_USART1_UART_Init+0x50>)
 800177c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 8001780:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001784:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001786:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800178c:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 800178e:	2200      	movs	r2, #0
 8001790:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001792:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001798:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 800179a:	220c      	movs	r2, #12
 800179c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179e:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a4:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017aa:	4805      	ldr	r0, [pc, #20]	; (80017c0 <MX_USART1_UART_Init+0x4c>)
 80017ac:	f000 ffb4 	bl	8002718 <HAL_UART_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017b6:	f7ff fb96 	bl	8000ee6 <Error_Handler>
  }

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	2000020c 	.word	0x2000020c
 80017c4:	40013800 	.word	0x40013800

080017c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0310 	add.w	r3, r7, #16
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a1c      	ldr	r2, [pc, #112]	; (8001854 <HAL_UART_MspInit+0x8c>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d131      	bne.n	800184c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017e8:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <HAL_UART_MspInit+0x90>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a1a      	ldr	r2, [pc, #104]	; (8001858 <HAL_UART_MspInit+0x90>)
 80017ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b18      	ldr	r3, [pc, #96]	; (8001858 <HAL_UART_MspInit+0x90>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001800:	4b15      	ldr	r3, [pc, #84]	; (8001858 <HAL_UART_MspInit+0x90>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	4a14      	ldr	r2, [pc, #80]	; (8001858 <HAL_UART_MspInit+0x90>)
 8001806:	f043 0304 	orr.w	r3, r3, #4
 800180a:	6193      	str	r3, [r2, #24]
 800180c:	4b12      	ldr	r3, [pc, #72]	; (8001858 <HAL_UART_MspInit+0x90>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001818:	f44f 7300 	mov.w	r3, #512	; 0x200
 800181c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181e:	2302      	movs	r3, #2
 8001820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001822:	2303      	movs	r3, #3
 8001824:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001826:	f107 0310 	add.w	r3, r7, #16
 800182a:	4619      	mov	r1, r3
 800182c:	480b      	ldr	r0, [pc, #44]	; (800185c <HAL_UART_MspInit+0x94>)
 800182e:	f000 f995 	bl	8001b5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001836:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001840:	f107 0310 	add.w	r3, r7, #16
 8001844:	4619      	mov	r1, r3
 8001846:	4805      	ldr	r0, [pc, #20]	; (800185c <HAL_UART_MspInit+0x94>)
 8001848:	f000 f988 	bl	8001b5c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800184c:	bf00      	nop
 800184e:	3720      	adds	r7, #32
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40013800 	.word	0x40013800
 8001858:	40021000 	.word	0x40021000
 800185c:	40010800 	.word	0x40010800

08001860 <__io_putchar>:

/* USER CODE BEGIN 1 */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
    //注意下面第一个参数是&husart1，因为cubemx配置了串口1自动生成的
    HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 1000);
 8001868:	1d39      	adds	r1, r7, #4
 800186a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800186e:	2201      	movs	r2, #1
 8001870:	4803      	ldr	r0, [pc, #12]	; (8001880 <__io_putchar+0x20>)
 8001872:	f000 ff9e 	bl	80027b2 <HAL_UART_Transmit>
    return ch;
 8001876:	687b      	ldr	r3, [r7, #4]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	2000020c 	.word	0x2000020c

08001884 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001884:	480c      	ldr	r0, [pc, #48]	; (80018b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001886:	490d      	ldr	r1, [pc, #52]	; (80018bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001888:	4a0d      	ldr	r2, [pc, #52]	; (80018c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800188c:	e002      	b.n	8001894 <LoopCopyDataInit>

0800188e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001892:	3304      	adds	r3, #4

08001894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001898:	d3f9      	bcc.n	800188e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189a:	4a0a      	ldr	r2, [pc, #40]	; (80018c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800189c:	4c0a      	ldr	r4, [pc, #40]	; (80018c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a0:	e001      	b.n	80018a6 <LoopFillZerobss>

080018a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a4:	3204      	adds	r2, #4

080018a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a8:	d3fb      	bcc.n	80018a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018aa:	f7ff ff5d 	bl	8001768 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018ae:	f001 f8f1 	bl	8002a94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018b2:	f7ff fab9 	bl	8000e28 <main>
  bx lr
 80018b6:	4770      	bx	lr
  ldr r0, =_sdata
 80018b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018bc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80018c0:	08007954 	.word	0x08007954
  ldr r2, =_sbss
 80018c4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80018c8:	20000264 	.word	0x20000264

080018cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018cc:	e7fe      	b.n	80018cc <ADC1_2_IRQHandler>
	...

080018d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018d4:	4b08      	ldr	r3, [pc, #32]	; (80018f8 <HAL_Init+0x28>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a07      	ldr	r2, [pc, #28]	; (80018f8 <HAL_Init+0x28>)
 80018da:	f043 0310 	orr.w	r3, r3, #16
 80018de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018e0:	2003      	movs	r0, #3
 80018e2:	f000 f907 	bl	8001af4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f000 f808 	bl	80018fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018ec:	f7ff fe20 	bl	8001530 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40022000 	.word	0x40022000

080018fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <HAL_InitTick+0x54>)
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	4b12      	ldr	r3, [pc, #72]	; (8001954 <HAL_InitTick+0x58>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	4619      	mov	r1, r3
 800190e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001912:	fbb3 f3f1 	udiv	r3, r3, r1
 8001916:	fbb2 f3f3 	udiv	r3, r2, r3
 800191a:	4618      	mov	r0, r3
 800191c:	f000 f911 	bl	8001b42 <HAL_SYSTICK_Config>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e00e      	b.n	8001948 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b0f      	cmp	r3, #15
 800192e:	d80a      	bhi.n	8001946 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001930:	2200      	movs	r2, #0
 8001932:	6879      	ldr	r1, [r7, #4]
 8001934:	f04f 30ff 	mov.w	r0, #4294967295
 8001938:	f000 f8e7 	bl	8001b0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800193c:	4a06      	ldr	r2, [pc, #24]	; (8001958 <HAL_InitTick+0x5c>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001942:	2300      	movs	r3, #0
 8001944:	e000      	b.n	8001948 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
}
 8001948:	4618      	mov	r0, r3
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000000 	.word	0x20000000
 8001954:	20000008 	.word	0x20000008
 8001958:	20000004 	.word	0x20000004

0800195c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001960:	4b05      	ldr	r3, [pc, #20]	; (8001978 <HAL_IncTick+0x1c>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	461a      	mov	r2, r3
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <HAL_IncTick+0x20>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4413      	add	r3, r2
 800196c:	4a03      	ldr	r2, [pc, #12]	; (800197c <HAL_IncTick+0x20>)
 800196e:	6013      	str	r3, [r2, #0]
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr
 8001978:	20000008 	.word	0x20000008
 800197c:	20000250 	.word	0x20000250

08001980 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  return uwTick;
 8001984:	4b02      	ldr	r3, [pc, #8]	; (8001990 <HAL_GetTick+0x10>)
 8001986:	681b      	ldr	r3, [r3, #0]
}
 8001988:	4618      	mov	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	20000250 	.word	0x20000250

08001994 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a4:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <__NVIC_SetPriorityGrouping+0x44>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019aa:	68ba      	ldr	r2, [r7, #8]
 80019ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019b0:	4013      	ands	r3, r2
 80019b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019c6:	4a04      	ldr	r2, [pc, #16]	; (80019d8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	60d3      	str	r3, [r2, #12]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e0:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <__NVIC_GetPriorityGrouping+0x18>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	0a1b      	lsrs	r3, r3, #8
 80019e6:	f003 0307 	and.w	r3, r3, #7
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	6039      	str	r1, [r7, #0]
 8001a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	db0a      	blt.n	8001a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	490c      	ldr	r1, [pc, #48]	; (8001a44 <__NVIC_SetPriority+0x4c>)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	0112      	lsls	r2, r2, #4
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a20:	e00a      	b.n	8001a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4908      	ldr	r1, [pc, #32]	; (8001a48 <__NVIC_SetPriority+0x50>)
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	3b04      	subs	r3, #4
 8001a30:	0112      	lsls	r2, r2, #4
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	440b      	add	r3, r1
 8001a36:	761a      	strb	r2, [r3, #24]
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000e100 	.word	0xe000e100
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b089      	sub	sp, #36	; 0x24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f1c3 0307 	rsb	r3, r3, #7
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	bf28      	it	cs
 8001a6a:	2304      	movcs	r3, #4
 8001a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3304      	adds	r3, #4
 8001a72:	2b06      	cmp	r3, #6
 8001a74:	d902      	bls.n	8001a7c <NVIC_EncodePriority+0x30>
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3b03      	subs	r3, #3
 8001a7a:	e000      	b.n	8001a7e <NVIC_EncodePriority+0x32>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a80:	f04f 32ff 	mov.w	r2, #4294967295
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	43da      	mvns	r2, r3
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	401a      	ands	r2, r3
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a94:	f04f 31ff 	mov.w	r1, #4294967295
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	43d9      	mvns	r1, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	4313      	orrs	r3, r2
         );
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3724      	adds	r7, #36	; 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ac0:	d301      	bcc.n	8001ac6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e00f      	b.n	8001ae6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	; (8001af0 <SysTick_Config+0x40>)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ace:	210f      	movs	r1, #15
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad4:	f7ff ff90 	bl	80019f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad8:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <SysTick_Config+0x40>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ade:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <SysTick_Config+0x40>)
 8001ae0:	2207      	movs	r2, #7
 8001ae2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	e000e010 	.word	0xe000e010

08001af4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ff49 	bl	8001994 <__NVIC_SetPriorityGrouping>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	4603      	mov	r3, r0
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
 8001b16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b1c:	f7ff ff5e 	bl	80019dc <__NVIC_GetPriorityGrouping>
 8001b20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	6978      	ldr	r0, [r7, #20]
 8001b28:	f7ff ff90 	bl	8001a4c <NVIC_EncodePriority>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff5f 	bl	80019f8 <__NVIC_SetPriority>
}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff ffb0 	bl	8001ab0 <SysTick_Config>
 8001b50:	4603      	mov	r3, r0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b08b      	sub	sp, #44	; 0x2c
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b66:	2300      	movs	r3, #0
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6e:	e179      	b.n	8001e64 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b70:	2201      	movs	r2, #1
 8001b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	69fa      	ldr	r2, [r7, #28]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	f040 8168 	bne.w	8001e5e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	4aa0      	ldr	r2, [pc, #640]	; (8001e14 <HAL_GPIO_Init+0x2b8>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d05e      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001b98:	4a9e      	ldr	r2, [pc, #632]	; (8001e14 <HAL_GPIO_Init+0x2b8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d875      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001b9e:	4a9e      	ldr	r2, [pc, #632]	; (8001e18 <HAL_GPIO_Init+0x2bc>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d058      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001ba4:	4a9c      	ldr	r2, [pc, #624]	; (8001e18 <HAL_GPIO_Init+0x2bc>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d86f      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001baa:	4a9c      	ldr	r2, [pc, #624]	; (8001e1c <HAL_GPIO_Init+0x2c0>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d052      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001bb0:	4a9a      	ldr	r2, [pc, #616]	; (8001e1c <HAL_GPIO_Init+0x2c0>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d869      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bb6:	4a9a      	ldr	r2, [pc, #616]	; (8001e20 <HAL_GPIO_Init+0x2c4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d04c      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001bbc:	4a98      	ldr	r2, [pc, #608]	; (8001e20 <HAL_GPIO_Init+0x2c4>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d863      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bc2:	4a98      	ldr	r2, [pc, #608]	; (8001e24 <HAL_GPIO_Init+0x2c8>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d046      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001bc8:	4a96      	ldr	r2, [pc, #600]	; (8001e24 <HAL_GPIO_Init+0x2c8>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d85d      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bce:	2b12      	cmp	r3, #18
 8001bd0:	d82a      	bhi.n	8001c28 <HAL_GPIO_Init+0xcc>
 8001bd2:	2b12      	cmp	r3, #18
 8001bd4:	d859      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bd6:	a201      	add	r2, pc, #4	; (adr r2, 8001bdc <HAL_GPIO_Init+0x80>)
 8001bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bdc:	08001c57 	.word	0x08001c57
 8001be0:	08001c31 	.word	0x08001c31
 8001be4:	08001c43 	.word	0x08001c43
 8001be8:	08001c85 	.word	0x08001c85
 8001bec:	08001c8b 	.word	0x08001c8b
 8001bf0:	08001c8b 	.word	0x08001c8b
 8001bf4:	08001c8b 	.word	0x08001c8b
 8001bf8:	08001c8b 	.word	0x08001c8b
 8001bfc:	08001c8b 	.word	0x08001c8b
 8001c00:	08001c8b 	.word	0x08001c8b
 8001c04:	08001c8b 	.word	0x08001c8b
 8001c08:	08001c8b 	.word	0x08001c8b
 8001c0c:	08001c8b 	.word	0x08001c8b
 8001c10:	08001c8b 	.word	0x08001c8b
 8001c14:	08001c8b 	.word	0x08001c8b
 8001c18:	08001c8b 	.word	0x08001c8b
 8001c1c:	08001c8b 	.word	0x08001c8b
 8001c20:	08001c39 	.word	0x08001c39
 8001c24:	08001c4d 	.word	0x08001c4d
 8001c28:	4a7f      	ldr	r2, [pc, #508]	; (8001e28 <HAL_GPIO_Init+0x2cc>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d013      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c2e:	e02c      	b.n	8001c8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	623b      	str	r3, [r7, #32]
          break;
 8001c36:	e029      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	623b      	str	r3, [r7, #32]
          break;
 8001c40:	e024      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	3308      	adds	r3, #8
 8001c48:	623b      	str	r3, [r7, #32]
          break;
 8001c4a:	e01f      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	330c      	adds	r3, #12
 8001c52:	623b      	str	r3, [r7, #32]
          break;
 8001c54:	e01a      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d102      	bne.n	8001c64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c5e:	2304      	movs	r3, #4
 8001c60:	623b      	str	r3, [r7, #32]
          break;
 8001c62:	e013      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d105      	bne.n	8001c78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69fa      	ldr	r2, [r7, #28]
 8001c74:	611a      	str	r2, [r3, #16]
          break;
 8001c76:	e009      	b.n	8001c8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c78:	2308      	movs	r3, #8
 8001c7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69fa      	ldr	r2, [r7, #28]
 8001c80:	615a      	str	r2, [r3, #20]
          break;
 8001c82:	e003      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c84:	2300      	movs	r3, #0
 8001c86:	623b      	str	r3, [r7, #32]
          break;
 8001c88:	e000      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          break;
 8001c8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2bff      	cmp	r3, #255	; 0xff
 8001c90:	d801      	bhi.n	8001c96 <HAL_GPIO_Init+0x13a>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	e001      	b.n	8001c9a <HAL_GPIO_Init+0x13e>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	3304      	adds	r3, #4
 8001c9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	2bff      	cmp	r3, #255	; 0xff
 8001ca0:	d802      	bhi.n	8001ca8 <HAL_GPIO_Init+0x14c>
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	e002      	b.n	8001cae <HAL_GPIO_Init+0x152>
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001caa:	3b08      	subs	r3, #8
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	210f      	movs	r1, #15
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	401a      	ands	r2, r3
 8001cc0:	6a39      	ldr	r1, [r7, #32]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 80c1 	beq.w	8001e5e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cdc:	4b53      	ldr	r3, [pc, #332]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	4a52      	ldr	r2, [pc, #328]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	6193      	str	r3, [r2, #24]
 8001ce8:	4b50      	ldr	r3, [pc, #320]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	60bb      	str	r3, [r7, #8]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cf4:	4a4e      	ldr	r2, [pc, #312]	; (8001e30 <HAL_GPIO_Init+0x2d4>)
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	220f      	movs	r2, #15
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	4013      	ands	r3, r2
 8001d16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a46      	ldr	r2, [pc, #280]	; (8001e34 <HAL_GPIO_Init+0x2d8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d01f      	beq.n	8001d60 <HAL_GPIO_Init+0x204>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a45      	ldr	r2, [pc, #276]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d019      	beq.n	8001d5c <HAL_GPIO_Init+0x200>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a44      	ldr	r2, [pc, #272]	; (8001e3c <HAL_GPIO_Init+0x2e0>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d013      	beq.n	8001d58 <HAL_GPIO_Init+0x1fc>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a43      	ldr	r2, [pc, #268]	; (8001e40 <HAL_GPIO_Init+0x2e4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d00d      	beq.n	8001d54 <HAL_GPIO_Init+0x1f8>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a42      	ldr	r2, [pc, #264]	; (8001e44 <HAL_GPIO_Init+0x2e8>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d007      	beq.n	8001d50 <HAL_GPIO_Init+0x1f4>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a41      	ldr	r2, [pc, #260]	; (8001e48 <HAL_GPIO_Init+0x2ec>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d101      	bne.n	8001d4c <HAL_GPIO_Init+0x1f0>
 8001d48:	2305      	movs	r3, #5
 8001d4a:	e00a      	b.n	8001d62 <HAL_GPIO_Init+0x206>
 8001d4c:	2306      	movs	r3, #6
 8001d4e:	e008      	b.n	8001d62 <HAL_GPIO_Init+0x206>
 8001d50:	2304      	movs	r3, #4
 8001d52:	e006      	b.n	8001d62 <HAL_GPIO_Init+0x206>
 8001d54:	2303      	movs	r3, #3
 8001d56:	e004      	b.n	8001d62 <HAL_GPIO_Init+0x206>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e002      	b.n	8001d62 <HAL_GPIO_Init+0x206>
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e000      	b.n	8001d62 <HAL_GPIO_Init+0x206>
 8001d60:	2300      	movs	r3, #0
 8001d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d64:	f002 0203 	and.w	r2, r2, #3
 8001d68:	0092      	lsls	r2, r2, #2
 8001d6a:	4093      	lsls	r3, r2
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d72:	492f      	ldr	r1, [pc, #188]	; (8001e30 <HAL_GPIO_Init+0x2d4>)
 8001d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d76:	089b      	lsrs	r3, r3, #2
 8001d78:	3302      	adds	r3, #2
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d006      	beq.n	8001d9a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d8c:	4b2f      	ldr	r3, [pc, #188]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	492e      	ldr	r1, [pc, #184]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	600b      	str	r3, [r1, #0]
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d9a:	4b2c      	ldr	r3, [pc, #176]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	43db      	mvns	r3, r3
 8001da2:	492a      	ldr	r1, [pc, #168]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d006      	beq.n	8001dc2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001db4:	4b25      	ldr	r3, [pc, #148]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	4924      	ldr	r1, [pc, #144]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	604b      	str	r3, [r1, #4]
 8001dc0:	e006      	b.n	8001dd0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dc2:	4b22      	ldr	r3, [pc, #136]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	4920      	ldr	r1, [pc, #128]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d006      	beq.n	8001dea <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ddc:	4b1b      	ldr	r3, [pc, #108]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	491a      	ldr	r1, [pc, #104]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	608b      	str	r3, [r1, #8]
 8001de8:	e006      	b.n	8001df8 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dea:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	4916      	ldr	r1, [pc, #88]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d025      	beq.n	8001e50 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e04:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	4910      	ldr	r1, [pc, #64]	; (8001e4c <HAL_GPIO_Init+0x2f0>)
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	60cb      	str	r3, [r1, #12]
 8001e10:	e025      	b.n	8001e5e <HAL_GPIO_Init+0x302>
 8001e12:	bf00      	nop
 8001e14:	10320000 	.word	0x10320000
 8001e18:	10310000 	.word	0x10310000
 8001e1c:	10220000 	.word	0x10220000
 8001e20:	10210000 	.word	0x10210000
 8001e24:	10120000 	.word	0x10120000
 8001e28:	10110000 	.word	0x10110000
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40010000 	.word	0x40010000
 8001e34:	40010800 	.word	0x40010800
 8001e38:	40010c00 	.word	0x40010c00
 8001e3c:	40011000 	.word	0x40011000
 8001e40:	40011400 	.word	0x40011400
 8001e44:	40011800 	.word	0x40011800
 8001e48:	40011c00 	.word	0x40011c00
 8001e4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e50:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <HAL_GPIO_Init+0x324>)
 8001e52:	68da      	ldr	r2, [r3, #12]
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	43db      	mvns	r3, r3
 8001e58:	4909      	ldr	r1, [pc, #36]	; (8001e80 <HAL_GPIO_Init+0x324>)
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	3301      	adds	r3, #1
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	f47f ae7e 	bne.w	8001b70 <HAL_GPIO_Init+0x14>
  }
}
 8001e74:	bf00      	nop
 8001e76:	bf00      	nop
 8001e78:	372c      	adds	r7, #44	; 0x2c
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	40010400 	.word	0x40010400

08001e84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	887b      	ldrh	r3, [r7, #2]
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d002      	beq.n	8001ea2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	73fb      	strb	r3, [r7, #15]
 8001ea0:	e001      	b.n	8001ea6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr

08001eb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
 8001eba:	460b      	mov	r3, r1
 8001ebc:	807b      	strh	r3, [r7, #2]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ec2:	787b      	ldrb	r3, [r7, #1]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ec8:	887a      	ldrh	r2, [r7, #2]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ece:	e003      	b.n	8001ed8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ed0:	887b      	ldrh	r3, [r7, #2]
 8001ed2:	041a      	lsls	r2, r3, #16
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	611a      	str	r2, [r3, #16]
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
	...

08001ee4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e26c      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f000 8087 	beq.w	8002012 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f04:	4b92      	ldr	r3, [pc, #584]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 030c 	and.w	r3, r3, #12
 8001f0c:	2b04      	cmp	r3, #4
 8001f0e:	d00c      	beq.n	8001f2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f10:	4b8f      	ldr	r3, [pc, #572]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 030c 	and.w	r3, r3, #12
 8001f18:	2b08      	cmp	r3, #8
 8001f1a:	d112      	bne.n	8001f42 <HAL_RCC_OscConfig+0x5e>
 8001f1c:	4b8c      	ldr	r3, [pc, #560]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f28:	d10b      	bne.n	8001f42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f2a:	4b89      	ldr	r3, [pc, #548]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d06c      	beq.n	8002010 <HAL_RCC_OscConfig+0x12c>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d168      	bne.n	8002010 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e246      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4a:	d106      	bne.n	8001f5a <HAL_RCC_OscConfig+0x76>
 8001f4c:	4b80      	ldr	r3, [pc, #512]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a7f      	ldr	r2, [pc, #508]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f56:	6013      	str	r3, [r2, #0]
 8001f58:	e02e      	b.n	8001fb8 <HAL_RCC_OscConfig+0xd4>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d10c      	bne.n	8001f7c <HAL_RCC_OscConfig+0x98>
 8001f62:	4b7b      	ldr	r3, [pc, #492]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a7a      	ldr	r2, [pc, #488]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	4b78      	ldr	r3, [pc, #480]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a77      	ldr	r2, [pc, #476]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	e01d      	b.n	8001fb8 <HAL_RCC_OscConfig+0xd4>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f84:	d10c      	bne.n	8001fa0 <HAL_RCC_OscConfig+0xbc>
 8001f86:	4b72      	ldr	r3, [pc, #456]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a71      	ldr	r2, [pc, #452]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b6f      	ldr	r3, [pc, #444]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a6e      	ldr	r2, [pc, #440]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	e00b      	b.n	8001fb8 <HAL_RCC_OscConfig+0xd4>
 8001fa0:	4b6b      	ldr	r3, [pc, #428]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a6a      	ldr	r2, [pc, #424]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001faa:	6013      	str	r3, [r2, #0]
 8001fac:	4b68      	ldr	r3, [pc, #416]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a67      	ldr	r2, [pc, #412]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001fb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d013      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7ff fcde 	bl	8001980 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc8:	f7ff fcda 	bl	8001980 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e1fa      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fda:	4b5d      	ldr	r3, [pc, #372]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0xe4>
 8001fe6:	e014      	b.n	8002012 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7ff fcca 	bl	8001980 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff0:	f7ff fcc6 	bl	8001980 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b64      	cmp	r3, #100	; 0x64
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e1e6      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002002:	4b53      	ldr	r3, [pc, #332]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x10c>
 800200e:	e000      	b.n	8002012 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002010:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d063      	beq.n	80020e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800201e:	4b4c      	ldr	r3, [pc, #304]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 030c 	and.w	r3, r3, #12
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00b      	beq.n	8002042 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800202a:	4b49      	ldr	r3, [pc, #292]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b08      	cmp	r3, #8
 8002034:	d11c      	bne.n	8002070 <HAL_RCC_OscConfig+0x18c>
 8002036:	4b46      	ldr	r3, [pc, #280]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d116      	bne.n	8002070 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002042:	4b43      	ldr	r3, [pc, #268]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d005      	beq.n	800205a <HAL_RCC_OscConfig+0x176>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d001      	beq.n	800205a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e1ba      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205a:	4b3d      	ldr	r3, [pc, #244]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	4939      	ldr	r1, [pc, #228]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 800206a:	4313      	orrs	r3, r2
 800206c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800206e:	e03a      	b.n	80020e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d020      	beq.n	80020ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002078:	4b36      	ldr	r3, [pc, #216]	; (8002154 <HAL_RCC_OscConfig+0x270>)
 800207a:	2201      	movs	r2, #1
 800207c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207e:	f7ff fc7f 	bl	8001980 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002084:	e008      	b.n	8002098 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002086:	f7ff fc7b 	bl	8001980 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e19b      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002098:	4b2d      	ldr	r3, [pc, #180]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0f0      	beq.n	8002086 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a4:	4b2a      	ldr	r3, [pc, #168]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	4927      	ldr	r1, [pc, #156]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 80020b4:	4313      	orrs	r3, r2
 80020b6:	600b      	str	r3, [r1, #0]
 80020b8:	e015      	b.n	80020e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ba:	4b26      	ldr	r3, [pc, #152]	; (8002154 <HAL_RCC_OscConfig+0x270>)
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c0:	f7ff fc5e 	bl	8001980 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c8:	f7ff fc5a 	bl	8001980 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e17a      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020da:	4b1d      	ldr	r3, [pc, #116]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f0      	bne.n	80020c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0308 	and.w	r3, r3, #8
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d03a      	beq.n	8002168 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d019      	beq.n	800212e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020fa:	4b17      	ldr	r3, [pc, #92]	; (8002158 <HAL_RCC_OscConfig+0x274>)
 80020fc:	2201      	movs	r2, #1
 80020fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002100:	f7ff fc3e 	bl	8001980 <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002108:	f7ff fc3a 	bl	8001980 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e15a      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800211a:	4b0d      	ldr	r3, [pc, #52]	; (8002150 <HAL_RCC_OscConfig+0x26c>)
 800211c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0f0      	beq.n	8002108 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002126:	2001      	movs	r0, #1
 8002128:	f000 fad8 	bl	80026dc <RCC_Delay>
 800212c:	e01c      	b.n	8002168 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800212e:	4b0a      	ldr	r3, [pc, #40]	; (8002158 <HAL_RCC_OscConfig+0x274>)
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002134:	f7ff fc24 	bl	8001980 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800213a:	e00f      	b.n	800215c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800213c:	f7ff fc20 	bl	8001980 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d908      	bls.n	800215c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e140      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000
 8002154:	42420000 	.word	0x42420000
 8002158:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800215c:	4b9e      	ldr	r3, [pc, #632]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800215e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d1e9      	bne.n	800213c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0304 	and.w	r3, r3, #4
 8002170:	2b00      	cmp	r3, #0
 8002172:	f000 80a6 	beq.w	80022c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002176:	2300      	movs	r3, #0
 8002178:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800217a:	4b97      	ldr	r3, [pc, #604]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10d      	bne.n	80021a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	4b94      	ldr	r3, [pc, #592]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	4a93      	ldr	r2, [pc, #588]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800218c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002190:	61d3      	str	r3, [r2, #28]
 8002192:	4b91      	ldr	r3, [pc, #580]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219a:	60bb      	str	r3, [r7, #8]
 800219c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800219e:	2301      	movs	r3, #1
 80021a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a2:	4b8e      	ldr	r3, [pc, #568]	; (80023dc <HAL_RCC_OscConfig+0x4f8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d118      	bne.n	80021e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ae:	4b8b      	ldr	r3, [pc, #556]	; (80023dc <HAL_RCC_OscConfig+0x4f8>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a8a      	ldr	r2, [pc, #552]	; (80023dc <HAL_RCC_OscConfig+0x4f8>)
 80021b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ba:	f7ff fbe1 	bl	8001980 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c2:	f7ff fbdd 	bl	8001980 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b64      	cmp	r3, #100	; 0x64
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e0fd      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d4:	4b81      	ldr	r3, [pc, #516]	; (80023dc <HAL_RCC_OscConfig+0x4f8>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d0f0      	beq.n	80021c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d106      	bne.n	80021f6 <HAL_RCC_OscConfig+0x312>
 80021e8:	4b7b      	ldr	r3, [pc, #492]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	4a7a      	ldr	r2, [pc, #488]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6213      	str	r3, [r2, #32]
 80021f4:	e02d      	b.n	8002252 <HAL_RCC_OscConfig+0x36e>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d10c      	bne.n	8002218 <HAL_RCC_OscConfig+0x334>
 80021fe:	4b76      	ldr	r3, [pc, #472]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	4a75      	ldr	r2, [pc, #468]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	6213      	str	r3, [r2, #32]
 800220a:	4b73      	ldr	r3, [pc, #460]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	4a72      	ldr	r2, [pc, #456]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002210:	f023 0304 	bic.w	r3, r3, #4
 8002214:	6213      	str	r3, [r2, #32]
 8002216:	e01c      	b.n	8002252 <HAL_RCC_OscConfig+0x36e>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	2b05      	cmp	r3, #5
 800221e:	d10c      	bne.n	800223a <HAL_RCC_OscConfig+0x356>
 8002220:	4b6d      	ldr	r3, [pc, #436]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	4a6c      	ldr	r2, [pc, #432]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002226:	f043 0304 	orr.w	r3, r3, #4
 800222a:	6213      	str	r3, [r2, #32]
 800222c:	4b6a      	ldr	r3, [pc, #424]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	4a69      	ldr	r2, [pc, #420]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	6213      	str	r3, [r2, #32]
 8002238:	e00b      	b.n	8002252 <HAL_RCC_OscConfig+0x36e>
 800223a:	4b67      	ldr	r3, [pc, #412]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	4a66      	ldr	r2, [pc, #408]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002240:	f023 0301 	bic.w	r3, r3, #1
 8002244:	6213      	str	r3, [r2, #32]
 8002246:	4b64      	ldr	r3, [pc, #400]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	4a63      	ldr	r2, [pc, #396]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800224c:	f023 0304 	bic.w	r3, r3, #4
 8002250:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d015      	beq.n	8002286 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225a:	f7ff fb91 	bl	8001980 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002260:	e00a      	b.n	8002278 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002262:	f7ff fb8d 	bl	8001980 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002270:	4293      	cmp	r3, r2
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e0ab      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002278:	4b57      	ldr	r3, [pc, #348]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	f003 0302 	and.w	r3, r3, #2
 8002280:	2b00      	cmp	r3, #0
 8002282:	d0ee      	beq.n	8002262 <HAL_RCC_OscConfig+0x37e>
 8002284:	e014      	b.n	80022b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002286:	f7ff fb7b 	bl	8001980 <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800228c:	e00a      	b.n	80022a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800228e:	f7ff fb77 	bl	8001980 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	f241 3288 	movw	r2, #5000	; 0x1388
 800229c:	4293      	cmp	r3, r2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e095      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a4:	4b4c      	ldr	r3, [pc, #304]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1ee      	bne.n	800228e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022b0:	7dfb      	ldrb	r3, [r7, #23]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d105      	bne.n	80022c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b6:	4b48      	ldr	r3, [pc, #288]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	4a47      	ldr	r2, [pc, #284]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 80022bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f000 8081 	beq.w	80023ce <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022cc:	4b42      	ldr	r3, [pc, #264]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f003 030c 	and.w	r3, r3, #12
 80022d4:	2b08      	cmp	r3, #8
 80022d6:	d061      	beq.n	800239c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d146      	bne.n	800236e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e0:	4b3f      	ldr	r3, [pc, #252]	; (80023e0 <HAL_RCC_OscConfig+0x4fc>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e6:	f7ff fb4b 	bl	8001980 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ee:	f7ff fb47 	bl	8001980 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e067      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002300:	4b35      	ldr	r3, [pc, #212]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1f0      	bne.n	80022ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002314:	d108      	bne.n	8002328 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002316:	4b30      	ldr	r3, [pc, #192]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	492d      	ldr	r1, [pc, #180]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002324:	4313      	orrs	r3, r2
 8002326:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002328:	4b2b      	ldr	r3, [pc, #172]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a19      	ldr	r1, [r3, #32]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002338:	430b      	orrs	r3, r1
 800233a:	4927      	ldr	r1, [pc, #156]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 800233c:	4313      	orrs	r3, r2
 800233e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002340:	4b27      	ldr	r3, [pc, #156]	; (80023e0 <HAL_RCC_OscConfig+0x4fc>)
 8002342:	2201      	movs	r2, #1
 8002344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002346:	f7ff fb1b 	bl	8001980 <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800234e:	f7ff fb17 	bl	8001980 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e037      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002360:	4b1d      	ldr	r3, [pc, #116]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0f0      	beq.n	800234e <HAL_RCC_OscConfig+0x46a>
 800236c:	e02f      	b.n	80023ce <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236e:	4b1c      	ldr	r3, [pc, #112]	; (80023e0 <HAL_RCC_OscConfig+0x4fc>)
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7ff fb04 	bl	8001980 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800237c:	f7ff fb00 	bl	8001980 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e020      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800238e:	4b12      	ldr	r3, [pc, #72]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x498>
 800239a:	e018      	b.n	80023ce <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d101      	bne.n	80023a8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e013      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023a8:	4b0b      	ldr	r3, [pc, #44]	; (80023d8 <HAL_RCC_OscConfig+0x4f4>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d106      	bne.n	80023ca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d001      	beq.n	80023ce <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40007000 	.word	0x40007000
 80023e0:	42420060 	.word	0x42420060

080023e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0d0      	b.n	800259a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023f8:	4b6a      	ldr	r3, [pc, #424]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d910      	bls.n	8002428 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002406:	4b67      	ldr	r3, [pc, #412]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f023 0207 	bic.w	r2, r3, #7
 800240e:	4965      	ldr	r1, [pc, #404]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002416:	4b63      	ldr	r3, [pc, #396]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0b8      	b.n	800259a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d020      	beq.n	8002476 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002440:	4b59      	ldr	r3, [pc, #356]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	4a58      	ldr	r2, [pc, #352]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002446:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800244a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002458:	4b53      	ldr	r3, [pc, #332]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	4a52      	ldr	r2, [pc, #328]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002462:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002464:	4b50      	ldr	r3, [pc, #320]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	494d      	ldr	r1, [pc, #308]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002472:	4313      	orrs	r3, r2
 8002474:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d040      	beq.n	8002504 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d107      	bne.n	800249a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248a:	4b47      	ldr	r3, [pc, #284]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d115      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e07f      	b.n	800259a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d107      	bne.n	80024b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a2:	4b41      	ldr	r3, [pc, #260]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d109      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e073      	b.n	800259a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b2:	4b3d      	ldr	r3, [pc, #244]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e06b      	b.n	800259a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024c2:	4b39      	ldr	r3, [pc, #228]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f023 0203 	bic.w	r2, r3, #3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	4936      	ldr	r1, [pc, #216]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024d4:	f7ff fa54 	bl	8001980 <HAL_GetTick>
 80024d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024da:	e00a      	b.n	80024f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024dc:	f7ff fa50 	bl	8001980 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e053      	b.n	800259a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f2:	4b2d      	ldr	r3, [pc, #180]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f003 020c 	and.w	r2, r3, #12
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	429a      	cmp	r2, r3
 8002502:	d1eb      	bne.n	80024dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002504:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d210      	bcs.n	8002534 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002512:	4b24      	ldr	r3, [pc, #144]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 0207 	bic.w	r2, r3, #7
 800251a:	4922      	ldr	r1, [pc, #136]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e032      	b.n	800259a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d008      	beq.n	8002552 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002540:	4b19      	ldr	r3, [pc, #100]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4916      	ldr	r1, [pc, #88]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 800254e:	4313      	orrs	r3, r2
 8002550:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	2b00      	cmp	r3, #0
 800255c:	d009      	beq.n	8002572 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800255e:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	490e      	ldr	r1, [pc, #56]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	4313      	orrs	r3, r2
 8002570:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002572:	f000 f821 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 8002576:	4602      	mov	r2, r0
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_RCC_ClockConfig+0x1c4>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	091b      	lsrs	r3, r3, #4
 800257e:	f003 030f 	and.w	r3, r3, #15
 8002582:	490a      	ldr	r1, [pc, #40]	; (80025ac <HAL_RCC_ClockConfig+0x1c8>)
 8002584:	5ccb      	ldrb	r3, [r1, r3]
 8002586:	fa22 f303 	lsr.w	r3, r2, r3
 800258a:	4a09      	ldr	r2, [pc, #36]	; (80025b0 <HAL_RCC_ClockConfig+0x1cc>)
 800258c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800258e:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff f9b2 	bl	80018fc <HAL_InitTick>

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40022000 	.word	0x40022000
 80025a8:	40021000 	.word	0x40021000
 80025ac:	0800747c 	.word	0x0800747c
 80025b0:	20000000 	.word	0x20000000
 80025b4:	20000004 	.word	0x20000004

080025b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b8:	b490      	push	{r4, r7}
 80025ba:	b08a      	sub	sp, #40	; 0x28
 80025bc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025be:	4b2a      	ldr	r3, [pc, #168]	; (8002668 <HAL_RCC_GetSysClockFreq+0xb0>)
 80025c0:	1d3c      	adds	r4, r7, #4
 80025c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80025c8:	f240 2301 	movw	r3, #513	; 0x201
 80025cc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61fb      	str	r3, [r7, #28]
 80025d2:	2300      	movs	r3, #0
 80025d4:	61bb      	str	r3, [r7, #24]
 80025d6:	2300      	movs	r3, #0
 80025d8:	627b      	str	r3, [r7, #36]	; 0x24
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025e2:	4b22      	ldr	r3, [pc, #136]	; (800266c <HAL_RCC_GetSysClockFreq+0xb4>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	f003 030c 	and.w	r3, r3, #12
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	d002      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0x40>
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	d003      	beq.n	80025fe <HAL_RCC_GetSysClockFreq+0x46>
 80025f6:	e02d      	b.n	8002654 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025f8:	4b1d      	ldr	r3, [pc, #116]	; (8002670 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025fa:	623b      	str	r3, [r7, #32]
      break;
 80025fc:	e02d      	b.n	800265a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	0c9b      	lsrs	r3, r3, #18
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800260a:	4413      	add	r3, r2
 800260c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002610:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800261c:	4b13      	ldr	r3, [pc, #76]	; (800266c <HAL_RCC_GetSysClockFreq+0xb4>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	0c5b      	lsrs	r3, r3, #17
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800262a:	4413      	add	r3, r2
 800262c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002630:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	4a0e      	ldr	r2, [pc, #56]	; (8002670 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002636:	fb02 f203 	mul.w	r2, r2, r3
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
 8002642:	e004      	b.n	800264e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	4a0b      	ldr	r2, [pc, #44]	; (8002674 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002648:	fb02 f303 	mul.w	r3, r2, r3
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002650:	623b      	str	r3, [r7, #32]
      break;
 8002652:	e002      	b.n	800265a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002654:	4b06      	ldr	r3, [pc, #24]	; (8002670 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002656:	623b      	str	r3, [r7, #32]
      break;
 8002658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800265a:	6a3b      	ldr	r3, [r7, #32]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3728      	adds	r7, #40	; 0x28
 8002660:	46bd      	mov	sp, r7
 8002662:	bc90      	pop	{r4, r7}
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	0800746c 	.word	0x0800746c
 800266c:	40021000 	.word	0x40021000
 8002670:	007a1200 	.word	0x007a1200
 8002674:	003d0900 	.word	0x003d0900

08002678 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800267c:	4b02      	ldr	r3, [pc, #8]	; (8002688 <HAL_RCC_GetHCLKFreq+0x10>)
 800267e:	681b      	ldr	r3, [r3, #0]
}
 8002680:	4618      	mov	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr
 8002688:	20000000 	.word	0x20000000

0800268c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002690:	f7ff fff2 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 8002694:	4602      	mov	r2, r0
 8002696:	4b05      	ldr	r3, [pc, #20]	; (80026ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	0a1b      	lsrs	r3, r3, #8
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	4903      	ldr	r1, [pc, #12]	; (80026b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026a2:	5ccb      	ldrb	r3, [r1, r3]
 80026a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40021000 	.word	0x40021000
 80026b0:	0800748c 	.word	0x0800748c

080026b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026b8:	f7ff ffde 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 80026bc:	4602      	mov	r2, r0
 80026be:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	0adb      	lsrs	r3, r3, #11
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	4903      	ldr	r1, [pc, #12]	; (80026d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ca:	5ccb      	ldrb	r3, [r1, r3]
 80026cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40021000 	.word	0x40021000
 80026d8:	0800748c 	.word	0x0800748c

080026dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026e4:	4b0a      	ldr	r3, [pc, #40]	; (8002710 <RCC_Delay+0x34>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a0a      	ldr	r2, [pc, #40]	; (8002714 <RCC_Delay+0x38>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	0a5b      	lsrs	r3, r3, #9
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	fb02 f303 	mul.w	r3, r2, r3
 80026f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80026f8:	bf00      	nop
  }
  while (Delay --);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	1e5a      	subs	r2, r3, #1
 80026fe:	60fa      	str	r2, [r7, #12]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1f9      	bne.n	80026f8 <RCC_Delay+0x1c>
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	20000000 	.word	0x20000000
 8002714:	10624dd3 	.word	0x10624dd3

08002718 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e03f      	b.n	80027aa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	d106      	bne.n	8002744 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff f842 	bl	80017c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2224      	movs	r2, #36	; 0x24
 8002748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800275a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f000 f905 	bl	800296c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	691a      	ldr	r2, [r3, #16]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002770:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002780:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002790:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2220      	movs	r2, #32
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b08a      	sub	sp, #40	; 0x28
 80027b6:	af02      	add	r7, sp, #8
 80027b8:	60f8      	str	r0, [r7, #12]
 80027ba:	60b9      	str	r1, [r7, #8]
 80027bc:	603b      	str	r3, [r7, #0]
 80027be:	4613      	mov	r3, r2
 80027c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b20      	cmp	r3, #32
 80027d0:	d17c      	bne.n	80028cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <HAL_UART_Transmit+0x2c>
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e075      	b.n	80028ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d101      	bne.n	80027f0 <HAL_UART_Transmit+0x3e>
 80027ec:	2302      	movs	r3, #2
 80027ee:	e06e      	b.n	80028ce <HAL_UART_Transmit+0x11c>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2221      	movs	r2, #33	; 0x21
 8002802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002806:	f7ff f8bb 	bl	8001980 <HAL_GetTick>
 800280a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	88fa      	ldrh	r2, [r7, #6]
 8002810:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	88fa      	ldrh	r2, [r7, #6]
 8002816:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002820:	d108      	bne.n	8002834 <HAL_UART_Transmit+0x82>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d104      	bne.n	8002834 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800282a:	2300      	movs	r3, #0
 800282c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	61bb      	str	r3, [r7, #24]
 8002832:	e003      	b.n	800283c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002838:	2300      	movs	r3, #0
 800283a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002844:	e02a      	b.n	800289c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	2200      	movs	r2, #0
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 f840 	bl	80028d6 <UART_WaitOnFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e036      	b.n	80028ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10b      	bne.n	800287e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	461a      	mov	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002874:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	3302      	adds	r3, #2
 800287a:	61bb      	str	r3, [r7, #24]
 800287c:	e007      	b.n	800288e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	781a      	ldrb	r2, [r3, #0]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	3301      	adds	r3, #1
 800288c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002892:	b29b      	uxth	r3, r3
 8002894:	3b01      	subs	r3, #1
 8002896:	b29a      	uxth	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1cf      	bne.n	8002846 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2200      	movs	r2, #0
 80028ae:	2140      	movs	r1, #64	; 0x40
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 f810 	bl	80028d6 <UART_WaitOnFlagUntilTimeout>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e006      	b.n	80028ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	e000      	b.n	80028ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80028cc:	2302      	movs	r3, #2
  }
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b084      	sub	sp, #16
 80028da:	af00      	add	r7, sp, #0
 80028dc:	60f8      	str	r0, [r7, #12]
 80028de:	60b9      	str	r1, [r7, #8]
 80028e0:	603b      	str	r3, [r7, #0]
 80028e2:	4613      	mov	r3, r2
 80028e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028e6:	e02c      	b.n	8002942 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ee:	d028      	beq.n	8002942 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <UART_WaitOnFlagUntilTimeout+0x30>
 80028f6:	f7ff f843 	bl	8001980 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	429a      	cmp	r2, r3
 8002904:	d21d      	bcs.n	8002942 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002914:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	695a      	ldr	r2, [r3, #20]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0201 	bic.w	r2, r2, #1
 8002924:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2220      	movs	r2, #32
 800292a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2220      	movs	r2, #32
 8002932:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e00f      	b.n	8002962 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	4013      	ands	r3, r2
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	429a      	cmp	r2, r3
 8002950:	bf0c      	ite	eq
 8002952:	2301      	moveq	r3, #1
 8002954:	2300      	movne	r3, #0
 8002956:	b2db      	uxtb	r3, r3
 8002958:	461a      	mov	r2, r3
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	429a      	cmp	r2, r3
 800295e:	d0c3      	beq.n	80028e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68da      	ldr	r2, [r3, #12]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	4313      	orrs	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80029a6:	f023 030c 	bic.w	r3, r3, #12
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	430b      	orrs	r3, r1
 80029b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	699a      	ldr	r2, [r3, #24]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a2c      	ldr	r2, [pc, #176]	; (8002a80 <UART_SetConfig+0x114>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d103      	bne.n	80029dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80029d4:	f7ff fe6e 	bl	80026b4 <HAL_RCC_GetPCLK2Freq>
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	e002      	b.n	80029e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80029dc:	f7ff fe56 	bl	800268c <HAL_RCC_GetPCLK1Freq>
 80029e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	4613      	mov	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	4413      	add	r3, r2
 80029ea:	009a      	lsls	r2, r3, #2
 80029ec:	441a      	add	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f8:	4a22      	ldr	r2, [pc, #136]	; (8002a84 <UART_SetConfig+0x118>)
 80029fa:	fba2 2303 	umull	r2, r3, r2, r3
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	0119      	lsls	r1, r3, #4
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4613      	mov	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	009a      	lsls	r2, r3, #2
 8002a0c:	441a      	add	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a18:	4b1a      	ldr	r3, [pc, #104]	; (8002a84 <UART_SetConfig+0x118>)
 8002a1a:	fba3 0302 	umull	r0, r3, r3, r2
 8002a1e:	095b      	lsrs	r3, r3, #5
 8002a20:	2064      	movs	r0, #100	; 0x64
 8002a22:	fb00 f303 	mul.w	r3, r0, r3
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	3332      	adds	r3, #50	; 0x32
 8002a2c:	4a15      	ldr	r2, [pc, #84]	; (8002a84 <UART_SetConfig+0x118>)
 8002a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a32:	095b      	lsrs	r3, r3, #5
 8002a34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a38:	4419      	add	r1, r3
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	009a      	lsls	r2, r3, #2
 8002a44:	441a      	add	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a50:	4b0c      	ldr	r3, [pc, #48]	; (8002a84 <UART_SetConfig+0x118>)
 8002a52:	fba3 0302 	umull	r0, r3, r3, r2
 8002a56:	095b      	lsrs	r3, r3, #5
 8002a58:	2064      	movs	r0, #100	; 0x64
 8002a5a:	fb00 f303 	mul.w	r3, r0, r3
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	011b      	lsls	r3, r3, #4
 8002a62:	3332      	adds	r3, #50	; 0x32
 8002a64:	4a07      	ldr	r2, [pc, #28]	; (8002a84 <UART_SetConfig+0x118>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	f003 020f 	and.w	r2, r3, #15
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	440a      	add	r2, r1
 8002a76:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a78:	bf00      	nop
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40013800 	.word	0x40013800
 8002a84:	51eb851f 	.word	0x51eb851f

08002a88 <__errno>:
 8002a88:	4b01      	ldr	r3, [pc, #4]	; (8002a90 <__errno+0x8>)
 8002a8a:	6818      	ldr	r0, [r3, #0]
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	2000000c 	.word	0x2000000c

08002a94 <__libc_init_array>:
 8002a94:	b570      	push	{r4, r5, r6, lr}
 8002a96:	2600      	movs	r6, #0
 8002a98:	4d0c      	ldr	r5, [pc, #48]	; (8002acc <__libc_init_array+0x38>)
 8002a9a:	4c0d      	ldr	r4, [pc, #52]	; (8002ad0 <__libc_init_array+0x3c>)
 8002a9c:	1b64      	subs	r4, r4, r5
 8002a9e:	10a4      	asrs	r4, r4, #2
 8002aa0:	42a6      	cmp	r6, r4
 8002aa2:	d109      	bne.n	8002ab8 <__libc_init_array+0x24>
 8002aa4:	f004 fcb6 	bl	8007414 <_init>
 8002aa8:	2600      	movs	r6, #0
 8002aaa:	4d0a      	ldr	r5, [pc, #40]	; (8002ad4 <__libc_init_array+0x40>)
 8002aac:	4c0a      	ldr	r4, [pc, #40]	; (8002ad8 <__libc_init_array+0x44>)
 8002aae:	1b64      	subs	r4, r4, r5
 8002ab0:	10a4      	asrs	r4, r4, #2
 8002ab2:	42a6      	cmp	r6, r4
 8002ab4:	d105      	bne.n	8002ac2 <__libc_init_array+0x2e>
 8002ab6:	bd70      	pop	{r4, r5, r6, pc}
 8002ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002abc:	4798      	blx	r3
 8002abe:	3601      	adds	r6, #1
 8002ac0:	e7ee      	b.n	8002aa0 <__libc_init_array+0xc>
 8002ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ac6:	4798      	blx	r3
 8002ac8:	3601      	adds	r6, #1
 8002aca:	e7f2      	b.n	8002ab2 <__libc_init_array+0x1e>
 8002acc:	0800794c 	.word	0x0800794c
 8002ad0:	0800794c 	.word	0x0800794c
 8002ad4:	0800794c 	.word	0x0800794c
 8002ad8:	08007950 	.word	0x08007950

08002adc <memset>:
 8002adc:	4603      	mov	r3, r0
 8002ade:	4402      	add	r2, r0
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d100      	bne.n	8002ae6 <memset+0xa>
 8002ae4:	4770      	bx	lr
 8002ae6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aea:	e7f9      	b.n	8002ae0 <memset+0x4>

08002aec <__cvt>:
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002af2:	461f      	mov	r7, r3
 8002af4:	bfbb      	ittet	lt
 8002af6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002afa:	461f      	movlt	r7, r3
 8002afc:	2300      	movge	r3, #0
 8002afe:	232d      	movlt	r3, #45	; 0x2d
 8002b00:	b088      	sub	sp, #32
 8002b02:	4614      	mov	r4, r2
 8002b04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002b06:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002b08:	7013      	strb	r3, [r2, #0]
 8002b0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002b0c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002b10:	f023 0820 	bic.w	r8, r3, #32
 8002b14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b18:	d005      	beq.n	8002b26 <__cvt+0x3a>
 8002b1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002b1e:	d100      	bne.n	8002b22 <__cvt+0x36>
 8002b20:	3501      	adds	r5, #1
 8002b22:	2302      	movs	r3, #2
 8002b24:	e000      	b.n	8002b28 <__cvt+0x3c>
 8002b26:	2303      	movs	r3, #3
 8002b28:	aa07      	add	r2, sp, #28
 8002b2a:	9204      	str	r2, [sp, #16]
 8002b2c:	aa06      	add	r2, sp, #24
 8002b2e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002b32:	e9cd 3500 	strd	r3, r5, [sp]
 8002b36:	4622      	mov	r2, r4
 8002b38:	463b      	mov	r3, r7
 8002b3a:	f001 feed 	bl	8004918 <_dtoa_r>
 8002b3e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002b42:	4606      	mov	r6, r0
 8002b44:	d102      	bne.n	8002b4c <__cvt+0x60>
 8002b46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002b48:	07db      	lsls	r3, r3, #31
 8002b4a:	d522      	bpl.n	8002b92 <__cvt+0xa6>
 8002b4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b50:	eb06 0905 	add.w	r9, r6, r5
 8002b54:	d110      	bne.n	8002b78 <__cvt+0x8c>
 8002b56:	7833      	ldrb	r3, [r6, #0]
 8002b58:	2b30      	cmp	r3, #48	; 0x30
 8002b5a:	d10a      	bne.n	8002b72 <__cvt+0x86>
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2300      	movs	r3, #0
 8002b60:	4620      	mov	r0, r4
 8002b62:	4639      	mov	r1, r7
 8002b64:	f7fd ff8c 	bl	8000a80 <__aeabi_dcmpeq>
 8002b68:	b918      	cbnz	r0, 8002b72 <__cvt+0x86>
 8002b6a:	f1c5 0501 	rsb	r5, r5, #1
 8002b6e:	f8ca 5000 	str.w	r5, [sl]
 8002b72:	f8da 3000 	ldr.w	r3, [sl]
 8002b76:	4499      	add	r9, r3
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	4620      	mov	r0, r4
 8002b7e:	4639      	mov	r1, r7
 8002b80:	f7fd ff7e 	bl	8000a80 <__aeabi_dcmpeq>
 8002b84:	b108      	cbz	r0, 8002b8a <__cvt+0x9e>
 8002b86:	f8cd 901c 	str.w	r9, [sp, #28]
 8002b8a:	2230      	movs	r2, #48	; 0x30
 8002b8c:	9b07      	ldr	r3, [sp, #28]
 8002b8e:	454b      	cmp	r3, r9
 8002b90:	d307      	bcc.n	8002ba2 <__cvt+0xb6>
 8002b92:	4630      	mov	r0, r6
 8002b94:	9b07      	ldr	r3, [sp, #28]
 8002b96:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002b98:	1b9b      	subs	r3, r3, r6
 8002b9a:	6013      	str	r3, [r2, #0]
 8002b9c:	b008      	add	sp, #32
 8002b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ba2:	1c59      	adds	r1, r3, #1
 8002ba4:	9107      	str	r1, [sp, #28]
 8002ba6:	701a      	strb	r2, [r3, #0]
 8002ba8:	e7f0      	b.n	8002b8c <__cvt+0xa0>

08002baa <__exponent>:
 8002baa:	4603      	mov	r3, r0
 8002bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002bae:	2900      	cmp	r1, #0
 8002bb0:	f803 2b02 	strb.w	r2, [r3], #2
 8002bb4:	bfb6      	itet	lt
 8002bb6:	222d      	movlt	r2, #45	; 0x2d
 8002bb8:	222b      	movge	r2, #43	; 0x2b
 8002bba:	4249      	neglt	r1, r1
 8002bbc:	2909      	cmp	r1, #9
 8002bbe:	7042      	strb	r2, [r0, #1]
 8002bc0:	dd2b      	ble.n	8002c1a <__exponent+0x70>
 8002bc2:	f10d 0407 	add.w	r4, sp, #7
 8002bc6:	46a4      	mov	ip, r4
 8002bc8:	270a      	movs	r7, #10
 8002bca:	fb91 f6f7 	sdiv	r6, r1, r7
 8002bce:	460a      	mov	r2, r1
 8002bd0:	46a6      	mov	lr, r4
 8002bd2:	fb07 1516 	mls	r5, r7, r6, r1
 8002bd6:	2a63      	cmp	r2, #99	; 0x63
 8002bd8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002bdc:	4631      	mov	r1, r6
 8002bde:	f104 34ff 	add.w	r4, r4, #4294967295
 8002be2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002be6:	dcf0      	bgt.n	8002bca <__exponent+0x20>
 8002be8:	3130      	adds	r1, #48	; 0x30
 8002bea:	f1ae 0502 	sub.w	r5, lr, #2
 8002bee:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002bf2:	4629      	mov	r1, r5
 8002bf4:	1c44      	adds	r4, r0, #1
 8002bf6:	4561      	cmp	r1, ip
 8002bf8:	d30a      	bcc.n	8002c10 <__exponent+0x66>
 8002bfa:	f10d 0209 	add.w	r2, sp, #9
 8002bfe:	eba2 020e 	sub.w	r2, r2, lr
 8002c02:	4565      	cmp	r5, ip
 8002c04:	bf88      	it	hi
 8002c06:	2200      	movhi	r2, #0
 8002c08:	4413      	add	r3, r2
 8002c0a:	1a18      	subs	r0, r3, r0
 8002c0c:	b003      	add	sp, #12
 8002c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c14:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002c18:	e7ed      	b.n	8002bf6 <__exponent+0x4c>
 8002c1a:	2330      	movs	r3, #48	; 0x30
 8002c1c:	3130      	adds	r1, #48	; 0x30
 8002c1e:	7083      	strb	r3, [r0, #2]
 8002c20:	70c1      	strb	r1, [r0, #3]
 8002c22:	1d03      	adds	r3, r0, #4
 8002c24:	e7f1      	b.n	8002c0a <__exponent+0x60>
	...

08002c28 <_printf_float>:
 8002c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c2c:	b091      	sub	sp, #68	; 0x44
 8002c2e:	460c      	mov	r4, r1
 8002c30:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002c34:	4616      	mov	r6, r2
 8002c36:	461f      	mov	r7, r3
 8002c38:	4605      	mov	r5, r0
 8002c3a:	f003 f979 	bl	8005f30 <_localeconv_r>
 8002c3e:	6803      	ldr	r3, [r0, #0]
 8002c40:	4618      	mov	r0, r3
 8002c42:	9309      	str	r3, [sp, #36]	; 0x24
 8002c44:	f7fd faf0 	bl	8000228 <strlen>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	930e      	str	r3, [sp, #56]	; 0x38
 8002c4c:	f8d8 3000 	ldr.w	r3, [r8]
 8002c50:	900a      	str	r0, [sp, #40]	; 0x28
 8002c52:	3307      	adds	r3, #7
 8002c54:	f023 0307 	bic.w	r3, r3, #7
 8002c58:	f103 0208 	add.w	r2, r3, #8
 8002c5c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002c60:	f8d4 b000 	ldr.w	fp, [r4]
 8002c64:	f8c8 2000 	str.w	r2, [r8]
 8002c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002c70:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002c74:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002c78:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c7e:	4640      	mov	r0, r8
 8002c80:	4b9c      	ldr	r3, [pc, #624]	; (8002ef4 <_printf_float+0x2cc>)
 8002c82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002c84:	f7fd ff2e 	bl	8000ae4 <__aeabi_dcmpun>
 8002c88:	bb70      	cbnz	r0, 8002ce8 <_printf_float+0xc0>
 8002c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c8e:	4640      	mov	r0, r8
 8002c90:	4b98      	ldr	r3, [pc, #608]	; (8002ef4 <_printf_float+0x2cc>)
 8002c92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002c94:	f7fd ff08 	bl	8000aa8 <__aeabi_dcmple>
 8002c98:	bb30      	cbnz	r0, 8002ce8 <_printf_float+0xc0>
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	4640      	mov	r0, r8
 8002ca0:	4651      	mov	r1, sl
 8002ca2:	f7fd fef7 	bl	8000a94 <__aeabi_dcmplt>
 8002ca6:	b110      	cbz	r0, 8002cae <_printf_float+0x86>
 8002ca8:	232d      	movs	r3, #45	; 0x2d
 8002caa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cae:	4b92      	ldr	r3, [pc, #584]	; (8002ef8 <_printf_float+0x2d0>)
 8002cb0:	4892      	ldr	r0, [pc, #584]	; (8002efc <_printf_float+0x2d4>)
 8002cb2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002cb6:	bf94      	ite	ls
 8002cb8:	4698      	movls	r8, r3
 8002cba:	4680      	movhi	r8, r0
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	f04f 0a00 	mov.w	sl, #0
 8002cc2:	6123      	str	r3, [r4, #16]
 8002cc4:	f02b 0304 	bic.w	r3, fp, #4
 8002cc8:	6023      	str	r3, [r4, #0]
 8002cca:	4633      	mov	r3, r6
 8002ccc:	4621      	mov	r1, r4
 8002cce:	4628      	mov	r0, r5
 8002cd0:	9700      	str	r7, [sp, #0]
 8002cd2:	aa0f      	add	r2, sp, #60	; 0x3c
 8002cd4:	f000 f9d4 	bl	8003080 <_printf_common>
 8002cd8:	3001      	adds	r0, #1
 8002cda:	f040 8090 	bne.w	8002dfe <_printf_float+0x1d6>
 8002cde:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce2:	b011      	add	sp, #68	; 0x44
 8002ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ce8:	4642      	mov	r2, r8
 8002cea:	4653      	mov	r3, sl
 8002cec:	4640      	mov	r0, r8
 8002cee:	4651      	mov	r1, sl
 8002cf0:	f7fd fef8 	bl	8000ae4 <__aeabi_dcmpun>
 8002cf4:	b148      	cbz	r0, 8002d0a <_printf_float+0xe2>
 8002cf6:	f1ba 0f00 	cmp.w	sl, #0
 8002cfa:	bfb8      	it	lt
 8002cfc:	232d      	movlt	r3, #45	; 0x2d
 8002cfe:	4880      	ldr	r0, [pc, #512]	; (8002f00 <_printf_float+0x2d8>)
 8002d00:	bfb8      	it	lt
 8002d02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002d06:	4b7f      	ldr	r3, [pc, #508]	; (8002f04 <_printf_float+0x2dc>)
 8002d08:	e7d3      	b.n	8002cb2 <_printf_float+0x8a>
 8002d0a:	6863      	ldr	r3, [r4, #4]
 8002d0c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002d10:	1c5a      	adds	r2, r3, #1
 8002d12:	d142      	bne.n	8002d9a <_printf_float+0x172>
 8002d14:	2306      	movs	r3, #6
 8002d16:	6063      	str	r3, [r4, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	9206      	str	r2, [sp, #24]
 8002d1c:	aa0e      	add	r2, sp, #56	; 0x38
 8002d1e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002d22:	aa0d      	add	r2, sp, #52	; 0x34
 8002d24:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002d28:	9203      	str	r2, [sp, #12]
 8002d2a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002d2e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002d32:	6023      	str	r3, [r4, #0]
 8002d34:	6863      	ldr	r3, [r4, #4]
 8002d36:	4642      	mov	r2, r8
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	4628      	mov	r0, r5
 8002d3c:	4653      	mov	r3, sl
 8002d3e:	910b      	str	r1, [sp, #44]	; 0x2c
 8002d40:	f7ff fed4 	bl	8002aec <__cvt>
 8002d44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002d46:	4680      	mov	r8, r0
 8002d48:	2947      	cmp	r1, #71	; 0x47
 8002d4a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002d4c:	d108      	bne.n	8002d60 <_printf_float+0x138>
 8002d4e:	1cc8      	adds	r0, r1, #3
 8002d50:	db02      	blt.n	8002d58 <_printf_float+0x130>
 8002d52:	6863      	ldr	r3, [r4, #4]
 8002d54:	4299      	cmp	r1, r3
 8002d56:	dd40      	ble.n	8002dda <_printf_float+0x1b2>
 8002d58:	f1a9 0902 	sub.w	r9, r9, #2
 8002d5c:	fa5f f989 	uxtb.w	r9, r9
 8002d60:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002d64:	d81f      	bhi.n	8002da6 <_printf_float+0x17e>
 8002d66:	464a      	mov	r2, r9
 8002d68:	3901      	subs	r1, #1
 8002d6a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002d6e:	910d      	str	r1, [sp, #52]	; 0x34
 8002d70:	f7ff ff1b 	bl	8002baa <__exponent>
 8002d74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002d76:	4682      	mov	sl, r0
 8002d78:	1813      	adds	r3, r2, r0
 8002d7a:	2a01      	cmp	r2, #1
 8002d7c:	6123      	str	r3, [r4, #16]
 8002d7e:	dc02      	bgt.n	8002d86 <_printf_float+0x15e>
 8002d80:	6822      	ldr	r2, [r4, #0]
 8002d82:	07d2      	lsls	r2, r2, #31
 8002d84:	d501      	bpl.n	8002d8a <_printf_float+0x162>
 8002d86:	3301      	adds	r3, #1
 8002d88:	6123      	str	r3, [r4, #16]
 8002d8a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d09b      	beq.n	8002cca <_printf_float+0xa2>
 8002d92:	232d      	movs	r3, #45	; 0x2d
 8002d94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d98:	e797      	b.n	8002cca <_printf_float+0xa2>
 8002d9a:	2947      	cmp	r1, #71	; 0x47
 8002d9c:	d1bc      	bne.n	8002d18 <_printf_float+0xf0>
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1ba      	bne.n	8002d18 <_printf_float+0xf0>
 8002da2:	2301      	movs	r3, #1
 8002da4:	e7b7      	b.n	8002d16 <_printf_float+0xee>
 8002da6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002daa:	d118      	bne.n	8002dde <_printf_float+0x1b6>
 8002dac:	2900      	cmp	r1, #0
 8002dae:	6863      	ldr	r3, [r4, #4]
 8002db0:	dd0b      	ble.n	8002dca <_printf_float+0x1a2>
 8002db2:	6121      	str	r1, [r4, #16]
 8002db4:	b913      	cbnz	r3, 8002dbc <_printf_float+0x194>
 8002db6:	6822      	ldr	r2, [r4, #0]
 8002db8:	07d0      	lsls	r0, r2, #31
 8002dba:	d502      	bpl.n	8002dc2 <_printf_float+0x19a>
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	440b      	add	r3, r1
 8002dc0:	6123      	str	r3, [r4, #16]
 8002dc2:	f04f 0a00 	mov.w	sl, #0
 8002dc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8002dc8:	e7df      	b.n	8002d8a <_printf_float+0x162>
 8002dca:	b913      	cbnz	r3, 8002dd2 <_printf_float+0x1aa>
 8002dcc:	6822      	ldr	r2, [r4, #0]
 8002dce:	07d2      	lsls	r2, r2, #31
 8002dd0:	d501      	bpl.n	8002dd6 <_printf_float+0x1ae>
 8002dd2:	3302      	adds	r3, #2
 8002dd4:	e7f4      	b.n	8002dc0 <_printf_float+0x198>
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e7f2      	b.n	8002dc0 <_printf_float+0x198>
 8002dda:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002de0:	4299      	cmp	r1, r3
 8002de2:	db05      	blt.n	8002df0 <_printf_float+0x1c8>
 8002de4:	6823      	ldr	r3, [r4, #0]
 8002de6:	6121      	str	r1, [r4, #16]
 8002de8:	07d8      	lsls	r0, r3, #31
 8002dea:	d5ea      	bpl.n	8002dc2 <_printf_float+0x19a>
 8002dec:	1c4b      	adds	r3, r1, #1
 8002dee:	e7e7      	b.n	8002dc0 <_printf_float+0x198>
 8002df0:	2900      	cmp	r1, #0
 8002df2:	bfcc      	ite	gt
 8002df4:	2201      	movgt	r2, #1
 8002df6:	f1c1 0202 	rsble	r2, r1, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	e7e0      	b.n	8002dc0 <_printf_float+0x198>
 8002dfe:	6823      	ldr	r3, [r4, #0]
 8002e00:	055a      	lsls	r2, r3, #21
 8002e02:	d407      	bmi.n	8002e14 <_printf_float+0x1ec>
 8002e04:	6923      	ldr	r3, [r4, #16]
 8002e06:	4642      	mov	r2, r8
 8002e08:	4631      	mov	r1, r6
 8002e0a:	4628      	mov	r0, r5
 8002e0c:	47b8      	blx	r7
 8002e0e:	3001      	adds	r0, #1
 8002e10:	d12b      	bne.n	8002e6a <_printf_float+0x242>
 8002e12:	e764      	b.n	8002cde <_printf_float+0xb6>
 8002e14:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002e18:	f240 80dd 	bls.w	8002fd6 <_printf_float+0x3ae>
 8002e1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002e20:	2200      	movs	r2, #0
 8002e22:	2300      	movs	r3, #0
 8002e24:	f7fd fe2c 	bl	8000a80 <__aeabi_dcmpeq>
 8002e28:	2800      	cmp	r0, #0
 8002e2a:	d033      	beq.n	8002e94 <_printf_float+0x26c>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	4631      	mov	r1, r6
 8002e30:	4628      	mov	r0, r5
 8002e32:	4a35      	ldr	r2, [pc, #212]	; (8002f08 <_printf_float+0x2e0>)
 8002e34:	47b8      	blx	r7
 8002e36:	3001      	adds	r0, #1
 8002e38:	f43f af51 	beq.w	8002cde <_printf_float+0xb6>
 8002e3c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002e40:	429a      	cmp	r2, r3
 8002e42:	db02      	blt.n	8002e4a <_printf_float+0x222>
 8002e44:	6823      	ldr	r3, [r4, #0]
 8002e46:	07d8      	lsls	r0, r3, #31
 8002e48:	d50f      	bpl.n	8002e6a <_printf_float+0x242>
 8002e4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e4e:	4631      	mov	r1, r6
 8002e50:	4628      	mov	r0, r5
 8002e52:	47b8      	blx	r7
 8002e54:	3001      	adds	r0, #1
 8002e56:	f43f af42 	beq.w	8002cde <_printf_float+0xb6>
 8002e5a:	f04f 0800 	mov.w	r8, #0
 8002e5e:	f104 091a 	add.w	r9, r4, #26
 8002e62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002e64:	3b01      	subs	r3, #1
 8002e66:	4543      	cmp	r3, r8
 8002e68:	dc09      	bgt.n	8002e7e <_printf_float+0x256>
 8002e6a:	6823      	ldr	r3, [r4, #0]
 8002e6c:	079b      	lsls	r3, r3, #30
 8002e6e:	f100 8102 	bmi.w	8003076 <_printf_float+0x44e>
 8002e72:	68e0      	ldr	r0, [r4, #12]
 8002e74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002e76:	4298      	cmp	r0, r3
 8002e78:	bfb8      	it	lt
 8002e7a:	4618      	movlt	r0, r3
 8002e7c:	e731      	b.n	8002ce2 <_printf_float+0xba>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	464a      	mov	r2, r9
 8002e82:	4631      	mov	r1, r6
 8002e84:	4628      	mov	r0, r5
 8002e86:	47b8      	blx	r7
 8002e88:	3001      	adds	r0, #1
 8002e8a:	f43f af28 	beq.w	8002cde <_printf_float+0xb6>
 8002e8e:	f108 0801 	add.w	r8, r8, #1
 8002e92:	e7e6      	b.n	8002e62 <_printf_float+0x23a>
 8002e94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	dc38      	bgt.n	8002f0c <_printf_float+0x2e4>
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	4631      	mov	r1, r6
 8002e9e:	4628      	mov	r0, r5
 8002ea0:	4a19      	ldr	r2, [pc, #100]	; (8002f08 <_printf_float+0x2e0>)
 8002ea2:	47b8      	blx	r7
 8002ea4:	3001      	adds	r0, #1
 8002ea6:	f43f af1a 	beq.w	8002cde <_printf_float+0xb6>
 8002eaa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	d102      	bne.n	8002eb8 <_printf_float+0x290>
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	07d9      	lsls	r1, r3, #31
 8002eb6:	d5d8      	bpl.n	8002e6a <_printf_float+0x242>
 8002eb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ebc:	4631      	mov	r1, r6
 8002ebe:	4628      	mov	r0, r5
 8002ec0:	47b8      	blx	r7
 8002ec2:	3001      	adds	r0, #1
 8002ec4:	f43f af0b 	beq.w	8002cde <_printf_float+0xb6>
 8002ec8:	f04f 0900 	mov.w	r9, #0
 8002ecc:	f104 0a1a 	add.w	sl, r4, #26
 8002ed0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ed2:	425b      	negs	r3, r3
 8002ed4:	454b      	cmp	r3, r9
 8002ed6:	dc01      	bgt.n	8002edc <_printf_float+0x2b4>
 8002ed8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002eda:	e794      	b.n	8002e06 <_printf_float+0x1de>
 8002edc:	2301      	movs	r3, #1
 8002ede:	4652      	mov	r2, sl
 8002ee0:	4631      	mov	r1, r6
 8002ee2:	4628      	mov	r0, r5
 8002ee4:	47b8      	blx	r7
 8002ee6:	3001      	adds	r0, #1
 8002ee8:	f43f aef9 	beq.w	8002cde <_printf_float+0xb6>
 8002eec:	f109 0901 	add.w	r9, r9, #1
 8002ef0:	e7ee      	b.n	8002ed0 <_printf_float+0x2a8>
 8002ef2:	bf00      	nop
 8002ef4:	7fefffff 	.word	0x7fefffff
 8002ef8:	08007498 	.word	0x08007498
 8002efc:	0800749c 	.word	0x0800749c
 8002f00:	080074a4 	.word	0x080074a4
 8002f04:	080074a0 	.word	0x080074a0
 8002f08:	080074a8 	.word	0x080074a8
 8002f0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f10:	429a      	cmp	r2, r3
 8002f12:	bfa8      	it	ge
 8002f14:	461a      	movge	r2, r3
 8002f16:	2a00      	cmp	r2, #0
 8002f18:	4691      	mov	r9, r2
 8002f1a:	dc37      	bgt.n	8002f8c <_printf_float+0x364>
 8002f1c:	f04f 0b00 	mov.w	fp, #0
 8002f20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f24:	f104 021a 	add.w	r2, r4, #26
 8002f28:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002f2c:	ebaa 0309 	sub.w	r3, sl, r9
 8002f30:	455b      	cmp	r3, fp
 8002f32:	dc33      	bgt.n	8002f9c <_printf_float+0x374>
 8002f34:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	db3b      	blt.n	8002fb4 <_printf_float+0x38c>
 8002f3c:	6823      	ldr	r3, [r4, #0]
 8002f3e:	07da      	lsls	r2, r3, #31
 8002f40:	d438      	bmi.n	8002fb4 <_printf_float+0x38c>
 8002f42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f44:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002f46:	eba2 030a 	sub.w	r3, r2, sl
 8002f4a:	eba2 0901 	sub.w	r9, r2, r1
 8002f4e:	4599      	cmp	r9, r3
 8002f50:	bfa8      	it	ge
 8002f52:	4699      	movge	r9, r3
 8002f54:	f1b9 0f00 	cmp.w	r9, #0
 8002f58:	dc34      	bgt.n	8002fc4 <_printf_float+0x39c>
 8002f5a:	f04f 0800 	mov.w	r8, #0
 8002f5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f62:	f104 0a1a 	add.w	sl, r4, #26
 8002f66:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002f6a:	1a9b      	subs	r3, r3, r2
 8002f6c:	eba3 0309 	sub.w	r3, r3, r9
 8002f70:	4543      	cmp	r3, r8
 8002f72:	f77f af7a 	ble.w	8002e6a <_printf_float+0x242>
 8002f76:	2301      	movs	r3, #1
 8002f78:	4652      	mov	r2, sl
 8002f7a:	4631      	mov	r1, r6
 8002f7c:	4628      	mov	r0, r5
 8002f7e:	47b8      	blx	r7
 8002f80:	3001      	adds	r0, #1
 8002f82:	f43f aeac 	beq.w	8002cde <_printf_float+0xb6>
 8002f86:	f108 0801 	add.w	r8, r8, #1
 8002f8a:	e7ec      	b.n	8002f66 <_printf_float+0x33e>
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	4631      	mov	r1, r6
 8002f90:	4642      	mov	r2, r8
 8002f92:	4628      	mov	r0, r5
 8002f94:	47b8      	blx	r7
 8002f96:	3001      	adds	r0, #1
 8002f98:	d1c0      	bne.n	8002f1c <_printf_float+0x2f4>
 8002f9a:	e6a0      	b.n	8002cde <_printf_float+0xb6>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	4631      	mov	r1, r6
 8002fa0:	4628      	mov	r0, r5
 8002fa2:	920b      	str	r2, [sp, #44]	; 0x2c
 8002fa4:	47b8      	blx	r7
 8002fa6:	3001      	adds	r0, #1
 8002fa8:	f43f ae99 	beq.w	8002cde <_printf_float+0xb6>
 8002fac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002fae:	f10b 0b01 	add.w	fp, fp, #1
 8002fb2:	e7b9      	b.n	8002f28 <_printf_float+0x300>
 8002fb4:	4631      	mov	r1, r6
 8002fb6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002fba:	4628      	mov	r0, r5
 8002fbc:	47b8      	blx	r7
 8002fbe:	3001      	adds	r0, #1
 8002fc0:	d1bf      	bne.n	8002f42 <_printf_float+0x31a>
 8002fc2:	e68c      	b.n	8002cde <_printf_float+0xb6>
 8002fc4:	464b      	mov	r3, r9
 8002fc6:	4631      	mov	r1, r6
 8002fc8:	4628      	mov	r0, r5
 8002fca:	eb08 020a 	add.w	r2, r8, sl
 8002fce:	47b8      	blx	r7
 8002fd0:	3001      	adds	r0, #1
 8002fd2:	d1c2      	bne.n	8002f5a <_printf_float+0x332>
 8002fd4:	e683      	b.n	8002cde <_printf_float+0xb6>
 8002fd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002fd8:	2a01      	cmp	r2, #1
 8002fda:	dc01      	bgt.n	8002fe0 <_printf_float+0x3b8>
 8002fdc:	07db      	lsls	r3, r3, #31
 8002fde:	d537      	bpl.n	8003050 <_printf_float+0x428>
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	4642      	mov	r2, r8
 8002fe4:	4631      	mov	r1, r6
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	47b8      	blx	r7
 8002fea:	3001      	adds	r0, #1
 8002fec:	f43f ae77 	beq.w	8002cde <_printf_float+0xb6>
 8002ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ff4:	4631      	mov	r1, r6
 8002ff6:	4628      	mov	r0, r5
 8002ff8:	47b8      	blx	r7
 8002ffa:	3001      	adds	r0, #1
 8002ffc:	f43f ae6f 	beq.w	8002cde <_printf_float+0xb6>
 8003000:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003004:	2200      	movs	r2, #0
 8003006:	2300      	movs	r3, #0
 8003008:	f7fd fd3a 	bl	8000a80 <__aeabi_dcmpeq>
 800300c:	b9d8      	cbnz	r0, 8003046 <_printf_float+0x41e>
 800300e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003010:	f108 0201 	add.w	r2, r8, #1
 8003014:	3b01      	subs	r3, #1
 8003016:	4631      	mov	r1, r6
 8003018:	4628      	mov	r0, r5
 800301a:	47b8      	blx	r7
 800301c:	3001      	adds	r0, #1
 800301e:	d10e      	bne.n	800303e <_printf_float+0x416>
 8003020:	e65d      	b.n	8002cde <_printf_float+0xb6>
 8003022:	2301      	movs	r3, #1
 8003024:	464a      	mov	r2, r9
 8003026:	4631      	mov	r1, r6
 8003028:	4628      	mov	r0, r5
 800302a:	47b8      	blx	r7
 800302c:	3001      	adds	r0, #1
 800302e:	f43f ae56 	beq.w	8002cde <_printf_float+0xb6>
 8003032:	f108 0801 	add.w	r8, r8, #1
 8003036:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003038:	3b01      	subs	r3, #1
 800303a:	4543      	cmp	r3, r8
 800303c:	dcf1      	bgt.n	8003022 <_printf_float+0x3fa>
 800303e:	4653      	mov	r3, sl
 8003040:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003044:	e6e0      	b.n	8002e08 <_printf_float+0x1e0>
 8003046:	f04f 0800 	mov.w	r8, #0
 800304a:	f104 091a 	add.w	r9, r4, #26
 800304e:	e7f2      	b.n	8003036 <_printf_float+0x40e>
 8003050:	2301      	movs	r3, #1
 8003052:	4642      	mov	r2, r8
 8003054:	e7df      	b.n	8003016 <_printf_float+0x3ee>
 8003056:	2301      	movs	r3, #1
 8003058:	464a      	mov	r2, r9
 800305a:	4631      	mov	r1, r6
 800305c:	4628      	mov	r0, r5
 800305e:	47b8      	blx	r7
 8003060:	3001      	adds	r0, #1
 8003062:	f43f ae3c 	beq.w	8002cde <_printf_float+0xb6>
 8003066:	f108 0801 	add.w	r8, r8, #1
 800306a:	68e3      	ldr	r3, [r4, #12]
 800306c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800306e:	1a5b      	subs	r3, r3, r1
 8003070:	4543      	cmp	r3, r8
 8003072:	dcf0      	bgt.n	8003056 <_printf_float+0x42e>
 8003074:	e6fd      	b.n	8002e72 <_printf_float+0x24a>
 8003076:	f04f 0800 	mov.w	r8, #0
 800307a:	f104 0919 	add.w	r9, r4, #25
 800307e:	e7f4      	b.n	800306a <_printf_float+0x442>

08003080 <_printf_common>:
 8003080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003084:	4616      	mov	r6, r2
 8003086:	4699      	mov	r9, r3
 8003088:	688a      	ldr	r2, [r1, #8]
 800308a:	690b      	ldr	r3, [r1, #16]
 800308c:	4607      	mov	r7, r0
 800308e:	4293      	cmp	r3, r2
 8003090:	bfb8      	it	lt
 8003092:	4613      	movlt	r3, r2
 8003094:	6033      	str	r3, [r6, #0]
 8003096:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800309a:	460c      	mov	r4, r1
 800309c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030a0:	b10a      	cbz	r2, 80030a6 <_printf_common+0x26>
 80030a2:	3301      	adds	r3, #1
 80030a4:	6033      	str	r3, [r6, #0]
 80030a6:	6823      	ldr	r3, [r4, #0]
 80030a8:	0699      	lsls	r1, r3, #26
 80030aa:	bf42      	ittt	mi
 80030ac:	6833      	ldrmi	r3, [r6, #0]
 80030ae:	3302      	addmi	r3, #2
 80030b0:	6033      	strmi	r3, [r6, #0]
 80030b2:	6825      	ldr	r5, [r4, #0]
 80030b4:	f015 0506 	ands.w	r5, r5, #6
 80030b8:	d106      	bne.n	80030c8 <_printf_common+0x48>
 80030ba:	f104 0a19 	add.w	sl, r4, #25
 80030be:	68e3      	ldr	r3, [r4, #12]
 80030c0:	6832      	ldr	r2, [r6, #0]
 80030c2:	1a9b      	subs	r3, r3, r2
 80030c4:	42ab      	cmp	r3, r5
 80030c6:	dc28      	bgt.n	800311a <_printf_common+0x9a>
 80030c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80030cc:	1e13      	subs	r3, r2, #0
 80030ce:	6822      	ldr	r2, [r4, #0]
 80030d0:	bf18      	it	ne
 80030d2:	2301      	movne	r3, #1
 80030d4:	0692      	lsls	r2, r2, #26
 80030d6:	d42d      	bmi.n	8003134 <_printf_common+0xb4>
 80030d8:	4649      	mov	r1, r9
 80030da:	4638      	mov	r0, r7
 80030dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030e0:	47c0      	blx	r8
 80030e2:	3001      	adds	r0, #1
 80030e4:	d020      	beq.n	8003128 <_printf_common+0xa8>
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	68e5      	ldr	r5, [r4, #12]
 80030ea:	f003 0306 	and.w	r3, r3, #6
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	bf18      	it	ne
 80030f2:	2500      	movne	r5, #0
 80030f4:	6832      	ldr	r2, [r6, #0]
 80030f6:	f04f 0600 	mov.w	r6, #0
 80030fa:	68a3      	ldr	r3, [r4, #8]
 80030fc:	bf08      	it	eq
 80030fe:	1aad      	subeq	r5, r5, r2
 8003100:	6922      	ldr	r2, [r4, #16]
 8003102:	bf08      	it	eq
 8003104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003108:	4293      	cmp	r3, r2
 800310a:	bfc4      	itt	gt
 800310c:	1a9b      	subgt	r3, r3, r2
 800310e:	18ed      	addgt	r5, r5, r3
 8003110:	341a      	adds	r4, #26
 8003112:	42b5      	cmp	r5, r6
 8003114:	d11a      	bne.n	800314c <_printf_common+0xcc>
 8003116:	2000      	movs	r0, #0
 8003118:	e008      	b.n	800312c <_printf_common+0xac>
 800311a:	2301      	movs	r3, #1
 800311c:	4652      	mov	r2, sl
 800311e:	4649      	mov	r1, r9
 8003120:	4638      	mov	r0, r7
 8003122:	47c0      	blx	r8
 8003124:	3001      	adds	r0, #1
 8003126:	d103      	bne.n	8003130 <_printf_common+0xb0>
 8003128:	f04f 30ff 	mov.w	r0, #4294967295
 800312c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003130:	3501      	adds	r5, #1
 8003132:	e7c4      	b.n	80030be <_printf_common+0x3e>
 8003134:	2030      	movs	r0, #48	; 0x30
 8003136:	18e1      	adds	r1, r4, r3
 8003138:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800313c:	1c5a      	adds	r2, r3, #1
 800313e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003142:	4422      	add	r2, r4
 8003144:	3302      	adds	r3, #2
 8003146:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800314a:	e7c5      	b.n	80030d8 <_printf_common+0x58>
 800314c:	2301      	movs	r3, #1
 800314e:	4622      	mov	r2, r4
 8003150:	4649      	mov	r1, r9
 8003152:	4638      	mov	r0, r7
 8003154:	47c0      	blx	r8
 8003156:	3001      	adds	r0, #1
 8003158:	d0e6      	beq.n	8003128 <_printf_common+0xa8>
 800315a:	3601      	adds	r6, #1
 800315c:	e7d9      	b.n	8003112 <_printf_common+0x92>
	...

08003160 <_printf_i>:
 8003160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003164:	460c      	mov	r4, r1
 8003166:	7e27      	ldrb	r7, [r4, #24]
 8003168:	4691      	mov	r9, r2
 800316a:	2f78      	cmp	r7, #120	; 0x78
 800316c:	4680      	mov	r8, r0
 800316e:	469a      	mov	sl, r3
 8003170:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003172:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003176:	d807      	bhi.n	8003188 <_printf_i+0x28>
 8003178:	2f62      	cmp	r7, #98	; 0x62
 800317a:	d80a      	bhi.n	8003192 <_printf_i+0x32>
 800317c:	2f00      	cmp	r7, #0
 800317e:	f000 80d9 	beq.w	8003334 <_printf_i+0x1d4>
 8003182:	2f58      	cmp	r7, #88	; 0x58
 8003184:	f000 80a4 	beq.w	80032d0 <_printf_i+0x170>
 8003188:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800318c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003190:	e03a      	b.n	8003208 <_printf_i+0xa8>
 8003192:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003196:	2b15      	cmp	r3, #21
 8003198:	d8f6      	bhi.n	8003188 <_printf_i+0x28>
 800319a:	a001      	add	r0, pc, #4	; (adr r0, 80031a0 <_printf_i+0x40>)
 800319c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80031a0:	080031f9 	.word	0x080031f9
 80031a4:	0800320d 	.word	0x0800320d
 80031a8:	08003189 	.word	0x08003189
 80031ac:	08003189 	.word	0x08003189
 80031b0:	08003189 	.word	0x08003189
 80031b4:	08003189 	.word	0x08003189
 80031b8:	0800320d 	.word	0x0800320d
 80031bc:	08003189 	.word	0x08003189
 80031c0:	08003189 	.word	0x08003189
 80031c4:	08003189 	.word	0x08003189
 80031c8:	08003189 	.word	0x08003189
 80031cc:	0800331b 	.word	0x0800331b
 80031d0:	0800323d 	.word	0x0800323d
 80031d4:	080032fd 	.word	0x080032fd
 80031d8:	08003189 	.word	0x08003189
 80031dc:	08003189 	.word	0x08003189
 80031e0:	0800333d 	.word	0x0800333d
 80031e4:	08003189 	.word	0x08003189
 80031e8:	0800323d 	.word	0x0800323d
 80031ec:	08003189 	.word	0x08003189
 80031f0:	08003189 	.word	0x08003189
 80031f4:	08003305 	.word	0x08003305
 80031f8:	680b      	ldr	r3, [r1, #0]
 80031fa:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031fe:	1d1a      	adds	r2, r3, #4
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	600a      	str	r2, [r1, #0]
 8003204:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003208:	2301      	movs	r3, #1
 800320a:	e0a4      	b.n	8003356 <_printf_i+0x1f6>
 800320c:	6825      	ldr	r5, [r4, #0]
 800320e:	6808      	ldr	r0, [r1, #0]
 8003210:	062e      	lsls	r6, r5, #24
 8003212:	f100 0304 	add.w	r3, r0, #4
 8003216:	d50a      	bpl.n	800322e <_printf_i+0xce>
 8003218:	6805      	ldr	r5, [r0, #0]
 800321a:	600b      	str	r3, [r1, #0]
 800321c:	2d00      	cmp	r5, #0
 800321e:	da03      	bge.n	8003228 <_printf_i+0xc8>
 8003220:	232d      	movs	r3, #45	; 0x2d
 8003222:	426d      	negs	r5, r5
 8003224:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003228:	230a      	movs	r3, #10
 800322a:	485e      	ldr	r0, [pc, #376]	; (80033a4 <_printf_i+0x244>)
 800322c:	e019      	b.n	8003262 <_printf_i+0x102>
 800322e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003232:	6805      	ldr	r5, [r0, #0]
 8003234:	600b      	str	r3, [r1, #0]
 8003236:	bf18      	it	ne
 8003238:	b22d      	sxthne	r5, r5
 800323a:	e7ef      	b.n	800321c <_printf_i+0xbc>
 800323c:	680b      	ldr	r3, [r1, #0]
 800323e:	6825      	ldr	r5, [r4, #0]
 8003240:	1d18      	adds	r0, r3, #4
 8003242:	6008      	str	r0, [r1, #0]
 8003244:	0628      	lsls	r0, r5, #24
 8003246:	d501      	bpl.n	800324c <_printf_i+0xec>
 8003248:	681d      	ldr	r5, [r3, #0]
 800324a:	e002      	b.n	8003252 <_printf_i+0xf2>
 800324c:	0669      	lsls	r1, r5, #25
 800324e:	d5fb      	bpl.n	8003248 <_printf_i+0xe8>
 8003250:	881d      	ldrh	r5, [r3, #0]
 8003252:	2f6f      	cmp	r7, #111	; 0x6f
 8003254:	bf0c      	ite	eq
 8003256:	2308      	moveq	r3, #8
 8003258:	230a      	movne	r3, #10
 800325a:	4852      	ldr	r0, [pc, #328]	; (80033a4 <_printf_i+0x244>)
 800325c:	2100      	movs	r1, #0
 800325e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003262:	6866      	ldr	r6, [r4, #4]
 8003264:	2e00      	cmp	r6, #0
 8003266:	bfa8      	it	ge
 8003268:	6821      	ldrge	r1, [r4, #0]
 800326a:	60a6      	str	r6, [r4, #8]
 800326c:	bfa4      	itt	ge
 800326e:	f021 0104 	bicge.w	r1, r1, #4
 8003272:	6021      	strge	r1, [r4, #0]
 8003274:	b90d      	cbnz	r5, 800327a <_printf_i+0x11a>
 8003276:	2e00      	cmp	r6, #0
 8003278:	d04d      	beq.n	8003316 <_printf_i+0x1b6>
 800327a:	4616      	mov	r6, r2
 800327c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003280:	fb03 5711 	mls	r7, r3, r1, r5
 8003284:	5dc7      	ldrb	r7, [r0, r7]
 8003286:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800328a:	462f      	mov	r7, r5
 800328c:	42bb      	cmp	r3, r7
 800328e:	460d      	mov	r5, r1
 8003290:	d9f4      	bls.n	800327c <_printf_i+0x11c>
 8003292:	2b08      	cmp	r3, #8
 8003294:	d10b      	bne.n	80032ae <_printf_i+0x14e>
 8003296:	6823      	ldr	r3, [r4, #0]
 8003298:	07df      	lsls	r7, r3, #31
 800329a:	d508      	bpl.n	80032ae <_printf_i+0x14e>
 800329c:	6923      	ldr	r3, [r4, #16]
 800329e:	6861      	ldr	r1, [r4, #4]
 80032a0:	4299      	cmp	r1, r3
 80032a2:	bfde      	ittt	le
 80032a4:	2330      	movle	r3, #48	; 0x30
 80032a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80032aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80032ae:	1b92      	subs	r2, r2, r6
 80032b0:	6122      	str	r2, [r4, #16]
 80032b2:	464b      	mov	r3, r9
 80032b4:	4621      	mov	r1, r4
 80032b6:	4640      	mov	r0, r8
 80032b8:	f8cd a000 	str.w	sl, [sp]
 80032bc:	aa03      	add	r2, sp, #12
 80032be:	f7ff fedf 	bl	8003080 <_printf_common>
 80032c2:	3001      	adds	r0, #1
 80032c4:	d14c      	bne.n	8003360 <_printf_i+0x200>
 80032c6:	f04f 30ff 	mov.w	r0, #4294967295
 80032ca:	b004      	add	sp, #16
 80032cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032d0:	4834      	ldr	r0, [pc, #208]	; (80033a4 <_printf_i+0x244>)
 80032d2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032d6:	680e      	ldr	r6, [r1, #0]
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	f856 5b04 	ldr.w	r5, [r6], #4
 80032de:	061f      	lsls	r7, r3, #24
 80032e0:	600e      	str	r6, [r1, #0]
 80032e2:	d514      	bpl.n	800330e <_printf_i+0x1ae>
 80032e4:	07d9      	lsls	r1, r3, #31
 80032e6:	bf44      	itt	mi
 80032e8:	f043 0320 	orrmi.w	r3, r3, #32
 80032ec:	6023      	strmi	r3, [r4, #0]
 80032ee:	b91d      	cbnz	r5, 80032f8 <_printf_i+0x198>
 80032f0:	6823      	ldr	r3, [r4, #0]
 80032f2:	f023 0320 	bic.w	r3, r3, #32
 80032f6:	6023      	str	r3, [r4, #0]
 80032f8:	2310      	movs	r3, #16
 80032fa:	e7af      	b.n	800325c <_printf_i+0xfc>
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	f043 0320 	orr.w	r3, r3, #32
 8003302:	6023      	str	r3, [r4, #0]
 8003304:	2378      	movs	r3, #120	; 0x78
 8003306:	4828      	ldr	r0, [pc, #160]	; (80033a8 <_printf_i+0x248>)
 8003308:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800330c:	e7e3      	b.n	80032d6 <_printf_i+0x176>
 800330e:	065e      	lsls	r6, r3, #25
 8003310:	bf48      	it	mi
 8003312:	b2ad      	uxthmi	r5, r5
 8003314:	e7e6      	b.n	80032e4 <_printf_i+0x184>
 8003316:	4616      	mov	r6, r2
 8003318:	e7bb      	b.n	8003292 <_printf_i+0x132>
 800331a:	680b      	ldr	r3, [r1, #0]
 800331c:	6826      	ldr	r6, [r4, #0]
 800331e:	1d1d      	adds	r5, r3, #4
 8003320:	6960      	ldr	r0, [r4, #20]
 8003322:	600d      	str	r5, [r1, #0]
 8003324:	0635      	lsls	r5, r6, #24
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	d501      	bpl.n	800332e <_printf_i+0x1ce>
 800332a:	6018      	str	r0, [r3, #0]
 800332c:	e002      	b.n	8003334 <_printf_i+0x1d4>
 800332e:	0671      	lsls	r1, r6, #25
 8003330:	d5fb      	bpl.n	800332a <_printf_i+0x1ca>
 8003332:	8018      	strh	r0, [r3, #0]
 8003334:	2300      	movs	r3, #0
 8003336:	4616      	mov	r6, r2
 8003338:	6123      	str	r3, [r4, #16]
 800333a:	e7ba      	b.n	80032b2 <_printf_i+0x152>
 800333c:	680b      	ldr	r3, [r1, #0]
 800333e:	1d1a      	adds	r2, r3, #4
 8003340:	600a      	str	r2, [r1, #0]
 8003342:	681e      	ldr	r6, [r3, #0]
 8003344:	2100      	movs	r1, #0
 8003346:	4630      	mov	r0, r6
 8003348:	6862      	ldr	r2, [r4, #4]
 800334a:	f002 fe77 	bl	800603c <memchr>
 800334e:	b108      	cbz	r0, 8003354 <_printf_i+0x1f4>
 8003350:	1b80      	subs	r0, r0, r6
 8003352:	6060      	str	r0, [r4, #4]
 8003354:	6863      	ldr	r3, [r4, #4]
 8003356:	6123      	str	r3, [r4, #16]
 8003358:	2300      	movs	r3, #0
 800335a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800335e:	e7a8      	b.n	80032b2 <_printf_i+0x152>
 8003360:	4632      	mov	r2, r6
 8003362:	4649      	mov	r1, r9
 8003364:	4640      	mov	r0, r8
 8003366:	6923      	ldr	r3, [r4, #16]
 8003368:	47d0      	blx	sl
 800336a:	3001      	adds	r0, #1
 800336c:	d0ab      	beq.n	80032c6 <_printf_i+0x166>
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	079b      	lsls	r3, r3, #30
 8003372:	d413      	bmi.n	800339c <_printf_i+0x23c>
 8003374:	68e0      	ldr	r0, [r4, #12]
 8003376:	9b03      	ldr	r3, [sp, #12]
 8003378:	4298      	cmp	r0, r3
 800337a:	bfb8      	it	lt
 800337c:	4618      	movlt	r0, r3
 800337e:	e7a4      	b.n	80032ca <_printf_i+0x16a>
 8003380:	2301      	movs	r3, #1
 8003382:	4632      	mov	r2, r6
 8003384:	4649      	mov	r1, r9
 8003386:	4640      	mov	r0, r8
 8003388:	47d0      	blx	sl
 800338a:	3001      	adds	r0, #1
 800338c:	d09b      	beq.n	80032c6 <_printf_i+0x166>
 800338e:	3501      	adds	r5, #1
 8003390:	68e3      	ldr	r3, [r4, #12]
 8003392:	9903      	ldr	r1, [sp, #12]
 8003394:	1a5b      	subs	r3, r3, r1
 8003396:	42ab      	cmp	r3, r5
 8003398:	dcf2      	bgt.n	8003380 <_printf_i+0x220>
 800339a:	e7eb      	b.n	8003374 <_printf_i+0x214>
 800339c:	2500      	movs	r5, #0
 800339e:	f104 0619 	add.w	r6, r4, #25
 80033a2:	e7f5      	b.n	8003390 <_printf_i+0x230>
 80033a4:	080074aa 	.word	0x080074aa
 80033a8:	080074bb 	.word	0x080074bb

080033ac <_scanf_float>:
 80033ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033b0:	b087      	sub	sp, #28
 80033b2:	9303      	str	r3, [sp, #12]
 80033b4:	688b      	ldr	r3, [r1, #8]
 80033b6:	4617      	mov	r7, r2
 80033b8:	1e5a      	subs	r2, r3, #1
 80033ba:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80033be:	bf85      	ittet	hi
 80033c0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80033c4:	195b      	addhi	r3, r3, r5
 80033c6:	2300      	movls	r3, #0
 80033c8:	9302      	strhi	r3, [sp, #8]
 80033ca:	bf88      	it	hi
 80033cc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80033d0:	468b      	mov	fp, r1
 80033d2:	f04f 0500 	mov.w	r5, #0
 80033d6:	bf8c      	ite	hi
 80033d8:	608b      	strhi	r3, [r1, #8]
 80033da:	9302      	strls	r3, [sp, #8]
 80033dc:	680b      	ldr	r3, [r1, #0]
 80033de:	4680      	mov	r8, r0
 80033e0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80033e4:	f84b 3b1c 	str.w	r3, [fp], #28
 80033e8:	460c      	mov	r4, r1
 80033ea:	465e      	mov	r6, fp
 80033ec:	46aa      	mov	sl, r5
 80033ee:	46a9      	mov	r9, r5
 80033f0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80033f4:	9501      	str	r5, [sp, #4]
 80033f6:	68a2      	ldr	r2, [r4, #8]
 80033f8:	b152      	cbz	r2, 8003410 <_scanf_float+0x64>
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b4e      	cmp	r3, #78	; 0x4e
 8003400:	d864      	bhi.n	80034cc <_scanf_float+0x120>
 8003402:	2b40      	cmp	r3, #64	; 0x40
 8003404:	d83c      	bhi.n	8003480 <_scanf_float+0xd4>
 8003406:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800340a:	b2c8      	uxtb	r0, r1
 800340c:	280e      	cmp	r0, #14
 800340e:	d93a      	bls.n	8003486 <_scanf_float+0xda>
 8003410:	f1b9 0f00 	cmp.w	r9, #0
 8003414:	d003      	beq.n	800341e <_scanf_float+0x72>
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800341c:	6023      	str	r3, [r4, #0]
 800341e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003422:	f1ba 0f01 	cmp.w	sl, #1
 8003426:	f200 8113 	bhi.w	8003650 <_scanf_float+0x2a4>
 800342a:	455e      	cmp	r6, fp
 800342c:	f200 8105 	bhi.w	800363a <_scanf_float+0x28e>
 8003430:	2501      	movs	r5, #1
 8003432:	4628      	mov	r0, r5
 8003434:	b007      	add	sp, #28
 8003436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800343a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800343e:	2a0d      	cmp	r2, #13
 8003440:	d8e6      	bhi.n	8003410 <_scanf_float+0x64>
 8003442:	a101      	add	r1, pc, #4	; (adr r1, 8003448 <_scanf_float+0x9c>)
 8003444:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003448:	08003587 	.word	0x08003587
 800344c:	08003411 	.word	0x08003411
 8003450:	08003411 	.word	0x08003411
 8003454:	08003411 	.word	0x08003411
 8003458:	080035e7 	.word	0x080035e7
 800345c:	080035bf 	.word	0x080035bf
 8003460:	08003411 	.word	0x08003411
 8003464:	08003411 	.word	0x08003411
 8003468:	08003595 	.word	0x08003595
 800346c:	08003411 	.word	0x08003411
 8003470:	08003411 	.word	0x08003411
 8003474:	08003411 	.word	0x08003411
 8003478:	08003411 	.word	0x08003411
 800347c:	0800354d 	.word	0x0800354d
 8003480:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003484:	e7db      	b.n	800343e <_scanf_float+0x92>
 8003486:	290e      	cmp	r1, #14
 8003488:	d8c2      	bhi.n	8003410 <_scanf_float+0x64>
 800348a:	a001      	add	r0, pc, #4	; (adr r0, 8003490 <_scanf_float+0xe4>)
 800348c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003490:	0800353f 	.word	0x0800353f
 8003494:	08003411 	.word	0x08003411
 8003498:	0800353f 	.word	0x0800353f
 800349c:	080035d3 	.word	0x080035d3
 80034a0:	08003411 	.word	0x08003411
 80034a4:	080034ed 	.word	0x080034ed
 80034a8:	08003529 	.word	0x08003529
 80034ac:	08003529 	.word	0x08003529
 80034b0:	08003529 	.word	0x08003529
 80034b4:	08003529 	.word	0x08003529
 80034b8:	08003529 	.word	0x08003529
 80034bc:	08003529 	.word	0x08003529
 80034c0:	08003529 	.word	0x08003529
 80034c4:	08003529 	.word	0x08003529
 80034c8:	08003529 	.word	0x08003529
 80034cc:	2b6e      	cmp	r3, #110	; 0x6e
 80034ce:	d809      	bhi.n	80034e4 <_scanf_float+0x138>
 80034d0:	2b60      	cmp	r3, #96	; 0x60
 80034d2:	d8b2      	bhi.n	800343a <_scanf_float+0x8e>
 80034d4:	2b54      	cmp	r3, #84	; 0x54
 80034d6:	d077      	beq.n	80035c8 <_scanf_float+0x21c>
 80034d8:	2b59      	cmp	r3, #89	; 0x59
 80034da:	d199      	bne.n	8003410 <_scanf_float+0x64>
 80034dc:	2d07      	cmp	r5, #7
 80034de:	d197      	bne.n	8003410 <_scanf_float+0x64>
 80034e0:	2508      	movs	r5, #8
 80034e2:	e029      	b.n	8003538 <_scanf_float+0x18c>
 80034e4:	2b74      	cmp	r3, #116	; 0x74
 80034e6:	d06f      	beq.n	80035c8 <_scanf_float+0x21c>
 80034e8:	2b79      	cmp	r3, #121	; 0x79
 80034ea:	e7f6      	b.n	80034da <_scanf_float+0x12e>
 80034ec:	6821      	ldr	r1, [r4, #0]
 80034ee:	05c8      	lsls	r0, r1, #23
 80034f0:	d51a      	bpl.n	8003528 <_scanf_float+0x17c>
 80034f2:	9b02      	ldr	r3, [sp, #8]
 80034f4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80034f8:	6021      	str	r1, [r4, #0]
 80034fa:	f109 0901 	add.w	r9, r9, #1
 80034fe:	b11b      	cbz	r3, 8003508 <_scanf_float+0x15c>
 8003500:	3b01      	subs	r3, #1
 8003502:	3201      	adds	r2, #1
 8003504:	9302      	str	r3, [sp, #8]
 8003506:	60a2      	str	r2, [r4, #8]
 8003508:	68a3      	ldr	r3, [r4, #8]
 800350a:	3b01      	subs	r3, #1
 800350c:	60a3      	str	r3, [r4, #8]
 800350e:	6923      	ldr	r3, [r4, #16]
 8003510:	3301      	adds	r3, #1
 8003512:	6123      	str	r3, [r4, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3b01      	subs	r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	607b      	str	r3, [r7, #4]
 800351c:	f340 8084 	ble.w	8003628 <_scanf_float+0x27c>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	3301      	adds	r3, #1
 8003524:	603b      	str	r3, [r7, #0]
 8003526:	e766      	b.n	80033f6 <_scanf_float+0x4a>
 8003528:	eb1a 0f05 	cmn.w	sl, r5
 800352c:	f47f af70 	bne.w	8003410 <_scanf_float+0x64>
 8003530:	6822      	ldr	r2, [r4, #0]
 8003532:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003536:	6022      	str	r2, [r4, #0]
 8003538:	f806 3b01 	strb.w	r3, [r6], #1
 800353c:	e7e4      	b.n	8003508 <_scanf_float+0x15c>
 800353e:	6822      	ldr	r2, [r4, #0]
 8003540:	0610      	lsls	r0, r2, #24
 8003542:	f57f af65 	bpl.w	8003410 <_scanf_float+0x64>
 8003546:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800354a:	e7f4      	b.n	8003536 <_scanf_float+0x18a>
 800354c:	f1ba 0f00 	cmp.w	sl, #0
 8003550:	d10e      	bne.n	8003570 <_scanf_float+0x1c4>
 8003552:	f1b9 0f00 	cmp.w	r9, #0
 8003556:	d10e      	bne.n	8003576 <_scanf_float+0x1ca>
 8003558:	6822      	ldr	r2, [r4, #0]
 800355a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800355e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003562:	d108      	bne.n	8003576 <_scanf_float+0x1ca>
 8003564:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003568:	f04f 0a01 	mov.w	sl, #1
 800356c:	6022      	str	r2, [r4, #0]
 800356e:	e7e3      	b.n	8003538 <_scanf_float+0x18c>
 8003570:	f1ba 0f02 	cmp.w	sl, #2
 8003574:	d055      	beq.n	8003622 <_scanf_float+0x276>
 8003576:	2d01      	cmp	r5, #1
 8003578:	d002      	beq.n	8003580 <_scanf_float+0x1d4>
 800357a:	2d04      	cmp	r5, #4
 800357c:	f47f af48 	bne.w	8003410 <_scanf_float+0x64>
 8003580:	3501      	adds	r5, #1
 8003582:	b2ed      	uxtb	r5, r5
 8003584:	e7d8      	b.n	8003538 <_scanf_float+0x18c>
 8003586:	f1ba 0f01 	cmp.w	sl, #1
 800358a:	f47f af41 	bne.w	8003410 <_scanf_float+0x64>
 800358e:	f04f 0a02 	mov.w	sl, #2
 8003592:	e7d1      	b.n	8003538 <_scanf_float+0x18c>
 8003594:	b97d      	cbnz	r5, 80035b6 <_scanf_float+0x20a>
 8003596:	f1b9 0f00 	cmp.w	r9, #0
 800359a:	f47f af3c 	bne.w	8003416 <_scanf_float+0x6a>
 800359e:	6822      	ldr	r2, [r4, #0]
 80035a0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80035a4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80035a8:	f47f af39 	bne.w	800341e <_scanf_float+0x72>
 80035ac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80035b0:	2501      	movs	r5, #1
 80035b2:	6022      	str	r2, [r4, #0]
 80035b4:	e7c0      	b.n	8003538 <_scanf_float+0x18c>
 80035b6:	2d03      	cmp	r5, #3
 80035b8:	d0e2      	beq.n	8003580 <_scanf_float+0x1d4>
 80035ba:	2d05      	cmp	r5, #5
 80035bc:	e7de      	b.n	800357c <_scanf_float+0x1d0>
 80035be:	2d02      	cmp	r5, #2
 80035c0:	f47f af26 	bne.w	8003410 <_scanf_float+0x64>
 80035c4:	2503      	movs	r5, #3
 80035c6:	e7b7      	b.n	8003538 <_scanf_float+0x18c>
 80035c8:	2d06      	cmp	r5, #6
 80035ca:	f47f af21 	bne.w	8003410 <_scanf_float+0x64>
 80035ce:	2507      	movs	r5, #7
 80035d0:	e7b2      	b.n	8003538 <_scanf_float+0x18c>
 80035d2:	6822      	ldr	r2, [r4, #0]
 80035d4:	0591      	lsls	r1, r2, #22
 80035d6:	f57f af1b 	bpl.w	8003410 <_scanf_float+0x64>
 80035da:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80035de:	6022      	str	r2, [r4, #0]
 80035e0:	f8cd 9004 	str.w	r9, [sp, #4]
 80035e4:	e7a8      	b.n	8003538 <_scanf_float+0x18c>
 80035e6:	6822      	ldr	r2, [r4, #0]
 80035e8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80035ec:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80035f0:	d006      	beq.n	8003600 <_scanf_float+0x254>
 80035f2:	0550      	lsls	r0, r2, #21
 80035f4:	f57f af0c 	bpl.w	8003410 <_scanf_float+0x64>
 80035f8:	f1b9 0f00 	cmp.w	r9, #0
 80035fc:	f43f af0f 	beq.w	800341e <_scanf_float+0x72>
 8003600:	0591      	lsls	r1, r2, #22
 8003602:	bf58      	it	pl
 8003604:	9901      	ldrpl	r1, [sp, #4]
 8003606:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800360a:	bf58      	it	pl
 800360c:	eba9 0101 	subpl.w	r1, r9, r1
 8003610:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8003614:	f04f 0900 	mov.w	r9, #0
 8003618:	bf58      	it	pl
 800361a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800361e:	6022      	str	r2, [r4, #0]
 8003620:	e78a      	b.n	8003538 <_scanf_float+0x18c>
 8003622:	f04f 0a03 	mov.w	sl, #3
 8003626:	e787      	b.n	8003538 <_scanf_float+0x18c>
 8003628:	4639      	mov	r1, r7
 800362a:	4640      	mov	r0, r8
 800362c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003630:	4798      	blx	r3
 8003632:	2800      	cmp	r0, #0
 8003634:	f43f aedf 	beq.w	80033f6 <_scanf_float+0x4a>
 8003638:	e6ea      	b.n	8003410 <_scanf_float+0x64>
 800363a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800363e:	463a      	mov	r2, r7
 8003640:	4640      	mov	r0, r8
 8003642:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003646:	4798      	blx	r3
 8003648:	6923      	ldr	r3, [r4, #16]
 800364a:	3b01      	subs	r3, #1
 800364c:	6123      	str	r3, [r4, #16]
 800364e:	e6ec      	b.n	800342a <_scanf_float+0x7e>
 8003650:	1e6b      	subs	r3, r5, #1
 8003652:	2b06      	cmp	r3, #6
 8003654:	d825      	bhi.n	80036a2 <_scanf_float+0x2f6>
 8003656:	2d02      	cmp	r5, #2
 8003658:	d836      	bhi.n	80036c8 <_scanf_float+0x31c>
 800365a:	455e      	cmp	r6, fp
 800365c:	f67f aee8 	bls.w	8003430 <_scanf_float+0x84>
 8003660:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003664:	463a      	mov	r2, r7
 8003666:	4640      	mov	r0, r8
 8003668:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800366c:	4798      	blx	r3
 800366e:	6923      	ldr	r3, [r4, #16]
 8003670:	3b01      	subs	r3, #1
 8003672:	6123      	str	r3, [r4, #16]
 8003674:	e7f1      	b.n	800365a <_scanf_float+0x2ae>
 8003676:	9802      	ldr	r0, [sp, #8]
 8003678:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800367c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8003680:	463a      	mov	r2, r7
 8003682:	9002      	str	r0, [sp, #8]
 8003684:	4640      	mov	r0, r8
 8003686:	4798      	blx	r3
 8003688:	6923      	ldr	r3, [r4, #16]
 800368a:	3b01      	subs	r3, #1
 800368c:	6123      	str	r3, [r4, #16]
 800368e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003692:	fa5f fa8a 	uxtb.w	sl, sl
 8003696:	f1ba 0f02 	cmp.w	sl, #2
 800369a:	d1ec      	bne.n	8003676 <_scanf_float+0x2ca>
 800369c:	3d03      	subs	r5, #3
 800369e:	b2ed      	uxtb	r5, r5
 80036a0:	1b76      	subs	r6, r6, r5
 80036a2:	6823      	ldr	r3, [r4, #0]
 80036a4:	05da      	lsls	r2, r3, #23
 80036a6:	d52f      	bpl.n	8003708 <_scanf_float+0x35c>
 80036a8:	055b      	lsls	r3, r3, #21
 80036aa:	d510      	bpl.n	80036ce <_scanf_float+0x322>
 80036ac:	455e      	cmp	r6, fp
 80036ae:	f67f aebf 	bls.w	8003430 <_scanf_float+0x84>
 80036b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036b6:	463a      	mov	r2, r7
 80036b8:	4640      	mov	r0, r8
 80036ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80036be:	4798      	blx	r3
 80036c0:	6923      	ldr	r3, [r4, #16]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	6123      	str	r3, [r4, #16]
 80036c6:	e7f1      	b.n	80036ac <_scanf_float+0x300>
 80036c8:	46aa      	mov	sl, r5
 80036ca:	9602      	str	r6, [sp, #8]
 80036cc:	e7df      	b.n	800368e <_scanf_float+0x2e2>
 80036ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80036d2:	6923      	ldr	r3, [r4, #16]
 80036d4:	2965      	cmp	r1, #101	; 0x65
 80036d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80036da:	f106 35ff 	add.w	r5, r6, #4294967295
 80036de:	6123      	str	r3, [r4, #16]
 80036e0:	d00c      	beq.n	80036fc <_scanf_float+0x350>
 80036e2:	2945      	cmp	r1, #69	; 0x45
 80036e4:	d00a      	beq.n	80036fc <_scanf_float+0x350>
 80036e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036ea:	463a      	mov	r2, r7
 80036ec:	4640      	mov	r0, r8
 80036ee:	4798      	blx	r3
 80036f0:	6923      	ldr	r3, [r4, #16]
 80036f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	1eb5      	subs	r5, r6, #2
 80036fa:	6123      	str	r3, [r4, #16]
 80036fc:	463a      	mov	r2, r7
 80036fe:	4640      	mov	r0, r8
 8003700:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003704:	4798      	blx	r3
 8003706:	462e      	mov	r6, r5
 8003708:	6825      	ldr	r5, [r4, #0]
 800370a:	f015 0510 	ands.w	r5, r5, #16
 800370e:	d159      	bne.n	80037c4 <_scanf_float+0x418>
 8003710:	7035      	strb	r5, [r6, #0]
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800371c:	d11c      	bne.n	8003758 <_scanf_float+0x3ac>
 800371e:	9b01      	ldr	r3, [sp, #4]
 8003720:	454b      	cmp	r3, r9
 8003722:	eba3 0209 	sub.w	r2, r3, r9
 8003726:	d124      	bne.n	8003772 <_scanf_float+0x3c6>
 8003728:	2200      	movs	r2, #0
 800372a:	4659      	mov	r1, fp
 800372c:	4640      	mov	r0, r8
 800372e:	f000 ff17 	bl	8004560 <_strtod_r>
 8003732:	f8d4 c000 	ldr.w	ip, [r4]
 8003736:	9b03      	ldr	r3, [sp, #12]
 8003738:	f01c 0f02 	tst.w	ip, #2
 800373c:	4606      	mov	r6, r0
 800373e:	460f      	mov	r7, r1
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	d021      	beq.n	8003788 <_scanf_float+0x3dc>
 8003744:	9903      	ldr	r1, [sp, #12]
 8003746:	1d1a      	adds	r2, r3, #4
 8003748:	600a      	str	r2, [r1, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	e9c3 6700 	strd	r6, r7, [r3]
 8003750:	68e3      	ldr	r3, [r4, #12]
 8003752:	3301      	adds	r3, #1
 8003754:	60e3      	str	r3, [r4, #12]
 8003756:	e66c      	b.n	8003432 <_scanf_float+0x86>
 8003758:	9b04      	ldr	r3, [sp, #16]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d0e4      	beq.n	8003728 <_scanf_float+0x37c>
 800375e:	9905      	ldr	r1, [sp, #20]
 8003760:	230a      	movs	r3, #10
 8003762:	462a      	mov	r2, r5
 8003764:	4640      	mov	r0, r8
 8003766:	3101      	adds	r1, #1
 8003768:	f000 ff86 	bl	8004678 <_strtol_r>
 800376c:	9b04      	ldr	r3, [sp, #16]
 800376e:	9e05      	ldr	r6, [sp, #20]
 8003770:	1ac2      	subs	r2, r0, r3
 8003772:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8003776:	429e      	cmp	r6, r3
 8003778:	bf28      	it	cs
 800377a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800377e:	4630      	mov	r0, r6
 8003780:	4911      	ldr	r1, [pc, #68]	; (80037c8 <_scanf_float+0x41c>)
 8003782:	f000 f8b7 	bl	80038f4 <siprintf>
 8003786:	e7cf      	b.n	8003728 <_scanf_float+0x37c>
 8003788:	f01c 0f04 	tst.w	ip, #4
 800378c:	f103 0e04 	add.w	lr, r3, #4
 8003790:	d003      	beq.n	800379a <_scanf_float+0x3ee>
 8003792:	9903      	ldr	r1, [sp, #12]
 8003794:	f8c1 e000 	str.w	lr, [r1]
 8003798:	e7d7      	b.n	800374a <_scanf_float+0x39e>
 800379a:	9a03      	ldr	r2, [sp, #12]
 800379c:	f8c2 e000 	str.w	lr, [r2]
 80037a0:	f8d3 8000 	ldr.w	r8, [r3]
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	f7fd f99c 	bl	8000ae4 <__aeabi_dcmpun>
 80037ac:	b128      	cbz	r0, 80037ba <_scanf_float+0x40e>
 80037ae:	4807      	ldr	r0, [pc, #28]	; (80037cc <_scanf_float+0x420>)
 80037b0:	f000 f89c 	bl	80038ec <nanf>
 80037b4:	f8c8 0000 	str.w	r0, [r8]
 80037b8:	e7ca      	b.n	8003750 <_scanf_float+0x3a4>
 80037ba:	4630      	mov	r0, r6
 80037bc:	4639      	mov	r1, r7
 80037be:	f7fd f9ef 	bl	8000ba0 <__aeabi_d2f>
 80037c2:	e7f7      	b.n	80037b4 <_scanf_float+0x408>
 80037c4:	2500      	movs	r5, #0
 80037c6:	e634      	b.n	8003432 <_scanf_float+0x86>
 80037c8:	080074cc 	.word	0x080074cc
 80037cc:	08007948 	.word	0x08007948

080037d0 <iprintf>:
 80037d0:	b40f      	push	{r0, r1, r2, r3}
 80037d2:	4b0a      	ldr	r3, [pc, #40]	; (80037fc <iprintf+0x2c>)
 80037d4:	b513      	push	{r0, r1, r4, lr}
 80037d6:	681c      	ldr	r4, [r3, #0]
 80037d8:	b124      	cbz	r4, 80037e4 <iprintf+0x14>
 80037da:	69a3      	ldr	r3, [r4, #24]
 80037dc:	b913      	cbnz	r3, 80037e4 <iprintf+0x14>
 80037de:	4620      	mov	r0, r4
 80037e0:	f001 ffa2 	bl	8005728 <__sinit>
 80037e4:	ab05      	add	r3, sp, #20
 80037e6:	4620      	mov	r0, r4
 80037e8:	9a04      	ldr	r2, [sp, #16]
 80037ea:	68a1      	ldr	r1, [r4, #8]
 80037ec:	9301      	str	r3, [sp, #4]
 80037ee:	f003 fb31 	bl	8006e54 <_vfiprintf_r>
 80037f2:	b002      	add	sp, #8
 80037f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037f8:	b004      	add	sp, #16
 80037fa:	4770      	bx	lr
 80037fc:	2000000c 	.word	0x2000000c

08003800 <_puts_r>:
 8003800:	b570      	push	{r4, r5, r6, lr}
 8003802:	460e      	mov	r6, r1
 8003804:	4605      	mov	r5, r0
 8003806:	b118      	cbz	r0, 8003810 <_puts_r+0x10>
 8003808:	6983      	ldr	r3, [r0, #24]
 800380a:	b90b      	cbnz	r3, 8003810 <_puts_r+0x10>
 800380c:	f001 ff8c 	bl	8005728 <__sinit>
 8003810:	69ab      	ldr	r3, [r5, #24]
 8003812:	68ac      	ldr	r4, [r5, #8]
 8003814:	b913      	cbnz	r3, 800381c <_puts_r+0x1c>
 8003816:	4628      	mov	r0, r5
 8003818:	f001 ff86 	bl	8005728 <__sinit>
 800381c:	4b2c      	ldr	r3, [pc, #176]	; (80038d0 <_puts_r+0xd0>)
 800381e:	429c      	cmp	r4, r3
 8003820:	d120      	bne.n	8003864 <_puts_r+0x64>
 8003822:	686c      	ldr	r4, [r5, #4]
 8003824:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003826:	07db      	lsls	r3, r3, #31
 8003828:	d405      	bmi.n	8003836 <_puts_r+0x36>
 800382a:	89a3      	ldrh	r3, [r4, #12]
 800382c:	0598      	lsls	r0, r3, #22
 800382e:	d402      	bmi.n	8003836 <_puts_r+0x36>
 8003830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003832:	f002 fb82 	bl	8005f3a <__retarget_lock_acquire_recursive>
 8003836:	89a3      	ldrh	r3, [r4, #12]
 8003838:	0719      	lsls	r1, r3, #28
 800383a:	d51d      	bpl.n	8003878 <_puts_r+0x78>
 800383c:	6923      	ldr	r3, [r4, #16]
 800383e:	b1db      	cbz	r3, 8003878 <_puts_r+0x78>
 8003840:	3e01      	subs	r6, #1
 8003842:	68a3      	ldr	r3, [r4, #8]
 8003844:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003848:	3b01      	subs	r3, #1
 800384a:	60a3      	str	r3, [r4, #8]
 800384c:	bb39      	cbnz	r1, 800389e <_puts_r+0x9e>
 800384e:	2b00      	cmp	r3, #0
 8003850:	da38      	bge.n	80038c4 <_puts_r+0xc4>
 8003852:	4622      	mov	r2, r4
 8003854:	210a      	movs	r1, #10
 8003856:	4628      	mov	r0, r5
 8003858:	f000 ff10 	bl	800467c <__swbuf_r>
 800385c:	3001      	adds	r0, #1
 800385e:	d011      	beq.n	8003884 <_puts_r+0x84>
 8003860:	250a      	movs	r5, #10
 8003862:	e011      	b.n	8003888 <_puts_r+0x88>
 8003864:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <_puts_r+0xd4>)
 8003866:	429c      	cmp	r4, r3
 8003868:	d101      	bne.n	800386e <_puts_r+0x6e>
 800386a:	68ac      	ldr	r4, [r5, #8]
 800386c:	e7da      	b.n	8003824 <_puts_r+0x24>
 800386e:	4b1a      	ldr	r3, [pc, #104]	; (80038d8 <_puts_r+0xd8>)
 8003870:	429c      	cmp	r4, r3
 8003872:	bf08      	it	eq
 8003874:	68ec      	ldreq	r4, [r5, #12]
 8003876:	e7d5      	b.n	8003824 <_puts_r+0x24>
 8003878:	4621      	mov	r1, r4
 800387a:	4628      	mov	r0, r5
 800387c:	f000 ff50 	bl	8004720 <__swsetup_r>
 8003880:	2800      	cmp	r0, #0
 8003882:	d0dd      	beq.n	8003840 <_puts_r+0x40>
 8003884:	f04f 35ff 	mov.w	r5, #4294967295
 8003888:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800388a:	07da      	lsls	r2, r3, #31
 800388c:	d405      	bmi.n	800389a <_puts_r+0x9a>
 800388e:	89a3      	ldrh	r3, [r4, #12]
 8003890:	059b      	lsls	r3, r3, #22
 8003892:	d402      	bmi.n	800389a <_puts_r+0x9a>
 8003894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003896:	f002 fb51 	bl	8005f3c <__retarget_lock_release_recursive>
 800389a:	4628      	mov	r0, r5
 800389c:	bd70      	pop	{r4, r5, r6, pc}
 800389e:	2b00      	cmp	r3, #0
 80038a0:	da04      	bge.n	80038ac <_puts_r+0xac>
 80038a2:	69a2      	ldr	r2, [r4, #24]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	dc06      	bgt.n	80038b6 <_puts_r+0xb6>
 80038a8:	290a      	cmp	r1, #10
 80038aa:	d004      	beq.n	80038b6 <_puts_r+0xb6>
 80038ac:	6823      	ldr	r3, [r4, #0]
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	6022      	str	r2, [r4, #0]
 80038b2:	7019      	strb	r1, [r3, #0]
 80038b4:	e7c5      	b.n	8003842 <_puts_r+0x42>
 80038b6:	4622      	mov	r2, r4
 80038b8:	4628      	mov	r0, r5
 80038ba:	f000 fedf 	bl	800467c <__swbuf_r>
 80038be:	3001      	adds	r0, #1
 80038c0:	d1bf      	bne.n	8003842 <_puts_r+0x42>
 80038c2:	e7df      	b.n	8003884 <_puts_r+0x84>
 80038c4:	250a      	movs	r5, #10
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	6022      	str	r2, [r4, #0]
 80038cc:	701d      	strb	r5, [r3, #0]
 80038ce:	e7db      	b.n	8003888 <_puts_r+0x88>
 80038d0:	080076e0 	.word	0x080076e0
 80038d4:	08007700 	.word	0x08007700
 80038d8:	080076c0 	.word	0x080076c0

080038dc <puts>:
 80038dc:	4b02      	ldr	r3, [pc, #8]	; (80038e8 <puts+0xc>)
 80038de:	4601      	mov	r1, r0
 80038e0:	6818      	ldr	r0, [r3, #0]
 80038e2:	f7ff bf8d 	b.w	8003800 <_puts_r>
 80038e6:	bf00      	nop
 80038e8:	2000000c 	.word	0x2000000c

080038ec <nanf>:
 80038ec:	4800      	ldr	r0, [pc, #0]	; (80038f0 <nanf+0x4>)
 80038ee:	4770      	bx	lr
 80038f0:	7fc00000 	.word	0x7fc00000

080038f4 <siprintf>:
 80038f4:	b40e      	push	{r1, r2, r3}
 80038f6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80038fa:	b500      	push	{lr}
 80038fc:	b09c      	sub	sp, #112	; 0x70
 80038fe:	ab1d      	add	r3, sp, #116	; 0x74
 8003900:	9002      	str	r0, [sp, #8]
 8003902:	9006      	str	r0, [sp, #24]
 8003904:	9107      	str	r1, [sp, #28]
 8003906:	9104      	str	r1, [sp, #16]
 8003908:	4808      	ldr	r0, [pc, #32]	; (800392c <siprintf+0x38>)
 800390a:	4909      	ldr	r1, [pc, #36]	; (8003930 <siprintf+0x3c>)
 800390c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003910:	9105      	str	r1, [sp, #20]
 8003912:	6800      	ldr	r0, [r0, #0]
 8003914:	a902      	add	r1, sp, #8
 8003916:	9301      	str	r3, [sp, #4]
 8003918:	f003 f974 	bl	8006c04 <_svfiprintf_r>
 800391c:	2200      	movs	r2, #0
 800391e:	9b02      	ldr	r3, [sp, #8]
 8003920:	701a      	strb	r2, [r3, #0]
 8003922:	b01c      	add	sp, #112	; 0x70
 8003924:	f85d eb04 	ldr.w	lr, [sp], #4
 8003928:	b003      	add	sp, #12
 800392a:	4770      	bx	lr
 800392c:	2000000c 	.word	0x2000000c
 8003930:	ffff0208 	.word	0xffff0208

08003934 <sulp>:
 8003934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003938:	460f      	mov	r7, r1
 800393a:	4690      	mov	r8, r2
 800393c:	f002 ff0a 	bl	8006754 <__ulp>
 8003940:	4604      	mov	r4, r0
 8003942:	460d      	mov	r5, r1
 8003944:	f1b8 0f00 	cmp.w	r8, #0
 8003948:	d011      	beq.n	800396e <sulp+0x3a>
 800394a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800394e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003952:	2b00      	cmp	r3, #0
 8003954:	dd0b      	ble.n	800396e <sulp+0x3a>
 8003956:	2400      	movs	r4, #0
 8003958:	051b      	lsls	r3, r3, #20
 800395a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800395e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003962:	4622      	mov	r2, r4
 8003964:	462b      	mov	r3, r5
 8003966:	f7fc fe23 	bl	80005b0 <__aeabi_dmul>
 800396a:	4604      	mov	r4, r0
 800396c:	460d      	mov	r5, r1
 800396e:	4620      	mov	r0, r4
 8003970:	4629      	mov	r1, r5
 8003972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003978 <_strtod_l>:
 8003978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800397c:	469b      	mov	fp, r3
 800397e:	2300      	movs	r3, #0
 8003980:	b0a1      	sub	sp, #132	; 0x84
 8003982:	931c      	str	r3, [sp, #112]	; 0x70
 8003984:	4ba1      	ldr	r3, [pc, #644]	; (8003c0c <_strtod_l+0x294>)
 8003986:	4682      	mov	sl, r0
 8003988:	681f      	ldr	r7, [r3, #0]
 800398a:	460e      	mov	r6, r1
 800398c:	4638      	mov	r0, r7
 800398e:	9217      	str	r2, [sp, #92]	; 0x5c
 8003990:	f7fc fc4a 	bl	8000228 <strlen>
 8003994:	f04f 0800 	mov.w	r8, #0
 8003998:	4604      	mov	r4, r0
 800399a:	f04f 0900 	mov.w	r9, #0
 800399e:	961b      	str	r6, [sp, #108]	; 0x6c
 80039a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80039a2:	781a      	ldrb	r2, [r3, #0]
 80039a4:	2a2b      	cmp	r2, #43	; 0x2b
 80039a6:	d04c      	beq.n	8003a42 <_strtod_l+0xca>
 80039a8:	d83a      	bhi.n	8003a20 <_strtod_l+0xa8>
 80039aa:	2a0d      	cmp	r2, #13
 80039ac:	d833      	bhi.n	8003a16 <_strtod_l+0x9e>
 80039ae:	2a08      	cmp	r2, #8
 80039b0:	d833      	bhi.n	8003a1a <_strtod_l+0xa2>
 80039b2:	2a00      	cmp	r2, #0
 80039b4:	d03d      	beq.n	8003a32 <_strtod_l+0xba>
 80039b6:	2300      	movs	r3, #0
 80039b8:	930c      	str	r3, [sp, #48]	; 0x30
 80039ba:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80039bc:	782b      	ldrb	r3, [r5, #0]
 80039be:	2b30      	cmp	r3, #48	; 0x30
 80039c0:	f040 80af 	bne.w	8003b22 <_strtod_l+0x1aa>
 80039c4:	786b      	ldrb	r3, [r5, #1]
 80039c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80039ca:	2b58      	cmp	r3, #88	; 0x58
 80039cc:	d16c      	bne.n	8003aa8 <_strtod_l+0x130>
 80039ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80039d0:	4650      	mov	r0, sl
 80039d2:	9301      	str	r3, [sp, #4]
 80039d4:	ab1c      	add	r3, sp, #112	; 0x70
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	4a8d      	ldr	r2, [pc, #564]	; (8003c10 <_strtod_l+0x298>)
 80039da:	f8cd b008 	str.w	fp, [sp, #8]
 80039de:	ab1d      	add	r3, sp, #116	; 0x74
 80039e0:	a91b      	add	r1, sp, #108	; 0x6c
 80039e2:	f001 ffa7 	bl	8005934 <__gethex>
 80039e6:	f010 0607 	ands.w	r6, r0, #7
 80039ea:	4604      	mov	r4, r0
 80039ec:	d005      	beq.n	80039fa <_strtod_l+0x82>
 80039ee:	2e06      	cmp	r6, #6
 80039f0:	d129      	bne.n	8003a46 <_strtod_l+0xce>
 80039f2:	2300      	movs	r3, #0
 80039f4:	3501      	adds	r5, #1
 80039f6:	951b      	str	r5, [sp, #108]	; 0x6c
 80039f8:	930c      	str	r3, [sp, #48]	; 0x30
 80039fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f040 8596 	bne.w	800452e <_strtod_l+0xbb6>
 8003a02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003a04:	b1d3      	cbz	r3, 8003a3c <_strtod_l+0xc4>
 8003a06:	4642      	mov	r2, r8
 8003a08:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	4619      	mov	r1, r3
 8003a10:	b021      	add	sp, #132	; 0x84
 8003a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a16:	2a20      	cmp	r2, #32
 8003a18:	d1cd      	bne.n	80039b6 <_strtod_l+0x3e>
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	931b      	str	r3, [sp, #108]	; 0x6c
 8003a1e:	e7bf      	b.n	80039a0 <_strtod_l+0x28>
 8003a20:	2a2d      	cmp	r2, #45	; 0x2d
 8003a22:	d1c8      	bne.n	80039b6 <_strtod_l+0x3e>
 8003a24:	2201      	movs	r2, #1
 8003a26:	920c      	str	r2, [sp, #48]	; 0x30
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	921b      	str	r2, [sp, #108]	; 0x6c
 8003a2c:	785b      	ldrb	r3, [r3, #1]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1c3      	bne.n	80039ba <_strtod_l+0x42>
 8003a32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003a34:	961b      	str	r6, [sp, #108]	; 0x6c
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f040 8577 	bne.w	800452a <_strtod_l+0xbb2>
 8003a3c:	4642      	mov	r2, r8
 8003a3e:	464b      	mov	r3, r9
 8003a40:	e7e4      	b.n	8003a0c <_strtod_l+0x94>
 8003a42:	2200      	movs	r2, #0
 8003a44:	e7ef      	b.n	8003a26 <_strtod_l+0xae>
 8003a46:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003a48:	b13a      	cbz	r2, 8003a5a <_strtod_l+0xe2>
 8003a4a:	2135      	movs	r1, #53	; 0x35
 8003a4c:	a81e      	add	r0, sp, #120	; 0x78
 8003a4e:	f002 ff85 	bl	800695c <__copybits>
 8003a52:	4650      	mov	r0, sl
 8003a54:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003a56:	f002 fb4d 	bl	80060f4 <_Bfree>
 8003a5a:	3e01      	subs	r6, #1
 8003a5c:	2e05      	cmp	r6, #5
 8003a5e:	d807      	bhi.n	8003a70 <_strtod_l+0xf8>
 8003a60:	e8df f006 	tbb	[pc, r6]
 8003a64:	1d180b0e 	.word	0x1d180b0e
 8003a68:	030e      	.short	0x030e
 8003a6a:	f04f 0900 	mov.w	r9, #0
 8003a6e:	46c8      	mov	r8, r9
 8003a70:	0721      	lsls	r1, r4, #28
 8003a72:	d5c2      	bpl.n	80039fa <_strtod_l+0x82>
 8003a74:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8003a78:	e7bf      	b.n	80039fa <_strtod_l+0x82>
 8003a7a:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8003a7e:	e7f7      	b.n	8003a70 <_strtod_l+0xf8>
 8003a80:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8003a82:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8003a86:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003a8a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003a8e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8003a92:	e7ed      	b.n	8003a70 <_strtod_l+0xf8>
 8003a94:	f04f 0800 	mov.w	r8, #0
 8003a98:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8003c14 <_strtod_l+0x29c>
 8003a9c:	e7e8      	b.n	8003a70 <_strtod_l+0xf8>
 8003a9e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8003aa2:	f04f 38ff 	mov.w	r8, #4294967295
 8003aa6:	e7e3      	b.n	8003a70 <_strtod_l+0xf8>
 8003aa8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003aaa:	1c5a      	adds	r2, r3, #1
 8003aac:	921b      	str	r2, [sp, #108]	; 0x6c
 8003aae:	785b      	ldrb	r3, [r3, #1]
 8003ab0:	2b30      	cmp	r3, #48	; 0x30
 8003ab2:	d0f9      	beq.n	8003aa8 <_strtod_l+0x130>
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d0a0      	beq.n	80039fa <_strtod_l+0x82>
 8003ab8:	2301      	movs	r3, #1
 8003aba:	9307      	str	r3, [sp, #28]
 8003abc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003abe:	220a      	movs	r2, #10
 8003ac0:	9308      	str	r3, [sp, #32]
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	469b      	mov	fp, r3
 8003ac6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003aca:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8003acc:	7805      	ldrb	r5, [r0, #0]
 8003ace:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8003ad2:	b2d9      	uxtb	r1, r3
 8003ad4:	2909      	cmp	r1, #9
 8003ad6:	d926      	bls.n	8003b26 <_strtod_l+0x1ae>
 8003ad8:	4622      	mov	r2, r4
 8003ada:	4639      	mov	r1, r7
 8003adc:	f003 fb43 	bl	8007166 <strncmp>
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	d032      	beq.n	8003b4a <_strtod_l+0x1d2>
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	462b      	mov	r3, r5
 8003ae8:	465c      	mov	r4, fp
 8003aea:	4602      	mov	r2, r0
 8003aec:	9004      	str	r0, [sp, #16]
 8003aee:	2b65      	cmp	r3, #101	; 0x65
 8003af0:	d001      	beq.n	8003af6 <_strtod_l+0x17e>
 8003af2:	2b45      	cmp	r3, #69	; 0x45
 8003af4:	d113      	bne.n	8003b1e <_strtod_l+0x1a6>
 8003af6:	b91c      	cbnz	r4, 8003b00 <_strtod_l+0x188>
 8003af8:	9b07      	ldr	r3, [sp, #28]
 8003afa:	4303      	orrs	r3, r0
 8003afc:	d099      	beq.n	8003a32 <_strtod_l+0xba>
 8003afe:	2400      	movs	r4, #0
 8003b00:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8003b02:	1c73      	adds	r3, r6, #1
 8003b04:	931b      	str	r3, [sp, #108]	; 0x6c
 8003b06:	7873      	ldrb	r3, [r6, #1]
 8003b08:	2b2b      	cmp	r3, #43	; 0x2b
 8003b0a:	d078      	beq.n	8003bfe <_strtod_l+0x286>
 8003b0c:	2b2d      	cmp	r3, #45	; 0x2d
 8003b0e:	d07b      	beq.n	8003c08 <_strtod_l+0x290>
 8003b10:	2700      	movs	r7, #0
 8003b12:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003b16:	2909      	cmp	r1, #9
 8003b18:	f240 8082 	bls.w	8003c20 <_strtod_l+0x2a8>
 8003b1c:	961b      	str	r6, [sp, #108]	; 0x6c
 8003b1e:	2500      	movs	r5, #0
 8003b20:	e09e      	b.n	8003c60 <_strtod_l+0x2e8>
 8003b22:	2300      	movs	r3, #0
 8003b24:	e7c9      	b.n	8003aba <_strtod_l+0x142>
 8003b26:	f1bb 0f08 	cmp.w	fp, #8
 8003b2a:	bfd5      	itete	le
 8003b2c:	9906      	ldrle	r1, [sp, #24]
 8003b2e:	9905      	ldrgt	r1, [sp, #20]
 8003b30:	fb02 3301 	mlale	r3, r2, r1, r3
 8003b34:	fb02 3301 	mlagt	r3, r2, r1, r3
 8003b38:	f100 0001 	add.w	r0, r0, #1
 8003b3c:	bfd4      	ite	le
 8003b3e:	9306      	strle	r3, [sp, #24]
 8003b40:	9305      	strgt	r3, [sp, #20]
 8003b42:	f10b 0b01 	add.w	fp, fp, #1
 8003b46:	901b      	str	r0, [sp, #108]	; 0x6c
 8003b48:	e7bf      	b.n	8003aca <_strtod_l+0x152>
 8003b4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003b4c:	191a      	adds	r2, r3, r4
 8003b4e:	921b      	str	r2, [sp, #108]	; 0x6c
 8003b50:	5d1b      	ldrb	r3, [r3, r4]
 8003b52:	f1bb 0f00 	cmp.w	fp, #0
 8003b56:	d036      	beq.n	8003bc6 <_strtod_l+0x24e>
 8003b58:	465c      	mov	r4, fp
 8003b5a:	9004      	str	r0, [sp, #16]
 8003b5c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003b60:	2a09      	cmp	r2, #9
 8003b62:	d912      	bls.n	8003b8a <_strtod_l+0x212>
 8003b64:	2201      	movs	r2, #1
 8003b66:	e7c2      	b.n	8003aee <_strtod_l+0x176>
 8003b68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003b6a:	3001      	adds	r0, #1
 8003b6c:	1c5a      	adds	r2, r3, #1
 8003b6e:	921b      	str	r2, [sp, #108]	; 0x6c
 8003b70:	785b      	ldrb	r3, [r3, #1]
 8003b72:	2b30      	cmp	r3, #48	; 0x30
 8003b74:	d0f8      	beq.n	8003b68 <_strtod_l+0x1f0>
 8003b76:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8003b7a:	2a08      	cmp	r2, #8
 8003b7c:	f200 84dc 	bhi.w	8004538 <_strtod_l+0xbc0>
 8003b80:	9004      	str	r0, [sp, #16]
 8003b82:	2000      	movs	r0, #0
 8003b84:	4604      	mov	r4, r0
 8003b86:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003b88:	9208      	str	r2, [sp, #32]
 8003b8a:	3b30      	subs	r3, #48	; 0x30
 8003b8c:	f100 0201 	add.w	r2, r0, #1
 8003b90:	d013      	beq.n	8003bba <_strtod_l+0x242>
 8003b92:	9904      	ldr	r1, [sp, #16]
 8003b94:	1905      	adds	r5, r0, r4
 8003b96:	4411      	add	r1, r2
 8003b98:	9104      	str	r1, [sp, #16]
 8003b9a:	4622      	mov	r2, r4
 8003b9c:	210a      	movs	r1, #10
 8003b9e:	42aa      	cmp	r2, r5
 8003ba0:	d113      	bne.n	8003bca <_strtod_l+0x252>
 8003ba2:	1822      	adds	r2, r4, r0
 8003ba4:	2a08      	cmp	r2, #8
 8003ba6:	f104 0401 	add.w	r4, r4, #1
 8003baa:	4404      	add	r4, r0
 8003bac:	dc1b      	bgt.n	8003be6 <_strtod_l+0x26e>
 8003bae:	220a      	movs	r2, #10
 8003bb0:	9906      	ldr	r1, [sp, #24]
 8003bb2:	fb02 3301 	mla	r3, r2, r1, r3
 8003bb6:	9306      	str	r3, [sp, #24]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003bbc:	4610      	mov	r0, r2
 8003bbe:	1c59      	adds	r1, r3, #1
 8003bc0:	911b      	str	r1, [sp, #108]	; 0x6c
 8003bc2:	785b      	ldrb	r3, [r3, #1]
 8003bc4:	e7ca      	b.n	8003b5c <_strtod_l+0x1e4>
 8003bc6:	4658      	mov	r0, fp
 8003bc8:	e7d3      	b.n	8003b72 <_strtod_l+0x1fa>
 8003bca:	2a08      	cmp	r2, #8
 8003bcc:	dc04      	bgt.n	8003bd8 <_strtod_l+0x260>
 8003bce:	9f06      	ldr	r7, [sp, #24]
 8003bd0:	434f      	muls	r7, r1
 8003bd2:	9706      	str	r7, [sp, #24]
 8003bd4:	3201      	adds	r2, #1
 8003bd6:	e7e2      	b.n	8003b9e <_strtod_l+0x226>
 8003bd8:	1c57      	adds	r7, r2, #1
 8003bda:	2f10      	cmp	r7, #16
 8003bdc:	bfde      	ittt	le
 8003bde:	9f05      	ldrle	r7, [sp, #20]
 8003be0:	434f      	mulle	r7, r1
 8003be2:	9705      	strle	r7, [sp, #20]
 8003be4:	e7f6      	b.n	8003bd4 <_strtod_l+0x25c>
 8003be6:	2c10      	cmp	r4, #16
 8003be8:	bfdf      	itttt	le
 8003bea:	220a      	movle	r2, #10
 8003bec:	9905      	ldrle	r1, [sp, #20]
 8003bee:	fb02 3301 	mlale	r3, r2, r1, r3
 8003bf2:	9305      	strle	r3, [sp, #20]
 8003bf4:	e7e0      	b.n	8003bb8 <_strtod_l+0x240>
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	9304      	str	r3, [sp, #16]
 8003bfc:	e77c      	b.n	8003af8 <_strtod_l+0x180>
 8003bfe:	2700      	movs	r7, #0
 8003c00:	1cb3      	adds	r3, r6, #2
 8003c02:	931b      	str	r3, [sp, #108]	; 0x6c
 8003c04:	78b3      	ldrb	r3, [r6, #2]
 8003c06:	e784      	b.n	8003b12 <_strtod_l+0x19a>
 8003c08:	2701      	movs	r7, #1
 8003c0a:	e7f9      	b.n	8003c00 <_strtod_l+0x288>
 8003c0c:	0800778c 	.word	0x0800778c
 8003c10:	080074d4 	.word	0x080074d4
 8003c14:	7ff00000 	.word	0x7ff00000
 8003c18:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c1a:	1c59      	adds	r1, r3, #1
 8003c1c:	911b      	str	r1, [sp, #108]	; 0x6c
 8003c1e:	785b      	ldrb	r3, [r3, #1]
 8003c20:	2b30      	cmp	r3, #48	; 0x30
 8003c22:	d0f9      	beq.n	8003c18 <_strtod_l+0x2a0>
 8003c24:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8003c28:	2908      	cmp	r1, #8
 8003c2a:	f63f af78 	bhi.w	8003b1e <_strtod_l+0x1a6>
 8003c2e:	f04f 0e0a 	mov.w	lr, #10
 8003c32:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8003c36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c38:	9309      	str	r3, [sp, #36]	; 0x24
 8003c3a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c3c:	1c59      	adds	r1, r3, #1
 8003c3e:	911b      	str	r1, [sp, #108]	; 0x6c
 8003c40:	785b      	ldrb	r3, [r3, #1]
 8003c42:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8003c46:	2d09      	cmp	r5, #9
 8003c48:	d935      	bls.n	8003cb6 <_strtod_l+0x33e>
 8003c4a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003c4c:	1b49      	subs	r1, r1, r5
 8003c4e:	2908      	cmp	r1, #8
 8003c50:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8003c54:	dc02      	bgt.n	8003c5c <_strtod_l+0x2e4>
 8003c56:	4565      	cmp	r5, ip
 8003c58:	bfa8      	it	ge
 8003c5a:	4665      	movge	r5, ip
 8003c5c:	b107      	cbz	r7, 8003c60 <_strtod_l+0x2e8>
 8003c5e:	426d      	negs	r5, r5
 8003c60:	2c00      	cmp	r4, #0
 8003c62:	d14c      	bne.n	8003cfe <_strtod_l+0x386>
 8003c64:	9907      	ldr	r1, [sp, #28]
 8003c66:	4301      	orrs	r1, r0
 8003c68:	f47f aec7 	bne.w	80039fa <_strtod_l+0x82>
 8003c6c:	2a00      	cmp	r2, #0
 8003c6e:	f47f aee0 	bne.w	8003a32 <_strtod_l+0xba>
 8003c72:	2b69      	cmp	r3, #105	; 0x69
 8003c74:	d026      	beq.n	8003cc4 <_strtod_l+0x34c>
 8003c76:	dc23      	bgt.n	8003cc0 <_strtod_l+0x348>
 8003c78:	2b49      	cmp	r3, #73	; 0x49
 8003c7a:	d023      	beq.n	8003cc4 <_strtod_l+0x34c>
 8003c7c:	2b4e      	cmp	r3, #78	; 0x4e
 8003c7e:	f47f aed8 	bne.w	8003a32 <_strtod_l+0xba>
 8003c82:	499c      	ldr	r1, [pc, #624]	; (8003ef4 <_strtod_l+0x57c>)
 8003c84:	a81b      	add	r0, sp, #108	; 0x6c
 8003c86:	f002 f8a3 	bl	8005dd0 <__match>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	f43f aed1 	beq.w	8003a32 <_strtod_l+0xba>
 8003c90:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b28      	cmp	r3, #40	; 0x28
 8003c96:	d12c      	bne.n	8003cf2 <_strtod_l+0x37a>
 8003c98:	4997      	ldr	r1, [pc, #604]	; (8003ef8 <_strtod_l+0x580>)
 8003c9a:	aa1e      	add	r2, sp, #120	; 0x78
 8003c9c:	a81b      	add	r0, sp, #108	; 0x6c
 8003c9e:	f002 f8ab 	bl	8005df8 <__hexnan>
 8003ca2:	2805      	cmp	r0, #5
 8003ca4:	d125      	bne.n	8003cf2 <_strtod_l+0x37a>
 8003ca6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003ca8:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8003cac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8003cb0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8003cb4:	e6a1      	b.n	80039fa <_strtod_l+0x82>
 8003cb6:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8003cba:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8003cbe:	e7bc      	b.n	8003c3a <_strtod_l+0x2c2>
 8003cc0:	2b6e      	cmp	r3, #110	; 0x6e
 8003cc2:	e7dc      	b.n	8003c7e <_strtod_l+0x306>
 8003cc4:	498d      	ldr	r1, [pc, #564]	; (8003efc <_strtod_l+0x584>)
 8003cc6:	a81b      	add	r0, sp, #108	; 0x6c
 8003cc8:	f002 f882 	bl	8005dd0 <__match>
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	f43f aeb0 	beq.w	8003a32 <_strtod_l+0xba>
 8003cd2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003cd4:	498a      	ldr	r1, [pc, #552]	; (8003f00 <_strtod_l+0x588>)
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	a81b      	add	r0, sp, #108	; 0x6c
 8003cda:	931b      	str	r3, [sp, #108]	; 0x6c
 8003cdc:	f002 f878 	bl	8005dd0 <__match>
 8003ce0:	b910      	cbnz	r0, 8003ce8 <_strtod_l+0x370>
 8003ce2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	931b      	str	r3, [sp, #108]	; 0x6c
 8003ce8:	f04f 0800 	mov.w	r8, #0
 8003cec:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8003f10 <_strtod_l+0x598>
 8003cf0:	e683      	b.n	80039fa <_strtod_l+0x82>
 8003cf2:	4884      	ldr	r0, [pc, #528]	; (8003f04 <_strtod_l+0x58c>)
 8003cf4:	f003 f9de 	bl	80070b4 <nan>
 8003cf8:	4680      	mov	r8, r0
 8003cfa:	4689      	mov	r9, r1
 8003cfc:	e67d      	b.n	80039fa <_strtod_l+0x82>
 8003cfe:	9b04      	ldr	r3, [sp, #16]
 8003d00:	f1bb 0f00 	cmp.w	fp, #0
 8003d04:	bf08      	it	eq
 8003d06:	46a3      	moveq	fp, r4
 8003d08:	1aeb      	subs	r3, r5, r3
 8003d0a:	2c10      	cmp	r4, #16
 8003d0c:	9806      	ldr	r0, [sp, #24]
 8003d0e:	4626      	mov	r6, r4
 8003d10:	9307      	str	r3, [sp, #28]
 8003d12:	bfa8      	it	ge
 8003d14:	2610      	movge	r6, #16
 8003d16:	f7fc fbd1 	bl	80004bc <__aeabi_ui2d>
 8003d1a:	2c09      	cmp	r4, #9
 8003d1c:	4680      	mov	r8, r0
 8003d1e:	4689      	mov	r9, r1
 8003d20:	dd13      	ble.n	8003d4a <_strtod_l+0x3d2>
 8003d22:	4b79      	ldr	r3, [pc, #484]	; (8003f08 <_strtod_l+0x590>)
 8003d24:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003d28:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003d2c:	f7fc fc40 	bl	80005b0 <__aeabi_dmul>
 8003d30:	4680      	mov	r8, r0
 8003d32:	9805      	ldr	r0, [sp, #20]
 8003d34:	4689      	mov	r9, r1
 8003d36:	f7fc fbc1 	bl	80004bc <__aeabi_ui2d>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	4640      	mov	r0, r8
 8003d40:	4649      	mov	r1, r9
 8003d42:	f7fc fa7f 	bl	8000244 <__adddf3>
 8003d46:	4680      	mov	r8, r0
 8003d48:	4689      	mov	r9, r1
 8003d4a:	2c0f      	cmp	r4, #15
 8003d4c:	dc36      	bgt.n	8003dbc <_strtod_l+0x444>
 8003d4e:	9b07      	ldr	r3, [sp, #28]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f43f ae52 	beq.w	80039fa <_strtod_l+0x82>
 8003d56:	dd22      	ble.n	8003d9e <_strtod_l+0x426>
 8003d58:	2b16      	cmp	r3, #22
 8003d5a:	dc09      	bgt.n	8003d70 <_strtod_l+0x3f8>
 8003d5c:	4c6a      	ldr	r4, [pc, #424]	; (8003f08 <_strtod_l+0x590>)
 8003d5e:	4642      	mov	r2, r8
 8003d60:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8003d64:	464b      	mov	r3, r9
 8003d66:	e9d4 0100 	ldrd	r0, r1, [r4]
 8003d6a:	f7fc fc21 	bl	80005b0 <__aeabi_dmul>
 8003d6e:	e7c3      	b.n	8003cf8 <_strtod_l+0x380>
 8003d70:	9a07      	ldr	r2, [sp, #28]
 8003d72:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8003d76:	4293      	cmp	r3, r2
 8003d78:	db20      	blt.n	8003dbc <_strtod_l+0x444>
 8003d7a:	4d63      	ldr	r5, [pc, #396]	; (8003f08 <_strtod_l+0x590>)
 8003d7c:	f1c4 040f 	rsb	r4, r4, #15
 8003d80:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8003d84:	4642      	mov	r2, r8
 8003d86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d8a:	464b      	mov	r3, r9
 8003d8c:	f7fc fc10 	bl	80005b0 <__aeabi_dmul>
 8003d90:	9b07      	ldr	r3, [sp, #28]
 8003d92:	1b1c      	subs	r4, r3, r4
 8003d94:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8003d98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003d9c:	e7e5      	b.n	8003d6a <_strtod_l+0x3f2>
 8003d9e:	9b07      	ldr	r3, [sp, #28]
 8003da0:	3316      	adds	r3, #22
 8003da2:	db0b      	blt.n	8003dbc <_strtod_l+0x444>
 8003da4:	9b04      	ldr	r3, [sp, #16]
 8003da6:	4a58      	ldr	r2, [pc, #352]	; (8003f08 <_strtod_l+0x590>)
 8003da8:	1b5d      	subs	r5, r3, r5
 8003daa:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8003dae:	4640      	mov	r0, r8
 8003db0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003db4:	4649      	mov	r1, r9
 8003db6:	f7fc fd25 	bl	8000804 <__aeabi_ddiv>
 8003dba:	e79d      	b.n	8003cf8 <_strtod_l+0x380>
 8003dbc:	9b07      	ldr	r3, [sp, #28]
 8003dbe:	1ba6      	subs	r6, r4, r6
 8003dc0:	441e      	add	r6, r3
 8003dc2:	2e00      	cmp	r6, #0
 8003dc4:	dd71      	ble.n	8003eaa <_strtod_l+0x532>
 8003dc6:	f016 030f 	ands.w	r3, r6, #15
 8003dca:	d00a      	beq.n	8003de2 <_strtod_l+0x46a>
 8003dcc:	494e      	ldr	r1, [pc, #312]	; (8003f08 <_strtod_l+0x590>)
 8003dce:	4642      	mov	r2, r8
 8003dd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003dd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003dd8:	464b      	mov	r3, r9
 8003dda:	f7fc fbe9 	bl	80005b0 <__aeabi_dmul>
 8003dde:	4680      	mov	r8, r0
 8003de0:	4689      	mov	r9, r1
 8003de2:	f036 060f 	bics.w	r6, r6, #15
 8003de6:	d050      	beq.n	8003e8a <_strtod_l+0x512>
 8003de8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8003dec:	dd27      	ble.n	8003e3e <_strtod_l+0x4c6>
 8003dee:	f04f 0b00 	mov.w	fp, #0
 8003df2:	f8cd b010 	str.w	fp, [sp, #16]
 8003df6:	f8cd b020 	str.w	fp, [sp, #32]
 8003dfa:	f8cd b018 	str.w	fp, [sp, #24]
 8003dfe:	2322      	movs	r3, #34	; 0x22
 8003e00:	f04f 0800 	mov.w	r8, #0
 8003e04:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8003f10 <_strtod_l+0x598>
 8003e08:	f8ca 3000 	str.w	r3, [sl]
 8003e0c:	9b08      	ldr	r3, [sp, #32]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f43f adf3 	beq.w	80039fa <_strtod_l+0x82>
 8003e14:	4650      	mov	r0, sl
 8003e16:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003e18:	f002 f96c 	bl	80060f4 <_Bfree>
 8003e1c:	4650      	mov	r0, sl
 8003e1e:	9906      	ldr	r1, [sp, #24]
 8003e20:	f002 f968 	bl	80060f4 <_Bfree>
 8003e24:	4650      	mov	r0, sl
 8003e26:	9904      	ldr	r1, [sp, #16]
 8003e28:	f002 f964 	bl	80060f4 <_Bfree>
 8003e2c:	4650      	mov	r0, sl
 8003e2e:	9908      	ldr	r1, [sp, #32]
 8003e30:	f002 f960 	bl	80060f4 <_Bfree>
 8003e34:	4659      	mov	r1, fp
 8003e36:	4650      	mov	r0, sl
 8003e38:	f002 f95c 	bl	80060f4 <_Bfree>
 8003e3c:	e5dd      	b.n	80039fa <_strtod_l+0x82>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	4640      	mov	r0, r8
 8003e42:	4649      	mov	r1, r9
 8003e44:	461f      	mov	r7, r3
 8003e46:	1136      	asrs	r6, r6, #4
 8003e48:	2e01      	cmp	r6, #1
 8003e4a:	dc21      	bgt.n	8003e90 <_strtod_l+0x518>
 8003e4c:	b10b      	cbz	r3, 8003e52 <_strtod_l+0x4da>
 8003e4e:	4680      	mov	r8, r0
 8003e50:	4689      	mov	r9, r1
 8003e52:	4b2e      	ldr	r3, [pc, #184]	; (8003f0c <_strtod_l+0x594>)
 8003e54:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8003e58:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003e5c:	4642      	mov	r2, r8
 8003e5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e62:	464b      	mov	r3, r9
 8003e64:	f7fc fba4 	bl	80005b0 <__aeabi_dmul>
 8003e68:	4b29      	ldr	r3, [pc, #164]	; (8003f10 <_strtod_l+0x598>)
 8003e6a:	460a      	mov	r2, r1
 8003e6c:	400b      	ands	r3, r1
 8003e6e:	4929      	ldr	r1, [pc, #164]	; (8003f14 <_strtod_l+0x59c>)
 8003e70:	4680      	mov	r8, r0
 8003e72:	428b      	cmp	r3, r1
 8003e74:	d8bb      	bhi.n	8003dee <_strtod_l+0x476>
 8003e76:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003e7a:	428b      	cmp	r3, r1
 8003e7c:	bf86      	itte	hi
 8003e7e:	f04f 38ff 	movhi.w	r8, #4294967295
 8003e82:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8003f18 <_strtod_l+0x5a0>
 8003e86:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	9305      	str	r3, [sp, #20]
 8003e8e:	e07e      	b.n	8003f8e <_strtod_l+0x616>
 8003e90:	07f2      	lsls	r2, r6, #31
 8003e92:	d507      	bpl.n	8003ea4 <_strtod_l+0x52c>
 8003e94:	4b1d      	ldr	r3, [pc, #116]	; (8003f0c <_strtod_l+0x594>)
 8003e96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9e:	f7fc fb87 	bl	80005b0 <__aeabi_dmul>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	3701      	adds	r7, #1
 8003ea6:	1076      	asrs	r6, r6, #1
 8003ea8:	e7ce      	b.n	8003e48 <_strtod_l+0x4d0>
 8003eaa:	d0ee      	beq.n	8003e8a <_strtod_l+0x512>
 8003eac:	4276      	negs	r6, r6
 8003eae:	f016 020f 	ands.w	r2, r6, #15
 8003eb2:	d00a      	beq.n	8003eca <_strtod_l+0x552>
 8003eb4:	4b14      	ldr	r3, [pc, #80]	; (8003f08 <_strtod_l+0x590>)
 8003eb6:	4640      	mov	r0, r8
 8003eb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003ebc:	4649      	mov	r1, r9
 8003ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec2:	f7fc fc9f 	bl	8000804 <__aeabi_ddiv>
 8003ec6:	4680      	mov	r8, r0
 8003ec8:	4689      	mov	r9, r1
 8003eca:	1136      	asrs	r6, r6, #4
 8003ecc:	d0dd      	beq.n	8003e8a <_strtod_l+0x512>
 8003ece:	2e1f      	cmp	r6, #31
 8003ed0:	dd24      	ble.n	8003f1c <_strtod_l+0x5a4>
 8003ed2:	f04f 0b00 	mov.w	fp, #0
 8003ed6:	f8cd b010 	str.w	fp, [sp, #16]
 8003eda:	f8cd b020 	str.w	fp, [sp, #32]
 8003ede:	f8cd b018 	str.w	fp, [sp, #24]
 8003ee2:	2322      	movs	r3, #34	; 0x22
 8003ee4:	f04f 0800 	mov.w	r8, #0
 8003ee8:	f04f 0900 	mov.w	r9, #0
 8003eec:	f8ca 3000 	str.w	r3, [sl]
 8003ef0:	e78c      	b.n	8003e0c <_strtod_l+0x494>
 8003ef2:	bf00      	nop
 8003ef4:	080074a5 	.word	0x080074a5
 8003ef8:	080074e8 	.word	0x080074e8
 8003efc:	0800749d 	.word	0x0800749d
 8003f00:	0800762c 	.word	0x0800762c
 8003f04:	08007948 	.word	0x08007948
 8003f08:	08007828 	.word	0x08007828
 8003f0c:	08007800 	.word	0x08007800
 8003f10:	7ff00000 	.word	0x7ff00000
 8003f14:	7ca00000 	.word	0x7ca00000
 8003f18:	7fefffff 	.word	0x7fefffff
 8003f1c:	f016 0310 	ands.w	r3, r6, #16
 8003f20:	bf18      	it	ne
 8003f22:	236a      	movne	r3, #106	; 0x6a
 8003f24:	4640      	mov	r0, r8
 8003f26:	9305      	str	r3, [sp, #20]
 8003f28:	4649      	mov	r1, r9
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	4fb2      	ldr	r7, [pc, #712]	; (80041f8 <_strtod_l+0x880>)
 8003f2e:	07f2      	lsls	r2, r6, #31
 8003f30:	d504      	bpl.n	8003f3c <_strtod_l+0x5c4>
 8003f32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f36:	f7fc fb3b 	bl	80005b0 <__aeabi_dmul>
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	1076      	asrs	r6, r6, #1
 8003f3e:	f107 0708 	add.w	r7, r7, #8
 8003f42:	d1f4      	bne.n	8003f2e <_strtod_l+0x5b6>
 8003f44:	b10b      	cbz	r3, 8003f4a <_strtod_l+0x5d2>
 8003f46:	4680      	mov	r8, r0
 8003f48:	4689      	mov	r9, r1
 8003f4a:	9b05      	ldr	r3, [sp, #20]
 8003f4c:	b1bb      	cbz	r3, 8003f7e <_strtod_l+0x606>
 8003f4e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8003f52:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	4649      	mov	r1, r9
 8003f5a:	dd10      	ble.n	8003f7e <_strtod_l+0x606>
 8003f5c:	2b1f      	cmp	r3, #31
 8003f5e:	f340 812b 	ble.w	80041b8 <_strtod_l+0x840>
 8003f62:	2b34      	cmp	r3, #52	; 0x34
 8003f64:	bfd8      	it	le
 8003f66:	f04f 32ff 	movle.w	r2, #4294967295
 8003f6a:	f04f 0800 	mov.w	r8, #0
 8003f6e:	bfcf      	iteee	gt
 8003f70:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8003f74:	3b20      	suble	r3, #32
 8003f76:	fa02 f303 	lslle.w	r3, r2, r3
 8003f7a:	ea03 0901 	andle.w	r9, r3, r1
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2300      	movs	r3, #0
 8003f82:	4640      	mov	r0, r8
 8003f84:	4649      	mov	r1, r9
 8003f86:	f7fc fd7b 	bl	8000a80 <__aeabi_dcmpeq>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	d1a1      	bne.n	8003ed2 <_strtod_l+0x55a>
 8003f8e:	9b06      	ldr	r3, [sp, #24]
 8003f90:	465a      	mov	r2, fp
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	4650      	mov	r0, sl
 8003f96:	4623      	mov	r3, r4
 8003f98:	9908      	ldr	r1, [sp, #32]
 8003f9a:	f002 f917 	bl	80061cc <__s2b>
 8003f9e:	9008      	str	r0, [sp, #32]
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	f43f af24 	beq.w	8003dee <_strtod_l+0x476>
 8003fa6:	9b04      	ldr	r3, [sp, #16]
 8003fa8:	f04f 0b00 	mov.w	fp, #0
 8003fac:	1b5d      	subs	r5, r3, r5
 8003fae:	9b07      	ldr	r3, [sp, #28]
 8003fb0:	f8cd b010 	str.w	fp, [sp, #16]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	bfb4      	ite	lt
 8003fb8:	462b      	movlt	r3, r5
 8003fba:	2300      	movge	r3, #0
 8003fbc:	930e      	str	r3, [sp, #56]	; 0x38
 8003fbe:	9b07      	ldr	r3, [sp, #28]
 8003fc0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003fc4:	9316      	str	r3, [sp, #88]	; 0x58
 8003fc6:	9b08      	ldr	r3, [sp, #32]
 8003fc8:	4650      	mov	r0, sl
 8003fca:	6859      	ldr	r1, [r3, #4]
 8003fcc:	f002 f852 	bl	8006074 <_Balloc>
 8003fd0:	9006      	str	r0, [sp, #24]
 8003fd2:	2800      	cmp	r0, #0
 8003fd4:	f43f af13 	beq.w	8003dfe <_strtod_l+0x486>
 8003fd8:	9b08      	ldr	r3, [sp, #32]
 8003fda:	300c      	adds	r0, #12
 8003fdc:	691a      	ldr	r2, [r3, #16]
 8003fde:	f103 010c 	add.w	r1, r3, #12
 8003fe2:	3202      	adds	r2, #2
 8003fe4:	0092      	lsls	r2, r2, #2
 8003fe6:	f002 f837 	bl	8006058 <memcpy>
 8003fea:	ab1e      	add	r3, sp, #120	; 0x78
 8003fec:	9301      	str	r3, [sp, #4]
 8003fee:	ab1d      	add	r3, sp, #116	; 0x74
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	4642      	mov	r2, r8
 8003ff4:	464b      	mov	r3, r9
 8003ff6:	4650      	mov	r0, sl
 8003ff8:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8003ffc:	f002 fc24 	bl	8006848 <__d2b>
 8004000:	901c      	str	r0, [sp, #112]	; 0x70
 8004002:	2800      	cmp	r0, #0
 8004004:	f43f aefb 	beq.w	8003dfe <_strtod_l+0x486>
 8004008:	2101      	movs	r1, #1
 800400a:	4650      	mov	r0, sl
 800400c:	f002 f976 	bl	80062fc <__i2b>
 8004010:	4603      	mov	r3, r0
 8004012:	9004      	str	r0, [sp, #16]
 8004014:	2800      	cmp	r0, #0
 8004016:	f43f aef2 	beq.w	8003dfe <_strtod_l+0x486>
 800401a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800401c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800401e:	2d00      	cmp	r5, #0
 8004020:	bfab      	itete	ge
 8004022:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004024:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004026:	18ee      	addge	r6, r5, r3
 8004028:	1b5c      	sublt	r4, r3, r5
 800402a:	9b05      	ldr	r3, [sp, #20]
 800402c:	bfa8      	it	ge
 800402e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8004030:	eba5 0503 	sub.w	r5, r5, r3
 8004034:	4415      	add	r5, r2
 8004036:	4b71      	ldr	r3, [pc, #452]	; (80041fc <_strtod_l+0x884>)
 8004038:	f105 35ff 	add.w	r5, r5, #4294967295
 800403c:	bfb8      	it	lt
 800403e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004040:	429d      	cmp	r5, r3
 8004042:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004046:	f280 80c9 	bge.w	80041dc <_strtod_l+0x864>
 800404a:	1b5b      	subs	r3, r3, r5
 800404c:	2b1f      	cmp	r3, #31
 800404e:	f04f 0701 	mov.w	r7, #1
 8004052:	eba2 0203 	sub.w	r2, r2, r3
 8004056:	f300 80b6 	bgt.w	80041c6 <_strtod_l+0x84e>
 800405a:	2500      	movs	r5, #0
 800405c:	fa07 f303 	lsl.w	r3, r7, r3
 8004060:	930f      	str	r3, [sp, #60]	; 0x3c
 8004062:	18b7      	adds	r7, r6, r2
 8004064:	9b05      	ldr	r3, [sp, #20]
 8004066:	42be      	cmp	r6, r7
 8004068:	4414      	add	r4, r2
 800406a:	441c      	add	r4, r3
 800406c:	4633      	mov	r3, r6
 800406e:	bfa8      	it	ge
 8004070:	463b      	movge	r3, r7
 8004072:	42a3      	cmp	r3, r4
 8004074:	bfa8      	it	ge
 8004076:	4623      	movge	r3, r4
 8004078:	2b00      	cmp	r3, #0
 800407a:	bfc2      	ittt	gt
 800407c:	1aff      	subgt	r7, r7, r3
 800407e:	1ae4      	subgt	r4, r4, r3
 8004080:	1af6      	subgt	r6, r6, r3
 8004082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004084:	2b00      	cmp	r3, #0
 8004086:	dd17      	ble.n	80040b8 <_strtod_l+0x740>
 8004088:	461a      	mov	r2, r3
 800408a:	4650      	mov	r0, sl
 800408c:	9904      	ldr	r1, [sp, #16]
 800408e:	f002 f9ef 	bl	8006470 <__pow5mult>
 8004092:	9004      	str	r0, [sp, #16]
 8004094:	2800      	cmp	r0, #0
 8004096:	f43f aeb2 	beq.w	8003dfe <_strtod_l+0x486>
 800409a:	4601      	mov	r1, r0
 800409c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800409e:	4650      	mov	r0, sl
 80040a0:	f002 f942 	bl	8006328 <__multiply>
 80040a4:	9009      	str	r0, [sp, #36]	; 0x24
 80040a6:	2800      	cmp	r0, #0
 80040a8:	f43f aea9 	beq.w	8003dfe <_strtod_l+0x486>
 80040ac:	4650      	mov	r0, sl
 80040ae:	991c      	ldr	r1, [sp, #112]	; 0x70
 80040b0:	f002 f820 	bl	80060f4 <_Bfree>
 80040b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040b6:	931c      	str	r3, [sp, #112]	; 0x70
 80040b8:	2f00      	cmp	r7, #0
 80040ba:	f300 8093 	bgt.w	80041e4 <_strtod_l+0x86c>
 80040be:	9b07      	ldr	r3, [sp, #28]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	dd08      	ble.n	80040d6 <_strtod_l+0x75e>
 80040c4:	4650      	mov	r0, sl
 80040c6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80040c8:	9906      	ldr	r1, [sp, #24]
 80040ca:	f002 f9d1 	bl	8006470 <__pow5mult>
 80040ce:	9006      	str	r0, [sp, #24]
 80040d0:	2800      	cmp	r0, #0
 80040d2:	f43f ae94 	beq.w	8003dfe <_strtod_l+0x486>
 80040d6:	2c00      	cmp	r4, #0
 80040d8:	dd08      	ble.n	80040ec <_strtod_l+0x774>
 80040da:	4622      	mov	r2, r4
 80040dc:	4650      	mov	r0, sl
 80040de:	9906      	ldr	r1, [sp, #24]
 80040e0:	f002 fa20 	bl	8006524 <__lshift>
 80040e4:	9006      	str	r0, [sp, #24]
 80040e6:	2800      	cmp	r0, #0
 80040e8:	f43f ae89 	beq.w	8003dfe <_strtod_l+0x486>
 80040ec:	2e00      	cmp	r6, #0
 80040ee:	dd08      	ble.n	8004102 <_strtod_l+0x78a>
 80040f0:	4632      	mov	r2, r6
 80040f2:	4650      	mov	r0, sl
 80040f4:	9904      	ldr	r1, [sp, #16]
 80040f6:	f002 fa15 	bl	8006524 <__lshift>
 80040fa:	9004      	str	r0, [sp, #16]
 80040fc:	2800      	cmp	r0, #0
 80040fe:	f43f ae7e 	beq.w	8003dfe <_strtod_l+0x486>
 8004102:	4650      	mov	r0, sl
 8004104:	9a06      	ldr	r2, [sp, #24]
 8004106:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004108:	f002 fa94 	bl	8006634 <__mdiff>
 800410c:	4683      	mov	fp, r0
 800410e:	2800      	cmp	r0, #0
 8004110:	f43f ae75 	beq.w	8003dfe <_strtod_l+0x486>
 8004114:	2400      	movs	r4, #0
 8004116:	68c3      	ldr	r3, [r0, #12]
 8004118:	9904      	ldr	r1, [sp, #16]
 800411a:	60c4      	str	r4, [r0, #12]
 800411c:	930d      	str	r3, [sp, #52]	; 0x34
 800411e:	f002 fa6d 	bl	80065fc <__mcmp>
 8004122:	42a0      	cmp	r0, r4
 8004124:	da70      	bge.n	8004208 <_strtod_l+0x890>
 8004126:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004128:	ea53 0308 	orrs.w	r3, r3, r8
 800412c:	f040 8096 	bne.w	800425c <_strtod_l+0x8e4>
 8004130:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004134:	2b00      	cmp	r3, #0
 8004136:	f040 8091 	bne.w	800425c <_strtod_l+0x8e4>
 800413a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800413e:	0d1b      	lsrs	r3, r3, #20
 8004140:	051b      	lsls	r3, r3, #20
 8004142:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004146:	f240 8089 	bls.w	800425c <_strtod_l+0x8e4>
 800414a:	f8db 3014 	ldr.w	r3, [fp, #20]
 800414e:	b923      	cbnz	r3, 800415a <_strtod_l+0x7e2>
 8004150:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004154:	2b01      	cmp	r3, #1
 8004156:	f340 8081 	ble.w	800425c <_strtod_l+0x8e4>
 800415a:	4659      	mov	r1, fp
 800415c:	2201      	movs	r2, #1
 800415e:	4650      	mov	r0, sl
 8004160:	f002 f9e0 	bl	8006524 <__lshift>
 8004164:	9904      	ldr	r1, [sp, #16]
 8004166:	4683      	mov	fp, r0
 8004168:	f002 fa48 	bl	80065fc <__mcmp>
 800416c:	2800      	cmp	r0, #0
 800416e:	dd75      	ble.n	800425c <_strtod_l+0x8e4>
 8004170:	9905      	ldr	r1, [sp, #20]
 8004172:	464b      	mov	r3, r9
 8004174:	4a22      	ldr	r2, [pc, #136]	; (8004200 <_strtod_l+0x888>)
 8004176:	2900      	cmp	r1, #0
 8004178:	f000 8091 	beq.w	800429e <_strtod_l+0x926>
 800417c:	ea02 0109 	and.w	r1, r2, r9
 8004180:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004184:	f300 808b 	bgt.w	800429e <_strtod_l+0x926>
 8004188:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800418c:	f77f aea9 	ble.w	8003ee2 <_strtod_l+0x56a>
 8004190:	2300      	movs	r3, #0
 8004192:	4a1c      	ldr	r2, [pc, #112]	; (8004204 <_strtod_l+0x88c>)
 8004194:	4640      	mov	r0, r8
 8004196:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800419a:	4649      	mov	r1, r9
 800419c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80041a0:	f7fc fa06 	bl	80005b0 <__aeabi_dmul>
 80041a4:	460b      	mov	r3, r1
 80041a6:	4303      	orrs	r3, r0
 80041a8:	bf08      	it	eq
 80041aa:	2322      	moveq	r3, #34	; 0x22
 80041ac:	4680      	mov	r8, r0
 80041ae:	4689      	mov	r9, r1
 80041b0:	bf08      	it	eq
 80041b2:	f8ca 3000 	streq.w	r3, [sl]
 80041b6:	e62d      	b.n	8003e14 <_strtod_l+0x49c>
 80041b8:	f04f 32ff 	mov.w	r2, #4294967295
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	ea03 0808 	and.w	r8, r3, r8
 80041c4:	e6db      	b.n	8003f7e <_strtod_l+0x606>
 80041c6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80041ca:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80041ce:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80041d2:	35e2      	adds	r5, #226	; 0xe2
 80041d4:	fa07 f505 	lsl.w	r5, r7, r5
 80041d8:	970f      	str	r7, [sp, #60]	; 0x3c
 80041da:	e742      	b.n	8004062 <_strtod_l+0x6ea>
 80041dc:	2301      	movs	r3, #1
 80041de:	2500      	movs	r5, #0
 80041e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80041e2:	e73e      	b.n	8004062 <_strtod_l+0x6ea>
 80041e4:	463a      	mov	r2, r7
 80041e6:	4650      	mov	r0, sl
 80041e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80041ea:	f002 f99b 	bl	8006524 <__lshift>
 80041ee:	901c      	str	r0, [sp, #112]	; 0x70
 80041f0:	2800      	cmp	r0, #0
 80041f2:	f47f af64 	bne.w	80040be <_strtod_l+0x746>
 80041f6:	e602      	b.n	8003dfe <_strtod_l+0x486>
 80041f8:	08007500 	.word	0x08007500
 80041fc:	fffffc02 	.word	0xfffffc02
 8004200:	7ff00000 	.word	0x7ff00000
 8004204:	39500000 	.word	0x39500000
 8004208:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800420c:	d166      	bne.n	80042dc <_strtod_l+0x964>
 800420e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004210:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004214:	b35a      	cbz	r2, 800426e <_strtod_l+0x8f6>
 8004216:	4a9c      	ldr	r2, [pc, #624]	; (8004488 <_strtod_l+0xb10>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d12c      	bne.n	8004276 <_strtod_l+0x8fe>
 800421c:	9b05      	ldr	r3, [sp, #20]
 800421e:	4640      	mov	r0, r8
 8004220:	b303      	cbz	r3, 8004264 <_strtod_l+0x8ec>
 8004222:	464b      	mov	r3, r9
 8004224:	4a99      	ldr	r2, [pc, #612]	; (800448c <_strtod_l+0xb14>)
 8004226:	f04f 31ff 	mov.w	r1, #4294967295
 800422a:	401a      	ands	r2, r3
 800422c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004230:	d81b      	bhi.n	800426a <_strtod_l+0x8f2>
 8004232:	0d12      	lsrs	r2, r2, #20
 8004234:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004238:	fa01 f303 	lsl.w	r3, r1, r3
 800423c:	4298      	cmp	r0, r3
 800423e:	d11a      	bne.n	8004276 <_strtod_l+0x8fe>
 8004240:	4b93      	ldr	r3, [pc, #588]	; (8004490 <_strtod_l+0xb18>)
 8004242:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004244:	429a      	cmp	r2, r3
 8004246:	d102      	bne.n	800424e <_strtod_l+0x8d6>
 8004248:	3001      	adds	r0, #1
 800424a:	f43f add8 	beq.w	8003dfe <_strtod_l+0x486>
 800424e:	f04f 0800 	mov.w	r8, #0
 8004252:	4b8e      	ldr	r3, [pc, #568]	; (800448c <_strtod_l+0xb14>)
 8004254:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004256:	401a      	ands	r2, r3
 8004258:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800425c:	9b05      	ldr	r3, [sp, #20]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d196      	bne.n	8004190 <_strtod_l+0x818>
 8004262:	e5d7      	b.n	8003e14 <_strtod_l+0x49c>
 8004264:	f04f 33ff 	mov.w	r3, #4294967295
 8004268:	e7e8      	b.n	800423c <_strtod_l+0x8c4>
 800426a:	460b      	mov	r3, r1
 800426c:	e7e6      	b.n	800423c <_strtod_l+0x8c4>
 800426e:	ea53 0308 	orrs.w	r3, r3, r8
 8004272:	f43f af7d 	beq.w	8004170 <_strtod_l+0x7f8>
 8004276:	b1e5      	cbz	r5, 80042b2 <_strtod_l+0x93a>
 8004278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800427a:	421d      	tst	r5, r3
 800427c:	d0ee      	beq.n	800425c <_strtod_l+0x8e4>
 800427e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004280:	4640      	mov	r0, r8
 8004282:	4649      	mov	r1, r9
 8004284:	9a05      	ldr	r2, [sp, #20]
 8004286:	b1c3      	cbz	r3, 80042ba <_strtod_l+0x942>
 8004288:	f7ff fb54 	bl	8003934 <sulp>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004294:	f7fb ffd6 	bl	8000244 <__adddf3>
 8004298:	4680      	mov	r8, r0
 800429a:	4689      	mov	r9, r1
 800429c:	e7de      	b.n	800425c <_strtod_l+0x8e4>
 800429e:	4013      	ands	r3, r2
 80042a0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80042a4:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80042a8:	f04f 38ff 	mov.w	r8, #4294967295
 80042ac:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80042b0:	e7d4      	b.n	800425c <_strtod_l+0x8e4>
 80042b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80042b4:	ea13 0f08 	tst.w	r3, r8
 80042b8:	e7e0      	b.n	800427c <_strtod_l+0x904>
 80042ba:	f7ff fb3b 	bl	8003934 <sulp>
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80042c6:	f7fb ffbb 	bl	8000240 <__aeabi_dsub>
 80042ca:	2200      	movs	r2, #0
 80042cc:	2300      	movs	r3, #0
 80042ce:	4680      	mov	r8, r0
 80042d0:	4689      	mov	r9, r1
 80042d2:	f7fc fbd5 	bl	8000a80 <__aeabi_dcmpeq>
 80042d6:	2800      	cmp	r0, #0
 80042d8:	d0c0      	beq.n	800425c <_strtod_l+0x8e4>
 80042da:	e602      	b.n	8003ee2 <_strtod_l+0x56a>
 80042dc:	4658      	mov	r0, fp
 80042de:	9904      	ldr	r1, [sp, #16]
 80042e0:	f002 fb0e 	bl	8006900 <__ratio>
 80042e4:	2200      	movs	r2, #0
 80042e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042ea:	4606      	mov	r6, r0
 80042ec:	460f      	mov	r7, r1
 80042ee:	f7fc fbdb 	bl	8000aa8 <__aeabi_dcmple>
 80042f2:	2800      	cmp	r0, #0
 80042f4:	d075      	beq.n	80043e2 <_strtod_l+0xa6a>
 80042f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d047      	beq.n	800438c <_strtod_l+0xa14>
 80042fc:	2600      	movs	r6, #0
 80042fe:	4f65      	ldr	r7, [pc, #404]	; (8004494 <_strtod_l+0xb1c>)
 8004300:	4d64      	ldr	r5, [pc, #400]	; (8004494 <_strtod_l+0xb1c>)
 8004302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004304:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004308:	0d1b      	lsrs	r3, r3, #20
 800430a:	051b      	lsls	r3, r3, #20
 800430c:	930f      	str	r3, [sp, #60]	; 0x3c
 800430e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004310:	4b61      	ldr	r3, [pc, #388]	; (8004498 <_strtod_l+0xb20>)
 8004312:	429a      	cmp	r2, r3
 8004314:	f040 80c8 	bne.w	80044a8 <_strtod_l+0xb30>
 8004318:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800431c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8004320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004322:	4640      	mov	r0, r8
 8004324:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004328:	4649      	mov	r1, r9
 800432a:	f002 fa13 	bl	8006754 <__ulp>
 800432e:	4602      	mov	r2, r0
 8004330:	460b      	mov	r3, r1
 8004332:	4630      	mov	r0, r6
 8004334:	4639      	mov	r1, r7
 8004336:	f7fc f93b 	bl	80005b0 <__aeabi_dmul>
 800433a:	4642      	mov	r2, r8
 800433c:	464b      	mov	r3, r9
 800433e:	f7fb ff81 	bl	8000244 <__adddf3>
 8004342:	460b      	mov	r3, r1
 8004344:	4951      	ldr	r1, [pc, #324]	; (800448c <_strtod_l+0xb14>)
 8004346:	4a55      	ldr	r2, [pc, #340]	; (800449c <_strtod_l+0xb24>)
 8004348:	4019      	ands	r1, r3
 800434a:	4291      	cmp	r1, r2
 800434c:	4680      	mov	r8, r0
 800434e:	d95e      	bls.n	800440e <_strtod_l+0xa96>
 8004350:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004352:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004356:	4293      	cmp	r3, r2
 8004358:	d103      	bne.n	8004362 <_strtod_l+0x9ea>
 800435a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800435c:	3301      	adds	r3, #1
 800435e:	f43f ad4e 	beq.w	8003dfe <_strtod_l+0x486>
 8004362:	f04f 38ff 	mov.w	r8, #4294967295
 8004366:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004490 <_strtod_l+0xb18>
 800436a:	4650      	mov	r0, sl
 800436c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800436e:	f001 fec1 	bl	80060f4 <_Bfree>
 8004372:	4650      	mov	r0, sl
 8004374:	9906      	ldr	r1, [sp, #24]
 8004376:	f001 febd 	bl	80060f4 <_Bfree>
 800437a:	4650      	mov	r0, sl
 800437c:	9904      	ldr	r1, [sp, #16]
 800437e:	f001 feb9 	bl	80060f4 <_Bfree>
 8004382:	4659      	mov	r1, fp
 8004384:	4650      	mov	r0, sl
 8004386:	f001 feb5 	bl	80060f4 <_Bfree>
 800438a:	e61c      	b.n	8003fc6 <_strtod_l+0x64e>
 800438c:	f1b8 0f00 	cmp.w	r8, #0
 8004390:	d119      	bne.n	80043c6 <_strtod_l+0xa4e>
 8004392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004398:	b9e3      	cbnz	r3, 80043d4 <_strtod_l+0xa5c>
 800439a:	2200      	movs	r2, #0
 800439c:	4630      	mov	r0, r6
 800439e:	4639      	mov	r1, r7
 80043a0:	4b3c      	ldr	r3, [pc, #240]	; (8004494 <_strtod_l+0xb1c>)
 80043a2:	f7fc fb77 	bl	8000a94 <__aeabi_dcmplt>
 80043a6:	b9c8      	cbnz	r0, 80043dc <_strtod_l+0xa64>
 80043a8:	2200      	movs	r2, #0
 80043aa:	4630      	mov	r0, r6
 80043ac:	4639      	mov	r1, r7
 80043ae:	4b3c      	ldr	r3, [pc, #240]	; (80044a0 <_strtod_l+0xb28>)
 80043b0:	f7fc f8fe 	bl	80005b0 <__aeabi_dmul>
 80043b4:	4604      	mov	r4, r0
 80043b6:	460d      	mov	r5, r1
 80043b8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80043bc:	9418      	str	r4, [sp, #96]	; 0x60
 80043be:	9319      	str	r3, [sp, #100]	; 0x64
 80043c0:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 80043c4:	e79d      	b.n	8004302 <_strtod_l+0x98a>
 80043c6:	f1b8 0f01 	cmp.w	r8, #1
 80043ca:	d103      	bne.n	80043d4 <_strtod_l+0xa5c>
 80043cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f43f ad87 	beq.w	8003ee2 <_strtod_l+0x56a>
 80043d4:	2600      	movs	r6, #0
 80043d6:	2400      	movs	r4, #0
 80043d8:	4f32      	ldr	r7, [pc, #200]	; (80044a4 <_strtod_l+0xb2c>)
 80043da:	e791      	b.n	8004300 <_strtod_l+0x988>
 80043dc:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80043de:	4d30      	ldr	r5, [pc, #192]	; (80044a0 <_strtod_l+0xb28>)
 80043e0:	e7ea      	b.n	80043b8 <_strtod_l+0xa40>
 80043e2:	4b2f      	ldr	r3, [pc, #188]	; (80044a0 <_strtod_l+0xb28>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	4630      	mov	r0, r6
 80043e8:	4639      	mov	r1, r7
 80043ea:	f7fc f8e1 	bl	80005b0 <__aeabi_dmul>
 80043ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043f0:	4604      	mov	r4, r0
 80043f2:	460d      	mov	r5, r1
 80043f4:	b933      	cbnz	r3, 8004404 <_strtod_l+0xa8c>
 80043f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043fa:	9010      	str	r0, [sp, #64]	; 0x40
 80043fc:	9311      	str	r3, [sp, #68]	; 0x44
 80043fe:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004402:	e77e      	b.n	8004302 <_strtod_l+0x98a>
 8004404:	4602      	mov	r2, r0
 8004406:	460b      	mov	r3, r1
 8004408:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800440c:	e7f7      	b.n	80043fe <_strtod_l+0xa86>
 800440e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004412:	9b05      	ldr	r3, [sp, #20]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1a8      	bne.n	800436a <_strtod_l+0x9f2>
 8004418:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800441c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800441e:	0d1b      	lsrs	r3, r3, #20
 8004420:	051b      	lsls	r3, r3, #20
 8004422:	429a      	cmp	r2, r3
 8004424:	d1a1      	bne.n	800436a <_strtod_l+0x9f2>
 8004426:	4620      	mov	r0, r4
 8004428:	4629      	mov	r1, r5
 800442a:	f7fc fc09 	bl	8000c40 <__aeabi_d2lz>
 800442e:	f7fc f891 	bl	8000554 <__aeabi_l2d>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	4620      	mov	r0, r4
 8004438:	4629      	mov	r1, r5
 800443a:	f7fb ff01 	bl	8000240 <__aeabi_dsub>
 800443e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004440:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004444:	ea43 0308 	orr.w	r3, r3, r8
 8004448:	4313      	orrs	r3, r2
 800444a:	4604      	mov	r4, r0
 800444c:	460d      	mov	r5, r1
 800444e:	d066      	beq.n	800451e <_strtod_l+0xba6>
 8004450:	a309      	add	r3, pc, #36	; (adr r3, 8004478 <_strtod_l+0xb00>)
 8004452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004456:	f7fc fb1d 	bl	8000a94 <__aeabi_dcmplt>
 800445a:	2800      	cmp	r0, #0
 800445c:	f47f acda 	bne.w	8003e14 <_strtod_l+0x49c>
 8004460:	a307      	add	r3, pc, #28	; (adr r3, 8004480 <_strtod_l+0xb08>)
 8004462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004466:	4620      	mov	r0, r4
 8004468:	4629      	mov	r1, r5
 800446a:	f7fc fb31 	bl	8000ad0 <__aeabi_dcmpgt>
 800446e:	2800      	cmp	r0, #0
 8004470:	f43f af7b 	beq.w	800436a <_strtod_l+0x9f2>
 8004474:	e4ce      	b.n	8003e14 <_strtod_l+0x49c>
 8004476:	bf00      	nop
 8004478:	94a03595 	.word	0x94a03595
 800447c:	3fdfffff 	.word	0x3fdfffff
 8004480:	35afe535 	.word	0x35afe535
 8004484:	3fe00000 	.word	0x3fe00000
 8004488:	000fffff 	.word	0x000fffff
 800448c:	7ff00000 	.word	0x7ff00000
 8004490:	7fefffff 	.word	0x7fefffff
 8004494:	3ff00000 	.word	0x3ff00000
 8004498:	7fe00000 	.word	0x7fe00000
 800449c:	7c9fffff 	.word	0x7c9fffff
 80044a0:	3fe00000 	.word	0x3fe00000
 80044a4:	bff00000 	.word	0xbff00000
 80044a8:	9b05      	ldr	r3, [sp, #20]
 80044aa:	b313      	cbz	r3, 80044f2 <_strtod_l+0xb7a>
 80044ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80044b2:	d81e      	bhi.n	80044f2 <_strtod_l+0xb7a>
 80044b4:	a326      	add	r3, pc, #152	; (adr r3, 8004550 <_strtod_l+0xbd8>)
 80044b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ba:	4620      	mov	r0, r4
 80044bc:	4629      	mov	r1, r5
 80044be:	f7fc faf3 	bl	8000aa8 <__aeabi_dcmple>
 80044c2:	b190      	cbz	r0, 80044ea <_strtod_l+0xb72>
 80044c4:	4629      	mov	r1, r5
 80044c6:	4620      	mov	r0, r4
 80044c8:	f7fc fb4a 	bl	8000b60 <__aeabi_d2uiz>
 80044cc:	2801      	cmp	r0, #1
 80044ce:	bf38      	it	cc
 80044d0:	2001      	movcc	r0, #1
 80044d2:	f7fb fff3 	bl	80004bc <__aeabi_ui2d>
 80044d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044d8:	4604      	mov	r4, r0
 80044da:	460d      	mov	r5, r1
 80044dc:	b9d3      	cbnz	r3, 8004514 <_strtod_l+0xb9c>
 80044de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80044e2:	9012      	str	r0, [sp, #72]	; 0x48
 80044e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80044e6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80044ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80044ec:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80044f0:	1a9f      	subs	r7, r3, r2
 80044f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80044f6:	f002 f92d 	bl	8006754 <__ulp>
 80044fa:	4602      	mov	r2, r0
 80044fc:	460b      	mov	r3, r1
 80044fe:	4630      	mov	r0, r6
 8004500:	4639      	mov	r1, r7
 8004502:	f7fc f855 	bl	80005b0 <__aeabi_dmul>
 8004506:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800450a:	f7fb fe9b 	bl	8000244 <__adddf3>
 800450e:	4680      	mov	r8, r0
 8004510:	4689      	mov	r9, r1
 8004512:	e77e      	b.n	8004412 <_strtod_l+0xa9a>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800451c:	e7e3      	b.n	80044e6 <_strtod_l+0xb6e>
 800451e:	a30e      	add	r3, pc, #56	; (adr r3, 8004558 <_strtod_l+0xbe0>)
 8004520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004524:	f7fc fab6 	bl	8000a94 <__aeabi_dcmplt>
 8004528:	e7a1      	b.n	800446e <_strtod_l+0xaf6>
 800452a:	2300      	movs	r3, #0
 800452c:	930c      	str	r3, [sp, #48]	; 0x30
 800452e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004530:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	f7ff ba65 	b.w	8003a02 <_strtod_l+0x8a>
 8004538:	2b65      	cmp	r3, #101	; 0x65
 800453a:	f43f ab5c 	beq.w	8003bf6 <_strtod_l+0x27e>
 800453e:	2b45      	cmp	r3, #69	; 0x45
 8004540:	f43f ab59 	beq.w	8003bf6 <_strtod_l+0x27e>
 8004544:	2201      	movs	r2, #1
 8004546:	f7ff bb8d 	b.w	8003c64 <_strtod_l+0x2ec>
 800454a:	bf00      	nop
 800454c:	f3af 8000 	nop.w
 8004550:	ffc00000 	.word	0xffc00000
 8004554:	41dfffff 	.word	0x41dfffff
 8004558:	94a03595 	.word	0x94a03595
 800455c:	3fcfffff 	.word	0x3fcfffff

08004560 <_strtod_r>:
 8004560:	4b01      	ldr	r3, [pc, #4]	; (8004568 <_strtod_r+0x8>)
 8004562:	f7ff ba09 	b.w	8003978 <_strtod_l>
 8004566:	bf00      	nop
 8004568:	20000074 	.word	0x20000074

0800456c <_strtol_l.isra.0>:
 800456c:	2b01      	cmp	r3, #1
 800456e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004572:	4686      	mov	lr, r0
 8004574:	d001      	beq.n	800457a <_strtol_l.isra.0+0xe>
 8004576:	2b24      	cmp	r3, #36	; 0x24
 8004578:	d906      	bls.n	8004588 <_strtol_l.isra.0+0x1c>
 800457a:	f7fe fa85 	bl	8002a88 <__errno>
 800457e:	2316      	movs	r3, #22
 8004580:	6003      	str	r3, [r0, #0]
 8004582:	2000      	movs	r0, #0
 8004584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004588:	468c      	mov	ip, r1
 800458a:	4e3a      	ldr	r6, [pc, #232]	; (8004674 <_strtol_l.isra.0+0x108>)
 800458c:	4660      	mov	r0, ip
 800458e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004592:	5da5      	ldrb	r5, [r4, r6]
 8004594:	f015 0508 	ands.w	r5, r5, #8
 8004598:	d1f8      	bne.n	800458c <_strtol_l.isra.0+0x20>
 800459a:	2c2d      	cmp	r4, #45	; 0x2d
 800459c:	d133      	bne.n	8004606 <_strtol_l.isra.0+0x9a>
 800459e:	f04f 0801 	mov.w	r8, #1
 80045a2:	f89c 4000 	ldrb.w	r4, [ip]
 80045a6:	f100 0c02 	add.w	ip, r0, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d05d      	beq.n	800466a <_strtol_l.isra.0+0xfe>
 80045ae:	2b10      	cmp	r3, #16
 80045b0:	d10c      	bne.n	80045cc <_strtol_l.isra.0+0x60>
 80045b2:	2c30      	cmp	r4, #48	; 0x30
 80045b4:	d10a      	bne.n	80045cc <_strtol_l.isra.0+0x60>
 80045b6:	f89c 0000 	ldrb.w	r0, [ip]
 80045ba:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80045be:	2858      	cmp	r0, #88	; 0x58
 80045c0:	d14e      	bne.n	8004660 <_strtol_l.isra.0+0xf4>
 80045c2:	2310      	movs	r3, #16
 80045c4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80045c8:	f10c 0c02 	add.w	ip, ip, #2
 80045cc:	2500      	movs	r5, #0
 80045ce:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 80045d2:	3f01      	subs	r7, #1
 80045d4:	fbb7 f9f3 	udiv	r9, r7, r3
 80045d8:	4628      	mov	r0, r5
 80045da:	fb03 7a19 	mls	sl, r3, r9, r7
 80045de:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80045e2:	2e09      	cmp	r6, #9
 80045e4:	d818      	bhi.n	8004618 <_strtol_l.isra.0+0xac>
 80045e6:	4634      	mov	r4, r6
 80045e8:	42a3      	cmp	r3, r4
 80045ea:	dd24      	ble.n	8004636 <_strtol_l.isra.0+0xca>
 80045ec:	2d00      	cmp	r5, #0
 80045ee:	db1f      	blt.n	8004630 <_strtol_l.isra.0+0xc4>
 80045f0:	4581      	cmp	r9, r0
 80045f2:	d31d      	bcc.n	8004630 <_strtol_l.isra.0+0xc4>
 80045f4:	d101      	bne.n	80045fa <_strtol_l.isra.0+0x8e>
 80045f6:	45a2      	cmp	sl, r4
 80045f8:	db1a      	blt.n	8004630 <_strtol_l.isra.0+0xc4>
 80045fa:	2501      	movs	r5, #1
 80045fc:	fb00 4003 	mla	r0, r0, r3, r4
 8004600:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004604:	e7eb      	b.n	80045de <_strtol_l.isra.0+0x72>
 8004606:	2c2b      	cmp	r4, #43	; 0x2b
 8004608:	bf08      	it	eq
 800460a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800460e:	46a8      	mov	r8, r5
 8004610:	bf08      	it	eq
 8004612:	f100 0c02 	addeq.w	ip, r0, #2
 8004616:	e7c8      	b.n	80045aa <_strtol_l.isra.0+0x3e>
 8004618:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800461c:	2e19      	cmp	r6, #25
 800461e:	d801      	bhi.n	8004624 <_strtol_l.isra.0+0xb8>
 8004620:	3c37      	subs	r4, #55	; 0x37
 8004622:	e7e1      	b.n	80045e8 <_strtol_l.isra.0+0x7c>
 8004624:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8004628:	2e19      	cmp	r6, #25
 800462a:	d804      	bhi.n	8004636 <_strtol_l.isra.0+0xca>
 800462c:	3c57      	subs	r4, #87	; 0x57
 800462e:	e7db      	b.n	80045e8 <_strtol_l.isra.0+0x7c>
 8004630:	f04f 35ff 	mov.w	r5, #4294967295
 8004634:	e7e4      	b.n	8004600 <_strtol_l.isra.0+0x94>
 8004636:	2d00      	cmp	r5, #0
 8004638:	da08      	bge.n	800464c <_strtol_l.isra.0+0xe0>
 800463a:	2322      	movs	r3, #34	; 0x22
 800463c:	4638      	mov	r0, r7
 800463e:	f8ce 3000 	str.w	r3, [lr]
 8004642:	2a00      	cmp	r2, #0
 8004644:	d09e      	beq.n	8004584 <_strtol_l.isra.0+0x18>
 8004646:	f10c 31ff 	add.w	r1, ip, #4294967295
 800464a:	e007      	b.n	800465c <_strtol_l.isra.0+0xf0>
 800464c:	f1b8 0f00 	cmp.w	r8, #0
 8004650:	d000      	beq.n	8004654 <_strtol_l.isra.0+0xe8>
 8004652:	4240      	negs	r0, r0
 8004654:	2a00      	cmp	r2, #0
 8004656:	d095      	beq.n	8004584 <_strtol_l.isra.0+0x18>
 8004658:	2d00      	cmp	r5, #0
 800465a:	d1f4      	bne.n	8004646 <_strtol_l.isra.0+0xda>
 800465c:	6011      	str	r1, [r2, #0]
 800465e:	e791      	b.n	8004584 <_strtol_l.isra.0+0x18>
 8004660:	2430      	movs	r4, #48	; 0x30
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1b2      	bne.n	80045cc <_strtol_l.isra.0+0x60>
 8004666:	2308      	movs	r3, #8
 8004668:	e7b0      	b.n	80045cc <_strtol_l.isra.0+0x60>
 800466a:	2c30      	cmp	r4, #48	; 0x30
 800466c:	d0a3      	beq.n	80045b6 <_strtol_l.isra.0+0x4a>
 800466e:	230a      	movs	r3, #10
 8004670:	e7ac      	b.n	80045cc <_strtol_l.isra.0+0x60>
 8004672:	bf00      	nop
 8004674:	08007529 	.word	0x08007529

08004678 <_strtol_r>:
 8004678:	f7ff bf78 	b.w	800456c <_strtol_l.isra.0>

0800467c <__swbuf_r>:
 800467c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800467e:	460e      	mov	r6, r1
 8004680:	4614      	mov	r4, r2
 8004682:	4605      	mov	r5, r0
 8004684:	b118      	cbz	r0, 800468e <__swbuf_r+0x12>
 8004686:	6983      	ldr	r3, [r0, #24]
 8004688:	b90b      	cbnz	r3, 800468e <__swbuf_r+0x12>
 800468a:	f001 f84d 	bl	8005728 <__sinit>
 800468e:	4b21      	ldr	r3, [pc, #132]	; (8004714 <__swbuf_r+0x98>)
 8004690:	429c      	cmp	r4, r3
 8004692:	d12b      	bne.n	80046ec <__swbuf_r+0x70>
 8004694:	686c      	ldr	r4, [r5, #4]
 8004696:	69a3      	ldr	r3, [r4, #24]
 8004698:	60a3      	str	r3, [r4, #8]
 800469a:	89a3      	ldrh	r3, [r4, #12]
 800469c:	071a      	lsls	r2, r3, #28
 800469e:	d52f      	bpl.n	8004700 <__swbuf_r+0x84>
 80046a0:	6923      	ldr	r3, [r4, #16]
 80046a2:	b36b      	cbz	r3, 8004700 <__swbuf_r+0x84>
 80046a4:	6923      	ldr	r3, [r4, #16]
 80046a6:	6820      	ldr	r0, [r4, #0]
 80046a8:	b2f6      	uxtb	r6, r6
 80046aa:	1ac0      	subs	r0, r0, r3
 80046ac:	6963      	ldr	r3, [r4, #20]
 80046ae:	4637      	mov	r7, r6
 80046b0:	4283      	cmp	r3, r0
 80046b2:	dc04      	bgt.n	80046be <__swbuf_r+0x42>
 80046b4:	4621      	mov	r1, r4
 80046b6:	4628      	mov	r0, r5
 80046b8:	f000 ffa2 	bl	8005600 <_fflush_r>
 80046bc:	bb30      	cbnz	r0, 800470c <__swbuf_r+0x90>
 80046be:	68a3      	ldr	r3, [r4, #8]
 80046c0:	3001      	adds	r0, #1
 80046c2:	3b01      	subs	r3, #1
 80046c4:	60a3      	str	r3, [r4, #8]
 80046c6:	6823      	ldr	r3, [r4, #0]
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	6022      	str	r2, [r4, #0]
 80046cc:	701e      	strb	r6, [r3, #0]
 80046ce:	6963      	ldr	r3, [r4, #20]
 80046d0:	4283      	cmp	r3, r0
 80046d2:	d004      	beq.n	80046de <__swbuf_r+0x62>
 80046d4:	89a3      	ldrh	r3, [r4, #12]
 80046d6:	07db      	lsls	r3, r3, #31
 80046d8:	d506      	bpl.n	80046e8 <__swbuf_r+0x6c>
 80046da:	2e0a      	cmp	r6, #10
 80046dc:	d104      	bne.n	80046e8 <__swbuf_r+0x6c>
 80046de:	4621      	mov	r1, r4
 80046e0:	4628      	mov	r0, r5
 80046e2:	f000 ff8d 	bl	8005600 <_fflush_r>
 80046e6:	b988      	cbnz	r0, 800470c <__swbuf_r+0x90>
 80046e8:	4638      	mov	r0, r7
 80046ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046ec:	4b0a      	ldr	r3, [pc, #40]	; (8004718 <__swbuf_r+0x9c>)
 80046ee:	429c      	cmp	r4, r3
 80046f0:	d101      	bne.n	80046f6 <__swbuf_r+0x7a>
 80046f2:	68ac      	ldr	r4, [r5, #8]
 80046f4:	e7cf      	b.n	8004696 <__swbuf_r+0x1a>
 80046f6:	4b09      	ldr	r3, [pc, #36]	; (800471c <__swbuf_r+0xa0>)
 80046f8:	429c      	cmp	r4, r3
 80046fa:	bf08      	it	eq
 80046fc:	68ec      	ldreq	r4, [r5, #12]
 80046fe:	e7ca      	b.n	8004696 <__swbuf_r+0x1a>
 8004700:	4621      	mov	r1, r4
 8004702:	4628      	mov	r0, r5
 8004704:	f000 f80c 	bl	8004720 <__swsetup_r>
 8004708:	2800      	cmp	r0, #0
 800470a:	d0cb      	beq.n	80046a4 <__swbuf_r+0x28>
 800470c:	f04f 37ff 	mov.w	r7, #4294967295
 8004710:	e7ea      	b.n	80046e8 <__swbuf_r+0x6c>
 8004712:	bf00      	nop
 8004714:	080076e0 	.word	0x080076e0
 8004718:	08007700 	.word	0x08007700
 800471c:	080076c0 	.word	0x080076c0

08004720 <__swsetup_r>:
 8004720:	4b32      	ldr	r3, [pc, #200]	; (80047ec <__swsetup_r+0xcc>)
 8004722:	b570      	push	{r4, r5, r6, lr}
 8004724:	681d      	ldr	r5, [r3, #0]
 8004726:	4606      	mov	r6, r0
 8004728:	460c      	mov	r4, r1
 800472a:	b125      	cbz	r5, 8004736 <__swsetup_r+0x16>
 800472c:	69ab      	ldr	r3, [r5, #24]
 800472e:	b913      	cbnz	r3, 8004736 <__swsetup_r+0x16>
 8004730:	4628      	mov	r0, r5
 8004732:	f000 fff9 	bl	8005728 <__sinit>
 8004736:	4b2e      	ldr	r3, [pc, #184]	; (80047f0 <__swsetup_r+0xd0>)
 8004738:	429c      	cmp	r4, r3
 800473a:	d10f      	bne.n	800475c <__swsetup_r+0x3c>
 800473c:	686c      	ldr	r4, [r5, #4]
 800473e:	89a3      	ldrh	r3, [r4, #12]
 8004740:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004744:	0719      	lsls	r1, r3, #28
 8004746:	d42c      	bmi.n	80047a2 <__swsetup_r+0x82>
 8004748:	06dd      	lsls	r5, r3, #27
 800474a:	d411      	bmi.n	8004770 <__swsetup_r+0x50>
 800474c:	2309      	movs	r3, #9
 800474e:	6033      	str	r3, [r6, #0]
 8004750:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	81a3      	strh	r3, [r4, #12]
 800475a:	e03e      	b.n	80047da <__swsetup_r+0xba>
 800475c:	4b25      	ldr	r3, [pc, #148]	; (80047f4 <__swsetup_r+0xd4>)
 800475e:	429c      	cmp	r4, r3
 8004760:	d101      	bne.n	8004766 <__swsetup_r+0x46>
 8004762:	68ac      	ldr	r4, [r5, #8]
 8004764:	e7eb      	b.n	800473e <__swsetup_r+0x1e>
 8004766:	4b24      	ldr	r3, [pc, #144]	; (80047f8 <__swsetup_r+0xd8>)
 8004768:	429c      	cmp	r4, r3
 800476a:	bf08      	it	eq
 800476c:	68ec      	ldreq	r4, [r5, #12]
 800476e:	e7e6      	b.n	800473e <__swsetup_r+0x1e>
 8004770:	0758      	lsls	r0, r3, #29
 8004772:	d512      	bpl.n	800479a <__swsetup_r+0x7a>
 8004774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004776:	b141      	cbz	r1, 800478a <__swsetup_r+0x6a>
 8004778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800477c:	4299      	cmp	r1, r3
 800477e:	d002      	beq.n	8004786 <__swsetup_r+0x66>
 8004780:	4630      	mov	r0, r6
 8004782:	f002 f93d 	bl	8006a00 <_free_r>
 8004786:	2300      	movs	r3, #0
 8004788:	6363      	str	r3, [r4, #52]	; 0x34
 800478a:	89a3      	ldrh	r3, [r4, #12]
 800478c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004790:	81a3      	strh	r3, [r4, #12]
 8004792:	2300      	movs	r3, #0
 8004794:	6063      	str	r3, [r4, #4]
 8004796:	6923      	ldr	r3, [r4, #16]
 8004798:	6023      	str	r3, [r4, #0]
 800479a:	89a3      	ldrh	r3, [r4, #12]
 800479c:	f043 0308 	orr.w	r3, r3, #8
 80047a0:	81a3      	strh	r3, [r4, #12]
 80047a2:	6923      	ldr	r3, [r4, #16]
 80047a4:	b94b      	cbnz	r3, 80047ba <__swsetup_r+0x9a>
 80047a6:	89a3      	ldrh	r3, [r4, #12]
 80047a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80047ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047b0:	d003      	beq.n	80047ba <__swsetup_r+0x9a>
 80047b2:	4621      	mov	r1, r4
 80047b4:	4630      	mov	r0, r6
 80047b6:	f001 fbe7 	bl	8005f88 <__smakebuf_r>
 80047ba:	89a0      	ldrh	r0, [r4, #12]
 80047bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80047c0:	f010 0301 	ands.w	r3, r0, #1
 80047c4:	d00a      	beq.n	80047dc <__swsetup_r+0xbc>
 80047c6:	2300      	movs	r3, #0
 80047c8:	60a3      	str	r3, [r4, #8]
 80047ca:	6963      	ldr	r3, [r4, #20]
 80047cc:	425b      	negs	r3, r3
 80047ce:	61a3      	str	r3, [r4, #24]
 80047d0:	6923      	ldr	r3, [r4, #16]
 80047d2:	b943      	cbnz	r3, 80047e6 <__swsetup_r+0xc6>
 80047d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80047d8:	d1ba      	bne.n	8004750 <__swsetup_r+0x30>
 80047da:	bd70      	pop	{r4, r5, r6, pc}
 80047dc:	0781      	lsls	r1, r0, #30
 80047de:	bf58      	it	pl
 80047e0:	6963      	ldrpl	r3, [r4, #20]
 80047e2:	60a3      	str	r3, [r4, #8]
 80047e4:	e7f4      	b.n	80047d0 <__swsetup_r+0xb0>
 80047e6:	2000      	movs	r0, #0
 80047e8:	e7f7      	b.n	80047da <__swsetup_r+0xba>
 80047ea:	bf00      	nop
 80047ec:	2000000c 	.word	0x2000000c
 80047f0:	080076e0 	.word	0x080076e0
 80047f4:	08007700 	.word	0x08007700
 80047f8:	080076c0 	.word	0x080076c0

080047fc <quorem>:
 80047fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004800:	6903      	ldr	r3, [r0, #16]
 8004802:	690c      	ldr	r4, [r1, #16]
 8004804:	4607      	mov	r7, r0
 8004806:	42a3      	cmp	r3, r4
 8004808:	f2c0 8083 	blt.w	8004912 <quorem+0x116>
 800480c:	3c01      	subs	r4, #1
 800480e:	f100 0514 	add.w	r5, r0, #20
 8004812:	f101 0814 	add.w	r8, r1, #20
 8004816:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800481a:	9301      	str	r3, [sp, #4]
 800481c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004820:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004824:	3301      	adds	r3, #1
 8004826:	429a      	cmp	r2, r3
 8004828:	fbb2 f6f3 	udiv	r6, r2, r3
 800482c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004830:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004834:	d332      	bcc.n	800489c <quorem+0xa0>
 8004836:	f04f 0e00 	mov.w	lr, #0
 800483a:	4640      	mov	r0, r8
 800483c:	46ac      	mov	ip, r5
 800483e:	46f2      	mov	sl, lr
 8004840:	f850 2b04 	ldr.w	r2, [r0], #4
 8004844:	b293      	uxth	r3, r2
 8004846:	fb06 e303 	mla	r3, r6, r3, lr
 800484a:	0c12      	lsrs	r2, r2, #16
 800484c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004850:	fb06 e202 	mla	r2, r6, r2, lr
 8004854:	b29b      	uxth	r3, r3
 8004856:	ebaa 0303 	sub.w	r3, sl, r3
 800485a:	f8dc a000 	ldr.w	sl, [ip]
 800485e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004862:	fa1f fa8a 	uxth.w	sl, sl
 8004866:	4453      	add	r3, sl
 8004868:	fa1f fa82 	uxth.w	sl, r2
 800486c:	f8dc 2000 	ldr.w	r2, [ip]
 8004870:	4581      	cmp	r9, r0
 8004872:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004876:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800487a:	b29b      	uxth	r3, r3
 800487c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004880:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004884:	f84c 3b04 	str.w	r3, [ip], #4
 8004888:	d2da      	bcs.n	8004840 <quorem+0x44>
 800488a:	f855 300b 	ldr.w	r3, [r5, fp]
 800488e:	b92b      	cbnz	r3, 800489c <quorem+0xa0>
 8004890:	9b01      	ldr	r3, [sp, #4]
 8004892:	3b04      	subs	r3, #4
 8004894:	429d      	cmp	r5, r3
 8004896:	461a      	mov	r2, r3
 8004898:	d32f      	bcc.n	80048fa <quorem+0xfe>
 800489a:	613c      	str	r4, [r7, #16]
 800489c:	4638      	mov	r0, r7
 800489e:	f001 fead 	bl	80065fc <__mcmp>
 80048a2:	2800      	cmp	r0, #0
 80048a4:	db25      	blt.n	80048f2 <quorem+0xf6>
 80048a6:	4628      	mov	r0, r5
 80048a8:	f04f 0c00 	mov.w	ip, #0
 80048ac:	3601      	adds	r6, #1
 80048ae:	f858 1b04 	ldr.w	r1, [r8], #4
 80048b2:	f8d0 e000 	ldr.w	lr, [r0]
 80048b6:	b28b      	uxth	r3, r1
 80048b8:	ebac 0303 	sub.w	r3, ip, r3
 80048bc:	fa1f f28e 	uxth.w	r2, lr
 80048c0:	4413      	add	r3, r2
 80048c2:	0c0a      	lsrs	r2, r1, #16
 80048c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80048c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048d2:	45c1      	cmp	r9, r8
 80048d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80048d8:	f840 3b04 	str.w	r3, [r0], #4
 80048dc:	d2e7      	bcs.n	80048ae <quorem+0xb2>
 80048de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80048e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80048e6:	b922      	cbnz	r2, 80048f2 <quorem+0xf6>
 80048e8:	3b04      	subs	r3, #4
 80048ea:	429d      	cmp	r5, r3
 80048ec:	461a      	mov	r2, r3
 80048ee:	d30a      	bcc.n	8004906 <quorem+0x10a>
 80048f0:	613c      	str	r4, [r7, #16]
 80048f2:	4630      	mov	r0, r6
 80048f4:	b003      	add	sp, #12
 80048f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048fa:	6812      	ldr	r2, [r2, #0]
 80048fc:	3b04      	subs	r3, #4
 80048fe:	2a00      	cmp	r2, #0
 8004900:	d1cb      	bne.n	800489a <quorem+0x9e>
 8004902:	3c01      	subs	r4, #1
 8004904:	e7c6      	b.n	8004894 <quorem+0x98>
 8004906:	6812      	ldr	r2, [r2, #0]
 8004908:	3b04      	subs	r3, #4
 800490a:	2a00      	cmp	r2, #0
 800490c:	d1f0      	bne.n	80048f0 <quorem+0xf4>
 800490e:	3c01      	subs	r4, #1
 8004910:	e7eb      	b.n	80048ea <quorem+0xee>
 8004912:	2000      	movs	r0, #0
 8004914:	e7ee      	b.n	80048f4 <quorem+0xf8>
	...

08004918 <_dtoa_r>:
 8004918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800491c:	4616      	mov	r6, r2
 800491e:	461f      	mov	r7, r3
 8004920:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004922:	b099      	sub	sp, #100	; 0x64
 8004924:	4605      	mov	r5, r0
 8004926:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800492a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800492e:	b974      	cbnz	r4, 800494e <_dtoa_r+0x36>
 8004930:	2010      	movs	r0, #16
 8004932:	f001 fb69 	bl	8006008 <malloc>
 8004936:	4602      	mov	r2, r0
 8004938:	6268      	str	r0, [r5, #36]	; 0x24
 800493a:	b920      	cbnz	r0, 8004946 <_dtoa_r+0x2e>
 800493c:	21ea      	movs	r1, #234	; 0xea
 800493e:	4bae      	ldr	r3, [pc, #696]	; (8004bf8 <_dtoa_r+0x2e0>)
 8004940:	48ae      	ldr	r0, [pc, #696]	; (8004bfc <_dtoa_r+0x2e4>)
 8004942:	f002 fc41 	bl	80071c8 <__assert_func>
 8004946:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800494a:	6004      	str	r4, [r0, #0]
 800494c:	60c4      	str	r4, [r0, #12]
 800494e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004950:	6819      	ldr	r1, [r3, #0]
 8004952:	b151      	cbz	r1, 800496a <_dtoa_r+0x52>
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	2301      	movs	r3, #1
 8004958:	4093      	lsls	r3, r2
 800495a:	604a      	str	r2, [r1, #4]
 800495c:	608b      	str	r3, [r1, #8]
 800495e:	4628      	mov	r0, r5
 8004960:	f001 fbc8 	bl	80060f4 <_Bfree>
 8004964:	2200      	movs	r2, #0
 8004966:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	1e3b      	subs	r3, r7, #0
 800496c:	bfaf      	iteee	ge
 800496e:	2300      	movge	r3, #0
 8004970:	2201      	movlt	r2, #1
 8004972:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004976:	9305      	strlt	r3, [sp, #20]
 8004978:	bfa8      	it	ge
 800497a:	f8c8 3000 	strge.w	r3, [r8]
 800497e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004982:	4b9f      	ldr	r3, [pc, #636]	; (8004c00 <_dtoa_r+0x2e8>)
 8004984:	bfb8      	it	lt
 8004986:	f8c8 2000 	strlt.w	r2, [r8]
 800498a:	ea33 0309 	bics.w	r3, r3, r9
 800498e:	d119      	bne.n	80049c4 <_dtoa_r+0xac>
 8004990:	f242 730f 	movw	r3, #9999	; 0x270f
 8004994:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004996:	6013      	str	r3, [r2, #0]
 8004998:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800499c:	4333      	orrs	r3, r6
 800499e:	f000 8580 	beq.w	80054a2 <_dtoa_r+0xb8a>
 80049a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80049a4:	b953      	cbnz	r3, 80049bc <_dtoa_r+0xa4>
 80049a6:	4b97      	ldr	r3, [pc, #604]	; (8004c04 <_dtoa_r+0x2ec>)
 80049a8:	e022      	b.n	80049f0 <_dtoa_r+0xd8>
 80049aa:	4b97      	ldr	r3, [pc, #604]	; (8004c08 <_dtoa_r+0x2f0>)
 80049ac:	9308      	str	r3, [sp, #32]
 80049ae:	3308      	adds	r3, #8
 80049b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80049b2:	6013      	str	r3, [r2, #0]
 80049b4:	9808      	ldr	r0, [sp, #32]
 80049b6:	b019      	add	sp, #100	; 0x64
 80049b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049bc:	4b91      	ldr	r3, [pc, #580]	; (8004c04 <_dtoa_r+0x2ec>)
 80049be:	9308      	str	r3, [sp, #32]
 80049c0:	3303      	adds	r3, #3
 80049c2:	e7f5      	b.n	80049b0 <_dtoa_r+0x98>
 80049c4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80049c8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80049cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049d0:	2200      	movs	r2, #0
 80049d2:	2300      	movs	r3, #0
 80049d4:	f7fc f854 	bl	8000a80 <__aeabi_dcmpeq>
 80049d8:	4680      	mov	r8, r0
 80049da:	b158      	cbz	r0, 80049f4 <_dtoa_r+0xdc>
 80049dc:	2301      	movs	r3, #1
 80049de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80049e0:	6013      	str	r3, [r2, #0]
 80049e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 8559 	beq.w	800549c <_dtoa_r+0xb84>
 80049ea:	4888      	ldr	r0, [pc, #544]	; (8004c0c <_dtoa_r+0x2f4>)
 80049ec:	6018      	str	r0, [r3, #0]
 80049ee:	1e43      	subs	r3, r0, #1
 80049f0:	9308      	str	r3, [sp, #32]
 80049f2:	e7df      	b.n	80049b4 <_dtoa_r+0x9c>
 80049f4:	ab16      	add	r3, sp, #88	; 0x58
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	ab17      	add	r3, sp, #92	; 0x5c
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	4628      	mov	r0, r5
 80049fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004a02:	f001 ff21 	bl	8006848 <__d2b>
 8004a06:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004a0a:	4682      	mov	sl, r0
 8004a0c:	2c00      	cmp	r4, #0
 8004a0e:	d07e      	beq.n	8004b0e <_dtoa_r+0x1f6>
 8004a10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a16:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004a1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a1e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004a22:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004a26:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	4b78      	ldr	r3, [pc, #480]	; (8004c10 <_dtoa_r+0x2f8>)
 8004a2e:	f7fb fc07 	bl	8000240 <__aeabi_dsub>
 8004a32:	a36b      	add	r3, pc, #428	; (adr r3, 8004be0 <_dtoa_r+0x2c8>)
 8004a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a38:	f7fb fdba 	bl	80005b0 <__aeabi_dmul>
 8004a3c:	a36a      	add	r3, pc, #424	; (adr r3, 8004be8 <_dtoa_r+0x2d0>)
 8004a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a42:	f7fb fbff 	bl	8000244 <__adddf3>
 8004a46:	4606      	mov	r6, r0
 8004a48:	4620      	mov	r0, r4
 8004a4a:	460f      	mov	r7, r1
 8004a4c:	f7fb fd46 	bl	80004dc <__aeabi_i2d>
 8004a50:	a367      	add	r3, pc, #412	; (adr r3, 8004bf0 <_dtoa_r+0x2d8>)
 8004a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a56:	f7fb fdab 	bl	80005b0 <__aeabi_dmul>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4630      	mov	r0, r6
 8004a60:	4639      	mov	r1, r7
 8004a62:	f7fb fbef 	bl	8000244 <__adddf3>
 8004a66:	4606      	mov	r6, r0
 8004a68:	460f      	mov	r7, r1
 8004a6a:	f7fc f851 	bl	8000b10 <__aeabi_d2iz>
 8004a6e:	2200      	movs	r2, #0
 8004a70:	4681      	mov	r9, r0
 8004a72:	2300      	movs	r3, #0
 8004a74:	4630      	mov	r0, r6
 8004a76:	4639      	mov	r1, r7
 8004a78:	f7fc f80c 	bl	8000a94 <__aeabi_dcmplt>
 8004a7c:	b148      	cbz	r0, 8004a92 <_dtoa_r+0x17a>
 8004a7e:	4648      	mov	r0, r9
 8004a80:	f7fb fd2c 	bl	80004dc <__aeabi_i2d>
 8004a84:	4632      	mov	r2, r6
 8004a86:	463b      	mov	r3, r7
 8004a88:	f7fb fffa 	bl	8000a80 <__aeabi_dcmpeq>
 8004a8c:	b908      	cbnz	r0, 8004a92 <_dtoa_r+0x17a>
 8004a8e:	f109 39ff 	add.w	r9, r9, #4294967295
 8004a92:	f1b9 0f16 	cmp.w	r9, #22
 8004a96:	d857      	bhi.n	8004b48 <_dtoa_r+0x230>
 8004a98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a9c:	4b5d      	ldr	r3, [pc, #372]	; (8004c14 <_dtoa_r+0x2fc>)
 8004a9e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa6:	f7fb fff5 	bl	8000a94 <__aeabi_dcmplt>
 8004aaa:	2800      	cmp	r0, #0
 8004aac:	d04e      	beq.n	8004b4c <_dtoa_r+0x234>
 8004aae:	2300      	movs	r3, #0
 8004ab0:	f109 39ff 	add.w	r9, r9, #4294967295
 8004ab4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ab6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004ab8:	1b1c      	subs	r4, r3, r4
 8004aba:	1e63      	subs	r3, r4, #1
 8004abc:	9309      	str	r3, [sp, #36]	; 0x24
 8004abe:	bf49      	itett	mi
 8004ac0:	f1c4 0301 	rsbmi	r3, r4, #1
 8004ac4:	2300      	movpl	r3, #0
 8004ac6:	9306      	strmi	r3, [sp, #24]
 8004ac8:	2300      	movmi	r3, #0
 8004aca:	bf54      	ite	pl
 8004acc:	9306      	strpl	r3, [sp, #24]
 8004ace:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004ad0:	f1b9 0f00 	cmp.w	r9, #0
 8004ad4:	db3c      	blt.n	8004b50 <_dtoa_r+0x238>
 8004ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ad8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004adc:	444b      	add	r3, r9
 8004ade:	9309      	str	r3, [sp, #36]	; 0x24
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ae4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ae6:	2b09      	cmp	r3, #9
 8004ae8:	d86c      	bhi.n	8004bc4 <_dtoa_r+0x2ac>
 8004aea:	2b05      	cmp	r3, #5
 8004aec:	bfc4      	itt	gt
 8004aee:	3b04      	subgt	r3, #4
 8004af0:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004af2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004af4:	bfc8      	it	gt
 8004af6:	2400      	movgt	r4, #0
 8004af8:	f1a3 0302 	sub.w	r3, r3, #2
 8004afc:	bfd8      	it	le
 8004afe:	2401      	movle	r4, #1
 8004b00:	2b03      	cmp	r3, #3
 8004b02:	f200 808b 	bhi.w	8004c1c <_dtoa_r+0x304>
 8004b06:	e8df f003 	tbb	[pc, r3]
 8004b0a:	4f2d      	.short	0x4f2d
 8004b0c:	5b4d      	.short	0x5b4d
 8004b0e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004b12:	441c      	add	r4, r3
 8004b14:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004b18:	2b20      	cmp	r3, #32
 8004b1a:	bfc3      	ittte	gt
 8004b1c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004b20:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004b24:	fa09 f303 	lslgt.w	r3, r9, r3
 8004b28:	f1c3 0320 	rsble	r3, r3, #32
 8004b2c:	bfc6      	itte	gt
 8004b2e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004b32:	4318      	orrgt	r0, r3
 8004b34:	fa06 f003 	lslle.w	r0, r6, r3
 8004b38:	f7fb fcc0 	bl	80004bc <__aeabi_ui2d>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004b42:	3c01      	subs	r4, #1
 8004b44:	9313      	str	r3, [sp, #76]	; 0x4c
 8004b46:	e770      	b.n	8004a2a <_dtoa_r+0x112>
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e7b3      	b.n	8004ab4 <_dtoa_r+0x19c>
 8004b4c:	900f      	str	r0, [sp, #60]	; 0x3c
 8004b4e:	e7b2      	b.n	8004ab6 <_dtoa_r+0x19e>
 8004b50:	9b06      	ldr	r3, [sp, #24]
 8004b52:	eba3 0309 	sub.w	r3, r3, r9
 8004b56:	9306      	str	r3, [sp, #24]
 8004b58:	f1c9 0300 	rsb	r3, r9, #0
 8004b5c:	930a      	str	r3, [sp, #40]	; 0x28
 8004b5e:	2300      	movs	r3, #0
 8004b60:	930e      	str	r3, [sp, #56]	; 0x38
 8004b62:	e7bf      	b.n	8004ae4 <_dtoa_r+0x1cc>
 8004b64:	2300      	movs	r3, #0
 8004b66:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	dc59      	bgt.n	8004c22 <_dtoa_r+0x30a>
 8004b6e:	f04f 0b01 	mov.w	fp, #1
 8004b72:	465b      	mov	r3, fp
 8004b74:	f8cd b008 	str.w	fp, [sp, #8]
 8004b78:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004b80:	6042      	str	r2, [r0, #4]
 8004b82:	2204      	movs	r2, #4
 8004b84:	f102 0614 	add.w	r6, r2, #20
 8004b88:	429e      	cmp	r6, r3
 8004b8a:	6841      	ldr	r1, [r0, #4]
 8004b8c:	d94f      	bls.n	8004c2e <_dtoa_r+0x316>
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f001 fa70 	bl	8006074 <_Balloc>
 8004b94:	9008      	str	r0, [sp, #32]
 8004b96:	2800      	cmp	r0, #0
 8004b98:	d14d      	bne.n	8004c36 <_dtoa_r+0x31e>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004ba0:	4b1d      	ldr	r3, [pc, #116]	; (8004c18 <_dtoa_r+0x300>)
 8004ba2:	e6cd      	b.n	8004940 <_dtoa_r+0x28>
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e7de      	b.n	8004b66 <_dtoa_r+0x24e>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004bae:	eb09 0b03 	add.w	fp, r9, r3
 8004bb2:	f10b 0301 	add.w	r3, fp, #1
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	9302      	str	r3, [sp, #8]
 8004bba:	bfb8      	it	lt
 8004bbc:	2301      	movlt	r3, #1
 8004bbe:	e7dd      	b.n	8004b7c <_dtoa_r+0x264>
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e7f2      	b.n	8004baa <_dtoa_r+0x292>
 8004bc4:	2401      	movs	r4, #1
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	940b      	str	r4, [sp, #44]	; 0x2c
 8004bca:	9322      	str	r3, [sp, #136]	; 0x88
 8004bcc:	f04f 3bff 	mov.w	fp, #4294967295
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	2312      	movs	r3, #18
 8004bd4:	f8cd b008 	str.w	fp, [sp, #8]
 8004bd8:	9223      	str	r2, [sp, #140]	; 0x8c
 8004bda:	e7cf      	b.n	8004b7c <_dtoa_r+0x264>
 8004bdc:	f3af 8000 	nop.w
 8004be0:	636f4361 	.word	0x636f4361
 8004be4:	3fd287a7 	.word	0x3fd287a7
 8004be8:	8b60c8b3 	.word	0x8b60c8b3
 8004bec:	3fc68a28 	.word	0x3fc68a28
 8004bf0:	509f79fb 	.word	0x509f79fb
 8004bf4:	3fd34413 	.word	0x3fd34413
 8004bf8:	08007636 	.word	0x08007636
 8004bfc:	0800764d 	.word	0x0800764d
 8004c00:	7ff00000 	.word	0x7ff00000
 8004c04:	08007632 	.word	0x08007632
 8004c08:	08007629 	.word	0x08007629
 8004c0c:	080074a9 	.word	0x080074a9
 8004c10:	3ff80000 	.word	0x3ff80000
 8004c14:	08007828 	.word	0x08007828
 8004c18:	080076ac 	.word	0x080076ac
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c20:	e7d4      	b.n	8004bcc <_dtoa_r+0x2b4>
 8004c22:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8004c26:	465b      	mov	r3, fp
 8004c28:	f8cd b008 	str.w	fp, [sp, #8]
 8004c2c:	e7a6      	b.n	8004b7c <_dtoa_r+0x264>
 8004c2e:	3101      	adds	r1, #1
 8004c30:	6041      	str	r1, [r0, #4]
 8004c32:	0052      	lsls	r2, r2, #1
 8004c34:	e7a6      	b.n	8004b84 <_dtoa_r+0x26c>
 8004c36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c38:	9a08      	ldr	r2, [sp, #32]
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	9b02      	ldr	r3, [sp, #8]
 8004c3e:	2b0e      	cmp	r3, #14
 8004c40:	f200 80a8 	bhi.w	8004d94 <_dtoa_r+0x47c>
 8004c44:	2c00      	cmp	r4, #0
 8004c46:	f000 80a5 	beq.w	8004d94 <_dtoa_r+0x47c>
 8004c4a:	f1b9 0f00 	cmp.w	r9, #0
 8004c4e:	dd34      	ble.n	8004cba <_dtoa_r+0x3a2>
 8004c50:	4a9a      	ldr	r2, [pc, #616]	; (8004ebc <_dtoa_r+0x5a4>)
 8004c52:	f009 030f 	and.w	r3, r9, #15
 8004c56:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c5a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004c5e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004c62:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004c66:	ea4f 1429 	mov.w	r4, r9, asr #4
 8004c6a:	d016      	beq.n	8004c9a <_dtoa_r+0x382>
 8004c6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c70:	4b93      	ldr	r3, [pc, #588]	; (8004ec0 <_dtoa_r+0x5a8>)
 8004c72:	2703      	movs	r7, #3
 8004c74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c78:	f7fb fdc4 	bl	8000804 <__aeabi_ddiv>
 8004c7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c80:	f004 040f 	and.w	r4, r4, #15
 8004c84:	4e8e      	ldr	r6, [pc, #568]	; (8004ec0 <_dtoa_r+0x5a8>)
 8004c86:	b954      	cbnz	r4, 8004c9e <_dtoa_r+0x386>
 8004c88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c90:	f7fb fdb8 	bl	8000804 <__aeabi_ddiv>
 8004c94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c98:	e029      	b.n	8004cee <_dtoa_r+0x3d6>
 8004c9a:	2702      	movs	r7, #2
 8004c9c:	e7f2      	b.n	8004c84 <_dtoa_r+0x36c>
 8004c9e:	07e1      	lsls	r1, r4, #31
 8004ca0:	d508      	bpl.n	8004cb4 <_dtoa_r+0x39c>
 8004ca2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ca6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004caa:	f7fb fc81 	bl	80005b0 <__aeabi_dmul>
 8004cae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004cb2:	3701      	adds	r7, #1
 8004cb4:	1064      	asrs	r4, r4, #1
 8004cb6:	3608      	adds	r6, #8
 8004cb8:	e7e5      	b.n	8004c86 <_dtoa_r+0x36e>
 8004cba:	f000 80a5 	beq.w	8004e08 <_dtoa_r+0x4f0>
 8004cbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004cc2:	f1c9 0400 	rsb	r4, r9, #0
 8004cc6:	4b7d      	ldr	r3, [pc, #500]	; (8004ebc <_dtoa_r+0x5a4>)
 8004cc8:	f004 020f 	and.w	r2, r4, #15
 8004ccc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd4:	f7fb fc6c 	bl	80005b0 <__aeabi_dmul>
 8004cd8:	2702      	movs	r7, #2
 8004cda:	2300      	movs	r3, #0
 8004cdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ce0:	4e77      	ldr	r6, [pc, #476]	; (8004ec0 <_dtoa_r+0x5a8>)
 8004ce2:	1124      	asrs	r4, r4, #4
 8004ce4:	2c00      	cmp	r4, #0
 8004ce6:	f040 8084 	bne.w	8004df2 <_dtoa_r+0x4da>
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1d2      	bne.n	8004c94 <_dtoa_r+0x37c>
 8004cee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	f000 808b 	beq.w	8004e0c <_dtoa_r+0x4f4>
 8004cf6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004cfa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004cfe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d02:	2200      	movs	r2, #0
 8004d04:	4b6f      	ldr	r3, [pc, #444]	; (8004ec4 <_dtoa_r+0x5ac>)
 8004d06:	f7fb fec5 	bl	8000a94 <__aeabi_dcmplt>
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	d07e      	beq.n	8004e0c <_dtoa_r+0x4f4>
 8004d0e:	9b02      	ldr	r3, [sp, #8]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d07b      	beq.n	8004e0c <_dtoa_r+0x4f4>
 8004d14:	f1bb 0f00 	cmp.w	fp, #0
 8004d18:	dd38      	ble.n	8004d8c <_dtoa_r+0x474>
 8004d1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d1e:	2200      	movs	r2, #0
 8004d20:	4b69      	ldr	r3, [pc, #420]	; (8004ec8 <_dtoa_r+0x5b0>)
 8004d22:	f7fb fc45 	bl	80005b0 <__aeabi_dmul>
 8004d26:	465c      	mov	r4, fp
 8004d28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d2c:	f109 38ff 	add.w	r8, r9, #4294967295
 8004d30:	3701      	adds	r7, #1
 8004d32:	4638      	mov	r0, r7
 8004d34:	f7fb fbd2 	bl	80004dc <__aeabi_i2d>
 8004d38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d3c:	f7fb fc38 	bl	80005b0 <__aeabi_dmul>
 8004d40:	2200      	movs	r2, #0
 8004d42:	4b62      	ldr	r3, [pc, #392]	; (8004ecc <_dtoa_r+0x5b4>)
 8004d44:	f7fb fa7e 	bl	8000244 <__adddf3>
 8004d48:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004d4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004d50:	9611      	str	r6, [sp, #68]	; 0x44
 8004d52:	2c00      	cmp	r4, #0
 8004d54:	d15d      	bne.n	8004e12 <_dtoa_r+0x4fa>
 8004d56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	4b5c      	ldr	r3, [pc, #368]	; (8004ed0 <_dtoa_r+0x5b8>)
 8004d5e:	f7fb fa6f 	bl	8000240 <__aeabi_dsub>
 8004d62:	4602      	mov	r2, r0
 8004d64:	460b      	mov	r3, r1
 8004d66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004d6a:	4633      	mov	r3, r6
 8004d6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d6e:	f7fb feaf 	bl	8000ad0 <__aeabi_dcmpgt>
 8004d72:	2800      	cmp	r0, #0
 8004d74:	f040 829e 	bne.w	80052b4 <_dtoa_r+0x99c>
 8004d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d7e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004d82:	f7fb fe87 	bl	8000a94 <__aeabi_dcmplt>
 8004d86:	2800      	cmp	r0, #0
 8004d88:	f040 8292 	bne.w	80052b0 <_dtoa_r+0x998>
 8004d8c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004d90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004d94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f2c0 8153 	blt.w	8005042 <_dtoa_r+0x72a>
 8004d9c:	f1b9 0f0e 	cmp.w	r9, #14
 8004da0:	f300 814f 	bgt.w	8005042 <_dtoa_r+0x72a>
 8004da4:	4b45      	ldr	r3, [pc, #276]	; (8004ebc <_dtoa_r+0x5a4>)
 8004da6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004daa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004dae:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004db2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f280 80db 	bge.w	8004f70 <_dtoa_r+0x658>
 8004dba:	9b02      	ldr	r3, [sp, #8]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f300 80d7 	bgt.w	8004f70 <_dtoa_r+0x658>
 8004dc2:	f040 8274 	bne.w	80052ae <_dtoa_r+0x996>
 8004dc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	4b40      	ldr	r3, [pc, #256]	; (8004ed0 <_dtoa_r+0x5b8>)
 8004dce:	f7fb fbef 	bl	80005b0 <__aeabi_dmul>
 8004dd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dd6:	f7fb fe71 	bl	8000abc <__aeabi_dcmpge>
 8004dda:	9c02      	ldr	r4, [sp, #8]
 8004ddc:	4626      	mov	r6, r4
 8004dde:	2800      	cmp	r0, #0
 8004de0:	f040 824a 	bne.w	8005278 <_dtoa_r+0x960>
 8004de4:	2331      	movs	r3, #49	; 0x31
 8004de6:	9f08      	ldr	r7, [sp, #32]
 8004de8:	f109 0901 	add.w	r9, r9, #1
 8004dec:	f807 3b01 	strb.w	r3, [r7], #1
 8004df0:	e246      	b.n	8005280 <_dtoa_r+0x968>
 8004df2:	07e2      	lsls	r2, r4, #31
 8004df4:	d505      	bpl.n	8004e02 <_dtoa_r+0x4ea>
 8004df6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004dfa:	f7fb fbd9 	bl	80005b0 <__aeabi_dmul>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	3701      	adds	r7, #1
 8004e02:	1064      	asrs	r4, r4, #1
 8004e04:	3608      	adds	r6, #8
 8004e06:	e76d      	b.n	8004ce4 <_dtoa_r+0x3cc>
 8004e08:	2702      	movs	r7, #2
 8004e0a:	e770      	b.n	8004cee <_dtoa_r+0x3d6>
 8004e0c:	46c8      	mov	r8, r9
 8004e0e:	9c02      	ldr	r4, [sp, #8]
 8004e10:	e78f      	b.n	8004d32 <_dtoa_r+0x41a>
 8004e12:	9908      	ldr	r1, [sp, #32]
 8004e14:	4b29      	ldr	r3, [pc, #164]	; (8004ebc <_dtoa_r+0x5a4>)
 8004e16:	4421      	add	r1, r4
 8004e18:	9112      	str	r1, [sp, #72]	; 0x48
 8004e1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004e20:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004e24:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004e28:	2900      	cmp	r1, #0
 8004e2a:	d055      	beq.n	8004ed8 <_dtoa_r+0x5c0>
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	4929      	ldr	r1, [pc, #164]	; (8004ed4 <_dtoa_r+0x5bc>)
 8004e30:	f7fb fce8 	bl	8000804 <__aeabi_ddiv>
 8004e34:	463b      	mov	r3, r7
 8004e36:	4632      	mov	r2, r6
 8004e38:	f7fb fa02 	bl	8000240 <__aeabi_dsub>
 8004e3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e40:	9f08      	ldr	r7, [sp, #32]
 8004e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e46:	f7fb fe63 	bl	8000b10 <__aeabi_d2iz>
 8004e4a:	4604      	mov	r4, r0
 8004e4c:	f7fb fb46 	bl	80004dc <__aeabi_i2d>
 8004e50:	4602      	mov	r2, r0
 8004e52:	460b      	mov	r3, r1
 8004e54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e58:	f7fb f9f2 	bl	8000240 <__aeabi_dsub>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	460b      	mov	r3, r1
 8004e60:	3430      	adds	r4, #48	; 0x30
 8004e62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e6a:	f807 4b01 	strb.w	r4, [r7], #1
 8004e6e:	f7fb fe11 	bl	8000a94 <__aeabi_dcmplt>
 8004e72:	2800      	cmp	r0, #0
 8004e74:	d174      	bne.n	8004f60 <_dtoa_r+0x648>
 8004e76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e7a:	2000      	movs	r0, #0
 8004e7c:	4911      	ldr	r1, [pc, #68]	; (8004ec4 <_dtoa_r+0x5ac>)
 8004e7e:	f7fb f9df 	bl	8000240 <__aeabi_dsub>
 8004e82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e86:	f7fb fe05 	bl	8000a94 <__aeabi_dcmplt>
 8004e8a:	2800      	cmp	r0, #0
 8004e8c:	f040 80b6 	bne.w	8004ffc <_dtoa_r+0x6e4>
 8004e90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e92:	429f      	cmp	r7, r3
 8004e94:	f43f af7a 	beq.w	8004d8c <_dtoa_r+0x474>
 8004e98:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ec8 <_dtoa_r+0x5b0>)
 8004ea0:	f7fb fb86 	bl	80005b0 <__aeabi_dmul>
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004eaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004eae:	4b06      	ldr	r3, [pc, #24]	; (8004ec8 <_dtoa_r+0x5b0>)
 8004eb0:	f7fb fb7e 	bl	80005b0 <__aeabi_dmul>
 8004eb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004eb8:	e7c3      	b.n	8004e42 <_dtoa_r+0x52a>
 8004eba:	bf00      	nop
 8004ebc:	08007828 	.word	0x08007828
 8004ec0:	08007800 	.word	0x08007800
 8004ec4:	3ff00000 	.word	0x3ff00000
 8004ec8:	40240000 	.word	0x40240000
 8004ecc:	401c0000 	.word	0x401c0000
 8004ed0:	40140000 	.word	0x40140000
 8004ed4:	3fe00000 	.word	0x3fe00000
 8004ed8:	4630      	mov	r0, r6
 8004eda:	4639      	mov	r1, r7
 8004edc:	f7fb fb68 	bl	80005b0 <__aeabi_dmul>
 8004ee0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ee2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ee6:	9c08      	ldr	r4, [sp, #32]
 8004ee8:	9314      	str	r3, [sp, #80]	; 0x50
 8004eea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004eee:	f7fb fe0f 	bl	8000b10 <__aeabi_d2iz>
 8004ef2:	9015      	str	r0, [sp, #84]	; 0x54
 8004ef4:	f7fb faf2 	bl	80004dc <__aeabi_i2d>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f00:	f7fb f99e 	bl	8000240 <__aeabi_dsub>
 8004f04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004f06:	4606      	mov	r6, r0
 8004f08:	3330      	adds	r3, #48	; 0x30
 8004f0a:	f804 3b01 	strb.w	r3, [r4], #1
 8004f0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f10:	460f      	mov	r7, r1
 8004f12:	429c      	cmp	r4, r3
 8004f14:	f04f 0200 	mov.w	r2, #0
 8004f18:	d124      	bne.n	8004f64 <_dtoa_r+0x64c>
 8004f1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f1e:	4bb3      	ldr	r3, [pc, #716]	; (80051ec <_dtoa_r+0x8d4>)
 8004f20:	f7fb f990 	bl	8000244 <__adddf3>
 8004f24:	4602      	mov	r2, r0
 8004f26:	460b      	mov	r3, r1
 8004f28:	4630      	mov	r0, r6
 8004f2a:	4639      	mov	r1, r7
 8004f2c:	f7fb fdd0 	bl	8000ad0 <__aeabi_dcmpgt>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d162      	bne.n	8004ffa <_dtoa_r+0x6e2>
 8004f34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f38:	2000      	movs	r0, #0
 8004f3a:	49ac      	ldr	r1, [pc, #688]	; (80051ec <_dtoa_r+0x8d4>)
 8004f3c:	f7fb f980 	bl	8000240 <__aeabi_dsub>
 8004f40:	4602      	mov	r2, r0
 8004f42:	460b      	mov	r3, r1
 8004f44:	4630      	mov	r0, r6
 8004f46:	4639      	mov	r1, r7
 8004f48:	f7fb fda4 	bl	8000a94 <__aeabi_dcmplt>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	f43f af1d 	beq.w	8004d8c <_dtoa_r+0x474>
 8004f52:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004f54:	1e7b      	subs	r3, r7, #1
 8004f56:	9314      	str	r3, [sp, #80]	; 0x50
 8004f58:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004f5c:	2b30      	cmp	r3, #48	; 0x30
 8004f5e:	d0f8      	beq.n	8004f52 <_dtoa_r+0x63a>
 8004f60:	46c1      	mov	r9, r8
 8004f62:	e03a      	b.n	8004fda <_dtoa_r+0x6c2>
 8004f64:	4ba2      	ldr	r3, [pc, #648]	; (80051f0 <_dtoa_r+0x8d8>)
 8004f66:	f7fb fb23 	bl	80005b0 <__aeabi_dmul>
 8004f6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f6e:	e7bc      	b.n	8004eea <_dtoa_r+0x5d2>
 8004f70:	9f08      	ldr	r7, [sp, #32]
 8004f72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f7a:	f7fb fc43 	bl	8000804 <__aeabi_ddiv>
 8004f7e:	f7fb fdc7 	bl	8000b10 <__aeabi_d2iz>
 8004f82:	4604      	mov	r4, r0
 8004f84:	f7fb faaa 	bl	80004dc <__aeabi_i2d>
 8004f88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f8c:	f7fb fb10 	bl	80005b0 <__aeabi_dmul>
 8004f90:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004f94:	460b      	mov	r3, r1
 8004f96:	4602      	mov	r2, r0
 8004f98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f9c:	f7fb f950 	bl	8000240 <__aeabi_dsub>
 8004fa0:	f807 6b01 	strb.w	r6, [r7], #1
 8004fa4:	9e08      	ldr	r6, [sp, #32]
 8004fa6:	9b02      	ldr	r3, [sp, #8]
 8004fa8:	1bbe      	subs	r6, r7, r6
 8004faa:	42b3      	cmp	r3, r6
 8004fac:	d13a      	bne.n	8005024 <_dtoa_r+0x70c>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	f7fb f947 	bl	8000244 <__adddf3>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	460b      	mov	r3, r1
 8004fba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004fbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fc2:	f7fb fd85 	bl	8000ad0 <__aeabi_dcmpgt>
 8004fc6:	bb58      	cbnz	r0, 8005020 <_dtoa_r+0x708>
 8004fc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fd0:	f7fb fd56 	bl	8000a80 <__aeabi_dcmpeq>
 8004fd4:	b108      	cbz	r0, 8004fda <_dtoa_r+0x6c2>
 8004fd6:	07e1      	lsls	r1, r4, #31
 8004fd8:	d422      	bmi.n	8005020 <_dtoa_r+0x708>
 8004fda:	4628      	mov	r0, r5
 8004fdc:	4651      	mov	r1, sl
 8004fde:	f001 f889 	bl	80060f4 <_Bfree>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	703b      	strb	r3, [r7, #0]
 8004fe6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004fe8:	f109 0001 	add.w	r0, r9, #1
 8004fec:	6018      	str	r0, [r3, #0]
 8004fee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f43f acdf 	beq.w	80049b4 <_dtoa_r+0x9c>
 8004ff6:	601f      	str	r7, [r3, #0]
 8004ff8:	e4dc      	b.n	80049b4 <_dtoa_r+0x9c>
 8004ffa:	4627      	mov	r7, r4
 8004ffc:	463b      	mov	r3, r7
 8004ffe:	461f      	mov	r7, r3
 8005000:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005004:	2a39      	cmp	r2, #57	; 0x39
 8005006:	d107      	bne.n	8005018 <_dtoa_r+0x700>
 8005008:	9a08      	ldr	r2, [sp, #32]
 800500a:	429a      	cmp	r2, r3
 800500c:	d1f7      	bne.n	8004ffe <_dtoa_r+0x6e6>
 800500e:	2230      	movs	r2, #48	; 0x30
 8005010:	9908      	ldr	r1, [sp, #32]
 8005012:	f108 0801 	add.w	r8, r8, #1
 8005016:	700a      	strb	r2, [r1, #0]
 8005018:	781a      	ldrb	r2, [r3, #0]
 800501a:	3201      	adds	r2, #1
 800501c:	701a      	strb	r2, [r3, #0]
 800501e:	e79f      	b.n	8004f60 <_dtoa_r+0x648>
 8005020:	46c8      	mov	r8, r9
 8005022:	e7eb      	b.n	8004ffc <_dtoa_r+0x6e4>
 8005024:	2200      	movs	r2, #0
 8005026:	4b72      	ldr	r3, [pc, #456]	; (80051f0 <_dtoa_r+0x8d8>)
 8005028:	f7fb fac2 	bl	80005b0 <__aeabi_dmul>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005034:	2200      	movs	r2, #0
 8005036:	2300      	movs	r3, #0
 8005038:	f7fb fd22 	bl	8000a80 <__aeabi_dcmpeq>
 800503c:	2800      	cmp	r0, #0
 800503e:	d098      	beq.n	8004f72 <_dtoa_r+0x65a>
 8005040:	e7cb      	b.n	8004fda <_dtoa_r+0x6c2>
 8005042:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005044:	2a00      	cmp	r2, #0
 8005046:	f000 80cd 	beq.w	80051e4 <_dtoa_r+0x8cc>
 800504a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800504c:	2a01      	cmp	r2, #1
 800504e:	f300 80af 	bgt.w	80051b0 <_dtoa_r+0x898>
 8005052:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005054:	2a00      	cmp	r2, #0
 8005056:	f000 80a7 	beq.w	80051a8 <_dtoa_r+0x890>
 800505a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800505e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005060:	9f06      	ldr	r7, [sp, #24]
 8005062:	9a06      	ldr	r2, [sp, #24]
 8005064:	2101      	movs	r1, #1
 8005066:	441a      	add	r2, r3
 8005068:	9206      	str	r2, [sp, #24]
 800506a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800506c:	4628      	mov	r0, r5
 800506e:	441a      	add	r2, r3
 8005070:	9209      	str	r2, [sp, #36]	; 0x24
 8005072:	f001 f943 	bl	80062fc <__i2b>
 8005076:	4606      	mov	r6, r0
 8005078:	2f00      	cmp	r7, #0
 800507a:	dd0c      	ble.n	8005096 <_dtoa_r+0x77e>
 800507c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800507e:	2b00      	cmp	r3, #0
 8005080:	dd09      	ble.n	8005096 <_dtoa_r+0x77e>
 8005082:	42bb      	cmp	r3, r7
 8005084:	bfa8      	it	ge
 8005086:	463b      	movge	r3, r7
 8005088:	9a06      	ldr	r2, [sp, #24]
 800508a:	1aff      	subs	r7, r7, r3
 800508c:	1ad2      	subs	r2, r2, r3
 800508e:	9206      	str	r2, [sp, #24]
 8005090:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	9309      	str	r3, [sp, #36]	; 0x24
 8005096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005098:	b1f3      	cbz	r3, 80050d8 <_dtoa_r+0x7c0>
 800509a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800509c:	2b00      	cmp	r3, #0
 800509e:	f000 80a9 	beq.w	80051f4 <_dtoa_r+0x8dc>
 80050a2:	2c00      	cmp	r4, #0
 80050a4:	dd10      	ble.n	80050c8 <_dtoa_r+0x7b0>
 80050a6:	4631      	mov	r1, r6
 80050a8:	4622      	mov	r2, r4
 80050aa:	4628      	mov	r0, r5
 80050ac:	f001 f9e0 	bl	8006470 <__pow5mult>
 80050b0:	4652      	mov	r2, sl
 80050b2:	4601      	mov	r1, r0
 80050b4:	4606      	mov	r6, r0
 80050b6:	4628      	mov	r0, r5
 80050b8:	f001 f936 	bl	8006328 <__multiply>
 80050bc:	4680      	mov	r8, r0
 80050be:	4651      	mov	r1, sl
 80050c0:	4628      	mov	r0, r5
 80050c2:	f001 f817 	bl	80060f4 <_Bfree>
 80050c6:	46c2      	mov	sl, r8
 80050c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ca:	1b1a      	subs	r2, r3, r4
 80050cc:	d004      	beq.n	80050d8 <_dtoa_r+0x7c0>
 80050ce:	4651      	mov	r1, sl
 80050d0:	4628      	mov	r0, r5
 80050d2:	f001 f9cd 	bl	8006470 <__pow5mult>
 80050d6:	4682      	mov	sl, r0
 80050d8:	2101      	movs	r1, #1
 80050da:	4628      	mov	r0, r5
 80050dc:	f001 f90e 	bl	80062fc <__i2b>
 80050e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050e2:	4604      	mov	r4, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f340 8087 	ble.w	80051f8 <_dtoa_r+0x8e0>
 80050ea:	461a      	mov	r2, r3
 80050ec:	4601      	mov	r1, r0
 80050ee:	4628      	mov	r0, r5
 80050f0:	f001 f9be 	bl	8006470 <__pow5mult>
 80050f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050f6:	4604      	mov	r4, r0
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	f340 8080 	ble.w	80051fe <_dtoa_r+0x8e6>
 80050fe:	f04f 0800 	mov.w	r8, #0
 8005102:	6923      	ldr	r3, [r4, #16]
 8005104:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005108:	6918      	ldr	r0, [r3, #16]
 800510a:	f001 f8a9 	bl	8006260 <__hi0bits>
 800510e:	f1c0 0020 	rsb	r0, r0, #32
 8005112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005114:	4418      	add	r0, r3
 8005116:	f010 001f 	ands.w	r0, r0, #31
 800511a:	f000 8092 	beq.w	8005242 <_dtoa_r+0x92a>
 800511e:	f1c0 0320 	rsb	r3, r0, #32
 8005122:	2b04      	cmp	r3, #4
 8005124:	f340 808a 	ble.w	800523c <_dtoa_r+0x924>
 8005128:	f1c0 001c 	rsb	r0, r0, #28
 800512c:	9b06      	ldr	r3, [sp, #24]
 800512e:	4407      	add	r7, r0
 8005130:	4403      	add	r3, r0
 8005132:	9306      	str	r3, [sp, #24]
 8005134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005136:	4403      	add	r3, r0
 8005138:	9309      	str	r3, [sp, #36]	; 0x24
 800513a:	9b06      	ldr	r3, [sp, #24]
 800513c:	2b00      	cmp	r3, #0
 800513e:	dd05      	ble.n	800514c <_dtoa_r+0x834>
 8005140:	4651      	mov	r1, sl
 8005142:	461a      	mov	r2, r3
 8005144:	4628      	mov	r0, r5
 8005146:	f001 f9ed 	bl	8006524 <__lshift>
 800514a:	4682      	mov	sl, r0
 800514c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800514e:	2b00      	cmp	r3, #0
 8005150:	dd05      	ble.n	800515e <_dtoa_r+0x846>
 8005152:	4621      	mov	r1, r4
 8005154:	461a      	mov	r2, r3
 8005156:	4628      	mov	r0, r5
 8005158:	f001 f9e4 	bl	8006524 <__lshift>
 800515c:	4604      	mov	r4, r0
 800515e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005160:	2b00      	cmp	r3, #0
 8005162:	d070      	beq.n	8005246 <_dtoa_r+0x92e>
 8005164:	4621      	mov	r1, r4
 8005166:	4650      	mov	r0, sl
 8005168:	f001 fa48 	bl	80065fc <__mcmp>
 800516c:	2800      	cmp	r0, #0
 800516e:	da6a      	bge.n	8005246 <_dtoa_r+0x92e>
 8005170:	2300      	movs	r3, #0
 8005172:	4651      	mov	r1, sl
 8005174:	220a      	movs	r2, #10
 8005176:	4628      	mov	r0, r5
 8005178:	f000 ffde 	bl	8006138 <__multadd>
 800517c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800517e:	4682      	mov	sl, r0
 8005180:	f109 39ff 	add.w	r9, r9, #4294967295
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 8193 	beq.w	80054b0 <_dtoa_r+0xb98>
 800518a:	4631      	mov	r1, r6
 800518c:	2300      	movs	r3, #0
 800518e:	220a      	movs	r2, #10
 8005190:	4628      	mov	r0, r5
 8005192:	f000 ffd1 	bl	8006138 <__multadd>
 8005196:	f1bb 0f00 	cmp.w	fp, #0
 800519a:	4606      	mov	r6, r0
 800519c:	f300 8093 	bgt.w	80052c6 <_dtoa_r+0x9ae>
 80051a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	dc57      	bgt.n	8005256 <_dtoa_r+0x93e>
 80051a6:	e08e      	b.n	80052c6 <_dtoa_r+0x9ae>
 80051a8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80051aa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80051ae:	e756      	b.n	800505e <_dtoa_r+0x746>
 80051b0:	9b02      	ldr	r3, [sp, #8]
 80051b2:	1e5c      	subs	r4, r3, #1
 80051b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051b6:	42a3      	cmp	r3, r4
 80051b8:	bfb7      	itett	lt
 80051ba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80051bc:	1b1c      	subge	r4, r3, r4
 80051be:	1ae2      	sublt	r2, r4, r3
 80051c0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80051c2:	bfbe      	ittt	lt
 80051c4:	940a      	strlt	r4, [sp, #40]	; 0x28
 80051c6:	189b      	addlt	r3, r3, r2
 80051c8:	930e      	strlt	r3, [sp, #56]	; 0x38
 80051ca:	9b02      	ldr	r3, [sp, #8]
 80051cc:	bfb8      	it	lt
 80051ce:	2400      	movlt	r4, #0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	bfbb      	ittet	lt
 80051d4:	9b06      	ldrlt	r3, [sp, #24]
 80051d6:	9a02      	ldrlt	r2, [sp, #8]
 80051d8:	9f06      	ldrge	r7, [sp, #24]
 80051da:	1a9f      	sublt	r7, r3, r2
 80051dc:	bfac      	ite	ge
 80051de:	9b02      	ldrge	r3, [sp, #8]
 80051e0:	2300      	movlt	r3, #0
 80051e2:	e73e      	b.n	8005062 <_dtoa_r+0x74a>
 80051e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80051e6:	9f06      	ldr	r7, [sp, #24]
 80051e8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80051ea:	e745      	b.n	8005078 <_dtoa_r+0x760>
 80051ec:	3fe00000 	.word	0x3fe00000
 80051f0:	40240000 	.word	0x40240000
 80051f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051f6:	e76a      	b.n	80050ce <_dtoa_r+0x7b6>
 80051f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	dc19      	bgt.n	8005232 <_dtoa_r+0x91a>
 80051fe:	9b04      	ldr	r3, [sp, #16]
 8005200:	b9bb      	cbnz	r3, 8005232 <_dtoa_r+0x91a>
 8005202:	9b05      	ldr	r3, [sp, #20]
 8005204:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005208:	b99b      	cbnz	r3, 8005232 <_dtoa_r+0x91a>
 800520a:	9b05      	ldr	r3, [sp, #20]
 800520c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005210:	0d1b      	lsrs	r3, r3, #20
 8005212:	051b      	lsls	r3, r3, #20
 8005214:	b183      	cbz	r3, 8005238 <_dtoa_r+0x920>
 8005216:	f04f 0801 	mov.w	r8, #1
 800521a:	9b06      	ldr	r3, [sp, #24]
 800521c:	3301      	adds	r3, #1
 800521e:	9306      	str	r3, [sp, #24]
 8005220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005222:	3301      	adds	r3, #1
 8005224:	9309      	str	r3, [sp, #36]	; 0x24
 8005226:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005228:	2b00      	cmp	r3, #0
 800522a:	f47f af6a 	bne.w	8005102 <_dtoa_r+0x7ea>
 800522e:	2001      	movs	r0, #1
 8005230:	e76f      	b.n	8005112 <_dtoa_r+0x7fa>
 8005232:	f04f 0800 	mov.w	r8, #0
 8005236:	e7f6      	b.n	8005226 <_dtoa_r+0x90e>
 8005238:	4698      	mov	r8, r3
 800523a:	e7f4      	b.n	8005226 <_dtoa_r+0x90e>
 800523c:	f43f af7d 	beq.w	800513a <_dtoa_r+0x822>
 8005240:	4618      	mov	r0, r3
 8005242:	301c      	adds	r0, #28
 8005244:	e772      	b.n	800512c <_dtoa_r+0x814>
 8005246:	9b02      	ldr	r3, [sp, #8]
 8005248:	2b00      	cmp	r3, #0
 800524a:	dc36      	bgt.n	80052ba <_dtoa_r+0x9a2>
 800524c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800524e:	2b02      	cmp	r3, #2
 8005250:	dd33      	ble.n	80052ba <_dtoa_r+0x9a2>
 8005252:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005256:	f1bb 0f00 	cmp.w	fp, #0
 800525a:	d10d      	bne.n	8005278 <_dtoa_r+0x960>
 800525c:	4621      	mov	r1, r4
 800525e:	465b      	mov	r3, fp
 8005260:	2205      	movs	r2, #5
 8005262:	4628      	mov	r0, r5
 8005264:	f000 ff68 	bl	8006138 <__multadd>
 8005268:	4601      	mov	r1, r0
 800526a:	4604      	mov	r4, r0
 800526c:	4650      	mov	r0, sl
 800526e:	f001 f9c5 	bl	80065fc <__mcmp>
 8005272:	2800      	cmp	r0, #0
 8005274:	f73f adb6 	bgt.w	8004de4 <_dtoa_r+0x4cc>
 8005278:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800527a:	9f08      	ldr	r7, [sp, #32]
 800527c:	ea6f 0903 	mvn.w	r9, r3
 8005280:	f04f 0800 	mov.w	r8, #0
 8005284:	4621      	mov	r1, r4
 8005286:	4628      	mov	r0, r5
 8005288:	f000 ff34 	bl	80060f4 <_Bfree>
 800528c:	2e00      	cmp	r6, #0
 800528e:	f43f aea4 	beq.w	8004fda <_dtoa_r+0x6c2>
 8005292:	f1b8 0f00 	cmp.w	r8, #0
 8005296:	d005      	beq.n	80052a4 <_dtoa_r+0x98c>
 8005298:	45b0      	cmp	r8, r6
 800529a:	d003      	beq.n	80052a4 <_dtoa_r+0x98c>
 800529c:	4641      	mov	r1, r8
 800529e:	4628      	mov	r0, r5
 80052a0:	f000 ff28 	bl	80060f4 <_Bfree>
 80052a4:	4631      	mov	r1, r6
 80052a6:	4628      	mov	r0, r5
 80052a8:	f000 ff24 	bl	80060f4 <_Bfree>
 80052ac:	e695      	b.n	8004fda <_dtoa_r+0x6c2>
 80052ae:	2400      	movs	r4, #0
 80052b0:	4626      	mov	r6, r4
 80052b2:	e7e1      	b.n	8005278 <_dtoa_r+0x960>
 80052b4:	46c1      	mov	r9, r8
 80052b6:	4626      	mov	r6, r4
 80052b8:	e594      	b.n	8004de4 <_dtoa_r+0x4cc>
 80052ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052bc:	f8dd b008 	ldr.w	fp, [sp, #8]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 80fc 	beq.w	80054be <_dtoa_r+0xba6>
 80052c6:	2f00      	cmp	r7, #0
 80052c8:	dd05      	ble.n	80052d6 <_dtoa_r+0x9be>
 80052ca:	4631      	mov	r1, r6
 80052cc:	463a      	mov	r2, r7
 80052ce:	4628      	mov	r0, r5
 80052d0:	f001 f928 	bl	8006524 <__lshift>
 80052d4:	4606      	mov	r6, r0
 80052d6:	f1b8 0f00 	cmp.w	r8, #0
 80052da:	d05c      	beq.n	8005396 <_dtoa_r+0xa7e>
 80052dc:	4628      	mov	r0, r5
 80052de:	6871      	ldr	r1, [r6, #4]
 80052e0:	f000 fec8 	bl	8006074 <_Balloc>
 80052e4:	4607      	mov	r7, r0
 80052e6:	b928      	cbnz	r0, 80052f4 <_dtoa_r+0x9dc>
 80052e8:	4602      	mov	r2, r0
 80052ea:	f240 21ea 	movw	r1, #746	; 0x2ea
 80052ee:	4b7e      	ldr	r3, [pc, #504]	; (80054e8 <_dtoa_r+0xbd0>)
 80052f0:	f7ff bb26 	b.w	8004940 <_dtoa_r+0x28>
 80052f4:	6932      	ldr	r2, [r6, #16]
 80052f6:	f106 010c 	add.w	r1, r6, #12
 80052fa:	3202      	adds	r2, #2
 80052fc:	0092      	lsls	r2, r2, #2
 80052fe:	300c      	adds	r0, #12
 8005300:	f000 feaa 	bl	8006058 <memcpy>
 8005304:	2201      	movs	r2, #1
 8005306:	4639      	mov	r1, r7
 8005308:	4628      	mov	r0, r5
 800530a:	f001 f90b 	bl	8006524 <__lshift>
 800530e:	46b0      	mov	r8, r6
 8005310:	4606      	mov	r6, r0
 8005312:	9b08      	ldr	r3, [sp, #32]
 8005314:	3301      	adds	r3, #1
 8005316:	9302      	str	r3, [sp, #8]
 8005318:	9b08      	ldr	r3, [sp, #32]
 800531a:	445b      	add	r3, fp
 800531c:	930a      	str	r3, [sp, #40]	; 0x28
 800531e:	9b04      	ldr	r3, [sp, #16]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	9309      	str	r3, [sp, #36]	; 0x24
 8005326:	9b02      	ldr	r3, [sp, #8]
 8005328:	4621      	mov	r1, r4
 800532a:	4650      	mov	r0, sl
 800532c:	f103 3bff 	add.w	fp, r3, #4294967295
 8005330:	f7ff fa64 	bl	80047fc <quorem>
 8005334:	4603      	mov	r3, r0
 8005336:	4641      	mov	r1, r8
 8005338:	3330      	adds	r3, #48	; 0x30
 800533a:	9004      	str	r0, [sp, #16]
 800533c:	4650      	mov	r0, sl
 800533e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005340:	f001 f95c 	bl	80065fc <__mcmp>
 8005344:	4632      	mov	r2, r6
 8005346:	9006      	str	r0, [sp, #24]
 8005348:	4621      	mov	r1, r4
 800534a:	4628      	mov	r0, r5
 800534c:	f001 f972 	bl	8006634 <__mdiff>
 8005350:	68c2      	ldr	r2, [r0, #12]
 8005352:	4607      	mov	r7, r0
 8005354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005356:	bb02      	cbnz	r2, 800539a <_dtoa_r+0xa82>
 8005358:	4601      	mov	r1, r0
 800535a:	4650      	mov	r0, sl
 800535c:	f001 f94e 	bl	80065fc <__mcmp>
 8005360:	4602      	mov	r2, r0
 8005362:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005364:	4639      	mov	r1, r7
 8005366:	4628      	mov	r0, r5
 8005368:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800536c:	f000 fec2 	bl	80060f4 <_Bfree>
 8005370:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005372:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005374:	9f02      	ldr	r7, [sp, #8]
 8005376:	ea43 0102 	orr.w	r1, r3, r2
 800537a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800537c:	430b      	orrs	r3, r1
 800537e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005380:	d10d      	bne.n	800539e <_dtoa_r+0xa86>
 8005382:	2b39      	cmp	r3, #57	; 0x39
 8005384:	d027      	beq.n	80053d6 <_dtoa_r+0xabe>
 8005386:	9a06      	ldr	r2, [sp, #24]
 8005388:	2a00      	cmp	r2, #0
 800538a:	dd01      	ble.n	8005390 <_dtoa_r+0xa78>
 800538c:	9b04      	ldr	r3, [sp, #16]
 800538e:	3331      	adds	r3, #49	; 0x31
 8005390:	f88b 3000 	strb.w	r3, [fp]
 8005394:	e776      	b.n	8005284 <_dtoa_r+0x96c>
 8005396:	4630      	mov	r0, r6
 8005398:	e7b9      	b.n	800530e <_dtoa_r+0x9f6>
 800539a:	2201      	movs	r2, #1
 800539c:	e7e2      	b.n	8005364 <_dtoa_r+0xa4c>
 800539e:	9906      	ldr	r1, [sp, #24]
 80053a0:	2900      	cmp	r1, #0
 80053a2:	db04      	blt.n	80053ae <_dtoa_r+0xa96>
 80053a4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80053a6:	4301      	orrs	r1, r0
 80053a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053aa:	4301      	orrs	r1, r0
 80053ac:	d120      	bne.n	80053f0 <_dtoa_r+0xad8>
 80053ae:	2a00      	cmp	r2, #0
 80053b0:	ddee      	ble.n	8005390 <_dtoa_r+0xa78>
 80053b2:	4651      	mov	r1, sl
 80053b4:	2201      	movs	r2, #1
 80053b6:	4628      	mov	r0, r5
 80053b8:	9302      	str	r3, [sp, #8]
 80053ba:	f001 f8b3 	bl	8006524 <__lshift>
 80053be:	4621      	mov	r1, r4
 80053c0:	4682      	mov	sl, r0
 80053c2:	f001 f91b 	bl	80065fc <__mcmp>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	9b02      	ldr	r3, [sp, #8]
 80053ca:	dc02      	bgt.n	80053d2 <_dtoa_r+0xaba>
 80053cc:	d1e0      	bne.n	8005390 <_dtoa_r+0xa78>
 80053ce:	07da      	lsls	r2, r3, #31
 80053d0:	d5de      	bpl.n	8005390 <_dtoa_r+0xa78>
 80053d2:	2b39      	cmp	r3, #57	; 0x39
 80053d4:	d1da      	bne.n	800538c <_dtoa_r+0xa74>
 80053d6:	2339      	movs	r3, #57	; 0x39
 80053d8:	f88b 3000 	strb.w	r3, [fp]
 80053dc:	463b      	mov	r3, r7
 80053de:	461f      	mov	r7, r3
 80053e0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80053e4:	3b01      	subs	r3, #1
 80053e6:	2a39      	cmp	r2, #57	; 0x39
 80053e8:	d050      	beq.n	800548c <_dtoa_r+0xb74>
 80053ea:	3201      	adds	r2, #1
 80053ec:	701a      	strb	r2, [r3, #0]
 80053ee:	e749      	b.n	8005284 <_dtoa_r+0x96c>
 80053f0:	2a00      	cmp	r2, #0
 80053f2:	dd03      	ble.n	80053fc <_dtoa_r+0xae4>
 80053f4:	2b39      	cmp	r3, #57	; 0x39
 80053f6:	d0ee      	beq.n	80053d6 <_dtoa_r+0xabe>
 80053f8:	3301      	adds	r3, #1
 80053fa:	e7c9      	b.n	8005390 <_dtoa_r+0xa78>
 80053fc:	9a02      	ldr	r2, [sp, #8]
 80053fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005400:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005404:	428a      	cmp	r2, r1
 8005406:	d02a      	beq.n	800545e <_dtoa_r+0xb46>
 8005408:	4651      	mov	r1, sl
 800540a:	2300      	movs	r3, #0
 800540c:	220a      	movs	r2, #10
 800540e:	4628      	mov	r0, r5
 8005410:	f000 fe92 	bl	8006138 <__multadd>
 8005414:	45b0      	cmp	r8, r6
 8005416:	4682      	mov	sl, r0
 8005418:	f04f 0300 	mov.w	r3, #0
 800541c:	f04f 020a 	mov.w	r2, #10
 8005420:	4641      	mov	r1, r8
 8005422:	4628      	mov	r0, r5
 8005424:	d107      	bne.n	8005436 <_dtoa_r+0xb1e>
 8005426:	f000 fe87 	bl	8006138 <__multadd>
 800542a:	4680      	mov	r8, r0
 800542c:	4606      	mov	r6, r0
 800542e:	9b02      	ldr	r3, [sp, #8]
 8005430:	3301      	adds	r3, #1
 8005432:	9302      	str	r3, [sp, #8]
 8005434:	e777      	b.n	8005326 <_dtoa_r+0xa0e>
 8005436:	f000 fe7f 	bl	8006138 <__multadd>
 800543a:	4631      	mov	r1, r6
 800543c:	4680      	mov	r8, r0
 800543e:	2300      	movs	r3, #0
 8005440:	220a      	movs	r2, #10
 8005442:	4628      	mov	r0, r5
 8005444:	f000 fe78 	bl	8006138 <__multadd>
 8005448:	4606      	mov	r6, r0
 800544a:	e7f0      	b.n	800542e <_dtoa_r+0xb16>
 800544c:	f1bb 0f00 	cmp.w	fp, #0
 8005450:	bfcc      	ite	gt
 8005452:	465f      	movgt	r7, fp
 8005454:	2701      	movle	r7, #1
 8005456:	f04f 0800 	mov.w	r8, #0
 800545a:	9a08      	ldr	r2, [sp, #32]
 800545c:	4417      	add	r7, r2
 800545e:	4651      	mov	r1, sl
 8005460:	2201      	movs	r2, #1
 8005462:	4628      	mov	r0, r5
 8005464:	9302      	str	r3, [sp, #8]
 8005466:	f001 f85d 	bl	8006524 <__lshift>
 800546a:	4621      	mov	r1, r4
 800546c:	4682      	mov	sl, r0
 800546e:	f001 f8c5 	bl	80065fc <__mcmp>
 8005472:	2800      	cmp	r0, #0
 8005474:	dcb2      	bgt.n	80053dc <_dtoa_r+0xac4>
 8005476:	d102      	bne.n	800547e <_dtoa_r+0xb66>
 8005478:	9b02      	ldr	r3, [sp, #8]
 800547a:	07db      	lsls	r3, r3, #31
 800547c:	d4ae      	bmi.n	80053dc <_dtoa_r+0xac4>
 800547e:	463b      	mov	r3, r7
 8005480:	461f      	mov	r7, r3
 8005482:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005486:	2a30      	cmp	r2, #48	; 0x30
 8005488:	d0fa      	beq.n	8005480 <_dtoa_r+0xb68>
 800548a:	e6fb      	b.n	8005284 <_dtoa_r+0x96c>
 800548c:	9a08      	ldr	r2, [sp, #32]
 800548e:	429a      	cmp	r2, r3
 8005490:	d1a5      	bne.n	80053de <_dtoa_r+0xac6>
 8005492:	2331      	movs	r3, #49	; 0x31
 8005494:	f109 0901 	add.w	r9, r9, #1
 8005498:	7013      	strb	r3, [r2, #0]
 800549a:	e6f3      	b.n	8005284 <_dtoa_r+0x96c>
 800549c:	4b13      	ldr	r3, [pc, #76]	; (80054ec <_dtoa_r+0xbd4>)
 800549e:	f7ff baa7 	b.w	80049f0 <_dtoa_r+0xd8>
 80054a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f47f aa80 	bne.w	80049aa <_dtoa_r+0x92>
 80054aa:	4b11      	ldr	r3, [pc, #68]	; (80054f0 <_dtoa_r+0xbd8>)
 80054ac:	f7ff baa0 	b.w	80049f0 <_dtoa_r+0xd8>
 80054b0:	f1bb 0f00 	cmp.w	fp, #0
 80054b4:	dc03      	bgt.n	80054be <_dtoa_r+0xba6>
 80054b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	f73f aecc 	bgt.w	8005256 <_dtoa_r+0x93e>
 80054be:	9f08      	ldr	r7, [sp, #32]
 80054c0:	4621      	mov	r1, r4
 80054c2:	4650      	mov	r0, sl
 80054c4:	f7ff f99a 	bl	80047fc <quorem>
 80054c8:	9a08      	ldr	r2, [sp, #32]
 80054ca:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80054ce:	f807 3b01 	strb.w	r3, [r7], #1
 80054d2:	1aba      	subs	r2, r7, r2
 80054d4:	4593      	cmp	fp, r2
 80054d6:	ddb9      	ble.n	800544c <_dtoa_r+0xb34>
 80054d8:	4651      	mov	r1, sl
 80054da:	2300      	movs	r3, #0
 80054dc:	220a      	movs	r2, #10
 80054de:	4628      	mov	r0, r5
 80054e0:	f000 fe2a 	bl	8006138 <__multadd>
 80054e4:	4682      	mov	sl, r0
 80054e6:	e7eb      	b.n	80054c0 <_dtoa_r+0xba8>
 80054e8:	080076ac 	.word	0x080076ac
 80054ec:	080074a8 	.word	0x080074a8
 80054f0:	08007629 	.word	0x08007629

080054f4 <__sflush_r>:
 80054f4:	898a      	ldrh	r2, [r1, #12]
 80054f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054fa:	4605      	mov	r5, r0
 80054fc:	0710      	lsls	r0, r2, #28
 80054fe:	460c      	mov	r4, r1
 8005500:	d458      	bmi.n	80055b4 <__sflush_r+0xc0>
 8005502:	684b      	ldr	r3, [r1, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	dc05      	bgt.n	8005514 <__sflush_r+0x20>
 8005508:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	dc02      	bgt.n	8005514 <__sflush_r+0x20>
 800550e:	2000      	movs	r0, #0
 8005510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005514:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005516:	2e00      	cmp	r6, #0
 8005518:	d0f9      	beq.n	800550e <__sflush_r+0x1a>
 800551a:	2300      	movs	r3, #0
 800551c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005520:	682f      	ldr	r7, [r5, #0]
 8005522:	602b      	str	r3, [r5, #0]
 8005524:	d032      	beq.n	800558c <__sflush_r+0x98>
 8005526:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005528:	89a3      	ldrh	r3, [r4, #12]
 800552a:	075a      	lsls	r2, r3, #29
 800552c:	d505      	bpl.n	800553a <__sflush_r+0x46>
 800552e:	6863      	ldr	r3, [r4, #4]
 8005530:	1ac0      	subs	r0, r0, r3
 8005532:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005534:	b10b      	cbz	r3, 800553a <__sflush_r+0x46>
 8005536:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005538:	1ac0      	subs	r0, r0, r3
 800553a:	2300      	movs	r3, #0
 800553c:	4602      	mov	r2, r0
 800553e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005540:	4628      	mov	r0, r5
 8005542:	6a21      	ldr	r1, [r4, #32]
 8005544:	47b0      	blx	r6
 8005546:	1c43      	adds	r3, r0, #1
 8005548:	89a3      	ldrh	r3, [r4, #12]
 800554a:	d106      	bne.n	800555a <__sflush_r+0x66>
 800554c:	6829      	ldr	r1, [r5, #0]
 800554e:	291d      	cmp	r1, #29
 8005550:	d82c      	bhi.n	80055ac <__sflush_r+0xb8>
 8005552:	4a2a      	ldr	r2, [pc, #168]	; (80055fc <__sflush_r+0x108>)
 8005554:	40ca      	lsrs	r2, r1
 8005556:	07d6      	lsls	r6, r2, #31
 8005558:	d528      	bpl.n	80055ac <__sflush_r+0xb8>
 800555a:	2200      	movs	r2, #0
 800555c:	6062      	str	r2, [r4, #4]
 800555e:	6922      	ldr	r2, [r4, #16]
 8005560:	04d9      	lsls	r1, r3, #19
 8005562:	6022      	str	r2, [r4, #0]
 8005564:	d504      	bpl.n	8005570 <__sflush_r+0x7c>
 8005566:	1c42      	adds	r2, r0, #1
 8005568:	d101      	bne.n	800556e <__sflush_r+0x7a>
 800556a:	682b      	ldr	r3, [r5, #0]
 800556c:	b903      	cbnz	r3, 8005570 <__sflush_r+0x7c>
 800556e:	6560      	str	r0, [r4, #84]	; 0x54
 8005570:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005572:	602f      	str	r7, [r5, #0]
 8005574:	2900      	cmp	r1, #0
 8005576:	d0ca      	beq.n	800550e <__sflush_r+0x1a>
 8005578:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800557c:	4299      	cmp	r1, r3
 800557e:	d002      	beq.n	8005586 <__sflush_r+0x92>
 8005580:	4628      	mov	r0, r5
 8005582:	f001 fa3d 	bl	8006a00 <_free_r>
 8005586:	2000      	movs	r0, #0
 8005588:	6360      	str	r0, [r4, #52]	; 0x34
 800558a:	e7c1      	b.n	8005510 <__sflush_r+0x1c>
 800558c:	6a21      	ldr	r1, [r4, #32]
 800558e:	2301      	movs	r3, #1
 8005590:	4628      	mov	r0, r5
 8005592:	47b0      	blx	r6
 8005594:	1c41      	adds	r1, r0, #1
 8005596:	d1c7      	bne.n	8005528 <__sflush_r+0x34>
 8005598:	682b      	ldr	r3, [r5, #0]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d0c4      	beq.n	8005528 <__sflush_r+0x34>
 800559e:	2b1d      	cmp	r3, #29
 80055a0:	d001      	beq.n	80055a6 <__sflush_r+0xb2>
 80055a2:	2b16      	cmp	r3, #22
 80055a4:	d101      	bne.n	80055aa <__sflush_r+0xb6>
 80055a6:	602f      	str	r7, [r5, #0]
 80055a8:	e7b1      	b.n	800550e <__sflush_r+0x1a>
 80055aa:	89a3      	ldrh	r3, [r4, #12]
 80055ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055b0:	81a3      	strh	r3, [r4, #12]
 80055b2:	e7ad      	b.n	8005510 <__sflush_r+0x1c>
 80055b4:	690f      	ldr	r7, [r1, #16]
 80055b6:	2f00      	cmp	r7, #0
 80055b8:	d0a9      	beq.n	800550e <__sflush_r+0x1a>
 80055ba:	0793      	lsls	r3, r2, #30
 80055bc:	bf18      	it	ne
 80055be:	2300      	movne	r3, #0
 80055c0:	680e      	ldr	r6, [r1, #0]
 80055c2:	bf08      	it	eq
 80055c4:	694b      	ldreq	r3, [r1, #20]
 80055c6:	eba6 0807 	sub.w	r8, r6, r7
 80055ca:	600f      	str	r7, [r1, #0]
 80055cc:	608b      	str	r3, [r1, #8]
 80055ce:	f1b8 0f00 	cmp.w	r8, #0
 80055d2:	dd9c      	ble.n	800550e <__sflush_r+0x1a>
 80055d4:	4643      	mov	r3, r8
 80055d6:	463a      	mov	r2, r7
 80055d8:	4628      	mov	r0, r5
 80055da:	6a21      	ldr	r1, [r4, #32]
 80055dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80055de:	47b0      	blx	r6
 80055e0:	2800      	cmp	r0, #0
 80055e2:	dc06      	bgt.n	80055f2 <__sflush_r+0xfe>
 80055e4:	89a3      	ldrh	r3, [r4, #12]
 80055e6:	f04f 30ff 	mov.w	r0, #4294967295
 80055ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055ee:	81a3      	strh	r3, [r4, #12]
 80055f0:	e78e      	b.n	8005510 <__sflush_r+0x1c>
 80055f2:	4407      	add	r7, r0
 80055f4:	eba8 0800 	sub.w	r8, r8, r0
 80055f8:	e7e9      	b.n	80055ce <__sflush_r+0xda>
 80055fa:	bf00      	nop
 80055fc:	20400001 	.word	0x20400001

08005600 <_fflush_r>:
 8005600:	b538      	push	{r3, r4, r5, lr}
 8005602:	690b      	ldr	r3, [r1, #16]
 8005604:	4605      	mov	r5, r0
 8005606:	460c      	mov	r4, r1
 8005608:	b913      	cbnz	r3, 8005610 <_fflush_r+0x10>
 800560a:	2500      	movs	r5, #0
 800560c:	4628      	mov	r0, r5
 800560e:	bd38      	pop	{r3, r4, r5, pc}
 8005610:	b118      	cbz	r0, 800561a <_fflush_r+0x1a>
 8005612:	6983      	ldr	r3, [r0, #24]
 8005614:	b90b      	cbnz	r3, 800561a <_fflush_r+0x1a>
 8005616:	f000 f887 	bl	8005728 <__sinit>
 800561a:	4b14      	ldr	r3, [pc, #80]	; (800566c <_fflush_r+0x6c>)
 800561c:	429c      	cmp	r4, r3
 800561e:	d11b      	bne.n	8005658 <_fflush_r+0x58>
 8005620:	686c      	ldr	r4, [r5, #4]
 8005622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d0ef      	beq.n	800560a <_fflush_r+0xa>
 800562a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800562c:	07d0      	lsls	r0, r2, #31
 800562e:	d404      	bmi.n	800563a <_fflush_r+0x3a>
 8005630:	0599      	lsls	r1, r3, #22
 8005632:	d402      	bmi.n	800563a <_fflush_r+0x3a>
 8005634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005636:	f000 fc80 	bl	8005f3a <__retarget_lock_acquire_recursive>
 800563a:	4628      	mov	r0, r5
 800563c:	4621      	mov	r1, r4
 800563e:	f7ff ff59 	bl	80054f4 <__sflush_r>
 8005642:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005644:	4605      	mov	r5, r0
 8005646:	07da      	lsls	r2, r3, #31
 8005648:	d4e0      	bmi.n	800560c <_fflush_r+0xc>
 800564a:	89a3      	ldrh	r3, [r4, #12]
 800564c:	059b      	lsls	r3, r3, #22
 800564e:	d4dd      	bmi.n	800560c <_fflush_r+0xc>
 8005650:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005652:	f000 fc73 	bl	8005f3c <__retarget_lock_release_recursive>
 8005656:	e7d9      	b.n	800560c <_fflush_r+0xc>
 8005658:	4b05      	ldr	r3, [pc, #20]	; (8005670 <_fflush_r+0x70>)
 800565a:	429c      	cmp	r4, r3
 800565c:	d101      	bne.n	8005662 <_fflush_r+0x62>
 800565e:	68ac      	ldr	r4, [r5, #8]
 8005660:	e7df      	b.n	8005622 <_fflush_r+0x22>
 8005662:	4b04      	ldr	r3, [pc, #16]	; (8005674 <_fflush_r+0x74>)
 8005664:	429c      	cmp	r4, r3
 8005666:	bf08      	it	eq
 8005668:	68ec      	ldreq	r4, [r5, #12]
 800566a:	e7da      	b.n	8005622 <_fflush_r+0x22>
 800566c:	080076e0 	.word	0x080076e0
 8005670:	08007700 	.word	0x08007700
 8005674:	080076c0 	.word	0x080076c0

08005678 <std>:
 8005678:	2300      	movs	r3, #0
 800567a:	b510      	push	{r4, lr}
 800567c:	4604      	mov	r4, r0
 800567e:	e9c0 3300 	strd	r3, r3, [r0]
 8005682:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005686:	6083      	str	r3, [r0, #8]
 8005688:	8181      	strh	r1, [r0, #12]
 800568a:	6643      	str	r3, [r0, #100]	; 0x64
 800568c:	81c2      	strh	r2, [r0, #14]
 800568e:	6183      	str	r3, [r0, #24]
 8005690:	4619      	mov	r1, r3
 8005692:	2208      	movs	r2, #8
 8005694:	305c      	adds	r0, #92	; 0x5c
 8005696:	f7fd fa21 	bl	8002adc <memset>
 800569a:	4b05      	ldr	r3, [pc, #20]	; (80056b0 <std+0x38>)
 800569c:	6224      	str	r4, [r4, #32]
 800569e:	6263      	str	r3, [r4, #36]	; 0x24
 80056a0:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <std+0x3c>)
 80056a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80056a4:	4b04      	ldr	r3, [pc, #16]	; (80056b8 <std+0x40>)
 80056a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80056a8:	4b04      	ldr	r3, [pc, #16]	; (80056bc <std+0x44>)
 80056aa:	6323      	str	r3, [r4, #48]	; 0x30
 80056ac:	bd10      	pop	{r4, pc}
 80056ae:	bf00      	nop
 80056b0:	080070e1 	.word	0x080070e1
 80056b4:	08007103 	.word	0x08007103
 80056b8:	0800713b 	.word	0x0800713b
 80056bc:	0800715f 	.word	0x0800715f

080056c0 <_cleanup_r>:
 80056c0:	4901      	ldr	r1, [pc, #4]	; (80056c8 <_cleanup_r+0x8>)
 80056c2:	f000 b8af 	b.w	8005824 <_fwalk_reent>
 80056c6:	bf00      	nop
 80056c8:	08005601 	.word	0x08005601

080056cc <__sfmoreglue>:
 80056cc:	b570      	push	{r4, r5, r6, lr}
 80056ce:	2568      	movs	r5, #104	; 0x68
 80056d0:	1e4a      	subs	r2, r1, #1
 80056d2:	4355      	muls	r5, r2
 80056d4:	460e      	mov	r6, r1
 80056d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80056da:	f001 f9dd 	bl	8006a98 <_malloc_r>
 80056de:	4604      	mov	r4, r0
 80056e0:	b140      	cbz	r0, 80056f4 <__sfmoreglue+0x28>
 80056e2:	2100      	movs	r1, #0
 80056e4:	e9c0 1600 	strd	r1, r6, [r0]
 80056e8:	300c      	adds	r0, #12
 80056ea:	60a0      	str	r0, [r4, #8]
 80056ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80056f0:	f7fd f9f4 	bl	8002adc <memset>
 80056f4:	4620      	mov	r0, r4
 80056f6:	bd70      	pop	{r4, r5, r6, pc}

080056f8 <__sfp_lock_acquire>:
 80056f8:	4801      	ldr	r0, [pc, #4]	; (8005700 <__sfp_lock_acquire+0x8>)
 80056fa:	f000 bc1e 	b.w	8005f3a <__retarget_lock_acquire_recursive>
 80056fe:	bf00      	nop
 8005700:	2000025c 	.word	0x2000025c

08005704 <__sfp_lock_release>:
 8005704:	4801      	ldr	r0, [pc, #4]	; (800570c <__sfp_lock_release+0x8>)
 8005706:	f000 bc19 	b.w	8005f3c <__retarget_lock_release_recursive>
 800570a:	bf00      	nop
 800570c:	2000025c 	.word	0x2000025c

08005710 <__sinit_lock_acquire>:
 8005710:	4801      	ldr	r0, [pc, #4]	; (8005718 <__sinit_lock_acquire+0x8>)
 8005712:	f000 bc12 	b.w	8005f3a <__retarget_lock_acquire_recursive>
 8005716:	bf00      	nop
 8005718:	20000257 	.word	0x20000257

0800571c <__sinit_lock_release>:
 800571c:	4801      	ldr	r0, [pc, #4]	; (8005724 <__sinit_lock_release+0x8>)
 800571e:	f000 bc0d 	b.w	8005f3c <__retarget_lock_release_recursive>
 8005722:	bf00      	nop
 8005724:	20000257 	.word	0x20000257

08005728 <__sinit>:
 8005728:	b510      	push	{r4, lr}
 800572a:	4604      	mov	r4, r0
 800572c:	f7ff fff0 	bl	8005710 <__sinit_lock_acquire>
 8005730:	69a3      	ldr	r3, [r4, #24]
 8005732:	b11b      	cbz	r3, 800573c <__sinit+0x14>
 8005734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005738:	f7ff bff0 	b.w	800571c <__sinit_lock_release>
 800573c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005740:	6523      	str	r3, [r4, #80]	; 0x50
 8005742:	4b13      	ldr	r3, [pc, #76]	; (8005790 <__sinit+0x68>)
 8005744:	4a13      	ldr	r2, [pc, #76]	; (8005794 <__sinit+0x6c>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	62a2      	str	r2, [r4, #40]	; 0x28
 800574a:	42a3      	cmp	r3, r4
 800574c:	bf08      	it	eq
 800574e:	2301      	moveq	r3, #1
 8005750:	4620      	mov	r0, r4
 8005752:	bf08      	it	eq
 8005754:	61a3      	streq	r3, [r4, #24]
 8005756:	f000 f81f 	bl	8005798 <__sfp>
 800575a:	6060      	str	r0, [r4, #4]
 800575c:	4620      	mov	r0, r4
 800575e:	f000 f81b 	bl	8005798 <__sfp>
 8005762:	60a0      	str	r0, [r4, #8]
 8005764:	4620      	mov	r0, r4
 8005766:	f000 f817 	bl	8005798 <__sfp>
 800576a:	2200      	movs	r2, #0
 800576c:	2104      	movs	r1, #4
 800576e:	60e0      	str	r0, [r4, #12]
 8005770:	6860      	ldr	r0, [r4, #4]
 8005772:	f7ff ff81 	bl	8005678 <std>
 8005776:	2201      	movs	r2, #1
 8005778:	2109      	movs	r1, #9
 800577a:	68a0      	ldr	r0, [r4, #8]
 800577c:	f7ff ff7c 	bl	8005678 <std>
 8005780:	2202      	movs	r2, #2
 8005782:	2112      	movs	r1, #18
 8005784:	68e0      	ldr	r0, [r4, #12]
 8005786:	f7ff ff77 	bl	8005678 <std>
 800578a:	2301      	movs	r3, #1
 800578c:	61a3      	str	r3, [r4, #24]
 800578e:	e7d1      	b.n	8005734 <__sinit+0xc>
 8005790:	08007494 	.word	0x08007494
 8005794:	080056c1 	.word	0x080056c1

08005798 <__sfp>:
 8005798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800579a:	4607      	mov	r7, r0
 800579c:	f7ff ffac 	bl	80056f8 <__sfp_lock_acquire>
 80057a0:	4b1e      	ldr	r3, [pc, #120]	; (800581c <__sfp+0x84>)
 80057a2:	681e      	ldr	r6, [r3, #0]
 80057a4:	69b3      	ldr	r3, [r6, #24]
 80057a6:	b913      	cbnz	r3, 80057ae <__sfp+0x16>
 80057a8:	4630      	mov	r0, r6
 80057aa:	f7ff ffbd 	bl	8005728 <__sinit>
 80057ae:	3648      	adds	r6, #72	; 0x48
 80057b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80057b4:	3b01      	subs	r3, #1
 80057b6:	d503      	bpl.n	80057c0 <__sfp+0x28>
 80057b8:	6833      	ldr	r3, [r6, #0]
 80057ba:	b30b      	cbz	r3, 8005800 <__sfp+0x68>
 80057bc:	6836      	ldr	r6, [r6, #0]
 80057be:	e7f7      	b.n	80057b0 <__sfp+0x18>
 80057c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80057c4:	b9d5      	cbnz	r5, 80057fc <__sfp+0x64>
 80057c6:	4b16      	ldr	r3, [pc, #88]	; (8005820 <__sfp+0x88>)
 80057c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80057cc:	60e3      	str	r3, [r4, #12]
 80057ce:	6665      	str	r5, [r4, #100]	; 0x64
 80057d0:	f000 fbb2 	bl	8005f38 <__retarget_lock_init_recursive>
 80057d4:	f7ff ff96 	bl	8005704 <__sfp_lock_release>
 80057d8:	2208      	movs	r2, #8
 80057da:	4629      	mov	r1, r5
 80057dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80057e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80057e4:	6025      	str	r5, [r4, #0]
 80057e6:	61a5      	str	r5, [r4, #24]
 80057e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80057ec:	f7fd f976 	bl	8002adc <memset>
 80057f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80057f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80057f8:	4620      	mov	r0, r4
 80057fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057fc:	3468      	adds	r4, #104	; 0x68
 80057fe:	e7d9      	b.n	80057b4 <__sfp+0x1c>
 8005800:	2104      	movs	r1, #4
 8005802:	4638      	mov	r0, r7
 8005804:	f7ff ff62 	bl	80056cc <__sfmoreglue>
 8005808:	4604      	mov	r4, r0
 800580a:	6030      	str	r0, [r6, #0]
 800580c:	2800      	cmp	r0, #0
 800580e:	d1d5      	bne.n	80057bc <__sfp+0x24>
 8005810:	f7ff ff78 	bl	8005704 <__sfp_lock_release>
 8005814:	230c      	movs	r3, #12
 8005816:	603b      	str	r3, [r7, #0]
 8005818:	e7ee      	b.n	80057f8 <__sfp+0x60>
 800581a:	bf00      	nop
 800581c:	08007494 	.word	0x08007494
 8005820:	ffff0001 	.word	0xffff0001

08005824 <_fwalk_reent>:
 8005824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005828:	4606      	mov	r6, r0
 800582a:	4688      	mov	r8, r1
 800582c:	2700      	movs	r7, #0
 800582e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005832:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005836:	f1b9 0901 	subs.w	r9, r9, #1
 800583a:	d505      	bpl.n	8005848 <_fwalk_reent+0x24>
 800583c:	6824      	ldr	r4, [r4, #0]
 800583e:	2c00      	cmp	r4, #0
 8005840:	d1f7      	bne.n	8005832 <_fwalk_reent+0xe>
 8005842:	4638      	mov	r0, r7
 8005844:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005848:	89ab      	ldrh	r3, [r5, #12]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d907      	bls.n	800585e <_fwalk_reent+0x3a>
 800584e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005852:	3301      	adds	r3, #1
 8005854:	d003      	beq.n	800585e <_fwalk_reent+0x3a>
 8005856:	4629      	mov	r1, r5
 8005858:	4630      	mov	r0, r6
 800585a:	47c0      	blx	r8
 800585c:	4307      	orrs	r7, r0
 800585e:	3568      	adds	r5, #104	; 0x68
 8005860:	e7e9      	b.n	8005836 <_fwalk_reent+0x12>

08005862 <rshift>:
 8005862:	6903      	ldr	r3, [r0, #16]
 8005864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005868:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800586c:	f100 0414 	add.w	r4, r0, #20
 8005870:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005874:	dd46      	ble.n	8005904 <rshift+0xa2>
 8005876:	f011 011f 	ands.w	r1, r1, #31
 800587a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800587e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005882:	d10c      	bne.n	800589e <rshift+0x3c>
 8005884:	4629      	mov	r1, r5
 8005886:	f100 0710 	add.w	r7, r0, #16
 800588a:	42b1      	cmp	r1, r6
 800588c:	d335      	bcc.n	80058fa <rshift+0x98>
 800588e:	1a9b      	subs	r3, r3, r2
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	1eea      	subs	r2, r5, #3
 8005894:	4296      	cmp	r6, r2
 8005896:	bf38      	it	cc
 8005898:	2300      	movcc	r3, #0
 800589a:	4423      	add	r3, r4
 800589c:	e015      	b.n	80058ca <rshift+0x68>
 800589e:	46a1      	mov	r9, r4
 80058a0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80058a4:	f1c1 0820 	rsb	r8, r1, #32
 80058a8:	40cf      	lsrs	r7, r1
 80058aa:	f105 0e04 	add.w	lr, r5, #4
 80058ae:	4576      	cmp	r6, lr
 80058b0:	46f4      	mov	ip, lr
 80058b2:	d816      	bhi.n	80058e2 <rshift+0x80>
 80058b4:	1a9b      	subs	r3, r3, r2
 80058b6:	009a      	lsls	r2, r3, #2
 80058b8:	3a04      	subs	r2, #4
 80058ba:	3501      	adds	r5, #1
 80058bc:	42ae      	cmp	r6, r5
 80058be:	bf38      	it	cc
 80058c0:	2200      	movcc	r2, #0
 80058c2:	18a3      	adds	r3, r4, r2
 80058c4:	50a7      	str	r7, [r4, r2]
 80058c6:	b107      	cbz	r7, 80058ca <rshift+0x68>
 80058c8:	3304      	adds	r3, #4
 80058ca:	42a3      	cmp	r3, r4
 80058cc:	eba3 0204 	sub.w	r2, r3, r4
 80058d0:	bf08      	it	eq
 80058d2:	2300      	moveq	r3, #0
 80058d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80058d8:	6102      	str	r2, [r0, #16]
 80058da:	bf08      	it	eq
 80058dc:	6143      	streq	r3, [r0, #20]
 80058de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058e2:	f8dc c000 	ldr.w	ip, [ip]
 80058e6:	fa0c fc08 	lsl.w	ip, ip, r8
 80058ea:	ea4c 0707 	orr.w	r7, ip, r7
 80058ee:	f849 7b04 	str.w	r7, [r9], #4
 80058f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80058f6:	40cf      	lsrs	r7, r1
 80058f8:	e7d9      	b.n	80058ae <rshift+0x4c>
 80058fa:	f851 cb04 	ldr.w	ip, [r1], #4
 80058fe:	f847 cf04 	str.w	ip, [r7, #4]!
 8005902:	e7c2      	b.n	800588a <rshift+0x28>
 8005904:	4623      	mov	r3, r4
 8005906:	e7e0      	b.n	80058ca <rshift+0x68>

08005908 <__hexdig_fun>:
 8005908:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800590c:	2b09      	cmp	r3, #9
 800590e:	d802      	bhi.n	8005916 <__hexdig_fun+0xe>
 8005910:	3820      	subs	r0, #32
 8005912:	b2c0      	uxtb	r0, r0
 8005914:	4770      	bx	lr
 8005916:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800591a:	2b05      	cmp	r3, #5
 800591c:	d801      	bhi.n	8005922 <__hexdig_fun+0x1a>
 800591e:	3847      	subs	r0, #71	; 0x47
 8005920:	e7f7      	b.n	8005912 <__hexdig_fun+0xa>
 8005922:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005926:	2b05      	cmp	r3, #5
 8005928:	d801      	bhi.n	800592e <__hexdig_fun+0x26>
 800592a:	3827      	subs	r0, #39	; 0x27
 800592c:	e7f1      	b.n	8005912 <__hexdig_fun+0xa>
 800592e:	2000      	movs	r0, #0
 8005930:	4770      	bx	lr
	...

08005934 <__gethex>:
 8005934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005938:	b08b      	sub	sp, #44	; 0x2c
 800593a:	9306      	str	r3, [sp, #24]
 800593c:	4bb9      	ldr	r3, [pc, #740]	; (8005c24 <__gethex+0x2f0>)
 800593e:	9002      	str	r0, [sp, #8]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	468b      	mov	fp, r1
 8005944:	4618      	mov	r0, r3
 8005946:	4690      	mov	r8, r2
 8005948:	9303      	str	r3, [sp, #12]
 800594a:	f7fa fc6d 	bl	8000228 <strlen>
 800594e:	4682      	mov	sl, r0
 8005950:	9b03      	ldr	r3, [sp, #12]
 8005952:	f8db 2000 	ldr.w	r2, [fp]
 8005956:	4403      	add	r3, r0
 8005958:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800595c:	9307      	str	r3, [sp, #28]
 800595e:	1c93      	adds	r3, r2, #2
 8005960:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005964:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005968:	32fe      	adds	r2, #254	; 0xfe
 800596a:	18d1      	adds	r1, r2, r3
 800596c:	461f      	mov	r7, r3
 800596e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005972:	9101      	str	r1, [sp, #4]
 8005974:	2830      	cmp	r0, #48	; 0x30
 8005976:	d0f8      	beq.n	800596a <__gethex+0x36>
 8005978:	f7ff ffc6 	bl	8005908 <__hexdig_fun>
 800597c:	4604      	mov	r4, r0
 800597e:	2800      	cmp	r0, #0
 8005980:	d13a      	bne.n	80059f8 <__gethex+0xc4>
 8005982:	4652      	mov	r2, sl
 8005984:	4638      	mov	r0, r7
 8005986:	9903      	ldr	r1, [sp, #12]
 8005988:	f001 fbed 	bl	8007166 <strncmp>
 800598c:	4605      	mov	r5, r0
 800598e:	2800      	cmp	r0, #0
 8005990:	d166      	bne.n	8005a60 <__gethex+0x12c>
 8005992:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005996:	eb07 060a 	add.w	r6, r7, sl
 800599a:	f7ff ffb5 	bl	8005908 <__hexdig_fun>
 800599e:	2800      	cmp	r0, #0
 80059a0:	d060      	beq.n	8005a64 <__gethex+0x130>
 80059a2:	4633      	mov	r3, r6
 80059a4:	7818      	ldrb	r0, [r3, #0]
 80059a6:	461f      	mov	r7, r3
 80059a8:	2830      	cmp	r0, #48	; 0x30
 80059aa:	f103 0301 	add.w	r3, r3, #1
 80059ae:	d0f9      	beq.n	80059a4 <__gethex+0x70>
 80059b0:	f7ff ffaa 	bl	8005908 <__hexdig_fun>
 80059b4:	2301      	movs	r3, #1
 80059b6:	fab0 f480 	clz	r4, r0
 80059ba:	4635      	mov	r5, r6
 80059bc:	0964      	lsrs	r4, r4, #5
 80059be:	9301      	str	r3, [sp, #4]
 80059c0:	463a      	mov	r2, r7
 80059c2:	4616      	mov	r6, r2
 80059c4:	7830      	ldrb	r0, [r6, #0]
 80059c6:	3201      	adds	r2, #1
 80059c8:	f7ff ff9e 	bl	8005908 <__hexdig_fun>
 80059cc:	2800      	cmp	r0, #0
 80059ce:	d1f8      	bne.n	80059c2 <__gethex+0x8e>
 80059d0:	4652      	mov	r2, sl
 80059d2:	4630      	mov	r0, r6
 80059d4:	9903      	ldr	r1, [sp, #12]
 80059d6:	f001 fbc6 	bl	8007166 <strncmp>
 80059da:	b980      	cbnz	r0, 80059fe <__gethex+0xca>
 80059dc:	b94d      	cbnz	r5, 80059f2 <__gethex+0xbe>
 80059de:	eb06 050a 	add.w	r5, r6, sl
 80059e2:	462a      	mov	r2, r5
 80059e4:	4616      	mov	r6, r2
 80059e6:	7830      	ldrb	r0, [r6, #0]
 80059e8:	3201      	adds	r2, #1
 80059ea:	f7ff ff8d 	bl	8005908 <__hexdig_fun>
 80059ee:	2800      	cmp	r0, #0
 80059f0:	d1f8      	bne.n	80059e4 <__gethex+0xb0>
 80059f2:	1bad      	subs	r5, r5, r6
 80059f4:	00ad      	lsls	r5, r5, #2
 80059f6:	e004      	b.n	8005a02 <__gethex+0xce>
 80059f8:	2400      	movs	r4, #0
 80059fa:	4625      	mov	r5, r4
 80059fc:	e7e0      	b.n	80059c0 <__gethex+0x8c>
 80059fe:	2d00      	cmp	r5, #0
 8005a00:	d1f7      	bne.n	80059f2 <__gethex+0xbe>
 8005a02:	7833      	ldrb	r3, [r6, #0]
 8005a04:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005a08:	2b50      	cmp	r3, #80	; 0x50
 8005a0a:	d139      	bne.n	8005a80 <__gethex+0x14c>
 8005a0c:	7873      	ldrb	r3, [r6, #1]
 8005a0e:	2b2b      	cmp	r3, #43	; 0x2b
 8005a10:	d02a      	beq.n	8005a68 <__gethex+0x134>
 8005a12:	2b2d      	cmp	r3, #45	; 0x2d
 8005a14:	d02c      	beq.n	8005a70 <__gethex+0x13c>
 8005a16:	f04f 0900 	mov.w	r9, #0
 8005a1a:	1c71      	adds	r1, r6, #1
 8005a1c:	7808      	ldrb	r0, [r1, #0]
 8005a1e:	f7ff ff73 	bl	8005908 <__hexdig_fun>
 8005a22:	1e43      	subs	r3, r0, #1
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b18      	cmp	r3, #24
 8005a28:	d82a      	bhi.n	8005a80 <__gethex+0x14c>
 8005a2a:	f1a0 0210 	sub.w	r2, r0, #16
 8005a2e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005a32:	f7ff ff69 	bl	8005908 <__hexdig_fun>
 8005a36:	1e43      	subs	r3, r0, #1
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	2b18      	cmp	r3, #24
 8005a3c:	d91b      	bls.n	8005a76 <__gethex+0x142>
 8005a3e:	f1b9 0f00 	cmp.w	r9, #0
 8005a42:	d000      	beq.n	8005a46 <__gethex+0x112>
 8005a44:	4252      	negs	r2, r2
 8005a46:	4415      	add	r5, r2
 8005a48:	f8cb 1000 	str.w	r1, [fp]
 8005a4c:	b1d4      	cbz	r4, 8005a84 <__gethex+0x150>
 8005a4e:	9b01      	ldr	r3, [sp, #4]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	bf14      	ite	ne
 8005a54:	2700      	movne	r7, #0
 8005a56:	2706      	moveq	r7, #6
 8005a58:	4638      	mov	r0, r7
 8005a5a:	b00b      	add	sp, #44	; 0x2c
 8005a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a60:	463e      	mov	r6, r7
 8005a62:	4625      	mov	r5, r4
 8005a64:	2401      	movs	r4, #1
 8005a66:	e7cc      	b.n	8005a02 <__gethex+0xce>
 8005a68:	f04f 0900 	mov.w	r9, #0
 8005a6c:	1cb1      	adds	r1, r6, #2
 8005a6e:	e7d5      	b.n	8005a1c <__gethex+0xe8>
 8005a70:	f04f 0901 	mov.w	r9, #1
 8005a74:	e7fa      	b.n	8005a6c <__gethex+0x138>
 8005a76:	230a      	movs	r3, #10
 8005a78:	fb03 0202 	mla	r2, r3, r2, r0
 8005a7c:	3a10      	subs	r2, #16
 8005a7e:	e7d6      	b.n	8005a2e <__gethex+0xfa>
 8005a80:	4631      	mov	r1, r6
 8005a82:	e7e1      	b.n	8005a48 <__gethex+0x114>
 8005a84:	4621      	mov	r1, r4
 8005a86:	1bf3      	subs	r3, r6, r7
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	2b07      	cmp	r3, #7
 8005a8c:	dc0a      	bgt.n	8005aa4 <__gethex+0x170>
 8005a8e:	9802      	ldr	r0, [sp, #8]
 8005a90:	f000 faf0 	bl	8006074 <_Balloc>
 8005a94:	4604      	mov	r4, r0
 8005a96:	b940      	cbnz	r0, 8005aaa <__gethex+0x176>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	21de      	movs	r1, #222	; 0xde
 8005a9c:	4b62      	ldr	r3, [pc, #392]	; (8005c28 <__gethex+0x2f4>)
 8005a9e:	4863      	ldr	r0, [pc, #396]	; (8005c2c <__gethex+0x2f8>)
 8005aa0:	f001 fb92 	bl	80071c8 <__assert_func>
 8005aa4:	3101      	adds	r1, #1
 8005aa6:	105b      	asrs	r3, r3, #1
 8005aa8:	e7ef      	b.n	8005a8a <__gethex+0x156>
 8005aaa:	f04f 0b00 	mov.w	fp, #0
 8005aae:	f100 0914 	add.w	r9, r0, #20
 8005ab2:	f1ca 0301 	rsb	r3, sl, #1
 8005ab6:	f8cd 9010 	str.w	r9, [sp, #16]
 8005aba:	f8cd b004 	str.w	fp, [sp, #4]
 8005abe:	9308      	str	r3, [sp, #32]
 8005ac0:	42b7      	cmp	r7, r6
 8005ac2:	d33f      	bcc.n	8005b44 <__gethex+0x210>
 8005ac4:	9f04      	ldr	r7, [sp, #16]
 8005ac6:	9b01      	ldr	r3, [sp, #4]
 8005ac8:	f847 3b04 	str.w	r3, [r7], #4
 8005acc:	eba7 0709 	sub.w	r7, r7, r9
 8005ad0:	10bf      	asrs	r7, r7, #2
 8005ad2:	6127      	str	r7, [r4, #16]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f000 fbc3 	bl	8006260 <__hi0bits>
 8005ada:	017f      	lsls	r7, r7, #5
 8005adc:	f8d8 6000 	ldr.w	r6, [r8]
 8005ae0:	1a3f      	subs	r7, r7, r0
 8005ae2:	42b7      	cmp	r7, r6
 8005ae4:	dd62      	ble.n	8005bac <__gethex+0x278>
 8005ae6:	1bbf      	subs	r7, r7, r6
 8005ae8:	4639      	mov	r1, r7
 8005aea:	4620      	mov	r0, r4
 8005aec:	f000 ff59 	bl	80069a2 <__any_on>
 8005af0:	4682      	mov	sl, r0
 8005af2:	b1a8      	cbz	r0, 8005b20 <__gethex+0x1ec>
 8005af4:	f04f 0a01 	mov.w	sl, #1
 8005af8:	1e7b      	subs	r3, r7, #1
 8005afa:	1159      	asrs	r1, r3, #5
 8005afc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005b00:	f003 021f 	and.w	r2, r3, #31
 8005b04:	fa0a f202 	lsl.w	r2, sl, r2
 8005b08:	420a      	tst	r2, r1
 8005b0a:	d009      	beq.n	8005b20 <__gethex+0x1ec>
 8005b0c:	4553      	cmp	r3, sl
 8005b0e:	dd05      	ble.n	8005b1c <__gethex+0x1e8>
 8005b10:	4620      	mov	r0, r4
 8005b12:	1eb9      	subs	r1, r7, #2
 8005b14:	f000 ff45 	bl	80069a2 <__any_on>
 8005b18:	2800      	cmp	r0, #0
 8005b1a:	d144      	bne.n	8005ba6 <__gethex+0x272>
 8005b1c:	f04f 0a02 	mov.w	sl, #2
 8005b20:	4639      	mov	r1, r7
 8005b22:	4620      	mov	r0, r4
 8005b24:	f7ff fe9d 	bl	8005862 <rshift>
 8005b28:	443d      	add	r5, r7
 8005b2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005b2e:	42ab      	cmp	r3, r5
 8005b30:	da4a      	bge.n	8005bc8 <__gethex+0x294>
 8005b32:	4621      	mov	r1, r4
 8005b34:	9802      	ldr	r0, [sp, #8]
 8005b36:	f000 fadd 	bl	80060f4 <_Bfree>
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005b3e:	27a3      	movs	r7, #163	; 0xa3
 8005b40:	6013      	str	r3, [r2, #0]
 8005b42:	e789      	b.n	8005a58 <__gethex+0x124>
 8005b44:	1e73      	subs	r3, r6, #1
 8005b46:	9a07      	ldr	r2, [sp, #28]
 8005b48:	9305      	str	r3, [sp, #20]
 8005b4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d019      	beq.n	8005b86 <__gethex+0x252>
 8005b52:	f1bb 0f20 	cmp.w	fp, #32
 8005b56:	d107      	bne.n	8005b68 <__gethex+0x234>
 8005b58:	9b04      	ldr	r3, [sp, #16]
 8005b5a:	9a01      	ldr	r2, [sp, #4]
 8005b5c:	f843 2b04 	str.w	r2, [r3], #4
 8005b60:	9304      	str	r3, [sp, #16]
 8005b62:	2300      	movs	r3, #0
 8005b64:	469b      	mov	fp, r3
 8005b66:	9301      	str	r3, [sp, #4]
 8005b68:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005b6c:	f7ff fecc 	bl	8005908 <__hexdig_fun>
 8005b70:	9b01      	ldr	r3, [sp, #4]
 8005b72:	f000 000f 	and.w	r0, r0, #15
 8005b76:	fa00 f00b 	lsl.w	r0, r0, fp
 8005b7a:	4303      	orrs	r3, r0
 8005b7c:	9301      	str	r3, [sp, #4]
 8005b7e:	f10b 0b04 	add.w	fp, fp, #4
 8005b82:	9b05      	ldr	r3, [sp, #20]
 8005b84:	e00d      	b.n	8005ba2 <__gethex+0x26e>
 8005b86:	9b05      	ldr	r3, [sp, #20]
 8005b88:	9a08      	ldr	r2, [sp, #32]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	42bb      	cmp	r3, r7
 8005b8e:	d3e0      	bcc.n	8005b52 <__gethex+0x21e>
 8005b90:	4618      	mov	r0, r3
 8005b92:	4652      	mov	r2, sl
 8005b94:	9903      	ldr	r1, [sp, #12]
 8005b96:	9309      	str	r3, [sp, #36]	; 0x24
 8005b98:	f001 fae5 	bl	8007166 <strncmp>
 8005b9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	d1d7      	bne.n	8005b52 <__gethex+0x21e>
 8005ba2:	461e      	mov	r6, r3
 8005ba4:	e78c      	b.n	8005ac0 <__gethex+0x18c>
 8005ba6:	f04f 0a03 	mov.w	sl, #3
 8005baa:	e7b9      	b.n	8005b20 <__gethex+0x1ec>
 8005bac:	da09      	bge.n	8005bc2 <__gethex+0x28e>
 8005bae:	1bf7      	subs	r7, r6, r7
 8005bb0:	4621      	mov	r1, r4
 8005bb2:	463a      	mov	r2, r7
 8005bb4:	9802      	ldr	r0, [sp, #8]
 8005bb6:	f000 fcb5 	bl	8006524 <__lshift>
 8005bba:	4604      	mov	r4, r0
 8005bbc:	1bed      	subs	r5, r5, r7
 8005bbe:	f100 0914 	add.w	r9, r0, #20
 8005bc2:	f04f 0a00 	mov.w	sl, #0
 8005bc6:	e7b0      	b.n	8005b2a <__gethex+0x1f6>
 8005bc8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005bcc:	42a8      	cmp	r0, r5
 8005bce:	dd71      	ble.n	8005cb4 <__gethex+0x380>
 8005bd0:	1b45      	subs	r5, r0, r5
 8005bd2:	42ae      	cmp	r6, r5
 8005bd4:	dc34      	bgt.n	8005c40 <__gethex+0x30c>
 8005bd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d028      	beq.n	8005c30 <__gethex+0x2fc>
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	d02a      	beq.n	8005c38 <__gethex+0x304>
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d115      	bne.n	8005c12 <__gethex+0x2de>
 8005be6:	42ae      	cmp	r6, r5
 8005be8:	d113      	bne.n	8005c12 <__gethex+0x2de>
 8005bea:	2e01      	cmp	r6, #1
 8005bec:	d10b      	bne.n	8005c06 <__gethex+0x2d2>
 8005bee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005bf2:	9a06      	ldr	r2, [sp, #24]
 8005bf4:	2762      	movs	r7, #98	; 0x62
 8005bf6:	6013      	str	r3, [r2, #0]
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	6123      	str	r3, [r4, #16]
 8005bfc:	f8c9 3000 	str.w	r3, [r9]
 8005c00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c02:	601c      	str	r4, [r3, #0]
 8005c04:	e728      	b.n	8005a58 <__gethex+0x124>
 8005c06:	4620      	mov	r0, r4
 8005c08:	1e71      	subs	r1, r6, #1
 8005c0a:	f000 feca 	bl	80069a2 <__any_on>
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	d1ed      	bne.n	8005bee <__gethex+0x2ba>
 8005c12:	4621      	mov	r1, r4
 8005c14:	9802      	ldr	r0, [sp, #8]
 8005c16:	f000 fa6d 	bl	80060f4 <_Bfree>
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005c1e:	2750      	movs	r7, #80	; 0x50
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	e719      	b.n	8005a58 <__gethex+0x124>
 8005c24:	0800778c 	.word	0x0800778c
 8005c28:	080076ac 	.word	0x080076ac
 8005c2c:	08007720 	.word	0x08007720
 8005c30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1ed      	bne.n	8005c12 <__gethex+0x2de>
 8005c36:	e7da      	b.n	8005bee <__gethex+0x2ba>
 8005c38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1d7      	bne.n	8005bee <__gethex+0x2ba>
 8005c3e:	e7e8      	b.n	8005c12 <__gethex+0x2de>
 8005c40:	1e6f      	subs	r7, r5, #1
 8005c42:	f1ba 0f00 	cmp.w	sl, #0
 8005c46:	d132      	bne.n	8005cae <__gethex+0x37a>
 8005c48:	b127      	cbz	r7, 8005c54 <__gethex+0x320>
 8005c4a:	4639      	mov	r1, r7
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f000 fea8 	bl	80069a2 <__any_on>
 8005c52:	4682      	mov	sl, r0
 8005c54:	2101      	movs	r1, #1
 8005c56:	117b      	asrs	r3, r7, #5
 8005c58:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005c5c:	f007 071f 	and.w	r7, r7, #31
 8005c60:	fa01 f707 	lsl.w	r7, r1, r7
 8005c64:	421f      	tst	r7, r3
 8005c66:	f04f 0702 	mov.w	r7, #2
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	4620      	mov	r0, r4
 8005c6e:	bf18      	it	ne
 8005c70:	f04a 0a02 	orrne.w	sl, sl, #2
 8005c74:	1b76      	subs	r6, r6, r5
 8005c76:	f7ff fdf4 	bl	8005862 <rshift>
 8005c7a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005c7e:	f1ba 0f00 	cmp.w	sl, #0
 8005c82:	d048      	beq.n	8005d16 <__gethex+0x3e2>
 8005c84:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d015      	beq.n	8005cb8 <__gethex+0x384>
 8005c8c:	2b03      	cmp	r3, #3
 8005c8e:	d017      	beq.n	8005cc0 <__gethex+0x38c>
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d109      	bne.n	8005ca8 <__gethex+0x374>
 8005c94:	f01a 0f02 	tst.w	sl, #2
 8005c98:	d006      	beq.n	8005ca8 <__gethex+0x374>
 8005c9a:	f8d9 0000 	ldr.w	r0, [r9]
 8005c9e:	ea4a 0a00 	orr.w	sl, sl, r0
 8005ca2:	f01a 0f01 	tst.w	sl, #1
 8005ca6:	d10e      	bne.n	8005cc6 <__gethex+0x392>
 8005ca8:	f047 0710 	orr.w	r7, r7, #16
 8005cac:	e033      	b.n	8005d16 <__gethex+0x3e2>
 8005cae:	f04f 0a01 	mov.w	sl, #1
 8005cb2:	e7cf      	b.n	8005c54 <__gethex+0x320>
 8005cb4:	2701      	movs	r7, #1
 8005cb6:	e7e2      	b.n	8005c7e <__gethex+0x34a>
 8005cb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005cba:	f1c3 0301 	rsb	r3, r3, #1
 8005cbe:	9315      	str	r3, [sp, #84]	; 0x54
 8005cc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0f0      	beq.n	8005ca8 <__gethex+0x374>
 8005cc6:	f04f 0c00 	mov.w	ip, #0
 8005cca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005cce:	f104 0314 	add.w	r3, r4, #20
 8005cd2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005cd6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ce0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005ce4:	d01c      	beq.n	8005d20 <__gethex+0x3ec>
 8005ce6:	3201      	adds	r2, #1
 8005ce8:	6002      	str	r2, [r0, #0]
 8005cea:	2f02      	cmp	r7, #2
 8005cec:	f104 0314 	add.w	r3, r4, #20
 8005cf0:	d13d      	bne.n	8005d6e <__gethex+0x43a>
 8005cf2:	f8d8 2000 	ldr.w	r2, [r8]
 8005cf6:	3a01      	subs	r2, #1
 8005cf8:	42b2      	cmp	r2, r6
 8005cfa:	d10a      	bne.n	8005d12 <__gethex+0x3de>
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	1171      	asrs	r1, r6, #5
 8005d00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005d04:	f006 061f 	and.w	r6, r6, #31
 8005d08:	fa02 f606 	lsl.w	r6, r2, r6
 8005d0c:	421e      	tst	r6, r3
 8005d0e:	bf18      	it	ne
 8005d10:	4617      	movne	r7, r2
 8005d12:	f047 0720 	orr.w	r7, r7, #32
 8005d16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d18:	601c      	str	r4, [r3, #0]
 8005d1a:	9b06      	ldr	r3, [sp, #24]
 8005d1c:	601d      	str	r5, [r3, #0]
 8005d1e:	e69b      	b.n	8005a58 <__gethex+0x124>
 8005d20:	4299      	cmp	r1, r3
 8005d22:	f843 cc04 	str.w	ip, [r3, #-4]
 8005d26:	d8d8      	bhi.n	8005cda <__gethex+0x3a6>
 8005d28:	68a3      	ldr	r3, [r4, #8]
 8005d2a:	459b      	cmp	fp, r3
 8005d2c:	db17      	blt.n	8005d5e <__gethex+0x42a>
 8005d2e:	6861      	ldr	r1, [r4, #4]
 8005d30:	9802      	ldr	r0, [sp, #8]
 8005d32:	3101      	adds	r1, #1
 8005d34:	f000 f99e 	bl	8006074 <_Balloc>
 8005d38:	4681      	mov	r9, r0
 8005d3a:	b918      	cbnz	r0, 8005d44 <__gethex+0x410>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	2184      	movs	r1, #132	; 0x84
 8005d40:	4b19      	ldr	r3, [pc, #100]	; (8005da8 <__gethex+0x474>)
 8005d42:	e6ac      	b.n	8005a9e <__gethex+0x16a>
 8005d44:	6922      	ldr	r2, [r4, #16]
 8005d46:	f104 010c 	add.w	r1, r4, #12
 8005d4a:	3202      	adds	r2, #2
 8005d4c:	0092      	lsls	r2, r2, #2
 8005d4e:	300c      	adds	r0, #12
 8005d50:	f000 f982 	bl	8006058 <memcpy>
 8005d54:	4621      	mov	r1, r4
 8005d56:	9802      	ldr	r0, [sp, #8]
 8005d58:	f000 f9cc 	bl	80060f4 <_Bfree>
 8005d5c:	464c      	mov	r4, r9
 8005d5e:	6923      	ldr	r3, [r4, #16]
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	6122      	str	r2, [r4, #16]
 8005d64:	2201      	movs	r2, #1
 8005d66:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005d6a:	615a      	str	r2, [r3, #20]
 8005d6c:	e7bd      	b.n	8005cea <__gethex+0x3b6>
 8005d6e:	6922      	ldr	r2, [r4, #16]
 8005d70:	455a      	cmp	r2, fp
 8005d72:	dd0b      	ble.n	8005d8c <__gethex+0x458>
 8005d74:	2101      	movs	r1, #1
 8005d76:	4620      	mov	r0, r4
 8005d78:	f7ff fd73 	bl	8005862 <rshift>
 8005d7c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005d80:	3501      	adds	r5, #1
 8005d82:	42ab      	cmp	r3, r5
 8005d84:	f6ff aed5 	blt.w	8005b32 <__gethex+0x1fe>
 8005d88:	2701      	movs	r7, #1
 8005d8a:	e7c2      	b.n	8005d12 <__gethex+0x3de>
 8005d8c:	f016 061f 	ands.w	r6, r6, #31
 8005d90:	d0fa      	beq.n	8005d88 <__gethex+0x454>
 8005d92:	449a      	add	sl, r3
 8005d94:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005d98:	f000 fa62 	bl	8006260 <__hi0bits>
 8005d9c:	f1c6 0620 	rsb	r6, r6, #32
 8005da0:	42b0      	cmp	r0, r6
 8005da2:	dbe7      	blt.n	8005d74 <__gethex+0x440>
 8005da4:	e7f0      	b.n	8005d88 <__gethex+0x454>
 8005da6:	bf00      	nop
 8005da8:	080076ac 	.word	0x080076ac

08005dac <L_shift>:
 8005dac:	f1c2 0208 	rsb	r2, r2, #8
 8005db0:	0092      	lsls	r2, r2, #2
 8005db2:	b570      	push	{r4, r5, r6, lr}
 8005db4:	f1c2 0620 	rsb	r6, r2, #32
 8005db8:	6843      	ldr	r3, [r0, #4]
 8005dba:	6804      	ldr	r4, [r0, #0]
 8005dbc:	fa03 f506 	lsl.w	r5, r3, r6
 8005dc0:	432c      	orrs	r4, r5
 8005dc2:	40d3      	lsrs	r3, r2
 8005dc4:	6004      	str	r4, [r0, #0]
 8005dc6:	f840 3f04 	str.w	r3, [r0, #4]!
 8005dca:	4288      	cmp	r0, r1
 8005dcc:	d3f4      	bcc.n	8005db8 <L_shift+0xc>
 8005dce:	bd70      	pop	{r4, r5, r6, pc}

08005dd0 <__match>:
 8005dd0:	b530      	push	{r4, r5, lr}
 8005dd2:	6803      	ldr	r3, [r0, #0]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dda:	b914      	cbnz	r4, 8005de2 <__match+0x12>
 8005ddc:	6003      	str	r3, [r0, #0]
 8005dde:	2001      	movs	r0, #1
 8005de0:	bd30      	pop	{r4, r5, pc}
 8005de2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005de6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8005dea:	2d19      	cmp	r5, #25
 8005dec:	bf98      	it	ls
 8005dee:	3220      	addls	r2, #32
 8005df0:	42a2      	cmp	r2, r4
 8005df2:	d0f0      	beq.n	8005dd6 <__match+0x6>
 8005df4:	2000      	movs	r0, #0
 8005df6:	e7f3      	b.n	8005de0 <__match+0x10>

08005df8 <__hexnan>:
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	2500      	movs	r5, #0
 8005dfe:	680b      	ldr	r3, [r1, #0]
 8005e00:	4682      	mov	sl, r0
 8005e02:	115e      	asrs	r6, r3, #5
 8005e04:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005e08:	f013 031f 	ands.w	r3, r3, #31
 8005e0c:	bf18      	it	ne
 8005e0e:	3604      	addne	r6, #4
 8005e10:	1f37      	subs	r7, r6, #4
 8005e12:	4690      	mov	r8, r2
 8005e14:	46b9      	mov	r9, r7
 8005e16:	463c      	mov	r4, r7
 8005e18:	46ab      	mov	fp, r5
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	6801      	ldr	r1, [r0, #0]
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	f846 5c04 	str.w	r5, [r6, #-4]
 8005e24:	9502      	str	r5, [sp, #8]
 8005e26:	784a      	ldrb	r2, [r1, #1]
 8005e28:	1c4b      	adds	r3, r1, #1
 8005e2a:	9303      	str	r3, [sp, #12]
 8005e2c:	b342      	cbz	r2, 8005e80 <__hexnan+0x88>
 8005e2e:	4610      	mov	r0, r2
 8005e30:	9105      	str	r1, [sp, #20]
 8005e32:	9204      	str	r2, [sp, #16]
 8005e34:	f7ff fd68 	bl	8005908 <__hexdig_fun>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d14f      	bne.n	8005edc <__hexnan+0xe4>
 8005e3c:	9a04      	ldr	r2, [sp, #16]
 8005e3e:	9905      	ldr	r1, [sp, #20]
 8005e40:	2a20      	cmp	r2, #32
 8005e42:	d818      	bhi.n	8005e76 <__hexnan+0x7e>
 8005e44:	9b02      	ldr	r3, [sp, #8]
 8005e46:	459b      	cmp	fp, r3
 8005e48:	dd13      	ble.n	8005e72 <__hexnan+0x7a>
 8005e4a:	454c      	cmp	r4, r9
 8005e4c:	d206      	bcs.n	8005e5c <__hexnan+0x64>
 8005e4e:	2d07      	cmp	r5, #7
 8005e50:	dc04      	bgt.n	8005e5c <__hexnan+0x64>
 8005e52:	462a      	mov	r2, r5
 8005e54:	4649      	mov	r1, r9
 8005e56:	4620      	mov	r0, r4
 8005e58:	f7ff ffa8 	bl	8005dac <L_shift>
 8005e5c:	4544      	cmp	r4, r8
 8005e5e:	d950      	bls.n	8005f02 <__hexnan+0x10a>
 8005e60:	2300      	movs	r3, #0
 8005e62:	f1a4 0904 	sub.w	r9, r4, #4
 8005e66:	f844 3c04 	str.w	r3, [r4, #-4]
 8005e6a:	461d      	mov	r5, r3
 8005e6c:	464c      	mov	r4, r9
 8005e6e:	f8cd b008 	str.w	fp, [sp, #8]
 8005e72:	9903      	ldr	r1, [sp, #12]
 8005e74:	e7d7      	b.n	8005e26 <__hexnan+0x2e>
 8005e76:	2a29      	cmp	r2, #41	; 0x29
 8005e78:	d156      	bne.n	8005f28 <__hexnan+0x130>
 8005e7a:	3102      	adds	r1, #2
 8005e7c:	f8ca 1000 	str.w	r1, [sl]
 8005e80:	f1bb 0f00 	cmp.w	fp, #0
 8005e84:	d050      	beq.n	8005f28 <__hexnan+0x130>
 8005e86:	454c      	cmp	r4, r9
 8005e88:	d206      	bcs.n	8005e98 <__hexnan+0xa0>
 8005e8a:	2d07      	cmp	r5, #7
 8005e8c:	dc04      	bgt.n	8005e98 <__hexnan+0xa0>
 8005e8e:	462a      	mov	r2, r5
 8005e90:	4649      	mov	r1, r9
 8005e92:	4620      	mov	r0, r4
 8005e94:	f7ff ff8a 	bl	8005dac <L_shift>
 8005e98:	4544      	cmp	r4, r8
 8005e9a:	d934      	bls.n	8005f06 <__hexnan+0x10e>
 8005e9c:	4623      	mov	r3, r4
 8005e9e:	f1a8 0204 	sub.w	r2, r8, #4
 8005ea2:	f853 1b04 	ldr.w	r1, [r3], #4
 8005ea6:	429f      	cmp	r7, r3
 8005ea8:	f842 1f04 	str.w	r1, [r2, #4]!
 8005eac:	d2f9      	bcs.n	8005ea2 <__hexnan+0xaa>
 8005eae:	1b3b      	subs	r3, r7, r4
 8005eb0:	f023 0303 	bic.w	r3, r3, #3
 8005eb4:	3304      	adds	r3, #4
 8005eb6:	3401      	adds	r4, #1
 8005eb8:	3e03      	subs	r6, #3
 8005eba:	42b4      	cmp	r4, r6
 8005ebc:	bf88      	it	hi
 8005ebe:	2304      	movhi	r3, #4
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	4443      	add	r3, r8
 8005ec4:	f843 2b04 	str.w	r2, [r3], #4
 8005ec8:	429f      	cmp	r7, r3
 8005eca:	d2fb      	bcs.n	8005ec4 <__hexnan+0xcc>
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	b91b      	cbnz	r3, 8005ed8 <__hexnan+0xe0>
 8005ed0:	4547      	cmp	r7, r8
 8005ed2:	d127      	bne.n	8005f24 <__hexnan+0x12c>
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	603b      	str	r3, [r7, #0]
 8005ed8:	2005      	movs	r0, #5
 8005eda:	e026      	b.n	8005f2a <__hexnan+0x132>
 8005edc:	3501      	adds	r5, #1
 8005ede:	2d08      	cmp	r5, #8
 8005ee0:	f10b 0b01 	add.w	fp, fp, #1
 8005ee4:	dd06      	ble.n	8005ef4 <__hexnan+0xfc>
 8005ee6:	4544      	cmp	r4, r8
 8005ee8:	d9c3      	bls.n	8005e72 <__hexnan+0x7a>
 8005eea:	2300      	movs	r3, #0
 8005eec:	2501      	movs	r5, #1
 8005eee:	f844 3c04 	str.w	r3, [r4, #-4]
 8005ef2:	3c04      	subs	r4, #4
 8005ef4:	6822      	ldr	r2, [r4, #0]
 8005ef6:	f000 000f 	and.w	r0, r0, #15
 8005efa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8005efe:	6022      	str	r2, [r4, #0]
 8005f00:	e7b7      	b.n	8005e72 <__hexnan+0x7a>
 8005f02:	2508      	movs	r5, #8
 8005f04:	e7b5      	b.n	8005e72 <__hexnan+0x7a>
 8005f06:	9b01      	ldr	r3, [sp, #4]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d0df      	beq.n	8005ecc <__hexnan+0xd4>
 8005f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f10:	f1c3 0320 	rsb	r3, r3, #32
 8005f14:	fa22 f303 	lsr.w	r3, r2, r3
 8005f18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005f1c:	401a      	ands	r2, r3
 8005f1e:	f846 2c04 	str.w	r2, [r6, #-4]
 8005f22:	e7d3      	b.n	8005ecc <__hexnan+0xd4>
 8005f24:	3f04      	subs	r7, #4
 8005f26:	e7d1      	b.n	8005ecc <__hexnan+0xd4>
 8005f28:	2004      	movs	r0, #4
 8005f2a:	b007      	add	sp, #28
 8005f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005f30 <_localeconv_r>:
 8005f30:	4800      	ldr	r0, [pc, #0]	; (8005f34 <_localeconv_r+0x4>)
 8005f32:	4770      	bx	lr
 8005f34:	20000164 	.word	0x20000164

08005f38 <__retarget_lock_init_recursive>:
 8005f38:	4770      	bx	lr

08005f3a <__retarget_lock_acquire_recursive>:
 8005f3a:	4770      	bx	lr

08005f3c <__retarget_lock_release_recursive>:
 8005f3c:	4770      	bx	lr

08005f3e <__swhatbuf_r>:
 8005f3e:	b570      	push	{r4, r5, r6, lr}
 8005f40:	460e      	mov	r6, r1
 8005f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f46:	4614      	mov	r4, r2
 8005f48:	2900      	cmp	r1, #0
 8005f4a:	461d      	mov	r5, r3
 8005f4c:	b096      	sub	sp, #88	; 0x58
 8005f4e:	da07      	bge.n	8005f60 <__swhatbuf_r+0x22>
 8005f50:	2300      	movs	r3, #0
 8005f52:	602b      	str	r3, [r5, #0]
 8005f54:	89b3      	ldrh	r3, [r6, #12]
 8005f56:	061a      	lsls	r2, r3, #24
 8005f58:	d410      	bmi.n	8005f7c <__swhatbuf_r+0x3e>
 8005f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f5e:	e00e      	b.n	8005f7e <__swhatbuf_r+0x40>
 8005f60:	466a      	mov	r2, sp
 8005f62:	f001 f971 	bl	8007248 <_fstat_r>
 8005f66:	2800      	cmp	r0, #0
 8005f68:	dbf2      	blt.n	8005f50 <__swhatbuf_r+0x12>
 8005f6a:	9a01      	ldr	r2, [sp, #4]
 8005f6c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005f70:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005f74:	425a      	negs	r2, r3
 8005f76:	415a      	adcs	r2, r3
 8005f78:	602a      	str	r2, [r5, #0]
 8005f7a:	e7ee      	b.n	8005f5a <__swhatbuf_r+0x1c>
 8005f7c:	2340      	movs	r3, #64	; 0x40
 8005f7e:	2000      	movs	r0, #0
 8005f80:	6023      	str	r3, [r4, #0]
 8005f82:	b016      	add	sp, #88	; 0x58
 8005f84:	bd70      	pop	{r4, r5, r6, pc}
	...

08005f88 <__smakebuf_r>:
 8005f88:	898b      	ldrh	r3, [r1, #12]
 8005f8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f8c:	079d      	lsls	r5, r3, #30
 8005f8e:	4606      	mov	r6, r0
 8005f90:	460c      	mov	r4, r1
 8005f92:	d507      	bpl.n	8005fa4 <__smakebuf_r+0x1c>
 8005f94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f98:	6023      	str	r3, [r4, #0]
 8005f9a:	6123      	str	r3, [r4, #16]
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	6163      	str	r3, [r4, #20]
 8005fa0:	b002      	add	sp, #8
 8005fa2:	bd70      	pop	{r4, r5, r6, pc}
 8005fa4:	466a      	mov	r2, sp
 8005fa6:	ab01      	add	r3, sp, #4
 8005fa8:	f7ff ffc9 	bl	8005f3e <__swhatbuf_r>
 8005fac:	9900      	ldr	r1, [sp, #0]
 8005fae:	4605      	mov	r5, r0
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	f000 fd71 	bl	8006a98 <_malloc_r>
 8005fb6:	b948      	cbnz	r0, 8005fcc <__smakebuf_r+0x44>
 8005fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fbc:	059a      	lsls	r2, r3, #22
 8005fbe:	d4ef      	bmi.n	8005fa0 <__smakebuf_r+0x18>
 8005fc0:	f023 0303 	bic.w	r3, r3, #3
 8005fc4:	f043 0302 	orr.w	r3, r3, #2
 8005fc8:	81a3      	strh	r3, [r4, #12]
 8005fca:	e7e3      	b.n	8005f94 <__smakebuf_r+0xc>
 8005fcc:	4b0d      	ldr	r3, [pc, #52]	; (8006004 <__smakebuf_r+0x7c>)
 8005fce:	62b3      	str	r3, [r6, #40]	; 0x28
 8005fd0:	89a3      	ldrh	r3, [r4, #12]
 8005fd2:	6020      	str	r0, [r4, #0]
 8005fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fd8:	81a3      	strh	r3, [r4, #12]
 8005fda:	9b00      	ldr	r3, [sp, #0]
 8005fdc:	6120      	str	r0, [r4, #16]
 8005fde:	6163      	str	r3, [r4, #20]
 8005fe0:	9b01      	ldr	r3, [sp, #4]
 8005fe2:	b15b      	cbz	r3, 8005ffc <__smakebuf_r+0x74>
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fea:	f001 f93f 	bl	800726c <_isatty_r>
 8005fee:	b128      	cbz	r0, 8005ffc <__smakebuf_r+0x74>
 8005ff0:	89a3      	ldrh	r3, [r4, #12]
 8005ff2:	f023 0303 	bic.w	r3, r3, #3
 8005ff6:	f043 0301 	orr.w	r3, r3, #1
 8005ffa:	81a3      	strh	r3, [r4, #12]
 8005ffc:	89a0      	ldrh	r0, [r4, #12]
 8005ffe:	4305      	orrs	r5, r0
 8006000:	81a5      	strh	r5, [r4, #12]
 8006002:	e7cd      	b.n	8005fa0 <__smakebuf_r+0x18>
 8006004:	080056c1 	.word	0x080056c1

08006008 <malloc>:
 8006008:	4b02      	ldr	r3, [pc, #8]	; (8006014 <malloc+0xc>)
 800600a:	4601      	mov	r1, r0
 800600c:	6818      	ldr	r0, [r3, #0]
 800600e:	f000 bd43 	b.w	8006a98 <_malloc_r>
 8006012:	bf00      	nop
 8006014:	2000000c 	.word	0x2000000c

08006018 <__ascii_mbtowc>:
 8006018:	b082      	sub	sp, #8
 800601a:	b901      	cbnz	r1, 800601e <__ascii_mbtowc+0x6>
 800601c:	a901      	add	r1, sp, #4
 800601e:	b142      	cbz	r2, 8006032 <__ascii_mbtowc+0x1a>
 8006020:	b14b      	cbz	r3, 8006036 <__ascii_mbtowc+0x1e>
 8006022:	7813      	ldrb	r3, [r2, #0]
 8006024:	600b      	str	r3, [r1, #0]
 8006026:	7812      	ldrb	r2, [r2, #0]
 8006028:	1e10      	subs	r0, r2, #0
 800602a:	bf18      	it	ne
 800602c:	2001      	movne	r0, #1
 800602e:	b002      	add	sp, #8
 8006030:	4770      	bx	lr
 8006032:	4610      	mov	r0, r2
 8006034:	e7fb      	b.n	800602e <__ascii_mbtowc+0x16>
 8006036:	f06f 0001 	mvn.w	r0, #1
 800603a:	e7f8      	b.n	800602e <__ascii_mbtowc+0x16>

0800603c <memchr>:
 800603c:	4603      	mov	r3, r0
 800603e:	b510      	push	{r4, lr}
 8006040:	b2c9      	uxtb	r1, r1
 8006042:	4402      	add	r2, r0
 8006044:	4293      	cmp	r3, r2
 8006046:	4618      	mov	r0, r3
 8006048:	d101      	bne.n	800604e <memchr+0x12>
 800604a:	2000      	movs	r0, #0
 800604c:	e003      	b.n	8006056 <memchr+0x1a>
 800604e:	7804      	ldrb	r4, [r0, #0]
 8006050:	3301      	adds	r3, #1
 8006052:	428c      	cmp	r4, r1
 8006054:	d1f6      	bne.n	8006044 <memchr+0x8>
 8006056:	bd10      	pop	{r4, pc}

08006058 <memcpy>:
 8006058:	440a      	add	r2, r1
 800605a:	4291      	cmp	r1, r2
 800605c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006060:	d100      	bne.n	8006064 <memcpy+0xc>
 8006062:	4770      	bx	lr
 8006064:	b510      	push	{r4, lr}
 8006066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800606a:	4291      	cmp	r1, r2
 800606c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006070:	d1f9      	bne.n	8006066 <memcpy+0xe>
 8006072:	bd10      	pop	{r4, pc}

08006074 <_Balloc>:
 8006074:	b570      	push	{r4, r5, r6, lr}
 8006076:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006078:	4604      	mov	r4, r0
 800607a:	460d      	mov	r5, r1
 800607c:	b976      	cbnz	r6, 800609c <_Balloc+0x28>
 800607e:	2010      	movs	r0, #16
 8006080:	f7ff ffc2 	bl	8006008 <malloc>
 8006084:	4602      	mov	r2, r0
 8006086:	6260      	str	r0, [r4, #36]	; 0x24
 8006088:	b920      	cbnz	r0, 8006094 <_Balloc+0x20>
 800608a:	2166      	movs	r1, #102	; 0x66
 800608c:	4b17      	ldr	r3, [pc, #92]	; (80060ec <_Balloc+0x78>)
 800608e:	4818      	ldr	r0, [pc, #96]	; (80060f0 <_Balloc+0x7c>)
 8006090:	f001 f89a 	bl	80071c8 <__assert_func>
 8006094:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006098:	6006      	str	r6, [r0, #0]
 800609a:	60c6      	str	r6, [r0, #12]
 800609c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800609e:	68f3      	ldr	r3, [r6, #12]
 80060a0:	b183      	cbz	r3, 80060c4 <_Balloc+0x50>
 80060a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80060aa:	b9b8      	cbnz	r0, 80060dc <_Balloc+0x68>
 80060ac:	2101      	movs	r1, #1
 80060ae:	fa01 f605 	lsl.w	r6, r1, r5
 80060b2:	1d72      	adds	r2, r6, #5
 80060b4:	4620      	mov	r0, r4
 80060b6:	0092      	lsls	r2, r2, #2
 80060b8:	f000 fc94 	bl	80069e4 <_calloc_r>
 80060bc:	b160      	cbz	r0, 80060d8 <_Balloc+0x64>
 80060be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80060c2:	e00e      	b.n	80060e2 <_Balloc+0x6e>
 80060c4:	2221      	movs	r2, #33	; 0x21
 80060c6:	2104      	movs	r1, #4
 80060c8:	4620      	mov	r0, r4
 80060ca:	f000 fc8b 	bl	80069e4 <_calloc_r>
 80060ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060d0:	60f0      	str	r0, [r6, #12]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e4      	bne.n	80060a2 <_Balloc+0x2e>
 80060d8:	2000      	movs	r0, #0
 80060da:	bd70      	pop	{r4, r5, r6, pc}
 80060dc:	6802      	ldr	r2, [r0, #0]
 80060de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80060e2:	2300      	movs	r3, #0
 80060e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060e8:	e7f7      	b.n	80060da <_Balloc+0x66>
 80060ea:	bf00      	nop
 80060ec:	08007636 	.word	0x08007636
 80060f0:	080077a0 	.word	0x080077a0

080060f4 <_Bfree>:
 80060f4:	b570      	push	{r4, r5, r6, lr}
 80060f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80060f8:	4605      	mov	r5, r0
 80060fa:	460c      	mov	r4, r1
 80060fc:	b976      	cbnz	r6, 800611c <_Bfree+0x28>
 80060fe:	2010      	movs	r0, #16
 8006100:	f7ff ff82 	bl	8006008 <malloc>
 8006104:	4602      	mov	r2, r0
 8006106:	6268      	str	r0, [r5, #36]	; 0x24
 8006108:	b920      	cbnz	r0, 8006114 <_Bfree+0x20>
 800610a:	218a      	movs	r1, #138	; 0x8a
 800610c:	4b08      	ldr	r3, [pc, #32]	; (8006130 <_Bfree+0x3c>)
 800610e:	4809      	ldr	r0, [pc, #36]	; (8006134 <_Bfree+0x40>)
 8006110:	f001 f85a 	bl	80071c8 <__assert_func>
 8006114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006118:	6006      	str	r6, [r0, #0]
 800611a:	60c6      	str	r6, [r0, #12]
 800611c:	b13c      	cbz	r4, 800612e <_Bfree+0x3a>
 800611e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006120:	6862      	ldr	r2, [r4, #4]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006128:	6021      	str	r1, [r4, #0]
 800612a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800612e:	bd70      	pop	{r4, r5, r6, pc}
 8006130:	08007636 	.word	0x08007636
 8006134:	080077a0 	.word	0x080077a0

08006138 <__multadd>:
 8006138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800613c:	4698      	mov	r8, r3
 800613e:	460c      	mov	r4, r1
 8006140:	2300      	movs	r3, #0
 8006142:	690e      	ldr	r6, [r1, #16]
 8006144:	4607      	mov	r7, r0
 8006146:	f101 0014 	add.w	r0, r1, #20
 800614a:	6805      	ldr	r5, [r0, #0]
 800614c:	3301      	adds	r3, #1
 800614e:	b2a9      	uxth	r1, r5
 8006150:	fb02 8101 	mla	r1, r2, r1, r8
 8006154:	0c2d      	lsrs	r5, r5, #16
 8006156:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800615a:	fb02 c505 	mla	r5, r2, r5, ip
 800615e:	b289      	uxth	r1, r1
 8006160:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006164:	429e      	cmp	r6, r3
 8006166:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800616a:	f840 1b04 	str.w	r1, [r0], #4
 800616e:	dcec      	bgt.n	800614a <__multadd+0x12>
 8006170:	f1b8 0f00 	cmp.w	r8, #0
 8006174:	d022      	beq.n	80061bc <__multadd+0x84>
 8006176:	68a3      	ldr	r3, [r4, #8]
 8006178:	42b3      	cmp	r3, r6
 800617a:	dc19      	bgt.n	80061b0 <__multadd+0x78>
 800617c:	6861      	ldr	r1, [r4, #4]
 800617e:	4638      	mov	r0, r7
 8006180:	3101      	adds	r1, #1
 8006182:	f7ff ff77 	bl	8006074 <_Balloc>
 8006186:	4605      	mov	r5, r0
 8006188:	b928      	cbnz	r0, 8006196 <__multadd+0x5e>
 800618a:	4602      	mov	r2, r0
 800618c:	21b5      	movs	r1, #181	; 0xb5
 800618e:	4b0d      	ldr	r3, [pc, #52]	; (80061c4 <__multadd+0x8c>)
 8006190:	480d      	ldr	r0, [pc, #52]	; (80061c8 <__multadd+0x90>)
 8006192:	f001 f819 	bl	80071c8 <__assert_func>
 8006196:	6922      	ldr	r2, [r4, #16]
 8006198:	f104 010c 	add.w	r1, r4, #12
 800619c:	3202      	adds	r2, #2
 800619e:	0092      	lsls	r2, r2, #2
 80061a0:	300c      	adds	r0, #12
 80061a2:	f7ff ff59 	bl	8006058 <memcpy>
 80061a6:	4621      	mov	r1, r4
 80061a8:	4638      	mov	r0, r7
 80061aa:	f7ff ffa3 	bl	80060f4 <_Bfree>
 80061ae:	462c      	mov	r4, r5
 80061b0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80061b4:	3601      	adds	r6, #1
 80061b6:	f8c3 8014 	str.w	r8, [r3, #20]
 80061ba:	6126      	str	r6, [r4, #16]
 80061bc:	4620      	mov	r0, r4
 80061be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061c2:	bf00      	nop
 80061c4:	080076ac 	.word	0x080076ac
 80061c8:	080077a0 	.word	0x080077a0

080061cc <__s2b>:
 80061cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061d0:	4615      	mov	r5, r2
 80061d2:	2209      	movs	r2, #9
 80061d4:	461f      	mov	r7, r3
 80061d6:	3308      	adds	r3, #8
 80061d8:	460c      	mov	r4, r1
 80061da:	fb93 f3f2 	sdiv	r3, r3, r2
 80061de:	4606      	mov	r6, r0
 80061e0:	2201      	movs	r2, #1
 80061e2:	2100      	movs	r1, #0
 80061e4:	429a      	cmp	r2, r3
 80061e6:	db09      	blt.n	80061fc <__s2b+0x30>
 80061e8:	4630      	mov	r0, r6
 80061ea:	f7ff ff43 	bl	8006074 <_Balloc>
 80061ee:	b940      	cbnz	r0, 8006202 <__s2b+0x36>
 80061f0:	4602      	mov	r2, r0
 80061f2:	21ce      	movs	r1, #206	; 0xce
 80061f4:	4b18      	ldr	r3, [pc, #96]	; (8006258 <__s2b+0x8c>)
 80061f6:	4819      	ldr	r0, [pc, #100]	; (800625c <__s2b+0x90>)
 80061f8:	f000 ffe6 	bl	80071c8 <__assert_func>
 80061fc:	0052      	lsls	r2, r2, #1
 80061fe:	3101      	adds	r1, #1
 8006200:	e7f0      	b.n	80061e4 <__s2b+0x18>
 8006202:	9b08      	ldr	r3, [sp, #32]
 8006204:	2d09      	cmp	r5, #9
 8006206:	6143      	str	r3, [r0, #20]
 8006208:	f04f 0301 	mov.w	r3, #1
 800620c:	6103      	str	r3, [r0, #16]
 800620e:	dd16      	ble.n	800623e <__s2b+0x72>
 8006210:	f104 0909 	add.w	r9, r4, #9
 8006214:	46c8      	mov	r8, r9
 8006216:	442c      	add	r4, r5
 8006218:	f818 3b01 	ldrb.w	r3, [r8], #1
 800621c:	4601      	mov	r1, r0
 800621e:	220a      	movs	r2, #10
 8006220:	4630      	mov	r0, r6
 8006222:	3b30      	subs	r3, #48	; 0x30
 8006224:	f7ff ff88 	bl	8006138 <__multadd>
 8006228:	45a0      	cmp	r8, r4
 800622a:	d1f5      	bne.n	8006218 <__s2b+0x4c>
 800622c:	f1a5 0408 	sub.w	r4, r5, #8
 8006230:	444c      	add	r4, r9
 8006232:	1b2d      	subs	r5, r5, r4
 8006234:	1963      	adds	r3, r4, r5
 8006236:	42bb      	cmp	r3, r7
 8006238:	db04      	blt.n	8006244 <__s2b+0x78>
 800623a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800623e:	2509      	movs	r5, #9
 8006240:	340a      	adds	r4, #10
 8006242:	e7f6      	b.n	8006232 <__s2b+0x66>
 8006244:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006248:	4601      	mov	r1, r0
 800624a:	220a      	movs	r2, #10
 800624c:	4630      	mov	r0, r6
 800624e:	3b30      	subs	r3, #48	; 0x30
 8006250:	f7ff ff72 	bl	8006138 <__multadd>
 8006254:	e7ee      	b.n	8006234 <__s2b+0x68>
 8006256:	bf00      	nop
 8006258:	080076ac 	.word	0x080076ac
 800625c:	080077a0 	.word	0x080077a0

08006260 <__hi0bits>:
 8006260:	0c02      	lsrs	r2, r0, #16
 8006262:	0412      	lsls	r2, r2, #16
 8006264:	4603      	mov	r3, r0
 8006266:	b9ca      	cbnz	r2, 800629c <__hi0bits+0x3c>
 8006268:	0403      	lsls	r3, r0, #16
 800626a:	2010      	movs	r0, #16
 800626c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006270:	bf04      	itt	eq
 8006272:	021b      	lsleq	r3, r3, #8
 8006274:	3008      	addeq	r0, #8
 8006276:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800627a:	bf04      	itt	eq
 800627c:	011b      	lsleq	r3, r3, #4
 800627e:	3004      	addeq	r0, #4
 8006280:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006284:	bf04      	itt	eq
 8006286:	009b      	lsleq	r3, r3, #2
 8006288:	3002      	addeq	r0, #2
 800628a:	2b00      	cmp	r3, #0
 800628c:	db05      	blt.n	800629a <__hi0bits+0x3a>
 800628e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006292:	f100 0001 	add.w	r0, r0, #1
 8006296:	bf08      	it	eq
 8006298:	2020      	moveq	r0, #32
 800629a:	4770      	bx	lr
 800629c:	2000      	movs	r0, #0
 800629e:	e7e5      	b.n	800626c <__hi0bits+0xc>

080062a0 <__lo0bits>:
 80062a0:	6803      	ldr	r3, [r0, #0]
 80062a2:	4602      	mov	r2, r0
 80062a4:	f013 0007 	ands.w	r0, r3, #7
 80062a8:	d00b      	beq.n	80062c2 <__lo0bits+0x22>
 80062aa:	07d9      	lsls	r1, r3, #31
 80062ac:	d422      	bmi.n	80062f4 <__lo0bits+0x54>
 80062ae:	0798      	lsls	r0, r3, #30
 80062b0:	bf49      	itett	mi
 80062b2:	085b      	lsrmi	r3, r3, #1
 80062b4:	089b      	lsrpl	r3, r3, #2
 80062b6:	2001      	movmi	r0, #1
 80062b8:	6013      	strmi	r3, [r2, #0]
 80062ba:	bf5c      	itt	pl
 80062bc:	2002      	movpl	r0, #2
 80062be:	6013      	strpl	r3, [r2, #0]
 80062c0:	4770      	bx	lr
 80062c2:	b299      	uxth	r1, r3
 80062c4:	b909      	cbnz	r1, 80062ca <__lo0bits+0x2a>
 80062c6:	2010      	movs	r0, #16
 80062c8:	0c1b      	lsrs	r3, r3, #16
 80062ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 80062ce:	bf04      	itt	eq
 80062d0:	0a1b      	lsreq	r3, r3, #8
 80062d2:	3008      	addeq	r0, #8
 80062d4:	0719      	lsls	r1, r3, #28
 80062d6:	bf04      	itt	eq
 80062d8:	091b      	lsreq	r3, r3, #4
 80062da:	3004      	addeq	r0, #4
 80062dc:	0799      	lsls	r1, r3, #30
 80062de:	bf04      	itt	eq
 80062e0:	089b      	lsreq	r3, r3, #2
 80062e2:	3002      	addeq	r0, #2
 80062e4:	07d9      	lsls	r1, r3, #31
 80062e6:	d403      	bmi.n	80062f0 <__lo0bits+0x50>
 80062e8:	085b      	lsrs	r3, r3, #1
 80062ea:	f100 0001 	add.w	r0, r0, #1
 80062ee:	d003      	beq.n	80062f8 <__lo0bits+0x58>
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	4770      	bx	lr
 80062f4:	2000      	movs	r0, #0
 80062f6:	4770      	bx	lr
 80062f8:	2020      	movs	r0, #32
 80062fa:	4770      	bx	lr

080062fc <__i2b>:
 80062fc:	b510      	push	{r4, lr}
 80062fe:	460c      	mov	r4, r1
 8006300:	2101      	movs	r1, #1
 8006302:	f7ff feb7 	bl	8006074 <_Balloc>
 8006306:	4602      	mov	r2, r0
 8006308:	b928      	cbnz	r0, 8006316 <__i2b+0x1a>
 800630a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800630e:	4b04      	ldr	r3, [pc, #16]	; (8006320 <__i2b+0x24>)
 8006310:	4804      	ldr	r0, [pc, #16]	; (8006324 <__i2b+0x28>)
 8006312:	f000 ff59 	bl	80071c8 <__assert_func>
 8006316:	2301      	movs	r3, #1
 8006318:	6144      	str	r4, [r0, #20]
 800631a:	6103      	str	r3, [r0, #16]
 800631c:	bd10      	pop	{r4, pc}
 800631e:	bf00      	nop
 8006320:	080076ac 	.word	0x080076ac
 8006324:	080077a0 	.word	0x080077a0

08006328 <__multiply>:
 8006328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800632c:	4614      	mov	r4, r2
 800632e:	690a      	ldr	r2, [r1, #16]
 8006330:	6923      	ldr	r3, [r4, #16]
 8006332:	460d      	mov	r5, r1
 8006334:	429a      	cmp	r2, r3
 8006336:	bfbe      	ittt	lt
 8006338:	460b      	movlt	r3, r1
 800633a:	4625      	movlt	r5, r4
 800633c:	461c      	movlt	r4, r3
 800633e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006342:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006346:	68ab      	ldr	r3, [r5, #8]
 8006348:	6869      	ldr	r1, [r5, #4]
 800634a:	eb0a 0709 	add.w	r7, sl, r9
 800634e:	42bb      	cmp	r3, r7
 8006350:	b085      	sub	sp, #20
 8006352:	bfb8      	it	lt
 8006354:	3101      	addlt	r1, #1
 8006356:	f7ff fe8d 	bl	8006074 <_Balloc>
 800635a:	b930      	cbnz	r0, 800636a <__multiply+0x42>
 800635c:	4602      	mov	r2, r0
 800635e:	f240 115d 	movw	r1, #349	; 0x15d
 8006362:	4b41      	ldr	r3, [pc, #260]	; (8006468 <__multiply+0x140>)
 8006364:	4841      	ldr	r0, [pc, #260]	; (800646c <__multiply+0x144>)
 8006366:	f000 ff2f 	bl	80071c8 <__assert_func>
 800636a:	f100 0614 	add.w	r6, r0, #20
 800636e:	4633      	mov	r3, r6
 8006370:	2200      	movs	r2, #0
 8006372:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006376:	4543      	cmp	r3, r8
 8006378:	d31e      	bcc.n	80063b8 <__multiply+0x90>
 800637a:	f105 0c14 	add.w	ip, r5, #20
 800637e:	f104 0314 	add.w	r3, r4, #20
 8006382:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006386:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800638a:	9202      	str	r2, [sp, #8]
 800638c:	ebac 0205 	sub.w	r2, ip, r5
 8006390:	3a15      	subs	r2, #21
 8006392:	f022 0203 	bic.w	r2, r2, #3
 8006396:	3204      	adds	r2, #4
 8006398:	f105 0115 	add.w	r1, r5, #21
 800639c:	458c      	cmp	ip, r1
 800639e:	bf38      	it	cc
 80063a0:	2204      	movcc	r2, #4
 80063a2:	9201      	str	r2, [sp, #4]
 80063a4:	9a02      	ldr	r2, [sp, #8]
 80063a6:	9303      	str	r3, [sp, #12]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d808      	bhi.n	80063be <__multiply+0x96>
 80063ac:	2f00      	cmp	r7, #0
 80063ae:	dc55      	bgt.n	800645c <__multiply+0x134>
 80063b0:	6107      	str	r7, [r0, #16]
 80063b2:	b005      	add	sp, #20
 80063b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b8:	f843 2b04 	str.w	r2, [r3], #4
 80063bc:	e7db      	b.n	8006376 <__multiply+0x4e>
 80063be:	f8b3 a000 	ldrh.w	sl, [r3]
 80063c2:	f1ba 0f00 	cmp.w	sl, #0
 80063c6:	d020      	beq.n	800640a <__multiply+0xe2>
 80063c8:	46b1      	mov	r9, r6
 80063ca:	2200      	movs	r2, #0
 80063cc:	f105 0e14 	add.w	lr, r5, #20
 80063d0:	f85e 4b04 	ldr.w	r4, [lr], #4
 80063d4:	f8d9 b000 	ldr.w	fp, [r9]
 80063d8:	b2a1      	uxth	r1, r4
 80063da:	fa1f fb8b 	uxth.w	fp, fp
 80063de:	fb0a b101 	mla	r1, sl, r1, fp
 80063e2:	4411      	add	r1, r2
 80063e4:	f8d9 2000 	ldr.w	r2, [r9]
 80063e8:	0c24      	lsrs	r4, r4, #16
 80063ea:	0c12      	lsrs	r2, r2, #16
 80063ec:	fb0a 2404 	mla	r4, sl, r4, r2
 80063f0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80063f4:	b289      	uxth	r1, r1
 80063f6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80063fa:	45f4      	cmp	ip, lr
 80063fc:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006400:	f849 1b04 	str.w	r1, [r9], #4
 8006404:	d8e4      	bhi.n	80063d0 <__multiply+0xa8>
 8006406:	9901      	ldr	r1, [sp, #4]
 8006408:	5072      	str	r2, [r6, r1]
 800640a:	9a03      	ldr	r2, [sp, #12]
 800640c:	3304      	adds	r3, #4
 800640e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006412:	f1b9 0f00 	cmp.w	r9, #0
 8006416:	d01f      	beq.n	8006458 <__multiply+0x130>
 8006418:	46b6      	mov	lr, r6
 800641a:	f04f 0a00 	mov.w	sl, #0
 800641e:	6834      	ldr	r4, [r6, #0]
 8006420:	f105 0114 	add.w	r1, r5, #20
 8006424:	880a      	ldrh	r2, [r1, #0]
 8006426:	f8be b002 	ldrh.w	fp, [lr, #2]
 800642a:	b2a4      	uxth	r4, r4
 800642c:	fb09 b202 	mla	r2, r9, r2, fp
 8006430:	4492      	add	sl, r2
 8006432:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006436:	f84e 4b04 	str.w	r4, [lr], #4
 800643a:	f851 4b04 	ldr.w	r4, [r1], #4
 800643e:	f8be 2000 	ldrh.w	r2, [lr]
 8006442:	0c24      	lsrs	r4, r4, #16
 8006444:	fb09 2404 	mla	r4, r9, r4, r2
 8006448:	458c      	cmp	ip, r1
 800644a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800644e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006452:	d8e7      	bhi.n	8006424 <__multiply+0xfc>
 8006454:	9a01      	ldr	r2, [sp, #4]
 8006456:	50b4      	str	r4, [r6, r2]
 8006458:	3604      	adds	r6, #4
 800645a:	e7a3      	b.n	80063a4 <__multiply+0x7c>
 800645c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1a5      	bne.n	80063b0 <__multiply+0x88>
 8006464:	3f01      	subs	r7, #1
 8006466:	e7a1      	b.n	80063ac <__multiply+0x84>
 8006468:	080076ac 	.word	0x080076ac
 800646c:	080077a0 	.word	0x080077a0

08006470 <__pow5mult>:
 8006470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006474:	4615      	mov	r5, r2
 8006476:	f012 0203 	ands.w	r2, r2, #3
 800647a:	4606      	mov	r6, r0
 800647c:	460f      	mov	r7, r1
 800647e:	d007      	beq.n	8006490 <__pow5mult+0x20>
 8006480:	4c25      	ldr	r4, [pc, #148]	; (8006518 <__pow5mult+0xa8>)
 8006482:	3a01      	subs	r2, #1
 8006484:	2300      	movs	r3, #0
 8006486:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800648a:	f7ff fe55 	bl	8006138 <__multadd>
 800648e:	4607      	mov	r7, r0
 8006490:	10ad      	asrs	r5, r5, #2
 8006492:	d03d      	beq.n	8006510 <__pow5mult+0xa0>
 8006494:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006496:	b97c      	cbnz	r4, 80064b8 <__pow5mult+0x48>
 8006498:	2010      	movs	r0, #16
 800649a:	f7ff fdb5 	bl	8006008 <malloc>
 800649e:	4602      	mov	r2, r0
 80064a0:	6270      	str	r0, [r6, #36]	; 0x24
 80064a2:	b928      	cbnz	r0, 80064b0 <__pow5mult+0x40>
 80064a4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80064a8:	4b1c      	ldr	r3, [pc, #112]	; (800651c <__pow5mult+0xac>)
 80064aa:	481d      	ldr	r0, [pc, #116]	; (8006520 <__pow5mult+0xb0>)
 80064ac:	f000 fe8c 	bl	80071c8 <__assert_func>
 80064b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064b4:	6004      	str	r4, [r0, #0]
 80064b6:	60c4      	str	r4, [r0, #12]
 80064b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80064bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80064c0:	b94c      	cbnz	r4, 80064d6 <__pow5mult+0x66>
 80064c2:	f240 2171 	movw	r1, #625	; 0x271
 80064c6:	4630      	mov	r0, r6
 80064c8:	f7ff ff18 	bl	80062fc <__i2b>
 80064cc:	2300      	movs	r3, #0
 80064ce:	4604      	mov	r4, r0
 80064d0:	f8c8 0008 	str.w	r0, [r8, #8]
 80064d4:	6003      	str	r3, [r0, #0]
 80064d6:	f04f 0900 	mov.w	r9, #0
 80064da:	07eb      	lsls	r3, r5, #31
 80064dc:	d50a      	bpl.n	80064f4 <__pow5mult+0x84>
 80064de:	4639      	mov	r1, r7
 80064e0:	4622      	mov	r2, r4
 80064e2:	4630      	mov	r0, r6
 80064e4:	f7ff ff20 	bl	8006328 <__multiply>
 80064e8:	4680      	mov	r8, r0
 80064ea:	4639      	mov	r1, r7
 80064ec:	4630      	mov	r0, r6
 80064ee:	f7ff fe01 	bl	80060f4 <_Bfree>
 80064f2:	4647      	mov	r7, r8
 80064f4:	106d      	asrs	r5, r5, #1
 80064f6:	d00b      	beq.n	8006510 <__pow5mult+0xa0>
 80064f8:	6820      	ldr	r0, [r4, #0]
 80064fa:	b938      	cbnz	r0, 800650c <__pow5mult+0x9c>
 80064fc:	4622      	mov	r2, r4
 80064fe:	4621      	mov	r1, r4
 8006500:	4630      	mov	r0, r6
 8006502:	f7ff ff11 	bl	8006328 <__multiply>
 8006506:	6020      	str	r0, [r4, #0]
 8006508:	f8c0 9000 	str.w	r9, [r0]
 800650c:	4604      	mov	r4, r0
 800650e:	e7e4      	b.n	80064da <__pow5mult+0x6a>
 8006510:	4638      	mov	r0, r7
 8006512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006516:	bf00      	nop
 8006518:	080078f0 	.word	0x080078f0
 800651c:	08007636 	.word	0x08007636
 8006520:	080077a0 	.word	0x080077a0

08006524 <__lshift>:
 8006524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006528:	460c      	mov	r4, r1
 800652a:	4607      	mov	r7, r0
 800652c:	4691      	mov	r9, r2
 800652e:	6923      	ldr	r3, [r4, #16]
 8006530:	6849      	ldr	r1, [r1, #4]
 8006532:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006536:	68a3      	ldr	r3, [r4, #8]
 8006538:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800653c:	f108 0601 	add.w	r6, r8, #1
 8006540:	42b3      	cmp	r3, r6
 8006542:	db0b      	blt.n	800655c <__lshift+0x38>
 8006544:	4638      	mov	r0, r7
 8006546:	f7ff fd95 	bl	8006074 <_Balloc>
 800654a:	4605      	mov	r5, r0
 800654c:	b948      	cbnz	r0, 8006562 <__lshift+0x3e>
 800654e:	4602      	mov	r2, r0
 8006550:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006554:	4b27      	ldr	r3, [pc, #156]	; (80065f4 <__lshift+0xd0>)
 8006556:	4828      	ldr	r0, [pc, #160]	; (80065f8 <__lshift+0xd4>)
 8006558:	f000 fe36 	bl	80071c8 <__assert_func>
 800655c:	3101      	adds	r1, #1
 800655e:	005b      	lsls	r3, r3, #1
 8006560:	e7ee      	b.n	8006540 <__lshift+0x1c>
 8006562:	2300      	movs	r3, #0
 8006564:	f100 0114 	add.w	r1, r0, #20
 8006568:	f100 0210 	add.w	r2, r0, #16
 800656c:	4618      	mov	r0, r3
 800656e:	4553      	cmp	r3, sl
 8006570:	db33      	blt.n	80065da <__lshift+0xb6>
 8006572:	6920      	ldr	r0, [r4, #16]
 8006574:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006578:	f104 0314 	add.w	r3, r4, #20
 800657c:	f019 091f 	ands.w	r9, r9, #31
 8006580:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006584:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006588:	d02b      	beq.n	80065e2 <__lshift+0xbe>
 800658a:	468a      	mov	sl, r1
 800658c:	2200      	movs	r2, #0
 800658e:	f1c9 0e20 	rsb	lr, r9, #32
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	fa00 f009 	lsl.w	r0, r0, r9
 8006598:	4302      	orrs	r2, r0
 800659a:	f84a 2b04 	str.w	r2, [sl], #4
 800659e:	f853 2b04 	ldr.w	r2, [r3], #4
 80065a2:	459c      	cmp	ip, r3
 80065a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80065a8:	d8f3      	bhi.n	8006592 <__lshift+0x6e>
 80065aa:	ebac 0304 	sub.w	r3, ip, r4
 80065ae:	3b15      	subs	r3, #21
 80065b0:	f023 0303 	bic.w	r3, r3, #3
 80065b4:	3304      	adds	r3, #4
 80065b6:	f104 0015 	add.w	r0, r4, #21
 80065ba:	4584      	cmp	ip, r0
 80065bc:	bf38      	it	cc
 80065be:	2304      	movcc	r3, #4
 80065c0:	50ca      	str	r2, [r1, r3]
 80065c2:	b10a      	cbz	r2, 80065c8 <__lshift+0xa4>
 80065c4:	f108 0602 	add.w	r6, r8, #2
 80065c8:	3e01      	subs	r6, #1
 80065ca:	4638      	mov	r0, r7
 80065cc:	4621      	mov	r1, r4
 80065ce:	612e      	str	r6, [r5, #16]
 80065d0:	f7ff fd90 	bl	80060f4 <_Bfree>
 80065d4:	4628      	mov	r0, r5
 80065d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065da:	f842 0f04 	str.w	r0, [r2, #4]!
 80065de:	3301      	adds	r3, #1
 80065e0:	e7c5      	b.n	800656e <__lshift+0x4a>
 80065e2:	3904      	subs	r1, #4
 80065e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80065e8:	459c      	cmp	ip, r3
 80065ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80065ee:	d8f9      	bhi.n	80065e4 <__lshift+0xc0>
 80065f0:	e7ea      	b.n	80065c8 <__lshift+0xa4>
 80065f2:	bf00      	nop
 80065f4:	080076ac 	.word	0x080076ac
 80065f8:	080077a0 	.word	0x080077a0

080065fc <__mcmp>:
 80065fc:	4603      	mov	r3, r0
 80065fe:	690a      	ldr	r2, [r1, #16]
 8006600:	6900      	ldr	r0, [r0, #16]
 8006602:	b530      	push	{r4, r5, lr}
 8006604:	1a80      	subs	r0, r0, r2
 8006606:	d10d      	bne.n	8006624 <__mcmp+0x28>
 8006608:	3314      	adds	r3, #20
 800660a:	3114      	adds	r1, #20
 800660c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006610:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800661c:	4295      	cmp	r5, r2
 800661e:	d002      	beq.n	8006626 <__mcmp+0x2a>
 8006620:	d304      	bcc.n	800662c <__mcmp+0x30>
 8006622:	2001      	movs	r0, #1
 8006624:	bd30      	pop	{r4, r5, pc}
 8006626:	42a3      	cmp	r3, r4
 8006628:	d3f4      	bcc.n	8006614 <__mcmp+0x18>
 800662a:	e7fb      	b.n	8006624 <__mcmp+0x28>
 800662c:	f04f 30ff 	mov.w	r0, #4294967295
 8006630:	e7f8      	b.n	8006624 <__mcmp+0x28>
	...

08006634 <__mdiff>:
 8006634:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006638:	460c      	mov	r4, r1
 800663a:	4606      	mov	r6, r0
 800663c:	4611      	mov	r1, r2
 800663e:	4620      	mov	r0, r4
 8006640:	4692      	mov	sl, r2
 8006642:	f7ff ffdb 	bl	80065fc <__mcmp>
 8006646:	1e05      	subs	r5, r0, #0
 8006648:	d111      	bne.n	800666e <__mdiff+0x3a>
 800664a:	4629      	mov	r1, r5
 800664c:	4630      	mov	r0, r6
 800664e:	f7ff fd11 	bl	8006074 <_Balloc>
 8006652:	4602      	mov	r2, r0
 8006654:	b928      	cbnz	r0, 8006662 <__mdiff+0x2e>
 8006656:	f240 2132 	movw	r1, #562	; 0x232
 800665a:	4b3c      	ldr	r3, [pc, #240]	; (800674c <__mdiff+0x118>)
 800665c:	483c      	ldr	r0, [pc, #240]	; (8006750 <__mdiff+0x11c>)
 800665e:	f000 fdb3 	bl	80071c8 <__assert_func>
 8006662:	2301      	movs	r3, #1
 8006664:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006668:	4610      	mov	r0, r2
 800666a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800666e:	bfa4      	itt	ge
 8006670:	4653      	movge	r3, sl
 8006672:	46a2      	movge	sl, r4
 8006674:	4630      	mov	r0, r6
 8006676:	f8da 1004 	ldr.w	r1, [sl, #4]
 800667a:	bfa6      	itte	ge
 800667c:	461c      	movge	r4, r3
 800667e:	2500      	movge	r5, #0
 8006680:	2501      	movlt	r5, #1
 8006682:	f7ff fcf7 	bl	8006074 <_Balloc>
 8006686:	4602      	mov	r2, r0
 8006688:	b918      	cbnz	r0, 8006692 <__mdiff+0x5e>
 800668a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800668e:	4b2f      	ldr	r3, [pc, #188]	; (800674c <__mdiff+0x118>)
 8006690:	e7e4      	b.n	800665c <__mdiff+0x28>
 8006692:	f100 0814 	add.w	r8, r0, #20
 8006696:	f8da 7010 	ldr.w	r7, [sl, #16]
 800669a:	60c5      	str	r5, [r0, #12]
 800669c:	f04f 0c00 	mov.w	ip, #0
 80066a0:	f10a 0514 	add.w	r5, sl, #20
 80066a4:	f10a 0010 	add.w	r0, sl, #16
 80066a8:	46c2      	mov	sl, r8
 80066aa:	6926      	ldr	r6, [r4, #16]
 80066ac:	f104 0914 	add.w	r9, r4, #20
 80066b0:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80066b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80066b8:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80066bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80066c0:	fa1f f18b 	uxth.w	r1, fp
 80066c4:	4461      	add	r1, ip
 80066c6:	fa1f fc83 	uxth.w	ip, r3
 80066ca:	0c1b      	lsrs	r3, r3, #16
 80066cc:	eba1 010c 	sub.w	r1, r1, ip
 80066d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80066d4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80066d8:	b289      	uxth	r1, r1
 80066da:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80066de:	454e      	cmp	r6, r9
 80066e0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80066e4:	f84a 3b04 	str.w	r3, [sl], #4
 80066e8:	d8e6      	bhi.n	80066b8 <__mdiff+0x84>
 80066ea:	1b33      	subs	r3, r6, r4
 80066ec:	3b15      	subs	r3, #21
 80066ee:	f023 0303 	bic.w	r3, r3, #3
 80066f2:	3415      	adds	r4, #21
 80066f4:	3304      	adds	r3, #4
 80066f6:	42a6      	cmp	r6, r4
 80066f8:	bf38      	it	cc
 80066fa:	2304      	movcc	r3, #4
 80066fc:	441d      	add	r5, r3
 80066fe:	4443      	add	r3, r8
 8006700:	461e      	mov	r6, r3
 8006702:	462c      	mov	r4, r5
 8006704:	4574      	cmp	r4, lr
 8006706:	d30e      	bcc.n	8006726 <__mdiff+0xf2>
 8006708:	f10e 0103 	add.w	r1, lr, #3
 800670c:	1b49      	subs	r1, r1, r5
 800670e:	f021 0103 	bic.w	r1, r1, #3
 8006712:	3d03      	subs	r5, #3
 8006714:	45ae      	cmp	lr, r5
 8006716:	bf38      	it	cc
 8006718:	2100      	movcc	r1, #0
 800671a:	4419      	add	r1, r3
 800671c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006720:	b18b      	cbz	r3, 8006746 <__mdiff+0x112>
 8006722:	6117      	str	r7, [r2, #16]
 8006724:	e7a0      	b.n	8006668 <__mdiff+0x34>
 8006726:	f854 8b04 	ldr.w	r8, [r4], #4
 800672a:	fa1f f188 	uxth.w	r1, r8
 800672e:	4461      	add	r1, ip
 8006730:	1408      	asrs	r0, r1, #16
 8006732:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8006736:	b289      	uxth	r1, r1
 8006738:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800673c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006740:	f846 1b04 	str.w	r1, [r6], #4
 8006744:	e7de      	b.n	8006704 <__mdiff+0xd0>
 8006746:	3f01      	subs	r7, #1
 8006748:	e7e8      	b.n	800671c <__mdiff+0xe8>
 800674a:	bf00      	nop
 800674c:	080076ac 	.word	0x080076ac
 8006750:	080077a0 	.word	0x080077a0

08006754 <__ulp>:
 8006754:	4b11      	ldr	r3, [pc, #68]	; (800679c <__ulp+0x48>)
 8006756:	400b      	ands	r3, r1
 8006758:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800675c:	2b00      	cmp	r3, #0
 800675e:	dd02      	ble.n	8006766 <__ulp+0x12>
 8006760:	2000      	movs	r0, #0
 8006762:	4619      	mov	r1, r3
 8006764:	4770      	bx	lr
 8006766:	425b      	negs	r3, r3
 8006768:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800676c:	f04f 0000 	mov.w	r0, #0
 8006770:	f04f 0100 	mov.w	r1, #0
 8006774:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006778:	da04      	bge.n	8006784 <__ulp+0x30>
 800677a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800677e:	fa43 f102 	asr.w	r1, r3, r2
 8006782:	4770      	bx	lr
 8006784:	f1a2 0314 	sub.w	r3, r2, #20
 8006788:	2b1e      	cmp	r3, #30
 800678a:	bfd6      	itet	le
 800678c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006790:	2301      	movgt	r3, #1
 8006792:	fa22 f303 	lsrle.w	r3, r2, r3
 8006796:	4618      	mov	r0, r3
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	7ff00000 	.word	0x7ff00000

080067a0 <__b2d>:
 80067a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067a4:	6907      	ldr	r7, [r0, #16]
 80067a6:	f100 0914 	add.w	r9, r0, #20
 80067aa:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80067ae:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80067b2:	f1a7 0804 	sub.w	r8, r7, #4
 80067b6:	4630      	mov	r0, r6
 80067b8:	f7ff fd52 	bl	8006260 <__hi0bits>
 80067bc:	f1c0 0320 	rsb	r3, r0, #32
 80067c0:	280a      	cmp	r0, #10
 80067c2:	600b      	str	r3, [r1, #0]
 80067c4:	491f      	ldr	r1, [pc, #124]	; (8006844 <__b2d+0xa4>)
 80067c6:	dc17      	bgt.n	80067f8 <__b2d+0x58>
 80067c8:	45c1      	cmp	r9, r8
 80067ca:	bf28      	it	cs
 80067cc:	2200      	movcs	r2, #0
 80067ce:	f1c0 0c0b 	rsb	ip, r0, #11
 80067d2:	fa26 f30c 	lsr.w	r3, r6, ip
 80067d6:	bf38      	it	cc
 80067d8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80067dc:	ea43 0501 	orr.w	r5, r3, r1
 80067e0:	f100 0315 	add.w	r3, r0, #21
 80067e4:	fa06 f303 	lsl.w	r3, r6, r3
 80067e8:	fa22 f20c 	lsr.w	r2, r2, ip
 80067ec:	ea43 0402 	orr.w	r4, r3, r2
 80067f0:	4620      	mov	r0, r4
 80067f2:	4629      	mov	r1, r5
 80067f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067f8:	45c1      	cmp	r9, r8
 80067fa:	bf2e      	itee	cs
 80067fc:	2200      	movcs	r2, #0
 80067fe:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006802:	f1a7 0808 	subcc.w	r8, r7, #8
 8006806:	f1b0 030b 	subs.w	r3, r0, #11
 800680a:	d016      	beq.n	800683a <__b2d+0x9a>
 800680c:	f1c3 0720 	rsb	r7, r3, #32
 8006810:	fa22 f107 	lsr.w	r1, r2, r7
 8006814:	45c8      	cmp	r8, r9
 8006816:	fa06 f603 	lsl.w	r6, r6, r3
 800681a:	ea46 0601 	orr.w	r6, r6, r1
 800681e:	bf94      	ite	ls
 8006820:	2100      	movls	r1, #0
 8006822:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006826:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800682a:	fa02 f003 	lsl.w	r0, r2, r3
 800682e:	40f9      	lsrs	r1, r7
 8006830:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006834:	ea40 0401 	orr.w	r4, r0, r1
 8006838:	e7da      	b.n	80067f0 <__b2d+0x50>
 800683a:	4614      	mov	r4, r2
 800683c:	ea46 0501 	orr.w	r5, r6, r1
 8006840:	e7d6      	b.n	80067f0 <__b2d+0x50>
 8006842:	bf00      	nop
 8006844:	3ff00000 	.word	0x3ff00000

08006848 <__d2b>:
 8006848:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800684c:	2101      	movs	r1, #1
 800684e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006852:	4690      	mov	r8, r2
 8006854:	461d      	mov	r5, r3
 8006856:	f7ff fc0d 	bl	8006074 <_Balloc>
 800685a:	4604      	mov	r4, r0
 800685c:	b930      	cbnz	r0, 800686c <__d2b+0x24>
 800685e:	4602      	mov	r2, r0
 8006860:	f240 310a 	movw	r1, #778	; 0x30a
 8006864:	4b24      	ldr	r3, [pc, #144]	; (80068f8 <__d2b+0xb0>)
 8006866:	4825      	ldr	r0, [pc, #148]	; (80068fc <__d2b+0xb4>)
 8006868:	f000 fcae 	bl	80071c8 <__assert_func>
 800686c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006870:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006874:	bb2d      	cbnz	r5, 80068c2 <__d2b+0x7a>
 8006876:	9301      	str	r3, [sp, #4]
 8006878:	f1b8 0300 	subs.w	r3, r8, #0
 800687c:	d026      	beq.n	80068cc <__d2b+0x84>
 800687e:	4668      	mov	r0, sp
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	f7ff fd0d 	bl	80062a0 <__lo0bits>
 8006886:	9900      	ldr	r1, [sp, #0]
 8006888:	b1f0      	cbz	r0, 80068c8 <__d2b+0x80>
 800688a:	9a01      	ldr	r2, [sp, #4]
 800688c:	f1c0 0320 	rsb	r3, r0, #32
 8006890:	fa02 f303 	lsl.w	r3, r2, r3
 8006894:	430b      	orrs	r3, r1
 8006896:	40c2      	lsrs	r2, r0
 8006898:	6163      	str	r3, [r4, #20]
 800689a:	9201      	str	r2, [sp, #4]
 800689c:	9b01      	ldr	r3, [sp, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	bf14      	ite	ne
 80068a2:	2102      	movne	r1, #2
 80068a4:	2101      	moveq	r1, #1
 80068a6:	61a3      	str	r3, [r4, #24]
 80068a8:	6121      	str	r1, [r4, #16]
 80068aa:	b1c5      	cbz	r5, 80068de <__d2b+0x96>
 80068ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80068b0:	4405      	add	r5, r0
 80068b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80068b6:	603d      	str	r5, [r7, #0]
 80068b8:	6030      	str	r0, [r6, #0]
 80068ba:	4620      	mov	r0, r4
 80068bc:	b002      	add	sp, #8
 80068be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068c6:	e7d6      	b.n	8006876 <__d2b+0x2e>
 80068c8:	6161      	str	r1, [r4, #20]
 80068ca:	e7e7      	b.n	800689c <__d2b+0x54>
 80068cc:	a801      	add	r0, sp, #4
 80068ce:	f7ff fce7 	bl	80062a0 <__lo0bits>
 80068d2:	2101      	movs	r1, #1
 80068d4:	9b01      	ldr	r3, [sp, #4]
 80068d6:	6121      	str	r1, [r4, #16]
 80068d8:	6163      	str	r3, [r4, #20]
 80068da:	3020      	adds	r0, #32
 80068dc:	e7e5      	b.n	80068aa <__d2b+0x62>
 80068de:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80068e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068e6:	6038      	str	r0, [r7, #0]
 80068e8:	6918      	ldr	r0, [r3, #16]
 80068ea:	f7ff fcb9 	bl	8006260 <__hi0bits>
 80068ee:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80068f2:	6031      	str	r1, [r6, #0]
 80068f4:	e7e1      	b.n	80068ba <__d2b+0x72>
 80068f6:	bf00      	nop
 80068f8:	080076ac 	.word	0x080076ac
 80068fc:	080077a0 	.word	0x080077a0

08006900 <__ratio>:
 8006900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	4688      	mov	r8, r1
 8006906:	4669      	mov	r1, sp
 8006908:	4681      	mov	r9, r0
 800690a:	f7ff ff49 	bl	80067a0 <__b2d>
 800690e:	460f      	mov	r7, r1
 8006910:	4604      	mov	r4, r0
 8006912:	460d      	mov	r5, r1
 8006914:	4640      	mov	r0, r8
 8006916:	a901      	add	r1, sp, #4
 8006918:	f7ff ff42 	bl	80067a0 <__b2d>
 800691c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006920:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006924:	468b      	mov	fp, r1
 8006926:	eba3 0c02 	sub.w	ip, r3, r2
 800692a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800692e:	1a9b      	subs	r3, r3, r2
 8006930:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006934:	2b00      	cmp	r3, #0
 8006936:	bfd5      	itete	le
 8006938:	460a      	movle	r2, r1
 800693a:	462a      	movgt	r2, r5
 800693c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006940:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006944:	bfd8      	it	le
 8006946:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800694a:	465b      	mov	r3, fp
 800694c:	4602      	mov	r2, r0
 800694e:	4639      	mov	r1, r7
 8006950:	4620      	mov	r0, r4
 8006952:	f7f9 ff57 	bl	8000804 <__aeabi_ddiv>
 8006956:	b003      	add	sp, #12
 8006958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800695c <__copybits>:
 800695c:	3901      	subs	r1, #1
 800695e:	b570      	push	{r4, r5, r6, lr}
 8006960:	1149      	asrs	r1, r1, #5
 8006962:	6914      	ldr	r4, [r2, #16]
 8006964:	3101      	adds	r1, #1
 8006966:	f102 0314 	add.w	r3, r2, #20
 800696a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800696e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006972:	1f05      	subs	r5, r0, #4
 8006974:	42a3      	cmp	r3, r4
 8006976:	d30c      	bcc.n	8006992 <__copybits+0x36>
 8006978:	1aa3      	subs	r3, r4, r2
 800697a:	3b11      	subs	r3, #17
 800697c:	f023 0303 	bic.w	r3, r3, #3
 8006980:	3211      	adds	r2, #17
 8006982:	42a2      	cmp	r2, r4
 8006984:	bf88      	it	hi
 8006986:	2300      	movhi	r3, #0
 8006988:	4418      	add	r0, r3
 800698a:	2300      	movs	r3, #0
 800698c:	4288      	cmp	r0, r1
 800698e:	d305      	bcc.n	800699c <__copybits+0x40>
 8006990:	bd70      	pop	{r4, r5, r6, pc}
 8006992:	f853 6b04 	ldr.w	r6, [r3], #4
 8006996:	f845 6f04 	str.w	r6, [r5, #4]!
 800699a:	e7eb      	b.n	8006974 <__copybits+0x18>
 800699c:	f840 3b04 	str.w	r3, [r0], #4
 80069a0:	e7f4      	b.n	800698c <__copybits+0x30>

080069a2 <__any_on>:
 80069a2:	f100 0214 	add.w	r2, r0, #20
 80069a6:	6900      	ldr	r0, [r0, #16]
 80069a8:	114b      	asrs	r3, r1, #5
 80069aa:	4298      	cmp	r0, r3
 80069ac:	b510      	push	{r4, lr}
 80069ae:	db11      	blt.n	80069d4 <__any_on+0x32>
 80069b0:	dd0a      	ble.n	80069c8 <__any_on+0x26>
 80069b2:	f011 011f 	ands.w	r1, r1, #31
 80069b6:	d007      	beq.n	80069c8 <__any_on+0x26>
 80069b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80069bc:	fa24 f001 	lsr.w	r0, r4, r1
 80069c0:	fa00 f101 	lsl.w	r1, r0, r1
 80069c4:	428c      	cmp	r4, r1
 80069c6:	d10b      	bne.n	80069e0 <__any_on+0x3e>
 80069c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d803      	bhi.n	80069d8 <__any_on+0x36>
 80069d0:	2000      	movs	r0, #0
 80069d2:	bd10      	pop	{r4, pc}
 80069d4:	4603      	mov	r3, r0
 80069d6:	e7f7      	b.n	80069c8 <__any_on+0x26>
 80069d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069dc:	2900      	cmp	r1, #0
 80069de:	d0f5      	beq.n	80069cc <__any_on+0x2a>
 80069e0:	2001      	movs	r0, #1
 80069e2:	e7f6      	b.n	80069d2 <__any_on+0x30>

080069e4 <_calloc_r>:
 80069e4:	b538      	push	{r3, r4, r5, lr}
 80069e6:	fb02 f501 	mul.w	r5, r2, r1
 80069ea:	4629      	mov	r1, r5
 80069ec:	f000 f854 	bl	8006a98 <_malloc_r>
 80069f0:	4604      	mov	r4, r0
 80069f2:	b118      	cbz	r0, 80069fc <_calloc_r+0x18>
 80069f4:	462a      	mov	r2, r5
 80069f6:	2100      	movs	r1, #0
 80069f8:	f7fc f870 	bl	8002adc <memset>
 80069fc:	4620      	mov	r0, r4
 80069fe:	bd38      	pop	{r3, r4, r5, pc}

08006a00 <_free_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	4605      	mov	r5, r0
 8006a04:	2900      	cmp	r1, #0
 8006a06:	d043      	beq.n	8006a90 <_free_r+0x90>
 8006a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a0c:	1f0c      	subs	r4, r1, #4
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	bfb8      	it	lt
 8006a12:	18e4      	addlt	r4, r4, r3
 8006a14:	f000 fc66 	bl	80072e4 <__malloc_lock>
 8006a18:	4a1e      	ldr	r2, [pc, #120]	; (8006a94 <_free_r+0x94>)
 8006a1a:	6813      	ldr	r3, [r2, #0]
 8006a1c:	4610      	mov	r0, r2
 8006a1e:	b933      	cbnz	r3, 8006a2e <_free_r+0x2e>
 8006a20:	6063      	str	r3, [r4, #4]
 8006a22:	6014      	str	r4, [r2, #0]
 8006a24:	4628      	mov	r0, r5
 8006a26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a2a:	f000 bc61 	b.w	80072f0 <__malloc_unlock>
 8006a2e:	42a3      	cmp	r3, r4
 8006a30:	d90a      	bls.n	8006a48 <_free_r+0x48>
 8006a32:	6821      	ldr	r1, [r4, #0]
 8006a34:	1862      	adds	r2, r4, r1
 8006a36:	4293      	cmp	r3, r2
 8006a38:	bf01      	itttt	eq
 8006a3a:	681a      	ldreq	r2, [r3, #0]
 8006a3c:	685b      	ldreq	r3, [r3, #4]
 8006a3e:	1852      	addeq	r2, r2, r1
 8006a40:	6022      	streq	r2, [r4, #0]
 8006a42:	6063      	str	r3, [r4, #4]
 8006a44:	6004      	str	r4, [r0, #0]
 8006a46:	e7ed      	b.n	8006a24 <_free_r+0x24>
 8006a48:	461a      	mov	r2, r3
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	b10b      	cbz	r3, 8006a52 <_free_r+0x52>
 8006a4e:	42a3      	cmp	r3, r4
 8006a50:	d9fa      	bls.n	8006a48 <_free_r+0x48>
 8006a52:	6811      	ldr	r1, [r2, #0]
 8006a54:	1850      	adds	r0, r2, r1
 8006a56:	42a0      	cmp	r0, r4
 8006a58:	d10b      	bne.n	8006a72 <_free_r+0x72>
 8006a5a:	6820      	ldr	r0, [r4, #0]
 8006a5c:	4401      	add	r1, r0
 8006a5e:	1850      	adds	r0, r2, r1
 8006a60:	4283      	cmp	r3, r0
 8006a62:	6011      	str	r1, [r2, #0]
 8006a64:	d1de      	bne.n	8006a24 <_free_r+0x24>
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	4401      	add	r1, r0
 8006a6c:	6011      	str	r1, [r2, #0]
 8006a6e:	6053      	str	r3, [r2, #4]
 8006a70:	e7d8      	b.n	8006a24 <_free_r+0x24>
 8006a72:	d902      	bls.n	8006a7a <_free_r+0x7a>
 8006a74:	230c      	movs	r3, #12
 8006a76:	602b      	str	r3, [r5, #0]
 8006a78:	e7d4      	b.n	8006a24 <_free_r+0x24>
 8006a7a:	6820      	ldr	r0, [r4, #0]
 8006a7c:	1821      	adds	r1, r4, r0
 8006a7e:	428b      	cmp	r3, r1
 8006a80:	bf01      	itttt	eq
 8006a82:	6819      	ldreq	r1, [r3, #0]
 8006a84:	685b      	ldreq	r3, [r3, #4]
 8006a86:	1809      	addeq	r1, r1, r0
 8006a88:	6021      	streq	r1, [r4, #0]
 8006a8a:	6063      	str	r3, [r4, #4]
 8006a8c:	6054      	str	r4, [r2, #4]
 8006a8e:	e7c9      	b.n	8006a24 <_free_r+0x24>
 8006a90:	bd38      	pop	{r3, r4, r5, pc}
 8006a92:	bf00      	nop
 8006a94:	20000204 	.word	0x20000204

08006a98 <_malloc_r>:
 8006a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a9a:	1ccd      	adds	r5, r1, #3
 8006a9c:	f025 0503 	bic.w	r5, r5, #3
 8006aa0:	3508      	adds	r5, #8
 8006aa2:	2d0c      	cmp	r5, #12
 8006aa4:	bf38      	it	cc
 8006aa6:	250c      	movcc	r5, #12
 8006aa8:	2d00      	cmp	r5, #0
 8006aaa:	4606      	mov	r6, r0
 8006aac:	db01      	blt.n	8006ab2 <_malloc_r+0x1a>
 8006aae:	42a9      	cmp	r1, r5
 8006ab0:	d903      	bls.n	8006aba <_malloc_r+0x22>
 8006ab2:	230c      	movs	r3, #12
 8006ab4:	6033      	str	r3, [r6, #0]
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aba:	f000 fc13 	bl	80072e4 <__malloc_lock>
 8006abe:	4921      	ldr	r1, [pc, #132]	; (8006b44 <_malloc_r+0xac>)
 8006ac0:	680a      	ldr	r2, [r1, #0]
 8006ac2:	4614      	mov	r4, r2
 8006ac4:	b99c      	cbnz	r4, 8006aee <_malloc_r+0x56>
 8006ac6:	4f20      	ldr	r7, [pc, #128]	; (8006b48 <_malloc_r+0xb0>)
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	b923      	cbnz	r3, 8006ad6 <_malloc_r+0x3e>
 8006acc:	4621      	mov	r1, r4
 8006ace:	4630      	mov	r0, r6
 8006ad0:	f000 faf6 	bl	80070c0 <_sbrk_r>
 8006ad4:	6038      	str	r0, [r7, #0]
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	4630      	mov	r0, r6
 8006ada:	f000 faf1 	bl	80070c0 <_sbrk_r>
 8006ade:	1c43      	adds	r3, r0, #1
 8006ae0:	d123      	bne.n	8006b2a <_malloc_r+0x92>
 8006ae2:	230c      	movs	r3, #12
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	6033      	str	r3, [r6, #0]
 8006ae8:	f000 fc02 	bl	80072f0 <__malloc_unlock>
 8006aec:	e7e3      	b.n	8006ab6 <_malloc_r+0x1e>
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	1b5b      	subs	r3, r3, r5
 8006af2:	d417      	bmi.n	8006b24 <_malloc_r+0x8c>
 8006af4:	2b0b      	cmp	r3, #11
 8006af6:	d903      	bls.n	8006b00 <_malloc_r+0x68>
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	441c      	add	r4, r3
 8006afc:	6025      	str	r5, [r4, #0]
 8006afe:	e004      	b.n	8006b0a <_malloc_r+0x72>
 8006b00:	6863      	ldr	r3, [r4, #4]
 8006b02:	42a2      	cmp	r2, r4
 8006b04:	bf0c      	ite	eq
 8006b06:	600b      	streq	r3, [r1, #0]
 8006b08:	6053      	strne	r3, [r2, #4]
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	f000 fbf0 	bl	80072f0 <__malloc_unlock>
 8006b10:	f104 000b 	add.w	r0, r4, #11
 8006b14:	1d23      	adds	r3, r4, #4
 8006b16:	f020 0007 	bic.w	r0, r0, #7
 8006b1a:	1ac2      	subs	r2, r0, r3
 8006b1c:	d0cc      	beq.n	8006ab8 <_malloc_r+0x20>
 8006b1e:	1a1b      	subs	r3, r3, r0
 8006b20:	50a3      	str	r3, [r4, r2]
 8006b22:	e7c9      	b.n	8006ab8 <_malloc_r+0x20>
 8006b24:	4622      	mov	r2, r4
 8006b26:	6864      	ldr	r4, [r4, #4]
 8006b28:	e7cc      	b.n	8006ac4 <_malloc_r+0x2c>
 8006b2a:	1cc4      	adds	r4, r0, #3
 8006b2c:	f024 0403 	bic.w	r4, r4, #3
 8006b30:	42a0      	cmp	r0, r4
 8006b32:	d0e3      	beq.n	8006afc <_malloc_r+0x64>
 8006b34:	1a21      	subs	r1, r4, r0
 8006b36:	4630      	mov	r0, r6
 8006b38:	f000 fac2 	bl	80070c0 <_sbrk_r>
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	d1dd      	bne.n	8006afc <_malloc_r+0x64>
 8006b40:	e7cf      	b.n	8006ae2 <_malloc_r+0x4a>
 8006b42:	bf00      	nop
 8006b44:	20000204 	.word	0x20000204
 8006b48:	20000208 	.word	0x20000208

08006b4c <__ssputs_r>:
 8006b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b50:	688e      	ldr	r6, [r1, #8]
 8006b52:	4682      	mov	sl, r0
 8006b54:	429e      	cmp	r6, r3
 8006b56:	460c      	mov	r4, r1
 8006b58:	4690      	mov	r8, r2
 8006b5a:	461f      	mov	r7, r3
 8006b5c:	d838      	bhi.n	8006bd0 <__ssputs_r+0x84>
 8006b5e:	898a      	ldrh	r2, [r1, #12]
 8006b60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006b64:	d032      	beq.n	8006bcc <__ssputs_r+0x80>
 8006b66:	6825      	ldr	r5, [r4, #0]
 8006b68:	6909      	ldr	r1, [r1, #16]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	eba5 0901 	sub.w	r9, r5, r1
 8006b70:	6965      	ldr	r5, [r4, #20]
 8006b72:	444b      	add	r3, r9
 8006b74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b7c:	106d      	asrs	r5, r5, #1
 8006b7e:	429d      	cmp	r5, r3
 8006b80:	bf38      	it	cc
 8006b82:	461d      	movcc	r5, r3
 8006b84:	0553      	lsls	r3, r2, #21
 8006b86:	d531      	bpl.n	8006bec <__ssputs_r+0xa0>
 8006b88:	4629      	mov	r1, r5
 8006b8a:	f7ff ff85 	bl	8006a98 <_malloc_r>
 8006b8e:	4606      	mov	r6, r0
 8006b90:	b950      	cbnz	r0, 8006ba8 <__ssputs_r+0x5c>
 8006b92:	230c      	movs	r3, #12
 8006b94:	f04f 30ff 	mov.w	r0, #4294967295
 8006b98:	f8ca 3000 	str.w	r3, [sl]
 8006b9c:	89a3      	ldrh	r3, [r4, #12]
 8006b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ba2:	81a3      	strh	r3, [r4, #12]
 8006ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba8:	464a      	mov	r2, r9
 8006baa:	6921      	ldr	r1, [r4, #16]
 8006bac:	f7ff fa54 	bl	8006058 <memcpy>
 8006bb0:	89a3      	ldrh	r3, [r4, #12]
 8006bb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006bb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bba:	81a3      	strh	r3, [r4, #12]
 8006bbc:	6126      	str	r6, [r4, #16]
 8006bbe:	444e      	add	r6, r9
 8006bc0:	6026      	str	r6, [r4, #0]
 8006bc2:	463e      	mov	r6, r7
 8006bc4:	6165      	str	r5, [r4, #20]
 8006bc6:	eba5 0509 	sub.w	r5, r5, r9
 8006bca:	60a5      	str	r5, [r4, #8]
 8006bcc:	42be      	cmp	r6, r7
 8006bce:	d900      	bls.n	8006bd2 <__ssputs_r+0x86>
 8006bd0:	463e      	mov	r6, r7
 8006bd2:	4632      	mov	r2, r6
 8006bd4:	4641      	mov	r1, r8
 8006bd6:	6820      	ldr	r0, [r4, #0]
 8006bd8:	f000 fb6a 	bl	80072b0 <memmove>
 8006bdc:	68a3      	ldr	r3, [r4, #8]
 8006bde:	6822      	ldr	r2, [r4, #0]
 8006be0:	1b9b      	subs	r3, r3, r6
 8006be2:	4432      	add	r2, r6
 8006be4:	2000      	movs	r0, #0
 8006be6:	60a3      	str	r3, [r4, #8]
 8006be8:	6022      	str	r2, [r4, #0]
 8006bea:	e7db      	b.n	8006ba4 <__ssputs_r+0x58>
 8006bec:	462a      	mov	r2, r5
 8006bee:	f000 fb85 	bl	80072fc <_realloc_r>
 8006bf2:	4606      	mov	r6, r0
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	d1e1      	bne.n	8006bbc <__ssputs_r+0x70>
 8006bf8:	4650      	mov	r0, sl
 8006bfa:	6921      	ldr	r1, [r4, #16]
 8006bfc:	f7ff ff00 	bl	8006a00 <_free_r>
 8006c00:	e7c7      	b.n	8006b92 <__ssputs_r+0x46>
	...

08006c04 <_svfiprintf_r>:
 8006c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c08:	4698      	mov	r8, r3
 8006c0a:	898b      	ldrh	r3, [r1, #12]
 8006c0c:	4607      	mov	r7, r0
 8006c0e:	061b      	lsls	r3, r3, #24
 8006c10:	460d      	mov	r5, r1
 8006c12:	4614      	mov	r4, r2
 8006c14:	b09d      	sub	sp, #116	; 0x74
 8006c16:	d50e      	bpl.n	8006c36 <_svfiprintf_r+0x32>
 8006c18:	690b      	ldr	r3, [r1, #16]
 8006c1a:	b963      	cbnz	r3, 8006c36 <_svfiprintf_r+0x32>
 8006c1c:	2140      	movs	r1, #64	; 0x40
 8006c1e:	f7ff ff3b 	bl	8006a98 <_malloc_r>
 8006c22:	6028      	str	r0, [r5, #0]
 8006c24:	6128      	str	r0, [r5, #16]
 8006c26:	b920      	cbnz	r0, 8006c32 <_svfiprintf_r+0x2e>
 8006c28:	230c      	movs	r3, #12
 8006c2a:	603b      	str	r3, [r7, #0]
 8006c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c30:	e0d1      	b.n	8006dd6 <_svfiprintf_r+0x1d2>
 8006c32:	2340      	movs	r3, #64	; 0x40
 8006c34:	616b      	str	r3, [r5, #20]
 8006c36:	2300      	movs	r3, #0
 8006c38:	9309      	str	r3, [sp, #36]	; 0x24
 8006c3a:	2320      	movs	r3, #32
 8006c3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c40:	2330      	movs	r3, #48	; 0x30
 8006c42:	f04f 0901 	mov.w	r9, #1
 8006c46:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006df0 <_svfiprintf_r+0x1ec>
 8006c4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c52:	4623      	mov	r3, r4
 8006c54:	469a      	mov	sl, r3
 8006c56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c5a:	b10a      	cbz	r2, 8006c60 <_svfiprintf_r+0x5c>
 8006c5c:	2a25      	cmp	r2, #37	; 0x25
 8006c5e:	d1f9      	bne.n	8006c54 <_svfiprintf_r+0x50>
 8006c60:	ebba 0b04 	subs.w	fp, sl, r4
 8006c64:	d00b      	beq.n	8006c7e <_svfiprintf_r+0x7a>
 8006c66:	465b      	mov	r3, fp
 8006c68:	4622      	mov	r2, r4
 8006c6a:	4629      	mov	r1, r5
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	f7ff ff6d 	bl	8006b4c <__ssputs_r>
 8006c72:	3001      	adds	r0, #1
 8006c74:	f000 80aa 	beq.w	8006dcc <_svfiprintf_r+0x1c8>
 8006c78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c7a:	445a      	add	r2, fp
 8006c7c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c7e:	f89a 3000 	ldrb.w	r3, [sl]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	f000 80a2 	beq.w	8006dcc <_svfiprintf_r+0x1c8>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c92:	f10a 0a01 	add.w	sl, sl, #1
 8006c96:	9304      	str	r3, [sp, #16]
 8006c98:	9307      	str	r3, [sp, #28]
 8006c9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c9e:	931a      	str	r3, [sp, #104]	; 0x68
 8006ca0:	4654      	mov	r4, sl
 8006ca2:	2205      	movs	r2, #5
 8006ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ca8:	4851      	ldr	r0, [pc, #324]	; (8006df0 <_svfiprintf_r+0x1ec>)
 8006caa:	f7ff f9c7 	bl	800603c <memchr>
 8006cae:	9a04      	ldr	r2, [sp, #16]
 8006cb0:	b9d8      	cbnz	r0, 8006cea <_svfiprintf_r+0xe6>
 8006cb2:	06d0      	lsls	r0, r2, #27
 8006cb4:	bf44      	itt	mi
 8006cb6:	2320      	movmi	r3, #32
 8006cb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cbc:	0711      	lsls	r1, r2, #28
 8006cbe:	bf44      	itt	mi
 8006cc0:	232b      	movmi	r3, #43	; 0x2b
 8006cc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cc6:	f89a 3000 	ldrb.w	r3, [sl]
 8006cca:	2b2a      	cmp	r3, #42	; 0x2a
 8006ccc:	d015      	beq.n	8006cfa <_svfiprintf_r+0xf6>
 8006cce:	4654      	mov	r4, sl
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	f04f 0c0a 	mov.w	ip, #10
 8006cd6:	9a07      	ldr	r2, [sp, #28]
 8006cd8:	4621      	mov	r1, r4
 8006cda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cde:	3b30      	subs	r3, #48	; 0x30
 8006ce0:	2b09      	cmp	r3, #9
 8006ce2:	d94e      	bls.n	8006d82 <_svfiprintf_r+0x17e>
 8006ce4:	b1b0      	cbz	r0, 8006d14 <_svfiprintf_r+0x110>
 8006ce6:	9207      	str	r2, [sp, #28]
 8006ce8:	e014      	b.n	8006d14 <_svfiprintf_r+0x110>
 8006cea:	eba0 0308 	sub.w	r3, r0, r8
 8006cee:	fa09 f303 	lsl.w	r3, r9, r3
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	46a2      	mov	sl, r4
 8006cf6:	9304      	str	r3, [sp, #16]
 8006cf8:	e7d2      	b.n	8006ca0 <_svfiprintf_r+0x9c>
 8006cfa:	9b03      	ldr	r3, [sp, #12]
 8006cfc:	1d19      	adds	r1, r3, #4
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	9103      	str	r1, [sp, #12]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	bfbb      	ittet	lt
 8006d06:	425b      	neglt	r3, r3
 8006d08:	f042 0202 	orrlt.w	r2, r2, #2
 8006d0c:	9307      	strge	r3, [sp, #28]
 8006d0e:	9307      	strlt	r3, [sp, #28]
 8006d10:	bfb8      	it	lt
 8006d12:	9204      	strlt	r2, [sp, #16]
 8006d14:	7823      	ldrb	r3, [r4, #0]
 8006d16:	2b2e      	cmp	r3, #46	; 0x2e
 8006d18:	d10c      	bne.n	8006d34 <_svfiprintf_r+0x130>
 8006d1a:	7863      	ldrb	r3, [r4, #1]
 8006d1c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d1e:	d135      	bne.n	8006d8c <_svfiprintf_r+0x188>
 8006d20:	9b03      	ldr	r3, [sp, #12]
 8006d22:	3402      	adds	r4, #2
 8006d24:	1d1a      	adds	r2, r3, #4
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	9203      	str	r2, [sp, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	bfb8      	it	lt
 8006d2e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d32:	9305      	str	r3, [sp, #20]
 8006d34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006e00 <_svfiprintf_r+0x1fc>
 8006d38:	2203      	movs	r2, #3
 8006d3a:	4650      	mov	r0, sl
 8006d3c:	7821      	ldrb	r1, [r4, #0]
 8006d3e:	f7ff f97d 	bl	800603c <memchr>
 8006d42:	b140      	cbz	r0, 8006d56 <_svfiprintf_r+0x152>
 8006d44:	2340      	movs	r3, #64	; 0x40
 8006d46:	eba0 000a 	sub.w	r0, r0, sl
 8006d4a:	fa03 f000 	lsl.w	r0, r3, r0
 8006d4e:	9b04      	ldr	r3, [sp, #16]
 8006d50:	3401      	adds	r4, #1
 8006d52:	4303      	orrs	r3, r0
 8006d54:	9304      	str	r3, [sp, #16]
 8006d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d5a:	2206      	movs	r2, #6
 8006d5c:	4825      	ldr	r0, [pc, #148]	; (8006df4 <_svfiprintf_r+0x1f0>)
 8006d5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d62:	f7ff f96b 	bl	800603c <memchr>
 8006d66:	2800      	cmp	r0, #0
 8006d68:	d038      	beq.n	8006ddc <_svfiprintf_r+0x1d8>
 8006d6a:	4b23      	ldr	r3, [pc, #140]	; (8006df8 <_svfiprintf_r+0x1f4>)
 8006d6c:	bb1b      	cbnz	r3, 8006db6 <_svfiprintf_r+0x1b2>
 8006d6e:	9b03      	ldr	r3, [sp, #12]
 8006d70:	3307      	adds	r3, #7
 8006d72:	f023 0307 	bic.w	r3, r3, #7
 8006d76:	3308      	adds	r3, #8
 8006d78:	9303      	str	r3, [sp, #12]
 8006d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d7c:	4433      	add	r3, r6
 8006d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d80:	e767      	b.n	8006c52 <_svfiprintf_r+0x4e>
 8006d82:	460c      	mov	r4, r1
 8006d84:	2001      	movs	r0, #1
 8006d86:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d8a:	e7a5      	b.n	8006cd8 <_svfiprintf_r+0xd4>
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	f04f 0c0a 	mov.w	ip, #10
 8006d92:	4619      	mov	r1, r3
 8006d94:	3401      	adds	r4, #1
 8006d96:	9305      	str	r3, [sp, #20]
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d9e:	3a30      	subs	r2, #48	; 0x30
 8006da0:	2a09      	cmp	r2, #9
 8006da2:	d903      	bls.n	8006dac <_svfiprintf_r+0x1a8>
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d0c5      	beq.n	8006d34 <_svfiprintf_r+0x130>
 8006da8:	9105      	str	r1, [sp, #20]
 8006daa:	e7c3      	b.n	8006d34 <_svfiprintf_r+0x130>
 8006dac:	4604      	mov	r4, r0
 8006dae:	2301      	movs	r3, #1
 8006db0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006db4:	e7f0      	b.n	8006d98 <_svfiprintf_r+0x194>
 8006db6:	ab03      	add	r3, sp, #12
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	462a      	mov	r2, r5
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	4b0f      	ldr	r3, [pc, #60]	; (8006dfc <_svfiprintf_r+0x1f8>)
 8006dc0:	a904      	add	r1, sp, #16
 8006dc2:	f7fb ff31 	bl	8002c28 <_printf_float>
 8006dc6:	1c42      	adds	r2, r0, #1
 8006dc8:	4606      	mov	r6, r0
 8006dca:	d1d6      	bne.n	8006d7a <_svfiprintf_r+0x176>
 8006dcc:	89ab      	ldrh	r3, [r5, #12]
 8006dce:	065b      	lsls	r3, r3, #25
 8006dd0:	f53f af2c 	bmi.w	8006c2c <_svfiprintf_r+0x28>
 8006dd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dd6:	b01d      	add	sp, #116	; 0x74
 8006dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	ab03      	add	r3, sp, #12
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	462a      	mov	r2, r5
 8006de2:	4638      	mov	r0, r7
 8006de4:	4b05      	ldr	r3, [pc, #20]	; (8006dfc <_svfiprintf_r+0x1f8>)
 8006de6:	a904      	add	r1, sp, #16
 8006de8:	f7fc f9ba 	bl	8003160 <_printf_i>
 8006dec:	e7eb      	b.n	8006dc6 <_svfiprintf_r+0x1c2>
 8006dee:	bf00      	nop
 8006df0:	080078fc 	.word	0x080078fc
 8006df4:	08007906 	.word	0x08007906
 8006df8:	08002c29 	.word	0x08002c29
 8006dfc:	08006b4d 	.word	0x08006b4d
 8006e00:	08007902 	.word	0x08007902

08006e04 <__sfputc_r>:
 8006e04:	6893      	ldr	r3, [r2, #8]
 8006e06:	b410      	push	{r4}
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	6093      	str	r3, [r2, #8]
 8006e0e:	da07      	bge.n	8006e20 <__sfputc_r+0x1c>
 8006e10:	6994      	ldr	r4, [r2, #24]
 8006e12:	42a3      	cmp	r3, r4
 8006e14:	db01      	blt.n	8006e1a <__sfputc_r+0x16>
 8006e16:	290a      	cmp	r1, #10
 8006e18:	d102      	bne.n	8006e20 <__sfputc_r+0x1c>
 8006e1a:	bc10      	pop	{r4}
 8006e1c:	f7fd bc2e 	b.w	800467c <__swbuf_r>
 8006e20:	6813      	ldr	r3, [r2, #0]
 8006e22:	1c58      	adds	r0, r3, #1
 8006e24:	6010      	str	r0, [r2, #0]
 8006e26:	7019      	strb	r1, [r3, #0]
 8006e28:	4608      	mov	r0, r1
 8006e2a:	bc10      	pop	{r4}
 8006e2c:	4770      	bx	lr

08006e2e <__sfputs_r>:
 8006e2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e30:	4606      	mov	r6, r0
 8006e32:	460f      	mov	r7, r1
 8006e34:	4614      	mov	r4, r2
 8006e36:	18d5      	adds	r5, r2, r3
 8006e38:	42ac      	cmp	r4, r5
 8006e3a:	d101      	bne.n	8006e40 <__sfputs_r+0x12>
 8006e3c:	2000      	movs	r0, #0
 8006e3e:	e007      	b.n	8006e50 <__sfputs_r+0x22>
 8006e40:	463a      	mov	r2, r7
 8006e42:	4630      	mov	r0, r6
 8006e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e48:	f7ff ffdc 	bl	8006e04 <__sfputc_r>
 8006e4c:	1c43      	adds	r3, r0, #1
 8006e4e:	d1f3      	bne.n	8006e38 <__sfputs_r+0xa>
 8006e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006e54 <_vfiprintf_r>:
 8006e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e58:	460d      	mov	r5, r1
 8006e5a:	4614      	mov	r4, r2
 8006e5c:	4698      	mov	r8, r3
 8006e5e:	4606      	mov	r6, r0
 8006e60:	b09d      	sub	sp, #116	; 0x74
 8006e62:	b118      	cbz	r0, 8006e6c <_vfiprintf_r+0x18>
 8006e64:	6983      	ldr	r3, [r0, #24]
 8006e66:	b90b      	cbnz	r3, 8006e6c <_vfiprintf_r+0x18>
 8006e68:	f7fe fc5e 	bl	8005728 <__sinit>
 8006e6c:	4b89      	ldr	r3, [pc, #548]	; (8007094 <_vfiprintf_r+0x240>)
 8006e6e:	429d      	cmp	r5, r3
 8006e70:	d11b      	bne.n	8006eaa <_vfiprintf_r+0x56>
 8006e72:	6875      	ldr	r5, [r6, #4]
 8006e74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e76:	07d9      	lsls	r1, r3, #31
 8006e78:	d405      	bmi.n	8006e86 <_vfiprintf_r+0x32>
 8006e7a:	89ab      	ldrh	r3, [r5, #12]
 8006e7c:	059a      	lsls	r2, r3, #22
 8006e7e:	d402      	bmi.n	8006e86 <_vfiprintf_r+0x32>
 8006e80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e82:	f7ff f85a 	bl	8005f3a <__retarget_lock_acquire_recursive>
 8006e86:	89ab      	ldrh	r3, [r5, #12]
 8006e88:	071b      	lsls	r3, r3, #28
 8006e8a:	d501      	bpl.n	8006e90 <_vfiprintf_r+0x3c>
 8006e8c:	692b      	ldr	r3, [r5, #16]
 8006e8e:	b9eb      	cbnz	r3, 8006ecc <_vfiprintf_r+0x78>
 8006e90:	4629      	mov	r1, r5
 8006e92:	4630      	mov	r0, r6
 8006e94:	f7fd fc44 	bl	8004720 <__swsetup_r>
 8006e98:	b1c0      	cbz	r0, 8006ecc <_vfiprintf_r+0x78>
 8006e9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e9c:	07dc      	lsls	r4, r3, #31
 8006e9e:	d50e      	bpl.n	8006ebe <_vfiprintf_r+0x6a>
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea4:	b01d      	add	sp, #116	; 0x74
 8006ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eaa:	4b7b      	ldr	r3, [pc, #492]	; (8007098 <_vfiprintf_r+0x244>)
 8006eac:	429d      	cmp	r5, r3
 8006eae:	d101      	bne.n	8006eb4 <_vfiprintf_r+0x60>
 8006eb0:	68b5      	ldr	r5, [r6, #8]
 8006eb2:	e7df      	b.n	8006e74 <_vfiprintf_r+0x20>
 8006eb4:	4b79      	ldr	r3, [pc, #484]	; (800709c <_vfiprintf_r+0x248>)
 8006eb6:	429d      	cmp	r5, r3
 8006eb8:	bf08      	it	eq
 8006eba:	68f5      	ldreq	r5, [r6, #12]
 8006ebc:	e7da      	b.n	8006e74 <_vfiprintf_r+0x20>
 8006ebe:	89ab      	ldrh	r3, [r5, #12]
 8006ec0:	0598      	lsls	r0, r3, #22
 8006ec2:	d4ed      	bmi.n	8006ea0 <_vfiprintf_r+0x4c>
 8006ec4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ec6:	f7ff f839 	bl	8005f3c <__retarget_lock_release_recursive>
 8006eca:	e7e9      	b.n	8006ea0 <_vfiprintf_r+0x4c>
 8006ecc:	2300      	movs	r3, #0
 8006ece:	9309      	str	r3, [sp, #36]	; 0x24
 8006ed0:	2320      	movs	r3, #32
 8006ed2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ed6:	2330      	movs	r3, #48	; 0x30
 8006ed8:	f04f 0901 	mov.w	r9, #1
 8006edc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ee0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80070a0 <_vfiprintf_r+0x24c>
 8006ee4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ee8:	4623      	mov	r3, r4
 8006eea:	469a      	mov	sl, r3
 8006eec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ef0:	b10a      	cbz	r2, 8006ef6 <_vfiprintf_r+0xa2>
 8006ef2:	2a25      	cmp	r2, #37	; 0x25
 8006ef4:	d1f9      	bne.n	8006eea <_vfiprintf_r+0x96>
 8006ef6:	ebba 0b04 	subs.w	fp, sl, r4
 8006efa:	d00b      	beq.n	8006f14 <_vfiprintf_r+0xc0>
 8006efc:	465b      	mov	r3, fp
 8006efe:	4622      	mov	r2, r4
 8006f00:	4629      	mov	r1, r5
 8006f02:	4630      	mov	r0, r6
 8006f04:	f7ff ff93 	bl	8006e2e <__sfputs_r>
 8006f08:	3001      	adds	r0, #1
 8006f0a:	f000 80aa 	beq.w	8007062 <_vfiprintf_r+0x20e>
 8006f0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f10:	445a      	add	r2, fp
 8006f12:	9209      	str	r2, [sp, #36]	; 0x24
 8006f14:	f89a 3000 	ldrb.w	r3, [sl]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f000 80a2 	beq.w	8007062 <_vfiprintf_r+0x20e>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	f04f 32ff 	mov.w	r2, #4294967295
 8006f24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f28:	f10a 0a01 	add.w	sl, sl, #1
 8006f2c:	9304      	str	r3, [sp, #16]
 8006f2e:	9307      	str	r3, [sp, #28]
 8006f30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f34:	931a      	str	r3, [sp, #104]	; 0x68
 8006f36:	4654      	mov	r4, sl
 8006f38:	2205      	movs	r2, #5
 8006f3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f3e:	4858      	ldr	r0, [pc, #352]	; (80070a0 <_vfiprintf_r+0x24c>)
 8006f40:	f7ff f87c 	bl	800603c <memchr>
 8006f44:	9a04      	ldr	r2, [sp, #16]
 8006f46:	b9d8      	cbnz	r0, 8006f80 <_vfiprintf_r+0x12c>
 8006f48:	06d1      	lsls	r1, r2, #27
 8006f4a:	bf44      	itt	mi
 8006f4c:	2320      	movmi	r3, #32
 8006f4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f52:	0713      	lsls	r3, r2, #28
 8006f54:	bf44      	itt	mi
 8006f56:	232b      	movmi	r3, #43	; 0x2b
 8006f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8006f60:	2b2a      	cmp	r3, #42	; 0x2a
 8006f62:	d015      	beq.n	8006f90 <_vfiprintf_r+0x13c>
 8006f64:	4654      	mov	r4, sl
 8006f66:	2000      	movs	r0, #0
 8006f68:	f04f 0c0a 	mov.w	ip, #10
 8006f6c:	9a07      	ldr	r2, [sp, #28]
 8006f6e:	4621      	mov	r1, r4
 8006f70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f74:	3b30      	subs	r3, #48	; 0x30
 8006f76:	2b09      	cmp	r3, #9
 8006f78:	d94e      	bls.n	8007018 <_vfiprintf_r+0x1c4>
 8006f7a:	b1b0      	cbz	r0, 8006faa <_vfiprintf_r+0x156>
 8006f7c:	9207      	str	r2, [sp, #28]
 8006f7e:	e014      	b.n	8006faa <_vfiprintf_r+0x156>
 8006f80:	eba0 0308 	sub.w	r3, r0, r8
 8006f84:	fa09 f303 	lsl.w	r3, r9, r3
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	46a2      	mov	sl, r4
 8006f8c:	9304      	str	r3, [sp, #16]
 8006f8e:	e7d2      	b.n	8006f36 <_vfiprintf_r+0xe2>
 8006f90:	9b03      	ldr	r3, [sp, #12]
 8006f92:	1d19      	adds	r1, r3, #4
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	9103      	str	r1, [sp, #12]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	bfbb      	ittet	lt
 8006f9c:	425b      	neglt	r3, r3
 8006f9e:	f042 0202 	orrlt.w	r2, r2, #2
 8006fa2:	9307      	strge	r3, [sp, #28]
 8006fa4:	9307      	strlt	r3, [sp, #28]
 8006fa6:	bfb8      	it	lt
 8006fa8:	9204      	strlt	r2, [sp, #16]
 8006faa:	7823      	ldrb	r3, [r4, #0]
 8006fac:	2b2e      	cmp	r3, #46	; 0x2e
 8006fae:	d10c      	bne.n	8006fca <_vfiprintf_r+0x176>
 8006fb0:	7863      	ldrb	r3, [r4, #1]
 8006fb2:	2b2a      	cmp	r3, #42	; 0x2a
 8006fb4:	d135      	bne.n	8007022 <_vfiprintf_r+0x1ce>
 8006fb6:	9b03      	ldr	r3, [sp, #12]
 8006fb8:	3402      	adds	r4, #2
 8006fba:	1d1a      	adds	r2, r3, #4
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	9203      	str	r2, [sp, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	bfb8      	it	lt
 8006fc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006fc8:	9305      	str	r3, [sp, #20]
 8006fca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80070b0 <_vfiprintf_r+0x25c>
 8006fce:	2203      	movs	r2, #3
 8006fd0:	4650      	mov	r0, sl
 8006fd2:	7821      	ldrb	r1, [r4, #0]
 8006fd4:	f7ff f832 	bl	800603c <memchr>
 8006fd8:	b140      	cbz	r0, 8006fec <_vfiprintf_r+0x198>
 8006fda:	2340      	movs	r3, #64	; 0x40
 8006fdc:	eba0 000a 	sub.w	r0, r0, sl
 8006fe0:	fa03 f000 	lsl.w	r0, r3, r0
 8006fe4:	9b04      	ldr	r3, [sp, #16]
 8006fe6:	3401      	adds	r4, #1
 8006fe8:	4303      	orrs	r3, r0
 8006fea:	9304      	str	r3, [sp, #16]
 8006fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ff0:	2206      	movs	r2, #6
 8006ff2:	482c      	ldr	r0, [pc, #176]	; (80070a4 <_vfiprintf_r+0x250>)
 8006ff4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ff8:	f7ff f820 	bl	800603c <memchr>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	d03f      	beq.n	8007080 <_vfiprintf_r+0x22c>
 8007000:	4b29      	ldr	r3, [pc, #164]	; (80070a8 <_vfiprintf_r+0x254>)
 8007002:	bb1b      	cbnz	r3, 800704c <_vfiprintf_r+0x1f8>
 8007004:	9b03      	ldr	r3, [sp, #12]
 8007006:	3307      	adds	r3, #7
 8007008:	f023 0307 	bic.w	r3, r3, #7
 800700c:	3308      	adds	r3, #8
 800700e:	9303      	str	r3, [sp, #12]
 8007010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007012:	443b      	add	r3, r7
 8007014:	9309      	str	r3, [sp, #36]	; 0x24
 8007016:	e767      	b.n	8006ee8 <_vfiprintf_r+0x94>
 8007018:	460c      	mov	r4, r1
 800701a:	2001      	movs	r0, #1
 800701c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007020:	e7a5      	b.n	8006f6e <_vfiprintf_r+0x11a>
 8007022:	2300      	movs	r3, #0
 8007024:	f04f 0c0a 	mov.w	ip, #10
 8007028:	4619      	mov	r1, r3
 800702a:	3401      	adds	r4, #1
 800702c:	9305      	str	r3, [sp, #20]
 800702e:	4620      	mov	r0, r4
 8007030:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007034:	3a30      	subs	r2, #48	; 0x30
 8007036:	2a09      	cmp	r2, #9
 8007038:	d903      	bls.n	8007042 <_vfiprintf_r+0x1ee>
 800703a:	2b00      	cmp	r3, #0
 800703c:	d0c5      	beq.n	8006fca <_vfiprintf_r+0x176>
 800703e:	9105      	str	r1, [sp, #20]
 8007040:	e7c3      	b.n	8006fca <_vfiprintf_r+0x176>
 8007042:	4604      	mov	r4, r0
 8007044:	2301      	movs	r3, #1
 8007046:	fb0c 2101 	mla	r1, ip, r1, r2
 800704a:	e7f0      	b.n	800702e <_vfiprintf_r+0x1da>
 800704c:	ab03      	add	r3, sp, #12
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	462a      	mov	r2, r5
 8007052:	4630      	mov	r0, r6
 8007054:	4b15      	ldr	r3, [pc, #84]	; (80070ac <_vfiprintf_r+0x258>)
 8007056:	a904      	add	r1, sp, #16
 8007058:	f7fb fde6 	bl	8002c28 <_printf_float>
 800705c:	4607      	mov	r7, r0
 800705e:	1c78      	adds	r0, r7, #1
 8007060:	d1d6      	bne.n	8007010 <_vfiprintf_r+0x1bc>
 8007062:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007064:	07d9      	lsls	r1, r3, #31
 8007066:	d405      	bmi.n	8007074 <_vfiprintf_r+0x220>
 8007068:	89ab      	ldrh	r3, [r5, #12]
 800706a:	059a      	lsls	r2, r3, #22
 800706c:	d402      	bmi.n	8007074 <_vfiprintf_r+0x220>
 800706e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007070:	f7fe ff64 	bl	8005f3c <__retarget_lock_release_recursive>
 8007074:	89ab      	ldrh	r3, [r5, #12]
 8007076:	065b      	lsls	r3, r3, #25
 8007078:	f53f af12 	bmi.w	8006ea0 <_vfiprintf_r+0x4c>
 800707c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800707e:	e711      	b.n	8006ea4 <_vfiprintf_r+0x50>
 8007080:	ab03      	add	r3, sp, #12
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	462a      	mov	r2, r5
 8007086:	4630      	mov	r0, r6
 8007088:	4b08      	ldr	r3, [pc, #32]	; (80070ac <_vfiprintf_r+0x258>)
 800708a:	a904      	add	r1, sp, #16
 800708c:	f7fc f868 	bl	8003160 <_printf_i>
 8007090:	e7e4      	b.n	800705c <_vfiprintf_r+0x208>
 8007092:	bf00      	nop
 8007094:	080076e0 	.word	0x080076e0
 8007098:	08007700 	.word	0x08007700
 800709c:	080076c0 	.word	0x080076c0
 80070a0:	080078fc 	.word	0x080078fc
 80070a4:	08007906 	.word	0x08007906
 80070a8:	08002c29 	.word	0x08002c29
 80070ac:	08006e2f 	.word	0x08006e2f
 80070b0:	08007902 	.word	0x08007902

080070b4 <nan>:
 80070b4:	2000      	movs	r0, #0
 80070b6:	4901      	ldr	r1, [pc, #4]	; (80070bc <nan+0x8>)
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	7ff80000 	.word	0x7ff80000

080070c0 <_sbrk_r>:
 80070c0:	b538      	push	{r3, r4, r5, lr}
 80070c2:	2300      	movs	r3, #0
 80070c4:	4d05      	ldr	r5, [pc, #20]	; (80070dc <_sbrk_r+0x1c>)
 80070c6:	4604      	mov	r4, r0
 80070c8:	4608      	mov	r0, r1
 80070ca:	602b      	str	r3, [r5, #0]
 80070cc:	f7fa fb16 	bl	80016fc <_sbrk>
 80070d0:	1c43      	adds	r3, r0, #1
 80070d2:	d102      	bne.n	80070da <_sbrk_r+0x1a>
 80070d4:	682b      	ldr	r3, [r5, #0]
 80070d6:	b103      	cbz	r3, 80070da <_sbrk_r+0x1a>
 80070d8:	6023      	str	r3, [r4, #0]
 80070da:	bd38      	pop	{r3, r4, r5, pc}
 80070dc:	20000260 	.word	0x20000260

080070e0 <__sread>:
 80070e0:	b510      	push	{r4, lr}
 80070e2:	460c      	mov	r4, r1
 80070e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070e8:	f000 f92e 	bl	8007348 <_read_r>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	bfab      	itete	ge
 80070f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070f2:	89a3      	ldrhlt	r3, [r4, #12]
 80070f4:	181b      	addge	r3, r3, r0
 80070f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80070fa:	bfac      	ite	ge
 80070fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80070fe:	81a3      	strhlt	r3, [r4, #12]
 8007100:	bd10      	pop	{r4, pc}

08007102 <__swrite>:
 8007102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007106:	461f      	mov	r7, r3
 8007108:	898b      	ldrh	r3, [r1, #12]
 800710a:	4605      	mov	r5, r0
 800710c:	05db      	lsls	r3, r3, #23
 800710e:	460c      	mov	r4, r1
 8007110:	4616      	mov	r6, r2
 8007112:	d505      	bpl.n	8007120 <__swrite+0x1e>
 8007114:	2302      	movs	r3, #2
 8007116:	2200      	movs	r2, #0
 8007118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800711c:	f000 f8b6 	bl	800728c <_lseek_r>
 8007120:	89a3      	ldrh	r3, [r4, #12]
 8007122:	4632      	mov	r2, r6
 8007124:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007128:	81a3      	strh	r3, [r4, #12]
 800712a:	4628      	mov	r0, r5
 800712c:	463b      	mov	r3, r7
 800712e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007136:	f000 b835 	b.w	80071a4 <_write_r>

0800713a <__sseek>:
 800713a:	b510      	push	{r4, lr}
 800713c:	460c      	mov	r4, r1
 800713e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007142:	f000 f8a3 	bl	800728c <_lseek_r>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	89a3      	ldrh	r3, [r4, #12]
 800714a:	bf15      	itete	ne
 800714c:	6560      	strne	r0, [r4, #84]	; 0x54
 800714e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007152:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007156:	81a3      	strheq	r3, [r4, #12]
 8007158:	bf18      	it	ne
 800715a:	81a3      	strhne	r3, [r4, #12]
 800715c:	bd10      	pop	{r4, pc}

0800715e <__sclose>:
 800715e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007162:	f000 b84f 	b.w	8007204 <_close_r>

08007166 <strncmp>:
 8007166:	b510      	push	{r4, lr}
 8007168:	b16a      	cbz	r2, 8007186 <strncmp+0x20>
 800716a:	3901      	subs	r1, #1
 800716c:	1884      	adds	r4, r0, r2
 800716e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007172:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007176:	4293      	cmp	r3, r2
 8007178:	d103      	bne.n	8007182 <strncmp+0x1c>
 800717a:	42a0      	cmp	r0, r4
 800717c:	d001      	beq.n	8007182 <strncmp+0x1c>
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1f5      	bne.n	800716e <strncmp+0x8>
 8007182:	1a98      	subs	r0, r3, r2
 8007184:	bd10      	pop	{r4, pc}
 8007186:	4610      	mov	r0, r2
 8007188:	e7fc      	b.n	8007184 <strncmp+0x1e>

0800718a <__ascii_wctomb>:
 800718a:	4603      	mov	r3, r0
 800718c:	4608      	mov	r0, r1
 800718e:	b141      	cbz	r1, 80071a2 <__ascii_wctomb+0x18>
 8007190:	2aff      	cmp	r2, #255	; 0xff
 8007192:	d904      	bls.n	800719e <__ascii_wctomb+0x14>
 8007194:	228a      	movs	r2, #138	; 0x8a
 8007196:	f04f 30ff 	mov.w	r0, #4294967295
 800719a:	601a      	str	r2, [r3, #0]
 800719c:	4770      	bx	lr
 800719e:	2001      	movs	r0, #1
 80071a0:	700a      	strb	r2, [r1, #0]
 80071a2:	4770      	bx	lr

080071a4 <_write_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4604      	mov	r4, r0
 80071a8:	4608      	mov	r0, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	2200      	movs	r2, #0
 80071ae:	4d05      	ldr	r5, [pc, #20]	; (80071c4 <_write_r+0x20>)
 80071b0:	602a      	str	r2, [r5, #0]
 80071b2:	461a      	mov	r2, r3
 80071b4:	f7fa fa56 	bl	8001664 <_write>
 80071b8:	1c43      	adds	r3, r0, #1
 80071ba:	d102      	bne.n	80071c2 <_write_r+0x1e>
 80071bc:	682b      	ldr	r3, [r5, #0]
 80071be:	b103      	cbz	r3, 80071c2 <_write_r+0x1e>
 80071c0:	6023      	str	r3, [r4, #0]
 80071c2:	bd38      	pop	{r3, r4, r5, pc}
 80071c4:	20000260 	.word	0x20000260

080071c8 <__assert_func>:
 80071c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071ca:	4614      	mov	r4, r2
 80071cc:	461a      	mov	r2, r3
 80071ce:	4b09      	ldr	r3, [pc, #36]	; (80071f4 <__assert_func+0x2c>)
 80071d0:	4605      	mov	r5, r0
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68d8      	ldr	r0, [r3, #12]
 80071d6:	b14c      	cbz	r4, 80071ec <__assert_func+0x24>
 80071d8:	4b07      	ldr	r3, [pc, #28]	; (80071f8 <__assert_func+0x30>)
 80071da:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071de:	9100      	str	r1, [sp, #0]
 80071e0:	462b      	mov	r3, r5
 80071e2:	4906      	ldr	r1, [pc, #24]	; (80071fc <__assert_func+0x34>)
 80071e4:	f000 f81e 	bl	8007224 <fiprintf>
 80071e8:	f000 f8c0 	bl	800736c <abort>
 80071ec:	4b04      	ldr	r3, [pc, #16]	; (8007200 <__assert_func+0x38>)
 80071ee:	461c      	mov	r4, r3
 80071f0:	e7f3      	b.n	80071da <__assert_func+0x12>
 80071f2:	bf00      	nop
 80071f4:	2000000c 	.word	0x2000000c
 80071f8:	0800790d 	.word	0x0800790d
 80071fc:	0800791a 	.word	0x0800791a
 8007200:	08007948 	.word	0x08007948

08007204 <_close_r>:
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	2300      	movs	r3, #0
 8007208:	4d05      	ldr	r5, [pc, #20]	; (8007220 <_close_r+0x1c>)
 800720a:	4604      	mov	r4, r0
 800720c:	4608      	mov	r0, r1
 800720e:	602b      	str	r3, [r5, #0]
 8007210:	f7fa fa44 	bl	800169c <_close>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	d102      	bne.n	800721e <_close_r+0x1a>
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	b103      	cbz	r3, 800721e <_close_r+0x1a>
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	20000260 	.word	0x20000260

08007224 <fiprintf>:
 8007224:	b40e      	push	{r1, r2, r3}
 8007226:	b503      	push	{r0, r1, lr}
 8007228:	4601      	mov	r1, r0
 800722a:	ab03      	add	r3, sp, #12
 800722c:	4805      	ldr	r0, [pc, #20]	; (8007244 <fiprintf+0x20>)
 800722e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007232:	6800      	ldr	r0, [r0, #0]
 8007234:	9301      	str	r3, [sp, #4]
 8007236:	f7ff fe0d 	bl	8006e54 <_vfiprintf_r>
 800723a:	b002      	add	sp, #8
 800723c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007240:	b003      	add	sp, #12
 8007242:	4770      	bx	lr
 8007244:	2000000c 	.word	0x2000000c

08007248 <_fstat_r>:
 8007248:	b538      	push	{r3, r4, r5, lr}
 800724a:	2300      	movs	r3, #0
 800724c:	4d06      	ldr	r5, [pc, #24]	; (8007268 <_fstat_r+0x20>)
 800724e:	4604      	mov	r4, r0
 8007250:	4608      	mov	r0, r1
 8007252:	4611      	mov	r1, r2
 8007254:	602b      	str	r3, [r5, #0]
 8007256:	f7fa fa2c 	bl	80016b2 <_fstat>
 800725a:	1c43      	adds	r3, r0, #1
 800725c:	d102      	bne.n	8007264 <_fstat_r+0x1c>
 800725e:	682b      	ldr	r3, [r5, #0]
 8007260:	b103      	cbz	r3, 8007264 <_fstat_r+0x1c>
 8007262:	6023      	str	r3, [r4, #0]
 8007264:	bd38      	pop	{r3, r4, r5, pc}
 8007266:	bf00      	nop
 8007268:	20000260 	.word	0x20000260

0800726c <_isatty_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	2300      	movs	r3, #0
 8007270:	4d05      	ldr	r5, [pc, #20]	; (8007288 <_isatty_r+0x1c>)
 8007272:	4604      	mov	r4, r0
 8007274:	4608      	mov	r0, r1
 8007276:	602b      	str	r3, [r5, #0]
 8007278:	f7fa fa2a 	bl	80016d0 <_isatty>
 800727c:	1c43      	adds	r3, r0, #1
 800727e:	d102      	bne.n	8007286 <_isatty_r+0x1a>
 8007280:	682b      	ldr	r3, [r5, #0]
 8007282:	b103      	cbz	r3, 8007286 <_isatty_r+0x1a>
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	bd38      	pop	{r3, r4, r5, pc}
 8007288:	20000260 	.word	0x20000260

0800728c <_lseek_r>:
 800728c:	b538      	push	{r3, r4, r5, lr}
 800728e:	4604      	mov	r4, r0
 8007290:	4608      	mov	r0, r1
 8007292:	4611      	mov	r1, r2
 8007294:	2200      	movs	r2, #0
 8007296:	4d05      	ldr	r5, [pc, #20]	; (80072ac <_lseek_r+0x20>)
 8007298:	602a      	str	r2, [r5, #0]
 800729a:	461a      	mov	r2, r3
 800729c:	f7fa fa22 	bl	80016e4 <_lseek>
 80072a0:	1c43      	adds	r3, r0, #1
 80072a2:	d102      	bne.n	80072aa <_lseek_r+0x1e>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	b103      	cbz	r3, 80072aa <_lseek_r+0x1e>
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	20000260 	.word	0x20000260

080072b0 <memmove>:
 80072b0:	4288      	cmp	r0, r1
 80072b2:	b510      	push	{r4, lr}
 80072b4:	eb01 0402 	add.w	r4, r1, r2
 80072b8:	d902      	bls.n	80072c0 <memmove+0x10>
 80072ba:	4284      	cmp	r4, r0
 80072bc:	4623      	mov	r3, r4
 80072be:	d807      	bhi.n	80072d0 <memmove+0x20>
 80072c0:	1e43      	subs	r3, r0, #1
 80072c2:	42a1      	cmp	r1, r4
 80072c4:	d008      	beq.n	80072d8 <memmove+0x28>
 80072c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072ce:	e7f8      	b.n	80072c2 <memmove+0x12>
 80072d0:	4601      	mov	r1, r0
 80072d2:	4402      	add	r2, r0
 80072d4:	428a      	cmp	r2, r1
 80072d6:	d100      	bne.n	80072da <memmove+0x2a>
 80072d8:	bd10      	pop	{r4, pc}
 80072da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80072e2:	e7f7      	b.n	80072d4 <memmove+0x24>

080072e4 <__malloc_lock>:
 80072e4:	4801      	ldr	r0, [pc, #4]	; (80072ec <__malloc_lock+0x8>)
 80072e6:	f7fe be28 	b.w	8005f3a <__retarget_lock_acquire_recursive>
 80072ea:	bf00      	nop
 80072ec:	20000258 	.word	0x20000258

080072f0 <__malloc_unlock>:
 80072f0:	4801      	ldr	r0, [pc, #4]	; (80072f8 <__malloc_unlock+0x8>)
 80072f2:	f7fe be23 	b.w	8005f3c <__retarget_lock_release_recursive>
 80072f6:	bf00      	nop
 80072f8:	20000258 	.word	0x20000258

080072fc <_realloc_r>:
 80072fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072fe:	4607      	mov	r7, r0
 8007300:	4614      	mov	r4, r2
 8007302:	460e      	mov	r6, r1
 8007304:	b921      	cbnz	r1, 8007310 <_realloc_r+0x14>
 8007306:	4611      	mov	r1, r2
 8007308:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800730c:	f7ff bbc4 	b.w	8006a98 <_malloc_r>
 8007310:	b922      	cbnz	r2, 800731c <_realloc_r+0x20>
 8007312:	f7ff fb75 	bl	8006a00 <_free_r>
 8007316:	4625      	mov	r5, r4
 8007318:	4628      	mov	r0, r5
 800731a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800731c:	f000 f82d 	bl	800737a <_malloc_usable_size_r>
 8007320:	42a0      	cmp	r0, r4
 8007322:	d20f      	bcs.n	8007344 <_realloc_r+0x48>
 8007324:	4621      	mov	r1, r4
 8007326:	4638      	mov	r0, r7
 8007328:	f7ff fbb6 	bl	8006a98 <_malloc_r>
 800732c:	4605      	mov	r5, r0
 800732e:	2800      	cmp	r0, #0
 8007330:	d0f2      	beq.n	8007318 <_realloc_r+0x1c>
 8007332:	4631      	mov	r1, r6
 8007334:	4622      	mov	r2, r4
 8007336:	f7fe fe8f 	bl	8006058 <memcpy>
 800733a:	4631      	mov	r1, r6
 800733c:	4638      	mov	r0, r7
 800733e:	f7ff fb5f 	bl	8006a00 <_free_r>
 8007342:	e7e9      	b.n	8007318 <_realloc_r+0x1c>
 8007344:	4635      	mov	r5, r6
 8007346:	e7e7      	b.n	8007318 <_realloc_r+0x1c>

08007348 <_read_r>:
 8007348:	b538      	push	{r3, r4, r5, lr}
 800734a:	4604      	mov	r4, r0
 800734c:	4608      	mov	r0, r1
 800734e:	4611      	mov	r1, r2
 8007350:	2200      	movs	r2, #0
 8007352:	4d05      	ldr	r5, [pc, #20]	; (8007368 <_read_r+0x20>)
 8007354:	602a      	str	r2, [r5, #0]
 8007356:	461a      	mov	r2, r3
 8007358:	f7fa f967 	bl	800162a <_read>
 800735c:	1c43      	adds	r3, r0, #1
 800735e:	d102      	bne.n	8007366 <_read_r+0x1e>
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	b103      	cbz	r3, 8007366 <_read_r+0x1e>
 8007364:	6023      	str	r3, [r4, #0]
 8007366:	bd38      	pop	{r3, r4, r5, pc}
 8007368:	20000260 	.word	0x20000260

0800736c <abort>:
 800736c:	2006      	movs	r0, #6
 800736e:	b508      	push	{r3, lr}
 8007370:	f000 f834 	bl	80073dc <raise>
 8007374:	2001      	movs	r0, #1
 8007376:	f7fa f94e 	bl	8001616 <_exit>

0800737a <_malloc_usable_size_r>:
 800737a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800737e:	1f18      	subs	r0, r3, #4
 8007380:	2b00      	cmp	r3, #0
 8007382:	bfbc      	itt	lt
 8007384:	580b      	ldrlt	r3, [r1, r0]
 8007386:	18c0      	addlt	r0, r0, r3
 8007388:	4770      	bx	lr

0800738a <_raise_r>:
 800738a:	291f      	cmp	r1, #31
 800738c:	b538      	push	{r3, r4, r5, lr}
 800738e:	4604      	mov	r4, r0
 8007390:	460d      	mov	r5, r1
 8007392:	d904      	bls.n	800739e <_raise_r+0x14>
 8007394:	2316      	movs	r3, #22
 8007396:	6003      	str	r3, [r0, #0]
 8007398:	f04f 30ff 	mov.w	r0, #4294967295
 800739c:	bd38      	pop	{r3, r4, r5, pc}
 800739e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80073a0:	b112      	cbz	r2, 80073a8 <_raise_r+0x1e>
 80073a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073a6:	b94b      	cbnz	r3, 80073bc <_raise_r+0x32>
 80073a8:	4620      	mov	r0, r4
 80073aa:	f000 f831 	bl	8007410 <_getpid_r>
 80073ae:	462a      	mov	r2, r5
 80073b0:	4601      	mov	r1, r0
 80073b2:	4620      	mov	r0, r4
 80073b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073b8:	f000 b818 	b.w	80073ec <_kill_r>
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d00a      	beq.n	80073d6 <_raise_r+0x4c>
 80073c0:	1c59      	adds	r1, r3, #1
 80073c2:	d103      	bne.n	80073cc <_raise_r+0x42>
 80073c4:	2316      	movs	r3, #22
 80073c6:	6003      	str	r3, [r0, #0]
 80073c8:	2001      	movs	r0, #1
 80073ca:	e7e7      	b.n	800739c <_raise_r+0x12>
 80073cc:	2400      	movs	r4, #0
 80073ce:	4628      	mov	r0, r5
 80073d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80073d4:	4798      	blx	r3
 80073d6:	2000      	movs	r0, #0
 80073d8:	e7e0      	b.n	800739c <_raise_r+0x12>
	...

080073dc <raise>:
 80073dc:	4b02      	ldr	r3, [pc, #8]	; (80073e8 <raise+0xc>)
 80073de:	4601      	mov	r1, r0
 80073e0:	6818      	ldr	r0, [r3, #0]
 80073e2:	f7ff bfd2 	b.w	800738a <_raise_r>
 80073e6:	bf00      	nop
 80073e8:	2000000c 	.word	0x2000000c

080073ec <_kill_r>:
 80073ec:	b538      	push	{r3, r4, r5, lr}
 80073ee:	2300      	movs	r3, #0
 80073f0:	4d06      	ldr	r5, [pc, #24]	; (800740c <_kill_r+0x20>)
 80073f2:	4604      	mov	r4, r0
 80073f4:	4608      	mov	r0, r1
 80073f6:	4611      	mov	r1, r2
 80073f8:	602b      	str	r3, [r5, #0]
 80073fa:	f7fa f8fc 	bl	80015f6 <_kill>
 80073fe:	1c43      	adds	r3, r0, #1
 8007400:	d102      	bne.n	8007408 <_kill_r+0x1c>
 8007402:	682b      	ldr	r3, [r5, #0]
 8007404:	b103      	cbz	r3, 8007408 <_kill_r+0x1c>
 8007406:	6023      	str	r3, [r4, #0]
 8007408:	bd38      	pop	{r3, r4, r5, pc}
 800740a:	bf00      	nop
 800740c:	20000260 	.word	0x20000260

08007410 <_getpid_r>:
 8007410:	f7fa b8ea 	b.w	80015e8 <_getpid>

08007414 <_init>:
 8007414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007416:	bf00      	nop
 8007418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800741a:	bc08      	pop	{r3}
 800741c:	469e      	mov	lr, r3
 800741e:	4770      	bx	lr

08007420 <_fini>:
 8007420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007422:	bf00      	nop
 8007424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007426:	bc08      	pop	{r3}
 8007428:	469e      	mov	lr, r3
 800742a:	4770      	bx	lr
