vhdl xil_defaultlib  \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_proc_sys_reset_0_0/sim/soc_dht11_i2c_proc_sys_reset_0_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_microblaze_riscv_0_0/sim/soc_dht11_i2c_microblaze_riscv_0_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_dlmb_v10_0/sim/soc_dht11_i2c_dlmb_v10_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_ilmb_v10_0/sim/soc_dht11_i2c_ilmb_v10_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_dlmb_bram_if_cntlr_0/sim/soc_dht11_i2c_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_ilmb_bram_if_cntlr_0/sim/soc_dht11_i2c_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_mdm_1_0/sim/soc_dht11_i2c_mdm_1_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_axi_uartlite_0_0/sim/soc_dht11_i2c_axi_uartlite_0_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_axi_smc_0/bd_0/ip/ip_1/sim/bd_f5a2_psr_aclk_0.vhd" \
"../../../bd/soc_dht11_i2c/ip/soc_dht11_i2c_axi_iic_0_0/sim/soc_dht11_i2c_axi_iic_0_0.vhd" \

# Do not sort compile order
nosort
