{"top":"global.Main",
"namespaces":{
  "global":{
    "modules":{
      "DelayUnit":{
        "type":["Record",[
          ["INPUT",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["OUTPUT",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inner_delay":{
            "modref":"global.InnerDelayUnit"
          }
        },
        "connections":[
          ["self.CLK","inner_delay.CLK"],
          ["self.INPUT.1.data","inner_delay.INPUT.0.data"],
          ["self.INPUT.1.ready","inner_delay.INPUT.0.ready"],
          ["self.INPUT.1.valid","inner_delay.INPUT.0.valid"],
          ["self.INPUT.0.data","inner_delay.INPUT.1.data"],
          ["self.INPUT.0.ready","inner_delay.INPUT.1.ready"],
          ["self.INPUT.0.valid","inner_delay.INPUT.1.valid"],
          ["self.OUTPUT.1.data","inner_delay.OUTPUT.0.data"],
          ["self.OUTPUT.1.ready","inner_delay.OUTPUT.0.ready"],
          ["self.OUTPUT.1.valid","inner_delay.OUTPUT.0.valid"],
          ["self.OUTPUT.0.data","inner_delay.OUTPUT.1.data"],
          ["self.OUTPUT.0.ready","inner_delay.OUTPUT.1.ready"],
          ["self.OUTPUT.0.valid","inner_delay.OUTPUT.1.valid"]
        ]
      },
      "InnerDelayUnit":{
        "type":["Record",[
          ["INPUT",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["OUTPUT",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inner_inner_delay":{
            "modref":"global.InnerInnerDelayUnit"
          }
        },
        "connections":[
          ["self.INPUT.1.data","inner_inner_delay.INPUT.0.data"],
          ["self.INPUT.1.ready","inner_inner_delay.INPUT.0.ready"],
          ["self.INPUT.1.valid","inner_inner_delay.INPUT.0.valid"],
          ["self.INPUT.0.data","inner_inner_delay.INPUT.1.data"],
          ["self.INPUT.0.ready","inner_inner_delay.INPUT.1.ready"],
          ["self.INPUT.0.valid","inner_inner_delay.INPUT.1.valid"],
          ["self.OUTPUT.1.data","inner_inner_delay.OUTPUT.0.data"],
          ["self.OUTPUT.1.ready","inner_inner_delay.OUTPUT.0.ready"],
          ["self.OUTPUT.1.valid","inner_inner_delay.OUTPUT.0.valid"],
          ["self.OUTPUT.0.data","inner_inner_delay.OUTPUT.1.data"],
          ["self.OUTPUT.0.ready","inner_inner_delay.OUTPUT.1.ready"],
          ["self.OUTPUT.0.valid","inner_inner_delay.OUTPUT.1.valid"]
        ]
      },
      "InnerInnerDelayUnit":{
        "type":["Record",[
          ["INPUT",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["OUTPUT",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]]
        ]]
      },
      "Main":{
        "type":["Record",[
          ["I",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["O",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "DelayUnit_inst0":{
            "modref":"global.DelayUnit"
          }
        },
        "connections":[
          ["self.CLK","DelayUnit_inst0.CLK"],
          ["self.I.1.data","DelayUnit_inst0.INPUT.0.data"],
          ["self.I.1.ready","DelayUnit_inst0.INPUT.0.ready"],
          ["self.I.1.valid","DelayUnit_inst0.INPUT.0.valid"],
          ["self.I.0.data","DelayUnit_inst0.INPUT.1.data"],
          ["self.I.0.ready","DelayUnit_inst0.INPUT.1.ready"],
          ["self.I.0.valid","DelayUnit_inst0.INPUT.1.valid"],
          ["self.O.1.data","DelayUnit_inst0.OUTPUT.0.data"],
          ["self.O.1.ready","DelayUnit_inst0.OUTPUT.0.ready"],
          ["self.O.1.valid","DelayUnit_inst0.OUTPUT.0.valid"],
          ["self.O.0.data","DelayUnit_inst0.OUTPUT.1.data"],
          ["self.O.0.ready","DelayUnit_inst0.OUTPUT.1.ready"],
          ["self.O.0.valid","DelayUnit_inst0.OUTPUT.1.valid"]
        ],
        "metadata":{"inline_verilog":"assert property (@(posedge CLK) I_0_valid |-> ##3 O_1_ready);\n\nassert property (@(posedge CLK) DelayUnit_inst0.INPUT_1_valid |-> ##3 DelayUnit_inst0.OUTPUT_0_ready);\n\nassert property (@(posedge CLK) DelayUnit_inst0.inner_delay.INPUT_0_valid |-> ##3 DelayUnit_inst0.inner_delay.OUTPUT_1_ready);\n\nassert property (@(posedge CLK) DelayUnit_inst0.inner_delay.inner_inner_delay.INPUT_0_valid |-> ##3 DelayUnit_inst0.inner_delay.inner_inner_delay.OUTPUT_1_ready);"}
      }
    }
  }
}
}
