# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 3.1.srcs/sources_1/new/lab3b1.vhd" \
"../../../../../lab3b_tb.vhd" \

# Do not sort compile order
nosort
