// Seed: 285381947
module module_0;
  reg id_1 = 1 < id_1;
  initial
    #1 begin
      if (id_1) id_1 <= 1;
      else begin
        if ((1'b0)) begin
          $display;
        end else id_1 <= #id_1 1'b0;
      end
    end
  genvar id_2, id_3;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = id_0 | 1'd0;
  always @(id_0 or posedge id_0) begin
    fork
      #1 id_1 = 1;
      id_1 = 1'h0;
      if (1) id_1 = 1;
      else begin
        #1;
        `define pp_3 0
        id_1  = 1 - 1;
        `pp_3 = id_0;
      end
    join_none : id_4
    id_1 = 1;
    id_1 = #1 id_0;
  end
  wire  id_5;
  module_0();
  reg   id_6;
  logic id_7;
  assign id_6 = 1;
  wire id_8;
  supply1 id_9;
  assign id_7 = {id_0{1}};
  always #1 id_6 <= 1;
  assign id_9 = 1'b0 << 1;
  wire id_10;
endmodule
