// Seed: 1572121830
module module_0 ();
  parameter id_1 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_2 = 32'd15
) (
    input  wor  _id_0,
    output tri0 id_1,
    input  tri  _id_2,
    output tri  id_3
);
  logic [7:0][id_0  &&  id_2 : -1] id_5;
  module_0 modCall_1 ();
  assign id_5[1'd0==&{1, -1}] = id_5 - 1 == id_5;
  assign id_3 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire [1 : -1] id_9;
  initial begin : LABEL_0
    wait (id_9);
  end
endmodule
