// Seed: 3374569310
module module_0 #(
    parameter id_1 = 32'd8
);
  parameter integer id_1 = 1;
  reg [id_1 : id_1] id_2;
  always @(negedge id_1 == 1) begin : LABEL_0
    id_2 <= 1;
  end
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1'd0] = id_1;
  assign id_2 = id_1[-1];
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_5;
  assign id_5[-1'b0] = id_4;
  wire id_6;
  ;
endmodule
