#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 17 15:35:41 2018
# Process ID: 114796
# Current directory: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent114280 D:\fpga\25_uart_send_pic_to_hdmi_version_two\project\project.xpr
# Log file: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/vivado.log
# Journal file: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sim_1/new/top.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 889.262 ; gain = 173.895
update_compile_order -fileset sources_1
reset_run synth_4
launch_runs impl_6 -to_step write_bitstream -jobs 16
[Fri Aug 17 15:37:00 2018] Launched synth_4...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4/runme.log
[Fri Aug 17 15:37:00 2018] Launched impl_6...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 908.551 ; gain = 2.680
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855154
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) .
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1588.172 ; gain = 26.238
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]\
   [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Aug-17 15:47:29
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Aug-17 15:47:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Aug-17 15:47:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2018-Aug-17 15:47:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Aug-17 15:49:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Aug-17 15:49:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Aug-17 15:49:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Aug-17 15:49:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Aug-17 15:49:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2018-Aug-17 15:49:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_4
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4

launch_runs impl_6 -to_step write_bitstream -jobs 16
[Fri Aug 17 15:52:14 2018] Launched synth_4...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4/runme.log
[Fri Aug 17 15:52:14 2018] Launched impl_6...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/runme.log
reset_run synth_4
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: top
WARNING: [Synth 8-992] writeStatus is already implicitly declared earlier [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.008 ; gain = 119.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:75]
INFO: [Synth 8-6157] synthesizing module 'bit8to256' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/bit8to256.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bit8to256' (1#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/bit8to256.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_inst' of module 'clk_wiz_0' requires 5 connections, but only 4 given [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:164]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_1' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/mig_7series_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_1' (3#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/mig_7series_1_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_inst' of module 'mig_7series_1' requires 40 connections, but only 35 given [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:183]
INFO: [Synth 8-6157] synthesizing module 'uartaddr' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:2]
	Parameter Length bound to: 10 - type: integer 
	Parameter Status_Idle bound to: 5'b00001 
	Parameter Status_Write_DDR bound to: 5'b00010 
	Parameter Status_READ_DDR bound to: 5'b00100 
	Parameter Status_READ_END bound to: 5'b01000 
	Parameter Status_Err bound to: 5'b10000 
	Parameter RS_SEND_CMD bound to: 5'b00001 
	Parameter RS_WAIT_DATA bound to: 5'b00010 
	Parameter RS_PRE_UART bound to: 5'b00100 
	Parameter RS_TX_TRIG bound to: 5'b01000 
	Parameter RS_FIN bound to: 5'b10000 
	Parameter WS_WAIT_RX bound to: 5'b00001 
	Parameter WS_CACHE_DATA bound to: 5'b00010 
	Parameter WS_TRIG_CMD bound to: 5'b00100 
	Parameter WS_FIN bound to: 5'b01000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:54]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (4#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_temp1'. This will prevent further optimization [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:54]
WARNING: [Synth 8-5788] Register app_cmd_reg in module uartaddr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:99]
WARNING: [Synth 8-5788] Register writeStatus_reg in module uartaddr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:58]
WARNING: [Synth 8-5788] Register readStatus_reg in module uartaddr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:130]
WARNING: [Synth 8-5788] Register recvDataTemp_reg in module uartaddr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:142]
WARNING: [Synth 8-5788] Register uart_tx_data_reg in module uartaddr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:147]
WARNING: [Synth 8-5788] Register uart_tx_en_reg in module uartaddr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:156]
INFO: [Synth 8-6155] done synthesizing module 'uartaddr' (5#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v:2]
WARNING: [Synth 8-350] instance 'uartaddr_inst' of module 'uartaddr' requires 17 connections, but only 16 given [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:238]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_path' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_rx_path.v:3]
	Parameter CLKSPEED bound to: 100000000 - type: integer 
	Parameter BANDRATE bound to: 115200 - type: integer 
	Parameter BAUD_DIV bound to: 13'b0001101100100 
	Parameter BAUD_DIV_CAP bound to: 13'b0000110110010 
INFO: [Synth 8-226] default block is never used [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_rx_path.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_path' (6#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_rx_path.v:3]
WARNING: [Synth 8-350] instance 'uart_rx_path_u' of module 'uart_rx_path' requires 5 connections, but only 4 given [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:258]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:267]
INFO: [Synth 8-6157] synthesizing module 'ila_uart' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/ila_uart_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_uart' (7#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/.Xil/Vivado-114796-DESKTOP-B3SJCBK/realtime/ila_uart_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:273]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_path' [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_tx_path.v:4]
	Parameter CLKSPEED bound to: 100000000 - type: integer 
	Parameter BANDRATE bound to: 115200 - type: integer 
	Parameter BAUD_DIV bound to: 13'b0001101100100 
	Parameter BAUD_DIV_CAP bound to: 13'b0000110110010 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_path' (8#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_tx_path.v:4]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_rx_path_u'. This will prevent further optimization [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:258]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_dbg'. This will prevent further optimization [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:267]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bit8to256_inst'. This will prevent further optimization [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uartaddr_inst'. This will prevent further optimization [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:238]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_tx_path_u'. This will prevent further optimization [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:279]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_dbg'. This will prevent further optimization [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:273]
WARNING: [Synth 8-3848] Net tg_compare_error in module/entity top does not have driver. [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:75]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[7]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[6]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[5]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[4]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[3]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[2]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[1]
WARNING: [Synth 8-3331] design uartaddr has unconnected port uartdata[0]
WARNING: [Synth 8-3331] design top has unconnected port tg_compare_error
WARNING: [Synth 8-3331] design top has unconnected port sys_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1770.063 ; gain = 160.531
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
28 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE2_WIDTH {5} CONFIG.C_DATA_DEPTH {4096} CONFIG.C_NUM_OF_PROBES {3}] [get_ips ila_1]
reset_run ila_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/ila_1_synth_1

launch_runs impl_6 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
[Fri Aug 17 15:53:28 2018] Launched ila_1_synth_1, synth_4...
Run output will be captured here:
ila_1_synth_1: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/ila_1_synth_1/runme.log
synth_4: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4/runme.log
[Fri Aug 17 15:53:28 2018] Launched impl_6...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/runme.log
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:07:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:07:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {uartaddr_inst/writeStatus} }
add_wave -into {hw_ila_data_3.wcfg} -radix bin { {uartaddr_inst/readStatus} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:07:19
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {uartaddr_inst/status} }
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_3' trigger was stopped by user at 2018-Aug-17 16:07:30
WARNING: [Labtools 27-157] hw_ila [hw_ila_3] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:07:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:07:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:07:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:07:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:07:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:07:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_4
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4

launch_runs impl_6 -to_step write_bitstream -jobs 16
[Fri Aug 17 16:10:34 2018] Launched synth_4...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4/runme.log
[Fri Aug 17 16:10:34 2018] Launched impl_6...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/runme.log
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:19:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:19:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:19:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:19:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_uart.dcp' for cell 'rx_dbg'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1.dcp' for cell 'u_mig_7series_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'uartaddr_inst/ila_0_temp1'
INFO: [Netlist 29-17] Analyzing 813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: rx_dbg UUID: c6c96acb-0f57-5e94-8fbe-f836f4a62577 
INFO: [Chipscope 16-324] Core: tx_dbg UUID: 299b6786-0f8b-5f30-a1f7-6c444117c2cd 
INFO: [Chipscope 16-324] Core: uartaddr_inst/ila_0_temp1 UUID: f17cbf46-a114-5d39-b42d-ca937fe0e772 
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'rx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'rx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'tx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'tx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'rx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'rx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'tx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'tx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2811.363 ; gain = 550.004
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 392 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances
  FDCP => FDCP (FDCE, FDPE, LUT3, LDCE, VCC): 10 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 233 instances

open_run: Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 2954.734 ; gain = 1112.816
set_property mark_debug true [get_nets [list uartaddr_inst/app_wdf_rdy]]
set_property mark_debug true [get_nets [list uartaddr_inst/app_wdf_wren]]
set_property mark_debug true [get_nets [list uartaddr_inst/app_en]]
set_property mark_debug true [get_nets [list uartaddr_inst/app_rdy]]
reset_run synth_4
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4

launch_runs impl_6 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_4' is stale and will not be used when launching 'impl_6'
[Fri Aug 17 16:30:17 2018] Launched synth_4...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4/runme.log
[Fri Aug 17 16:30:17 2018] Launched impl_6...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/runme.log
close_design
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]\
   [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]\
   [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Aug-17 16:40:01
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Aug-17 16:40:01
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:40:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"rx_dbg"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Aug-17 16:40:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"tx_dbg"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2018-Aug-17 16:40:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:40:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:40:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:40:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:40:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:40:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 16:47:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 16:47:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE4_WIDTH {7} CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {5}] [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_0_1/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
reset_run synth_4
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4

launch_runs impl_6 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_0_1/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
[Fri Aug 17 16:54:59 2018] Launched ila_0_synth_1, synth_4...
Run output will be captured here:
ila_0_synth_1: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/ila_0_synth_1/runme.log
synth_4: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/synth_4/runme.log
[Fri Aug 17 16:54:59 2018] Launched impl_6...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/runme.log
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {uartaddr_inst/app_en} {uartaddr_inst/app_rd_data_valid} {uartaddr_inst/app_rdy} {uartaddr_inst/app_wdf_rdy} {uartaddr_inst/saveCounter_reg_n_0_} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2018-Aug-17 17:09:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2018-Aug-17 17:09:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run impl_6 -prev_step 
launch_runs impl_6 -to_step write_bitstream -jobs 16
[Fri Aug 17 17:10:08 2018] Launched impl_6...
Run output will be captured here: D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2018-Aug-17 17:10:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2018-Aug-17 17:10:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:12:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:12:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2018-Aug-17 17:13:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2018-Aug-17 17:13:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2018-Aug-17 17:13:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2018-Aug-17 17:13:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:18:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:18:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes uartaddr_inst/app_wdf_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:18:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:19:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:19:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:19:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:20:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:20:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:20:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:20:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:20:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:20:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:20:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:21:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:21:12
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes uartaddr_inst/app_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:23:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:23:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes uartaddr_inst/app_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:24:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:24:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:25:07
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes uartaddr_inst/app_wdf_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:26:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:26:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_uart.dcp' for cell 'rx_dbg'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1.dcp' for cell 'u_mig_7series_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'uartaddr_inst/ila0'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'uartaddr_inst/ila_0_temp1'
INFO: [Netlist 29-17] Analyzing 907 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: rx_dbg UUID: c6c96acb-0f57-5e94-8fbe-f836f4a62577 
INFO: [Chipscope 16-324] Core: tx_dbg UUID: 299b6786-0f8b-5f30-a1f7-6c444117c2cd 
INFO: [Chipscope 16-324] Core: uartaddr_inst/ila0 UUID: 89638296-ac58-5d0b-8ca3-79a372447129 
INFO: [Chipscope 16-324] Core: uartaddr_inst/ila_0_temp1 UUID: f17cbf46-a114-5d39-b42d-ca937fe0e772 
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'uartaddr_inst/ila_0_temp1/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'rx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'rx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'tx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'tx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'rx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'rx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'tx_dbg/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'tx_dbg/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uartaddr_inst/ila0/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'uartaddr_inst/ila0/inst'
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'uartaddr_inst/ila0/inst'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'uartaddr_inst/ila0/inst'
Parsing XDC File [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 440 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 160 instances
  FDCP => FDCP (FDCE, FDPE, LUT3, LDCE, VCC): 10 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 233 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3082.500 ; gain = 127.766
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {uartaddr_inst/app_en} }
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {uartaddr_inst/app_rd_data_valid} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:30:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:30:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2018-Aug-17 17:31:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2018-Aug-17 17:31:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uartaddr_inst/app_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uartaddr_inst/app_wdf_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes uartaddr_inst/app_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:34:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:34:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uartaddr_inst/app_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes uartaddr_inst/app_wdf_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:36:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:36:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2018-Aug-17 17:37:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila_0_temp1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2018-Aug-17 17:37:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:37:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:37:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uartaddr_inst/app_wdf_rdy -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.runs/impl_6/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes uartaddr_inst/app_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2018-Aug-17 17:46:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uartaddr_inst/ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2018-Aug-17 17:46:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run impl_6
INFO: [Netlist 29-17] Analyzing 911 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3305.793 ; gain = 5.324
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3305.793 ; gain = 5.324
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 437 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 160 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 239 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.402 ; gain = 306.902
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3479.477 ; gain = 37.824
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
save_wave_config {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 17 18:37:08 2018...
