# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../deco7seg.srcs/sources_1/new/deco7seg_tb.vhd" \

# Do not sort compile order
nosort
