<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Andreas/Desktop/usd/beam_8.1/BeamScanner/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs"
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/CLK_gen.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/cmp16bit.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/cnt16bit.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/DataFIFO.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/fifo24bit.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/flag_ctrl.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/splitter24_16_8.v
(VERI-1482) Analyzing Verilog file C:/Users/Andreas/Desktop/usd/beam_8.1/sr24bit.v
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/CLK_gen.v(4,8-4,15) (VERI-1018) compiling module CLK_gen
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/CLK_gen.v(4,1-58,11) (VERI-9000) elaborating module 'CLK_gen'
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/cmp16bit.v(15,8-15,16) (VERI-1018) compiling module cmp16bit
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/cmp16bit.v(15,1-44,10) (VERI-9000) elaborating module 'cmp16bit'
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/cnt16bit.v(16,8-16,16) (VERI-1018) compiling module cnt16bit
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/cnt16bit.v(16,1-45,10) (VERI-9000) elaborating module 'cnt16bit'
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/DataFIFO.v(8,8-8,16) (VERI-1018) compiling module DataFIFO
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/DataFIFO.v(8,1-151,10) (VERI-9000) elaborating module 'DataFIFO'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo.v(1303,1-1338,10) (VERI-9000) elaborating module 'FIFO8KA_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo.v(1303,1-1338,10) (VERI-9000) elaborating module 'FIFO8KA_uniq_2'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo.v(989,1-992,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/machxo.v(994,1-997,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/fifo24bit.v(16,8-16,17) (VERI-1018) compiling module fifo24bit
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/fifo24bit.v(16,1-74,10) (VERI-9000) elaborating module 'fifo24bit'
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/flag_ctrl.v(15,8-15,17) (VERI-1018) compiling module flag_ctrl
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/flag_ctrl.v(15,1-40,10) (VERI-9000) elaborating module 'flag_ctrl'
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/splitter24_16_8.v(11,8-11,23) (VERI-1018) compiling module splitter24_16_8
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/splitter24_16_8.v(11,1-33,10) (VERI-9000) elaborating module 'splitter24_16_8'
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/sr24bit.v(17,8-17,15) (VERI-1018) compiling module sr24bit
INFO - C:/Users/Andreas/Desktop/usd/beam_8.1/sr24bit.v(17,1-53,10) (VERI-9000) elaborating module 'sr24bit'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>