{
  "family": "ATSAME70Q21",
  "architecture": "arm-cortex-m7",
  "vendor": "Microchip Technology",
  "mcus": {
    "ATSAME70Q21": {
      "flash": {
        "size_kb": 2048,
        "base_address": "0x00400000",
        "page_size_kb": 16
      },
      "ram": {
        "size_kb": 384,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ACC": {
          "instances": [
            {
              "name": "ACC",
              "base": "0x40044000",
              "irq": 33
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "IER": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "ACR": {
              "offset": "0x94",
              "size": 32,
              "description": "Analog Control Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              }
            },
            "MR": {
              "SELMINUS": {
                "bit": 0,
                "description": "Selection for Minus Comparator Input",
                "width": 3
              },
              "SELPLUS": {
                "bit": 4,
                "description": "Selection For Plus Comparator Input",
                "width": 3
              },
              "ACEN": {
                "bit": 8,
                "description": "Analog Comparator Enable"
              },
              "EDGETYP": {
                "bit": 9,
                "description": "Edge Type",
                "width": 2
              },
              "INV": {
                "bit": 12,
                "description": "Invert Comparator Output"
              },
              "SELFS": {
                "bit": 13,
                "description": "Selection Of Fault Source"
              },
              "FE": {
                "bit": 14,
                "description": "Fault Enable"
              }
            },
            "IER": {
              "CE": {
                "bit": 0,
                "description": "Comparison Edge"
              }
            },
            "IDR": {
              "CE": {
                "bit": 0,
                "description": "Comparison Edge"
              }
            },
            "IMR": {
              "CE": {
                "bit": 0,
                "description": "Comparison Edge"
              }
            },
            "ISR": {
              "CE": {
                "bit": 0,
                "description": "Comparison Edge (cleared on read)"
              },
              "SCO": {
                "bit": 1,
                "description": "Synchronized Comparator Output"
              },
              "MASK": {
                "bit": 31,
                "description": "Flag Mask"
              }
            },
            "ACR": {
              "ISEL": {
                "bit": 0,
                "description": "Current Selection"
              },
              "HYST": {
                "bit": 1,
                "description": "Hysteresis Selection",
                "width": 2
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x4006C000",
              "irq": 56
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "IER": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "KEYWR[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Key Word Register 0"
            },
            "IDATAR[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Input Data Register 0"
            },
            "ODATAR[%s]": {
              "offset": "0x50",
              "size": 32,
              "description": "Output Data Register 0"
            },
            "IVR[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Initialization Vector Register 0"
            },
            "AADLENR": {
              "offset": "0x70",
              "size": 32,
              "description": "Additional Authenticated Data Length Register"
            },
            "CLENR": {
              "offset": "0x74",
              "size": 32,
              "description": "Plaintext/Ciphertext Length Register"
            },
            "GHASHR[%s]": {
              "offset": "0x78",
              "size": 32,
              "description": "GCM Intermediate Hash Word Register 0"
            },
            "TAGR[%s]": {
              "offset": "0x88",
              "size": 32,
              "description": "GCM Authentication Tag Word Register 0"
            },
            "CTRR": {
              "offset": "0x98",
              "size": 32,
              "description": "GCM Encryption Counter Value Register"
            },
            "GCMHR[%s]": {
              "offset": "0x9C",
              "size": 32,
              "description": "GCM H Word Register 0"
            }
          },
          "bits": {
            "CR": {
              "START": {
                "bit": 0,
                "description": "Start Processing"
              },
              "SWRST": {
                "bit": 8,
                "description": "Software Reset"
              }
            },
            "MR": {
              "CIPHER": {
                "bit": 0,
                "description": "Processing Mode"
              },
              "GTAGEN": {
                "bit": 1,
                "description": "GCM Automatic Tag Generation Enable"
              },
              "DUALBUFF": {
                "bit": 3,
                "description": "Dual Input Buffer"
              },
              "PROCDLY": {
                "bit": 4,
                "description": "Processing Delay",
                "width": 4
              },
              "SMOD": {
                "bit": 8,
                "description": "Start Mode",
                "width": 2
              },
              "KEYSIZE": {
                "bit": 10,
                "description": "Key Size",
                "width": 2
              },
              "OPMOD": {
                "bit": 12,
                "description": "Operating Mode",
                "width": 3
              },
              "LOD": {
                "bit": 15,
                "description": "Last Output Data Mode"
              },
              "CFBS": {
                "bit": 16,
                "description": "Cipher Feedback Data Size",
                "width": 3
              },
              "CKEY": {
                "bit": 20,
                "description": "Countermeasure Key",
                "width": 4
              }
            },
            "IER": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Enable"
              },
              "URAD": {
                "bit": 8,
                "description": "Unspecified Register Access Detection Interrupt Enable"
              },
              "TAGRDY": {
                "bit": 16,
                "description": "GCM Tag Ready Interrupt Enable"
              }
            },
            "IDR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Disable"
              },
              "URAD": {
                "bit": 8,
                "description": "Unspecified Register Access Detection Interrupt Disable"
              },
              "TAGRDY": {
                "bit": 16,
                "description": "GCM Tag Ready Interrupt Disable"
              }
            },
            "IMR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Mask"
              },
              "URAD": {
                "bit": 8,
                "description": "Unspecified Register Access Detection Interrupt Mask"
              },
              "TAGRDY": {
                "bit": 16,
                "description": "GCM Tag Ready Interrupt Mask"
              }
            },
            "ISR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)"
              },
              "URAD": {
                "bit": 8,
                "description": "Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)"
              },
              "URAT": {
                "bit": 12,
                "description": "Unspecified Register Access (cleared by writing SWRST in AES_CR)",
                "width": 4
              },
              "TAGRDY": {
                "bit": 16,
                "description": "GCM Tag Ready"
              }
            },
            "KEYWR[%s]": {
              "KEYW": {
                "bit": 0,
                "description": "Key Word",
                "width": 32
              }
            },
            "IDATAR[%s]": {
              "IDATA": {
                "bit": 0,
                "description": "Input Data Word",
                "width": 32
              }
            },
            "ODATAR[%s]": {
              "ODATA": {
                "bit": 0,
                "description": "Output Data",
                "width": 32
              }
            },
            "IVR[%s]": {
              "IV": {
                "bit": 0,
                "description": "Initialization Vector",
                "width": 32
              }
            },
            "AADLENR": {
              "AADLEN": {
                "bit": 0,
                "description": "Additional Authenticated Data Length",
                "width": 32
              }
            },
            "CLENR": {
              "CLEN": {
                "bit": 0,
                "description": "Plaintext/Ciphertext Length",
                "width": 32
              }
            },
            "GHASHR[%s]": {
              "GHASH": {
                "bit": 0,
                "description": "Intermediate GCM Hash Word x",
                "width": 32
              }
            },
            "TAGR[%s]": {
              "TAG": {
                "bit": 0,
                "description": "GCM Authentication Tag x",
                "width": 32
              }
            },
            "CTRR": {
              "CTR": {
                "bit": 0,
                "description": "GCM Encryption Counter",
                "width": 32
              }
            },
            "GCMHR[%s]": {
              "H": {
                "bit": 0,
                "description": "GCM H Word x",
                "width": 32
              }
            }
          }
        },
        "AFEC0": {
          "instances": [
            {
              "name": "AFEC0",
              "base": "0x4003C000",
              "irq": 29
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "AFEC Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "AFEC Mode Register"
            },
            "EMR": {
              "offset": "0x08",
              "size": 32,
              "description": "AFEC Extended Mode Register"
            },
            "SEQ1R": {
              "offset": "0x0C",
              "size": 32,
              "description": "AFEC Channel Sequence 1 Register"
            },
            "SEQ2R": {
              "offset": "0x10",
              "size": 32,
              "description": "AFEC Channel Sequence 2 Register"
            },
            "CHER": {
              "offset": "0x14",
              "size": 32,
              "description": "AFEC Channel Enable Register"
            },
            "CHDR": {
              "offset": "0x18",
              "size": 32,
              "description": "AFEC Channel Disable Register"
            },
            "CHSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "AFEC Channel Status Register"
            },
            "LCDR": {
              "offset": "0x20",
              "size": 32,
              "description": "AFEC Last Converted Data Register"
            },
            "IER": {
              "offset": "0x24",
              "size": 32,
              "description": "AFEC Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x28",
              "size": 32,
              "description": "AFEC Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "AFEC Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x30",
              "size": 32,
              "description": "AFEC Interrupt Status Register"
            },
            "OVER": {
              "offset": "0x4C",
              "size": 32,
              "description": "AFEC Overrun Status Register"
            },
            "CWR": {
              "offset": "0x50",
              "size": 32,
              "description": "AFEC Compare Window Register"
            },
            "CGR": {
              "offset": "0x54",
              "size": 32,
              "description": "AFEC Channel Gain Register"
            },
            "DIFFR": {
              "offset": "0x60",
              "size": 32,
              "description": "AFEC Channel Differential Register"
            },
            "CSELR": {
              "offset": "0x64",
              "size": 32,
              "description": "AFEC Channel Selection Register"
            },
            "CDR": {
              "offset": "0x68",
              "size": 32,
              "description": "AFEC Channel Data Register"
            },
            "COCR": {
              "offset": "0x6C",
              "size": 32,
              "description": "AFEC Channel Offset Compensation Register"
            },
            "TEMPMR": {
              "offset": "0x70",
              "size": 32,
              "description": "AFEC Temperature Sensor Mode Register"
            },
            "TEMPCWR": {
              "offset": "0x74",
              "size": 32,
              "description": "AFEC Temperature Compare Window Register"
            },
            "ACR": {
              "offset": "0x94",
              "size": 32,
              "description": "AFEC Analog Control Register"
            },
            "SHMR": {
              "offset": "0xA0",
              "size": 32,
              "description": "AFEC Sample & Hold Mode Register"
            },
            "COSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "AFEC Correction Select Register"
            },
            "CVR": {
              "offset": "0xD4",
              "size": 32,
              "description": "AFEC Correction Values Register"
            },
            "CECR": {
              "offset": "0xD8",
              "size": 32,
              "description": "AFEC Channel Error Correction Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "AFEC Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "AFEC Write Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "START": {
                "bit": 1,
                "description": "Start Conversion"
              }
            },
            "MR": {
              "TRGEN": {
                "bit": 0,
                "description": "Trigger Enable"
              },
              "TRGSEL": {
                "bit": 1,
                "description": "Trigger Selection",
                "width": 3
              },
              "SLEEP": {
                "bit": 5,
                "description": "Sleep Mode"
              },
              "FWUP": {
                "bit": 6,
                "description": "Fast Wake-up"
              },
              "FREERUN": {
                "bit": 7,
                "description": "Free Run Mode"
              },
              "PRESCAL": {
                "bit": 8,
                "description": "Prescaler Rate Selection",
                "width": 8
              },
              "STARTUP": {
                "bit": 16,
                "description": "Start-up Time",
                "width": 4
              },
              "ONE": {
                "bit": 23,
                "description": "One"
              },
              "TRACKTIM": {
                "bit": 24,
                "description": "Tracking Time",
                "width": 4
              },
              "TRANSFER": {
                "bit": 28,
                "description": "Transfer Period",
                "width": 2
              },
              "USEQ": {
                "bit": 31,
                "description": "User Sequence Enable"
              }
            },
            "EMR": {
              "CMPMODE": {
                "bit": 0,
                "description": "Comparison Mode",
                "width": 2
              },
              "CMPSEL": {
                "bit": 3,
                "description": "Comparison Selected Channel",
                "width": 5
              },
              "CMPALL": {
                "bit": 9,
                "description": "Compare All Channels"
              },
              "CMPFILTER": {
                "bit": 12,
                "description": "Compare Event Filtering",
                "width": 2
              },
              "RES": {
                "bit": 16,
                "description": "Resolution",
                "width": 3
              },
              "TAG": {
                "bit": 24,
                "description": "TAG of the AFEC_LDCR"
              },
              "STM": {
                "bit": 25,
                "description": "Single Trigger Mode"
              },
              "SIGNMODE": {
                "bit": 28,
                "description": "Sign Mode",
                "width": 2
              }
            },
            "SEQ1R": {
              "USCH0": {
                "bit": 0,
                "description": "User Sequence Number 0",
                "width": 4
              },
              "USCH1": {
                "bit": 4,
                "description": "User Sequence Number 1",
                "width": 4
              },
              "USCH2": {
                "bit": 8,
                "description": "User Sequence Number 2",
                "width": 4
              },
              "USCH3": {
                "bit": 12,
                "description": "User Sequence Number 3",
                "width": 4
              },
              "USCH4": {
                "bit": 16,
                "description": "User Sequence Number 4",
                "width": 4
              },
              "USCH5": {
                "bit": 20,
                "description": "User Sequence Number 5",
                "width": 4
              },
              "USCH6": {
                "bit": 24,
                "description": "User Sequence Number 6",
                "width": 4
              },
              "USCH7": {
                "bit": 28,
                "description": "User Sequence Number 7",
                "width": 4
              }
            },
            "SEQ2R": {
              "USCH8": {
                "bit": 0,
                "description": "User Sequence Number 8",
                "width": 4
              },
              "USCH9": {
                "bit": 4,
                "description": "User Sequence Number 9",
                "width": 4
              },
              "USCH10": {
                "bit": 8,
                "description": "User Sequence Number 10",
                "width": 4
              },
              "USCH11": {
                "bit": 12,
                "description": "User Sequence Number 11",
                "width": 4
              }
            },
            "CHER": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Enable"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Enable"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 Enable"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 Enable"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 Enable"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 Enable"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 Enable"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 Enable"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 Enable"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 Enable"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 Enable"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 Enable"
              }
            },
            "CHDR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Disable"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Disable"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 Disable"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 Disable"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 Disable"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 Disable"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 Disable"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 Disable"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 Disable"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 Disable"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 Disable"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 Disable"
              }
            },
            "CHSR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Status"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Status"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 Status"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 Status"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 Status"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 Status"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 Status"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 Status"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 Status"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 Status"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 Status"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 Status"
              }
            },
            "LCDR": {
              "LDATA": {
                "bit": 0,
                "description": "Last Data Converted",
                "width": 16
              },
              "CHNB": {
                "bit": 24,
                "description": "Channel Number",
                "width": 4
              }
            },
            "IER": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion Interrupt Enable 0"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion Interrupt Enable 1"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion Interrupt Enable 2"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion Interrupt Enable 3"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion Interrupt Enable 4"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion Interrupt Enable 5"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion Interrupt Enable 6"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion Interrupt Enable 7"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion Interrupt Enable 8"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion Interrupt Enable 9"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion Interrupt Enable 10"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion Interrupt Enable 11"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready Interrupt Enable"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error Interrupt Enable"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Event Interrupt Enable"
              },
              "TEMPCHG": {
                "bit": 30,
                "description": "Temperature Change Interrupt Enable"
              }
            },
            "IDR": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion Interrupt Disable 0"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion Interrupt Disable 1"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion Interrupt Disable 2"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion Interrupt Disable 3"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion Interrupt Disable 4"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion Interrupt Disable 5"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion Interrupt Disable 6"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion Interrupt Disable 7"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion Interrupt Disable 8"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion Interrupt Disable 9"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion Interrupt Disable 10"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion Interrupt Disable 11"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready Interrupt Disable"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error Interrupt Disable"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Event Interrupt Disable"
              },
              "TEMPCHG": {
                "bit": 30,
                "description": "Temperature Change Interrupt Disable"
              }
            },
            "IMR": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion Interrupt Mask 0"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion Interrupt Mask 1"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion Interrupt Mask 2"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion Interrupt Mask 3"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion Interrupt Mask 4"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion Interrupt Mask 5"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion Interrupt Mask 6"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion Interrupt Mask 7"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion Interrupt Mask 8"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion Interrupt Mask 9"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion Interrupt Mask 10"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion Interrupt Mask 11"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready Interrupt Mask"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error Interrupt Mask"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Event Interrupt Mask"
              },
              "TEMPCHG": {
                "bit": 30,
                "description": "Temperature Change Interrupt Mask"
              }
            },
            "ISR": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion 0 (cleared by reading AFEC_CDRx)"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion 1 (cleared by reading AFEC_CDRx)"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion 2 (cleared by reading AFEC_CDRx)"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion 3 (cleared by reading AFEC_CDRx)"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion 4 (cleared by reading AFEC_CDRx)"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion 5 (cleared by reading AFEC_CDRx)"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion 6 (cleared by reading AFEC_CDRx)"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion 7 (cleared by reading AFEC_CDRx)"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion 8 (cleared by reading AFEC_CDRx)"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion 9 (cleared by reading AFEC_CDRx)"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion 10 (cleared by reading AFEC_CDRx)"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion 11 (cleared by reading AFEC_CDRx)"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready (cleared by reading AFEC_LCDR)"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error (cleared by reading AFEC_ISR)"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Error (cleared by reading AFEC_ISR)"
              },
              "TEMPCHG": {
                "bit": 30,
                "description": "Temperature Change (cleared on read)"
              }
            },
            "OVER": {
              "OVRE0": {
                "bit": 0,
                "description": "Overrun Error 0"
              },
              "OVRE1": {
                "bit": 1,
                "description": "Overrun Error 1"
              },
              "OVRE2": {
                "bit": 2,
                "description": "Overrun Error 2"
              },
              "OVRE3": {
                "bit": 3,
                "description": "Overrun Error 3"
              },
              "OVRE4": {
                "bit": 4,
                "description": "Overrun Error 4"
              },
              "OVRE5": {
                "bit": 5,
                "description": "Overrun Error 5"
              },
              "OVRE6": {
                "bit": 6,
                "description": "Overrun Error 6"
              },
              "OVRE7": {
                "bit": 7,
                "description": "Overrun Error 7"
              },
              "OVRE8": {
                "bit": 8,
                "description": "Overrun Error 8"
              },
              "OVRE9": {
                "bit": 9,
                "description": "Overrun Error 9"
              },
              "OVRE10": {
                "bit": 10,
                "description": "Overrun Error 10"
              },
              "OVRE11": {
                "bit": 11,
                "description": "Overrun Error 11"
              }
            },
            "CWR": {
              "LOWTHRES": {
                "bit": 0,
                "description": "Low Threshold",
                "width": 16
              },
              "HIGHTHRES": {
                "bit": 16,
                "description": "High Threshold",
                "width": 16
              }
            },
            "CGR": {
              "GAIN0": {
                "bit": 0,
                "description": "Gain for Channel 0",
                "width": 2
              },
              "GAIN1": {
                "bit": 2,
                "description": "Gain for Channel 1",
                "width": 2
              },
              "GAIN2": {
                "bit": 4,
                "description": "Gain for Channel 2",
                "width": 2
              },
              "GAIN3": {
                "bit": 6,
                "description": "Gain for Channel 3",
                "width": 2
              },
              "GAIN4": {
                "bit": 8,
                "description": "Gain for Channel 4",
                "width": 2
              },
              "GAIN5": {
                "bit": 10,
                "description": "Gain for Channel 5",
                "width": 2
              },
              "GAIN6": {
                "bit": 12,
                "description": "Gain for Channel 6",
                "width": 2
              },
              "GAIN7": {
                "bit": 14,
                "description": "Gain for Channel 7",
                "width": 2
              },
              "GAIN8": {
                "bit": 16,
                "description": "Gain for Channel 8",
                "width": 2
              },
              "GAIN9": {
                "bit": 18,
                "description": "Gain for Channel 9",
                "width": 2
              },
              "GAIN10": {
                "bit": 20,
                "description": "Gain for Channel 10",
                "width": 2
              },
              "GAIN11": {
                "bit": 22,
                "description": "Gain for Channel 11",
                "width": 2
              }
            },
            "DIFFR": {
              "DIFF0": {
                "bit": 0,
                "description": "Differential inputs for channel 0"
              },
              "DIFF1": {
                "bit": 1,
                "description": "Differential inputs for channel 1"
              },
              "DIFF2": {
                "bit": 2,
                "description": "Differential inputs for channel 2"
              },
              "DIFF3": {
                "bit": 3,
                "description": "Differential inputs for channel 3"
              },
              "DIFF4": {
                "bit": 4,
                "description": "Differential inputs for channel 4"
              },
              "DIFF5": {
                "bit": 5,
                "description": "Differential inputs for channel 5"
              },
              "DIFF6": {
                "bit": 6,
                "description": "Differential inputs for channel 6"
              },
              "DIFF7": {
                "bit": 7,
                "description": "Differential inputs for channel 7"
              },
              "DIFF8": {
                "bit": 8,
                "description": "Differential inputs for channel 8"
              },
              "DIFF9": {
                "bit": 9,
                "description": "Differential inputs for channel 9"
              },
              "DIFF10": {
                "bit": 10,
                "description": "Differential inputs for channel 10"
              },
              "DIFF11": {
                "bit": 11,
                "description": "Differential inputs for channel 11"
              }
            },
            "CSELR": {
              "CSEL": {
                "bit": 0,
                "description": "Channel Selection",
                "width": 4
              }
            },
            "CDR": {
              "DATA": {
                "bit": 0,
                "description": "Converted Data",
                "width": 16
              }
            },
            "COCR": {
              "AOFF": {
                "bit": 0,
                "description": "Analog Offset",
                "width": 10
              }
            },
            "TEMPMR": {
              "RTCT": {
                "bit": 0,
                "description": "Temperature Sensor RTC Trigger Mode"
              },
              "TEMPCMPMOD": {
                "bit": 4,
                "description": "Temperature Comparison Mode",
                "width": 2
              }
            },
            "TEMPCWR": {
              "TLOWTHRES": {
                "bit": 0,
                "description": "Temperature Low Threshold",
                "width": 16
              },
              "THIGHTHRES": {
                "bit": 16,
                "description": "Temperature High Threshold",
                "width": 16
              }
            },
            "ACR": {
              "PGA0EN": {
                "bit": 2,
                "description": "PGA0 Enable"
              },
              "PGA1EN": {
                "bit": 3,
                "description": "PGA1 Enable"
              },
              "IBCTL": {
                "bit": 8,
                "description": "AFE Bias Current Control",
                "width": 2
              }
            },
            "SHMR": {
              "DUAL0": {
                "bit": 0,
                "description": "Dual Sample & Hold for channel 0"
              },
              "DUAL1": {
                "bit": 1,
                "description": "Dual Sample & Hold for channel 1"
              },
              "DUAL2": {
                "bit": 2,
                "description": "Dual Sample & Hold for channel 2"
              },
              "DUAL3": {
                "bit": 3,
                "description": "Dual Sample & Hold for channel 3"
              },
              "DUAL4": {
                "bit": 4,
                "description": "Dual Sample & Hold for channel 4"
              },
              "DUAL5": {
                "bit": 5,
                "description": "Dual Sample & Hold for channel 5"
              },
              "DUAL6": {
                "bit": 6,
                "description": "Dual Sample & Hold for channel 6"
              },
              "DUAL7": {
                "bit": 7,
                "description": "Dual Sample & Hold for channel 7"
              },
              "DUAL8": {
                "bit": 8,
                "description": "Dual Sample & Hold for channel 8"
              },
              "DUAL9": {
                "bit": 9,
                "description": "Dual Sample & Hold for channel 9"
              },
              "DUAL10": {
                "bit": 10,
                "description": "Dual Sample & Hold for channel 10"
              },
              "DUAL11": {
                "bit": 11,
                "description": "Dual Sample & Hold for channel 11"
              }
            },
            "COSR": {
              "CSEL": {
                "bit": 0,
                "description": "Sample & Hold unit Correction Select"
              }
            },
            "CVR": {
              "OFFSETCORR": {
                "bit": 0,
                "description": "Offset Correction",
                "width": 16
              },
              "GAINCORR": {
                "bit": 16,
                "description": "Gain Correction",
                "width": 16
              }
            },
            "CECR": {
              "ECORR0": {
                "bit": 0,
                "description": "Error Correction Enable for channel 0"
              },
              "ECORR1": {
                "bit": 1,
                "description": "Error Correction Enable for channel 1"
              },
              "ECORR2": {
                "bit": 2,
                "description": "Error Correction Enable for channel 2"
              },
              "ECORR3": {
                "bit": 3,
                "description": "Error Correction Enable for channel 3"
              },
              "ECORR4": {
                "bit": 4,
                "description": "Error Correction Enable for channel 4"
              },
              "ECORR5": {
                "bit": 5,
                "description": "Error Correction Enable for channel 5"
              },
              "ECORR6": {
                "bit": 6,
                "description": "Error Correction Enable for channel 6"
              },
              "ECORR7": {
                "bit": 7,
                "description": "Error Correction Enable for channel 7"
              },
              "ECORR8": {
                "bit": 8,
                "description": "Error Correction Enable for channel 8"
              },
              "ECORR9": {
                "bit": 9,
                "description": "Error Correction Enable for channel 9"
              },
              "ECORR10": {
                "bit": 10,
                "description": "Error Correction Enable for channel 10"
              },
              "ECORR11": {
                "bit": 11,
                "description": "Error Correction Enable for channel 11"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            }
          }
        },
        "AFEC1": {
          "instances": [
            {
              "name": "AFEC1",
              "base": "0x40064000",
              "irq": 40
            }
          ],
          "registers": {}
        },
        "CHIPID": {
          "instances": [
            {
              "name": "CHIPID",
              "base": "0x400E0940"
            }
          ],
          "registers": {
            "CIDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Chip ID Register"
            },
            "EXID": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip ID Extension Register"
            }
          },
          "bits": {
            "CIDR": {
              "VERSION": {
                "bit": 0,
                "description": "Version of the Device",
                "width": 5
              },
              "EPROC": {
                "bit": 5,
                "description": "Embedded Processor",
                "width": 3
              },
              "NVPSIZ": {
                "bit": 8,
                "description": "Nonvolatile Program Memory Size",
                "width": 4
              },
              "NVPSIZ2": {
                "bit": 12,
                "description": "Second Nonvolatile Program Memory Size",
                "width": 4
              },
              "SRAMSIZ": {
                "bit": 16,
                "description": "Internal SRAM Size",
                "width": 4
              },
              "ARCH": {
                "bit": 20,
                "description": "Architecture Identifier",
                "width": 8
              },
              "NVPTYP": {
                "bit": 28,
                "description": "Nonvolatile Program Memory Type",
                "width": 3
              },
              "EXT": {
                "bit": 31,
                "description": "Extension Flag"
              }
            },
            "EXID": {
              "EXID": {
                "bit": 0,
                "description": "Chip ID Extension",
                "width": 32
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DACC",
              "base": "0x40040000",
              "irq": 30
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "TRIGR": {
              "offset": "0x08",
              "size": 32,
              "description": "Trigger Register"
            },
            "CHER": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel Enable Register"
            },
            "CHDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel Disable Register"
            },
            "CHSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel Status Register"
            },
            "CDR[%s]": {
              "offset": "0x1C",
              "size": 32,
              "description": "Conversion Data Register 0"
            },
            "IER": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "ACR": {
              "offset": "0x94",
              "size": 32,
              "description": "Analog Current Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              }
            },
            "MR": {
              "MAXS0": {
                "bit": 0,
                "description": "Max Speed Mode for Channel 0"
              },
              "MAXS1": {
                "bit": 1,
                "description": "Max Speed Mode for Channel 1"
              },
              "WORD": {
                "bit": 4,
                "description": "Word Transfer Mode"
              },
              "ZERO": {
                "bit": 5,
                "description": "Must always be written to 0."
              },
              "DIFF": {
                "bit": 23,
                "description": "Differential Mode"
              },
              "PRESCALER": {
                "bit": 24,
                "description": "Peripheral Clock to DAC Clock Ratio",
                "width": 4
              }
            },
            "TRIGR": {
              "TRGEN0": {
                "bit": 0,
                "description": "Trigger Enable of Channel 0"
              },
              "TRGEN1": {
                "bit": 1,
                "description": "Trigger Enable of Channel 1"
              },
              "TRGSEL0": {
                "bit": 4,
                "description": "Trigger Selection of Channel 0",
                "width": 3
              },
              "TRGSEL1": {
                "bit": 8,
                "description": "Trigger Selection of Channel 1",
                "width": 3
              },
              "OSR0": {
                "bit": 16,
                "description": "Over Sampling Ratio of Channel 0",
                "width": 3
              },
              "OSR1": {
                "bit": 20,
                "description": "Over Sampling Ratio of Channel 1",
                "width": 3
              }
            },
            "CHER": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Enable"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Enable"
              }
            },
            "CHDR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Disable"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Disable"
              }
            },
            "CHSR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Status"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Status"
              },
              "DACRDY0": {
                "bit": 8,
                "description": "DAC Ready Flag"
              },
              "DACRDY1": {
                "bit": 9,
                "description": "DAC Ready Flag"
              }
            },
            "CDR[%s]": {
              "DATA0": {
                "bit": 0,
                "description": "Data to Convert for channel 0",
                "width": 16
              },
              "DATA1": {
                "bit": 16,
                "description": "Data to Convert for channel 1",
                "width": 16
              }
            },
            "IER": {
              "TXRDY0": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Enable of channel 0"
              },
              "TXRDY1": {
                "bit": 1,
                "description": "Transmit Ready Interrupt Enable of channel 1"
              },
              "EOC0": {
                "bit": 4,
                "description": "End of Conversion Interrupt Enable of channel 0"
              },
              "EOC1": {
                "bit": 5,
                "description": "End of Conversion Interrupt Enable of channel 1"
              }
            },
            "IDR": {
              "TXRDY0": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Disable of channel 0"
              },
              "TXRDY1": {
                "bit": 1,
                "description": "Transmit Ready Interrupt Disable of channel 1"
              },
              "EOC0": {
                "bit": 4,
                "description": "End of Conversion Interrupt Disable of channel 0"
              },
              "EOC1": {
                "bit": 5,
                "description": "End of Conversion Interrupt Disable of channel 1"
              }
            },
            "IMR": {
              "TXRDY0": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Mask of channel 0"
              },
              "TXRDY1": {
                "bit": 1,
                "description": "Transmit Ready Interrupt Mask of channel 1"
              },
              "EOC0": {
                "bit": 4,
                "description": "End of Conversion Interrupt Mask of channel 0"
              },
              "EOC1": {
                "bit": 5,
                "description": "End of Conversion Interrupt Mask of channel 1"
              }
            },
            "ISR": {
              "TXRDY0": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Flag of channel 0"
              },
              "TXRDY1": {
                "bit": 1,
                "description": "Transmit Ready Interrupt Flag of channel 1"
              },
              "EOC0": {
                "bit": 4,
                "description": "End of Conversion Interrupt Flag of channel 0"
              },
              "EOC1": {
                "bit": 5,
                "description": "End of Conversion Interrupt Flag of channel 1"
              }
            },
            "ACR": {
              "IBCTLCH0": {
                "bit": 0,
                "description": "Analog Output Current Control",
                "width": 2
              },
              "IBCTLCH1": {
                "bit": 2,
                "description": "Analog Output Current Control",
                "width": 2
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 8
              }
            }
          }
        },
        "EFC": {
          "instances": [
            {
              "name": "EFC",
              "base": "0x400E0C00",
              "irq": 6
            }
          ],
          "registers": {
            "EEFC_FMR": {
              "offset": "0x00",
              "size": 32,
              "description": "EEFC Flash Mode Register"
            },
            "EEFC_FCR": {
              "offset": "0x04",
              "size": 32,
              "description": "EEFC Flash Command Register"
            },
            "EEFC_FSR": {
              "offset": "0x08",
              "size": 32,
              "description": "EEFC Flash Status Register"
            },
            "EEFC_FRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "EEFC Flash Result Register"
            },
            "EEFC_WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            }
          },
          "bits": {
            "EEFC_FMR": {
              "FRDY": {
                "bit": 0,
                "description": "Flash Ready Interrupt Enable"
              },
              "FWS": {
                "bit": 8,
                "description": "Flash Wait State",
                "width": 4
              },
              "SCOD": {
                "bit": 16,
                "description": "Sequential Code Optimization Disable"
              },
              "CLOE": {
                "bit": 26,
                "description": "Code Loop Optimization Enable"
              }
            },
            "EEFC_FCR": {
              "FCMD": {
                "bit": 0,
                "description": "Flash Command",
                "width": 8
              },
              "FARG": {
                "bit": 8,
                "description": "Flash Command Argument",
                "width": 16
              },
              "FKEY": {
                "bit": 24,
                "description": "Flash Writing Protection Key",
                "width": 8
              }
            },
            "EEFC_FSR": {
              "FRDY": {
                "bit": 0,
                "description": "Flash Ready Status (cleared when Flash is busy)"
              },
              "FCMDE": {
                "bit": 1,
                "description": "Flash Command Error Status (cleared on read or by writing EEFC_FCR)"
              },
              "FLOCKE": {
                "bit": 2,
                "description": "Flash Lock Error Status (cleared on read)"
              },
              "FLERR": {
                "bit": 3,
                "description": "Flash Error Status (cleared when a programming operation starts)"
              },
              "UECCELSB": {
                "bit": 16,
                "description": "Unique ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)"
              },
              "MECCELSB": {
                "bit": 17,
                "description": "Multiple ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)"
              },
              "UECCEMSB": {
                "bit": 18,
                "description": "Unique ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)"
              },
              "MECCEMSB": {
                "bit": 19,
                "description": "Multiple ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)"
              }
            },
            "EEFC_FRR": {
              "FVALUE": {
                "bit": 0,
                "description": "Flash Result Value",
                "width": 32
              }
            },
            "EEFC_WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            }
          }
        },
        "GMAC": {
          "instances": [
            {
              "name": "GMAC",
              "base": "0x40050000",
              "irq": 39
            }
          ],
          "registers": {
            "NCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Network Control Register"
            },
            "NCFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Network Configuration Register"
            },
            "NSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Network Status Register"
            },
            "UR": {
              "offset": "0x0C",
              "size": 32,
              "description": "User Register"
            },
            "DCFGR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "TSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmit Status Register"
            },
            "RBQB": {
              "offset": "0x18",
              "size": 32,
              "description": "Receive Buffer Queue Base Address Register"
            },
            "TBQB": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Buffer Queue Base Address Register"
            },
            "RSR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Register"
            },
            "ISR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IER": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "MAN": {
              "offset": "0x34",
              "size": 32,
              "description": "PHY Maintenance Register"
            },
            "RPQ": {
              "offset": "0x38",
              "size": 32,
              "description": "Received Pause Quantum Register"
            },
            "TPQ": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit Pause Quantum Register"
            },
            "TPSF": {
              "offset": "0x40",
              "size": 32,
              "description": "TX Partial Store and Forward Register"
            },
            "RPSF": {
              "offset": "0x44",
              "size": 32,
              "description": "RX Partial Store and Forward Register"
            },
            "RJFML": {
              "offset": "0x48",
              "size": 32,
              "description": "RX Jumbo Frame Max Length Register"
            },
            "HRB": {
              "offset": "0x80",
              "size": 32,
              "description": "Hash Register Bottom"
            },
            "HRT": {
              "offset": "0x84",
              "size": 32,
              "description": "Hash Register Top"
            },
            "SAB": {
              "offset": "0x00",
              "size": 32,
              "description": "Specific Address 1 Bottom Register"
            },
            "SAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Specific Address 1 Top Register"
            },
            "TIDM1": {
              "offset": "0xA8",
              "size": 32,
              "description": "Type ID Match 1 Register"
            },
            "TIDM2": {
              "offset": "0xAC",
              "size": 32,
              "description": "Type ID Match 2 Register"
            },
            "TIDM3": {
              "offset": "0xB0",
              "size": 32,
              "description": "Type ID Match 3 Register"
            },
            "TIDM4": {
              "offset": "0xB4",
              "size": 32,
              "description": "Type ID Match 4 Register"
            },
            "WOL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Wake on LAN Register"
            },
            "IPGS": {
              "offset": "0xBC",
              "size": 32,
              "description": "IPG Stretch Register"
            },
            "SVLAN": {
              "offset": "0xC0",
              "size": 32,
              "description": "Stacked VLAN Register"
            },
            "TPFCP": {
              "offset": "0xC4",
              "size": 32,
              "description": "Transmit PFC Pause Register"
            },
            "SAMB1": {
              "offset": "0xC8",
              "size": 32,
              "description": "Specific Address 1 Mask Bottom Register"
            },
            "SAMT1": {
              "offset": "0xCC",
              "size": 32,
              "description": "Specific Address 1 Mask Top Register"
            },
            "NSC": {
              "offset": "0xDC",
              "size": 32,
              "description": "1588 Timer Nanosecond Comparison Register"
            },
            "SCL": {
              "offset": "0xE0",
              "size": 32,
              "description": "1588 Timer Second Comparison Low Register"
            },
            "SCH": {
              "offset": "0xE4",
              "size": 32,
              "description": "1588 Timer Second Comparison High Register"
            },
            "EFTSH": {
              "offset": "0xE8",
              "size": 32,
              "description": "PTP Event Frame Transmitted Seconds High Register"
            },
            "EFRSH": {
              "offset": "0xEC",
              "size": 32,
              "description": "PTP Event Frame Received Seconds High Register"
            },
            "PEFTSH": {
              "offset": "0xF0",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Seconds High Register"
            },
            "PEFRSH": {
              "offset": "0xF4",
              "size": 32,
              "description": "PTP Peer Event Frame Received Seconds High Register"
            },
            "OTLO": {
              "offset": "0x100",
              "size": 32,
              "description": "Octets Transmitted Low Register"
            },
            "OTHI": {
              "offset": "0x104",
              "size": 32,
              "description": "Octets Transmitted High Register"
            },
            "FT": {
              "offset": "0x108",
              "size": 32,
              "description": "Frames Transmitted Register"
            },
            "BCFT": {
              "offset": "0x10C",
              "size": 32,
              "description": "Broadcast Frames Transmitted Register"
            },
            "MFT": {
              "offset": "0x110",
              "size": 32,
              "description": "Multicast Frames Transmitted Register"
            },
            "PFT": {
              "offset": "0x114",
              "size": 32,
              "description": "Pause Frames Transmitted Register"
            },
            "BFT64": {
              "offset": "0x118",
              "size": 32,
              "description": "64 Byte Frames Transmitted Register"
            },
            "TBFT127": {
              "offset": "0x11C",
              "size": 32,
              "description": "65 to 127 Byte Frames Transmitted Register"
            },
            "TBFT255": {
              "offset": "0x120",
              "size": 32,
              "description": "128 to 255 Byte Frames Transmitted Register"
            },
            "TBFT511": {
              "offset": "0x124",
              "size": 32,
              "description": "256 to 511 Byte Frames Transmitted Register"
            },
            "TBFT1023": {
              "offset": "0x128",
              "size": 32,
              "description": "512 to 1023 Byte Frames Transmitted Register"
            },
            "TBFT1518": {
              "offset": "0x12C",
              "size": 32,
              "description": "1024 to 1518 Byte Frames Transmitted Register"
            },
            "GTBFT1518": {
              "offset": "0x130",
              "size": 32,
              "description": "Greater Than 1518 Byte Frames Transmitted Register"
            },
            "TUR": {
              "offset": "0x134",
              "size": 32,
              "description": "Transmit Underruns Register"
            },
            "SCF": {
              "offset": "0x138",
              "size": 32,
              "description": "Single Collision Frames Register"
            },
            "MCF": {
              "offset": "0x13C",
              "size": 32,
              "description": "Multiple Collision Frames Register"
            },
            "EC": {
              "offset": "0x140",
              "size": 32,
              "description": "Excessive Collisions Register"
            },
            "LC": {
              "offset": "0x144",
              "size": 32,
              "description": "Late Collisions Register"
            },
            "DTF": {
              "offset": "0x148",
              "size": 32,
              "description": "Deferred Transmission Frames Register"
            },
            "CSE": {
              "offset": "0x14C",
              "size": 32,
              "description": "Carrier Sense Errors Register"
            },
            "ORLO": {
              "offset": "0x150",
              "size": 32,
              "description": "Octets Received Low Received Register"
            },
            "ORHI": {
              "offset": "0x154",
              "size": 32,
              "description": "Octets Received High Received Register"
            },
            "FR": {
              "offset": "0x158",
              "size": 32,
              "description": "Frames Received Register"
            },
            "BCFR": {
              "offset": "0x15C",
              "size": 32,
              "description": "Broadcast Frames Received Register"
            },
            "MFR": {
              "offset": "0x160",
              "size": 32,
              "description": "Multicast Frames Received Register"
            },
            "PFR": {
              "offset": "0x164",
              "size": 32,
              "description": "Pause Frames Received Register"
            },
            "BFR64": {
              "offset": "0x168",
              "size": 32,
              "description": "64 Byte Frames Received Register"
            },
            "TBFR127": {
              "offset": "0x16C",
              "size": 32,
              "description": "65 to 127 Byte Frames Received Register"
            },
            "TBFR255": {
              "offset": "0x170",
              "size": 32,
              "description": "128 to 255 Byte Frames Received Register"
            },
            "TBFR511": {
              "offset": "0x174",
              "size": 32,
              "description": "256 to 511 Byte Frames Received Register"
            },
            "TBFR1023": {
              "offset": "0x178",
              "size": 32,
              "description": "512 to 1023 Byte Frames Received Register"
            },
            "TBFR1518": {
              "offset": "0x17C",
              "size": 32,
              "description": "1024 to 1518 Byte Frames Received Register"
            },
            "TMXBFR": {
              "offset": "0x180",
              "size": 32,
              "description": "1519 to Maximum Byte Frames Received Register"
            },
            "UFR": {
              "offset": "0x184",
              "size": 32,
              "description": "Undersize Frames Received Register"
            },
            "OFR": {
              "offset": "0x188",
              "size": 32,
              "description": "Oversize Frames Received Register"
            },
            "JR": {
              "offset": "0x18C",
              "size": 32,
              "description": "Jabbers Received Register"
            },
            "FCSE": {
              "offset": "0x190",
              "size": 32,
              "description": "Frame Check Sequence Errors Register"
            },
            "LFFE": {
              "offset": "0x194",
              "size": 32,
              "description": "Length Field Frame Errors Register"
            },
            "RSE": {
              "offset": "0x198",
              "size": 32,
              "description": "Receive Symbol Errors Register"
            },
            "AE": {
              "offset": "0x19C",
              "size": 32,
              "description": "Alignment Errors Register"
            },
            "RRE": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Receive Resource Errors Register"
            },
            "ROE": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Receive Overrun Register"
            },
            "IHCE": {
              "offset": "0x1A8",
              "size": 32,
              "description": "IP Header Checksum Errors Register"
            },
            "TCE": {
              "offset": "0x1AC",
              "size": 32,
              "description": "TCP Checksum Errors Register"
            },
            "UCE": {
              "offset": "0x1B0",
              "size": 32,
              "description": "UDP Checksum Errors Register"
            },
            "TISUBN": {
              "offset": "0x1BC",
              "size": 32,
              "description": "1588 Timer Increment Sub-nanoseconds Register"
            },
            "TSH": {
              "offset": "0x1C0",
              "size": 32,
              "description": "1588 Timer Seconds High Register"
            },
            "TSL": {
              "offset": "0x1D0",
              "size": 32,
              "description": "1588 Timer Seconds Low Register"
            },
            "TN": {
              "offset": "0x1D4",
              "size": 32,
              "description": "1588 Timer Nanoseconds Register"
            },
            "TA": {
              "offset": "0x1D8",
              "size": 32,
              "description": "1588 Timer Adjust Register"
            },
            "TI": {
              "offset": "0x1DC",
              "size": 32,
              "description": "1588 Timer Increment Register"
            },
            "EFTSL": {
              "offset": "0x1E0",
              "size": 32,
              "description": "PTP Event Frame Transmitted Seconds Low Register"
            },
            "EFTN": {
              "offset": "0x1E4",
              "size": 32,
              "description": "PTP Event Frame Transmitted Nanoseconds Register"
            },
            "EFRSL": {
              "offset": "0x1E8",
              "size": 32,
              "description": "PTP Event Frame Received Seconds Low Register"
            },
            "EFRN": {
              "offset": "0x1EC",
              "size": 32,
              "description": "PTP Event Frame Received Nanoseconds Register"
            },
            "PEFTSL": {
              "offset": "0x1F0",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Seconds Low Register"
            },
            "PEFTN": {
              "offset": "0x1F4",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Nanoseconds Register"
            },
            "PEFRSL": {
              "offset": "0x1F8",
              "size": 32,
              "description": "PTP Peer Event Frame Received Seconds Low Register"
            },
            "PEFRN": {
              "offset": "0x1FC",
              "size": 32,
              "description": "PTP Peer Event Frame Received Nanoseconds Register"
            },
            "ISRPQ[%s]": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Interrupt Status Register Priority Queue (index = 1) 0"
            },
            "TBQBAPQ[%s]": {
              "offset": "0x43C",
              "size": 32,
              "description": "Transmit Buffer Queue Base Address Register Priority Queue (index = 1) 0"
            },
            "RBQBAPQ[%s]": {
              "offset": "0x47C",
              "size": 32,
              "description": "Receive Buffer Queue Base Address Register Priority Queue (index = 1) 0"
            },
            "RBSRPQ[%s]": {
              "offset": "0x49C",
              "size": 32,
              "description": "Receive Buffer Size Register Priority Queue (index = 1) 0"
            },
            "CBSCR": {
              "offset": "0x4BC",
              "size": 32,
              "description": "Credit-Based Shaping Control Register"
            },
            "CBSISQA": {
              "offset": "0x4C0",
              "size": 32,
              "description": "Credit-Based Shaping IdleSlope Register for Queue A"
            },
            "CBSISQB": {
              "offset": "0x4C4",
              "size": 32,
              "description": "Credit-Based Shaping IdleSlope Register for Queue B"
            },
            "ST1RPQ[%s]": {
              "offset": "0x500",
              "size": 32,
              "description": "Screening Type 1 Register Priority Queue (index = 0) 0"
            },
            "ST2RPQ[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Screening Type 2 Register Priority Queue (index = 0) 0"
            },
            "IERPQ[%s]": {
              "offset": "0x5FC",
              "size": 32,
              "description": "Interrupt Enable Register Priority Queue (index = 1) 0"
            },
            "IDRPQ[%s]": {
              "offset": "0x61C",
              "size": 32,
              "description": "Interrupt Disable Register Priority Queue (index = 1) 0"
            },
            "IMRPQ[%s]": {
              "offset": "0x63C",
              "size": 32,
              "description": "Interrupt Mask Register Priority Queue (index = 1) 0"
            },
            "ST2ER[%s]": {
              "offset": "0x6E0",
              "size": 32,
              "description": "Screening Type 2 Ethertype Register (index = 0) 0"
            },
            "ST2CW00": {
              "offset": "0x700",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 0)"
            },
            "ST2CW10": {
              "offset": "0x704",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 0)"
            },
            "ST2CW01": {
              "offset": "0x708",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 1)"
            },
            "ST2CW11": {
              "offset": "0x70C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 1)"
            },
            "ST2CW02": {
              "offset": "0x710",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 2)"
            },
            "ST2CW12": {
              "offset": "0x714",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 2)"
            },
            "ST2CW03": {
              "offset": "0x718",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 3)"
            },
            "ST2CW13": {
              "offset": "0x71C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 3)"
            },
            "ST2CW04": {
              "offset": "0x720",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 4)"
            },
            "ST2CW14": {
              "offset": "0x724",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 4)"
            },
            "ST2CW05": {
              "offset": "0x728",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 5)"
            },
            "ST2CW15": {
              "offset": "0x72C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 5)"
            },
            "ST2CW06": {
              "offset": "0x730",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 6)"
            },
            "ST2CW16": {
              "offset": "0x734",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 6)"
            },
            "ST2CW07": {
              "offset": "0x738",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 7)"
            },
            "ST2CW17": {
              "offset": "0x73C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 7)"
            },
            "ST2CW08": {
              "offset": "0x740",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 8)"
            },
            "ST2CW18": {
              "offset": "0x744",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 8)"
            },
            "ST2CW09": {
              "offset": "0x748",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 9)"
            },
            "ST2CW19": {
              "offset": "0x74C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 9)"
            },
            "ST2CW010": {
              "offset": "0x750",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 10)"
            },
            "ST2CW110": {
              "offset": "0x754",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 10)"
            },
            "ST2CW011": {
              "offset": "0x758",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 11)"
            },
            "ST2CW111": {
              "offset": "0x75C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 11)"
            },
            "ST2CW012": {
              "offset": "0x760",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 12)"
            },
            "ST2CW112": {
              "offset": "0x764",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 12)"
            },
            "ST2CW013": {
              "offset": "0x768",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 13)"
            },
            "ST2CW113": {
              "offset": "0x76C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 13)"
            },
            "ST2CW014": {
              "offset": "0x770",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 14)"
            },
            "ST2CW114": {
              "offset": "0x774",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 14)"
            },
            "ST2CW015": {
              "offset": "0x778",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 15)"
            },
            "ST2CW115": {
              "offset": "0x77C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 15)"
            },
            "ST2CW016": {
              "offset": "0x780",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 16)"
            },
            "ST2CW116": {
              "offset": "0x784",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 16)"
            },
            "ST2CW017": {
              "offset": "0x788",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 17)"
            },
            "ST2CW117": {
              "offset": "0x78C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 17)"
            },
            "ST2CW018": {
              "offset": "0x790",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 18)"
            },
            "ST2CW118": {
              "offset": "0x794",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 18)"
            },
            "ST2CW019": {
              "offset": "0x798",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 19)"
            },
            "ST2CW119": {
              "offset": "0x79C",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 19)"
            },
            "ST2CW020": {
              "offset": "0x7A0",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 20)"
            },
            "ST2CW120": {
              "offset": "0x7A4",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 20)"
            },
            "ST2CW021": {
              "offset": "0x7A8",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 21)"
            },
            "ST2CW121": {
              "offset": "0x7AC",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 21)"
            },
            "ST2CW022": {
              "offset": "0x7B0",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 22)"
            },
            "ST2CW122": {
              "offset": "0x7B4",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 22)"
            },
            "ST2CW023": {
              "offset": "0x7B8",
              "size": 32,
              "description": "Screening Type 2 Compare Word 0 Register (index = 23)"
            },
            "ST2CW123": {
              "offset": "0x7BC",
              "size": 32,
              "description": "Screening Type 2 Compare Word 1 Register (index = 23)"
            }
          },
          "bits": {
            "NCR": {
              "LBL": {
                "bit": 1,
                "description": "Loop Back Local"
              },
              "RXEN": {
                "bit": 2,
                "description": "Receive Enable"
              },
              "TXEN": {
                "bit": 3,
                "description": "Transmit Enable"
              },
              "MPE": {
                "bit": 4,
                "description": "Management Port Enable"
              },
              "CLRSTAT": {
                "bit": 5,
                "description": "Clear Statistics Registers"
              },
              "INCSTAT": {
                "bit": 6,
                "description": "Increment Statistics Registers"
              },
              "WESTAT": {
                "bit": 7,
                "description": "Write Enable for Statistics Registers"
              },
              "BP": {
                "bit": 8,
                "description": "Back pressure"
              },
              "TSTART": {
                "bit": 9,
                "description": "Start Transmission"
              },
              "THALT": {
                "bit": 10,
                "description": "Transmit Halt"
              },
              "TXPF": {
                "bit": 11,
                "description": "Transmit Pause Frame"
              },
              "TXZQPF": {
                "bit": 12,
                "description": "Transmit Zero Quantum Pause Frame"
              },
              "SRTSM": {
                "bit": 15,
                "description": "Store Receive Time Stamp to Memory"
              },
              "ENPBPR": {
                "bit": 16,
                "description": "Enable PFC Priority-based Pause Reception"
              },
              "TXPBPF": {
                "bit": 17,
                "description": "Transmit PFC Priority-based Pause Frame"
              },
              "FNP": {
                "bit": 18,
                "description": "Flush Next Packet"
              }
            },
            "NCFGR": {
              "SPD": {
                "bit": 0,
                "description": "Speed"
              },
              "FD": {
                "bit": 1,
                "description": "Full Duplex"
              },
              "DNVLAN": {
                "bit": 2,
                "description": "Discard Non-VLAN FRAMES"
              },
              "JFRAME": {
                "bit": 3,
                "description": "Jumbo Frame Size"
              },
              "CAF": {
                "bit": 4,
                "description": "Copy All Frames"
              },
              "NBC": {
                "bit": 5,
                "description": "No Broadcast"
              },
              "MTIHEN": {
                "bit": 6,
                "description": "Multicast Hash Enable"
              },
              "UNIHEN": {
                "bit": 7,
                "description": "Unicast Hash Enable"
              },
              "MAXFS": {
                "bit": 8,
                "description": "1536 Maximum Frame Size"
              },
              "RTY": {
                "bit": 12,
                "description": "Retry Test"
              },
              "PEN": {
                "bit": 13,
                "description": "Pause Enable"
              },
              "RXBUFO": {
                "bit": 14,
                "description": "Receive Buffer Offset",
                "width": 2
              },
              "LFERD": {
                "bit": 16,
                "description": "Length Field Error Frame Discard"
              },
              "RFCS": {
                "bit": 17,
                "description": "Remove FCS"
              },
              "CLK": {
                "bit": 18,
                "description": "MDC CLock Division",
                "width": 3
              },
              "DBW": {
                "bit": 21,
                "description": "Data Bus Width",
                "width": 2
              },
              "DCPF": {
                "bit": 23,
                "description": "Disable Copy of Pause Frames"
              },
              "RXCOEN": {
                "bit": 24,
                "description": "Receive Checksum Offload Enable"
              },
              "EFRHD": {
                "bit": 25,
                "description": "Enable Frames Received in Half Duplex"
              },
              "IRXFCS": {
                "bit": 26,
                "description": "Ignore RX FCS"
              },
              "IPGSEN": {
                "bit": 28,
                "description": "IP Stretch Enable"
              },
              "RXBP": {
                "bit": 29,
                "description": "Receive Bad Preamble"
              },
              "IRXER": {
                "bit": 30,
                "description": "Ignore IPG GRXER"
              }
            },
            "NSR": {
              "MDIO": {
                "bit": 1,
                "description": "MDIO Input Status"
              },
              "IDLE": {
                "bit": 2,
                "description": "PHY Management Logic Idle"
              }
            },
            "UR": {
              "RMII": {
                "bit": 0,
                "description": "Reduced MII Mode"
              }
            },
            "DCFGR": {
              "FBLDO": {
                "bit": 0,
                "description": "Fixed Burst Length for DMA Data Operations:",
                "width": 5
              },
              "ESMA": {
                "bit": 6,
                "description": "Endian Swap Mode Enable for Management Descriptor Accesses"
              },
              "ESPA": {
                "bit": 7,
                "description": "Endian Swap Mode Enable for Packet Data Accesses"
              },
              "RXBMS": {
                "bit": 8,
                "description": "Receiver Packet Buffer Memory Size Select",
                "width": 2
              },
              "TXPBMS": {
                "bit": 10,
                "description": "Transmitter Packet Buffer Memory Size Select"
              },
              "TXCOEN": {
                "bit": 11,
                "description": "Transmitter Checksum Generation Offload Enable"
              },
              "DRBS": {
                "bit": 16,
                "description": "DMA Receive Buffer Size",
                "width": 8
              },
              "DDRP": {
                "bit": 24,
                "description": "DMA Discard Receive Packets"
              }
            },
            "TSR": {
              "UBR": {
                "bit": 0,
                "description": "Used Bit Read"
              },
              "COL": {
                "bit": 1,
                "description": "Collision Occurred"
              },
              "RLE": {
                "bit": 2,
                "description": "Retry Limit Exceeded"
              },
              "TXGO": {
                "bit": 3,
                "description": "Transmit Go"
              },
              "TFC": {
                "bit": 4,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TXCOMP": {
                "bit": 5,
                "description": "Transmit Complete"
              },
              "HRESP": {
                "bit": 8,
                "description": "HRESP Not OK"
              }
            },
            "RBQB": {
              "ADDR": {
                "bit": 2,
                "description": "Receive Buffer Queue Base Address",
                "width": 30
              }
            },
            "TBQB": {
              "ADDR": {
                "bit": 2,
                "description": "Transmit Buffer Queue Base Address",
                "width": 30
              }
            },
            "RSR": {
              "BNA": {
                "bit": 0,
                "description": "Buffer Not Available"
              },
              "REC": {
                "bit": 1,
                "description": "Frame Received"
              },
              "RXOVR": {
                "bit": 2,
                "description": "Receive Overrun"
              },
              "HNO": {
                "bit": 3,
                "description": "HRESP Not OK"
              }
            },
            "ISR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              }
            },
            "IER": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              }
            },
            "IDR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              }
            },
            "IMR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              }
            },
            "MAN": {
              "DATA": {
                "bit": 0,
                "description": "PHY Data",
                "width": 16
              },
              "WTN": {
                "bit": 16,
                "description": "Write Ten",
                "width": 2
              },
              "REGA": {
                "bit": 18,
                "description": "Register Address",
                "width": 5
              },
              "PHYA": {
                "bit": 23,
                "description": "PHY Address",
                "width": 5
              },
              "OP": {
                "bit": 28,
                "description": "Operation",
                "width": 2
              },
              "CLTTO": {
                "bit": 30,
                "description": "Clause 22 Operation"
              },
              "WZO": {
                "bit": 31,
                "description": "Write ZERO"
              }
            },
            "RPQ": {
              "RPQ": {
                "bit": 0,
                "description": "Received Pause Quantum",
                "width": 16
              }
            },
            "TPQ": {
              "TPQ": {
                "bit": 0,
                "description": "Transmit Pause Quantum",
                "width": 16
              }
            },
            "TPSF": {
              "TPB1ADR": {
                "bit": 0,
                "description": "Transmit Partial Store and Forward Address",
                "width": 12
              },
              "ENTXP": {
                "bit": 31,
                "description": "Enable TX Partial Store and Forward Operation"
              }
            },
            "RPSF": {
              "RPB1ADR": {
                "bit": 0,
                "description": "Receive Partial Store and Forward Address",
                "width": 12
              },
              "ENRXP": {
                "bit": 31,
                "description": "Enable RX Partial Store and Forward Operation"
              }
            },
            "RJFML": {
              "FML": {
                "bit": 0,
                "description": "Frame Max Length",
                "width": 14
              }
            },
            "HRB": {
              "ADDR": {
                "bit": 0,
                "description": "Hash Address",
                "width": 32
              }
            },
            "HRT": {
              "ADDR": {
                "bit": 0,
                "description": "Hash Address",
                "width": 32
              }
            },
            "SAB": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1",
                "width": 32
              }
            },
            "SAT": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1",
                "width": 16
              }
            },
            "TIDM1": {
              "TID": {
                "bit": 0,
                "description": "Type ID Match 1",
                "width": 16
              },
              "ENID1": {
                "bit": 31,
                "description": "Enable Copying of TID Matched Frames"
              }
            },
            "TIDM2": {
              "TID": {
                "bit": 0,
                "description": "Type ID Match 2",
                "width": 16
              },
              "ENID2": {
                "bit": 31,
                "description": "Enable Copying of TID Matched Frames"
              }
            },
            "TIDM3": {
              "TID": {
                "bit": 0,
                "description": "Type ID Match 3",
                "width": 16
              },
              "ENID3": {
                "bit": 31,
                "description": "Enable Copying of TID Matched Frames"
              }
            },
            "TIDM4": {
              "TID": {
                "bit": 0,
                "description": "Type ID Match 4",
                "width": 16
              },
              "ENID4": {
                "bit": 31,
                "description": "Enable Copying of TID Matched Frames"
              }
            },
            "WOL": {
              "IP": {
                "bit": 0,
                "description": "ARP Request IP Address",
                "width": 16
              },
              "MAG": {
                "bit": 16,
                "description": "Magic Packet Event Enable"
              },
              "ARP": {
                "bit": 17,
                "description": "ARP Request IP Address"
              },
              "SA1": {
                "bit": 18,
                "description": "Specific Address Register 1 Event Enable"
              },
              "MTI": {
                "bit": 19,
                "description": "Multicast Hash Event Enable"
              }
            },
            "IPGS": {
              "FL": {
                "bit": 0,
                "description": "Frame Length",
                "width": 16
              }
            },
            "SVLAN": {
              "VLAN_TYPE": {
                "bit": 0,
                "description": "User Defined VLAN_TYPE Field",
                "width": 16
              },
              "ESVLAN": {
                "bit": 31,
                "description": "Enable Stacked VLAN Processing Mode"
              }
            },
            "TPFCP": {
              "PEV": {
                "bit": 0,
                "description": "Priority Enable Vector",
                "width": 8
              },
              "PQ": {
                "bit": 8,
                "description": "Pause Quantum",
                "width": 8
              }
            },
            "SAMB1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1 Mask",
                "width": 32
              }
            },
            "SAMT1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1 Mask",
                "width": 16
              }
            },
            "NSC": {
              "NANOSEC": {
                "bit": 0,
                "description": "1588 Timer Nanosecond Comparison Value",
                "width": 22
              }
            },
            "SCL": {
              "SEC": {
                "bit": 0,
                "description": "1588 Timer Second Comparison Value",
                "width": 32
              }
            },
            "SCH": {
              "SEC": {
                "bit": 0,
                "description": "1588 Timer Second Comparison Value",
                "width": 16
              }
            },
            "EFTSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "EFRSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "PEFTSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "PEFRSH": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 16
              }
            },
            "OTLO": {
              "TXO": {
                "bit": 0,
                "description": "Transmitted Octets",
                "width": 32
              }
            },
            "OTHI": {
              "TXO": {
                "bit": 0,
                "description": "Transmitted Octets",
                "width": 16
              }
            },
            "FT": {
              "FTX": {
                "bit": 0,
                "description": "Frames Transmitted without Error",
                "width": 32
              }
            },
            "BCFT": {
              "BFTX": {
                "bit": 0,
                "description": "Broadcast Frames Transmitted without Error",
                "width": 32
              }
            },
            "MFT": {
              "MFTX": {
                "bit": 0,
                "description": "Multicast Frames Transmitted without Error",
                "width": 32
              }
            },
            "PFT": {
              "PFTX": {
                "bit": 0,
                "description": "Pause Frames Transmitted Register",
                "width": 16
              }
            },
            "BFT64": {
              "NFTX": {
                "bit": 0,
                "description": "64 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT127": {
              "NFTX": {
                "bit": 0,
                "description": "65 to 127 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT255": {
              "NFTX": {
                "bit": 0,
                "description": "128 to 255 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT511": {
              "NFTX": {
                "bit": 0,
                "description": "256 to 511 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT1023": {
              "NFTX": {
                "bit": 0,
                "description": "512 to 1023 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT1518": {
              "NFTX": {
                "bit": 0,
                "description": "1024 to 1518 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "GTBFT1518": {
              "NFTX": {
                "bit": 0,
                "description": "Greater than 1518 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TUR": {
              "TXUNR": {
                "bit": 0,
                "description": "Transmit Underruns",
                "width": 10
              }
            },
            "SCF": {
              "SCOL": {
                "bit": 0,
                "description": "Single Collision",
                "width": 18
              }
            },
            "MCF": {
              "MCOL": {
                "bit": 0,
                "description": "Multiple Collision",
                "width": 18
              }
            },
            "EC": {
              "XCOL": {
                "bit": 0,
                "description": "Excessive Collisions",
                "width": 10
              }
            },
            "LC": {
              "LCOL": {
                "bit": 0,
                "description": "Late Collisions",
                "width": 10
              }
            },
            "DTF": {
              "DEFT": {
                "bit": 0,
                "description": "Deferred Transmission",
                "width": 18
              }
            },
            "CSE": {
              "CSR": {
                "bit": 0,
                "description": "Carrier Sense Error",
                "width": 10
              }
            },
            "ORLO": {
              "RXO": {
                "bit": 0,
                "description": "Received Octets",
                "width": 32
              }
            },
            "ORHI": {
              "RXO": {
                "bit": 0,
                "description": "Received Octets",
                "width": 16
              }
            },
            "FR": {
              "FRX": {
                "bit": 0,
                "description": "Frames Received without Error",
                "width": 32
              }
            },
            "BCFR": {
              "BFRX": {
                "bit": 0,
                "description": "Broadcast Frames Received without Error",
                "width": 32
              }
            },
            "MFR": {
              "MFRX": {
                "bit": 0,
                "description": "Multicast Frames Received without Error",
                "width": 32
              }
            },
            "PFR": {
              "PFRX": {
                "bit": 0,
                "description": "Pause Frames Received Register",
                "width": 16
              }
            },
            "BFR64": {
              "NFRX": {
                "bit": 0,
                "description": "64 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR127": {
              "NFRX": {
                "bit": 0,
                "description": "65 to 127 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR255": {
              "NFRX": {
                "bit": 0,
                "description": "128 to 255 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR511": {
              "NFRX": {
                "bit": 0,
                "description": "256 to 511 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR1023": {
              "NFRX": {
                "bit": 0,
                "description": "512 to 1023 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR1518": {
              "NFRX": {
                "bit": 0,
                "description": "1024 to 1518 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TMXBFR": {
              "NFRX": {
                "bit": 0,
                "description": "1519 to Maximum Byte Frames Received without Error",
                "width": 32
              }
            },
            "UFR": {
              "UFRX": {
                "bit": 0,
                "description": "Undersize Frames Received",
                "width": 10
              }
            },
            "OFR": {
              "OFRX": {
                "bit": 0,
                "description": "Oversized Frames Received",
                "width": 10
              }
            },
            "JR": {
              "JRX": {
                "bit": 0,
                "description": "Jabbers Received",
                "width": 10
              }
            },
            "FCSE": {
              "FCKR": {
                "bit": 0,
                "description": "Frame Check Sequence Errors",
                "width": 10
              }
            },
            "LFFE": {
              "LFER": {
                "bit": 0,
                "description": "Length Field Frame Errors",
                "width": 10
              }
            },
            "RSE": {
              "RXSE": {
                "bit": 0,
                "description": "Receive Symbol Errors",
                "width": 10
              }
            },
            "AE": {
              "AER": {
                "bit": 0,
                "description": "Alignment Errors",
                "width": 10
              }
            },
            "RRE": {
              "RXRER": {
                "bit": 0,
                "description": "Receive Resource Errors",
                "width": 18
              }
            },
            "ROE": {
              "RXOVR": {
                "bit": 0,
                "description": "Receive Overruns",
                "width": 10
              }
            },
            "IHCE": {
              "HCKER": {
                "bit": 0,
                "description": "IP Header Checksum Errors",
                "width": 8
              }
            },
            "TCE": {
              "TCKER": {
                "bit": 0,
                "description": "TCP Checksum Errors",
                "width": 8
              }
            },
            "UCE": {
              "UCKER": {
                "bit": 0,
                "description": "UDP Checksum Errors",
                "width": 8
              }
            },
            "TISUBN": {
              "LSBTIR": {
                "bit": 0,
                "description": "Lower Significant Bits of Timer Increment Register",
                "width": 16
              }
            },
            "TSH": {
              "TCS": {
                "bit": 0,
                "description": "Timer Count in Seconds",
                "width": 16
              }
            },
            "TSL": {
              "TCS": {
                "bit": 0,
                "description": "Timer Count in Seconds",
                "width": 32
              }
            },
            "TN": {
              "TNS": {
                "bit": 0,
                "description": "Timer Count in Nanoseconds",
                "width": 30
              }
            },
            "TA": {
              "ITDT": {
                "bit": 0,
                "description": "Increment/Decrement",
                "width": 30
              },
              "ADJ": {
                "bit": 31,
                "description": "Adjust 1588 Timer"
              }
            },
            "TI": {
              "CNS": {
                "bit": 0,
                "description": "Count Nanoseconds",
                "width": 8
              },
              "ACNS": {
                "bit": 8,
                "description": "Alternative Count Nanoseconds",
                "width": 8
              },
              "NIT": {
                "bit": 16,
                "description": "Number of Increments",
                "width": 8
              }
            },
            "EFTSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "EFTN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "EFRSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "EFRN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "PEFTSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "PEFTN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "PEFRSL": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "PEFRN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "ISRPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            },
            "TBQBAPQ[%s]": {
              "TXBQBA": {
                "bit": 2,
                "description": "Transmit Buffer Queue Base Address",
                "width": 30
              }
            },
            "RBQBAPQ[%s]": {
              "RXBQBA": {
                "bit": 2,
                "description": "Receive Buffer Queue Base Address",
                "width": 30
              }
            },
            "RBSRPQ[%s]": {
              "RBS": {
                "bit": 0,
                "description": "Receive Buffer Size",
                "width": 16
              }
            },
            "CBSCR": {
              "QBE": {
                "bit": 0,
                "description": "Queue B CBS Enable"
              },
              "QAE": {
                "bit": 1,
                "description": "Queue A CBS Enable"
              }
            },
            "CBSISQA": {
              "IS": {
                "bit": 0,
                "description": "IdleSlope",
                "width": 32
              }
            },
            "CBSISQB": {
              "IS": {
                "bit": 0,
                "description": "IdleSlope",
                "width": 32
              }
            },
            "ST1RPQ[%s]": {
              "QNB": {
                "bit": 0,
                "description": "Queue Number (0-2)",
                "width": 3
              },
              "DSTCM": {
                "bit": 4,
                "description": "Differentiated Services or Traffic Class Match",
                "width": 8
              },
              "UDPM": {
                "bit": 12,
                "description": "UDP Port Match",
                "width": 16
              },
              "DSTCE": {
                "bit": 28,
                "description": "Differentiated Services or Traffic Class Match Enable"
              },
              "UDPE": {
                "bit": 29,
                "description": "UDP Port Match Enable"
              }
            },
            "ST2RPQ[%s]": {
              "QNB": {
                "bit": 0,
                "description": "Queue Number (0-2)",
                "width": 3
              },
              "VLANP": {
                "bit": 4,
                "description": "VLAN Priority",
                "width": 3
              },
              "VLANE": {
                "bit": 8,
                "description": "VLAN Enable"
              },
              "I2ETH": {
                "bit": 9,
                "description": "Index of Screening Type 2 EtherType register x",
                "width": 3
              },
              "ETHE": {
                "bit": 12,
                "description": "EtherType Enable"
              },
              "COMPA": {
                "bit": 13,
                "description": "Index of Screening Type 2 Compare Word 0/Word 1 register x",
                "width": 5
              },
              "COMPAE": {
                "bit": 18,
                "description": "Compare A Enable"
              },
              "COMPB": {
                "bit": 19,
                "description": "Index of Screening Type 2 Compare Word 0/Word 1 register x",
                "width": 5
              },
              "COMPBE": {
                "bit": 24,
                "description": "Compare B Enable"
              },
              "COMPC": {
                "bit": 25,
                "description": "Index of Screening Type 2 Compare Word 0/Word 1 register x",
                "width": 5
              },
              "COMPCE": {
                "bit": 30,
                "description": "Compare C Enable"
              }
            },
            "IERPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            },
            "IDRPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption Due to AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            },
            "IMRPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "AHB": {
                "bit": 6,
                "description": "AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            },
            "ST2ER[%s]": {
              "COMPVAL": {
                "bit": 0,
                "description": "Ethertype Compare Value",
                "width": 16
              }
            },
            "ST2CW00": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW10": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW01": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW11": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW02": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW12": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW03": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW13": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW04": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW14": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW05": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW15": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW06": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW16": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW07": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW17": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW08": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW18": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW09": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW19": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW010": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW110": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW011": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW111": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW012": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW112": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW013": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW113": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW014": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW114": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW015": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW115": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW016": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW116": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW017": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW117": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW018": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW118": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW019": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW119": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW020": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW120": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW021": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW121": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW022": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW122": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            },
            "ST2CW023": {
              "MASKVAL": {
                "bit": 0,
                "description": "Mask Value",
                "width": 16
              },
              "COMPVAL": {
                "bit": 16,
                "description": "Compare Value",
                "width": 16
              }
            },
            "ST2CW123": {
              "OFFSVAL": {
                "bit": 0,
                "description": "Offset Value in Bytes",
                "width": 7
              },
              "OFFSSTRT": {
                "bit": 7,
                "description": "Ethernet Frame Offset Start",
                "width": 2
              }
            }
          }
        },
        "GPBR": {
          "instances": [
            {
              "name": "GPBR",
              "base": "0x400E1890"
            }
          ],
          "registers": {
            "SYS_GPBR[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "General Purpose Backup Register 0"
            }
          },
          "bits": {
            "SYS_GPBR[%s]": {
              "GPBR_VALUE": {
                "bit": 0,
                "description": "Value of GPBR x",
                "width": 32
              }
            }
          }
        },
        "HSMCI": {
          "instances": [
            {
              "name": "HSMCI",
              "base": "0x40000000",
              "irq": 18
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "DTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Timeout Register"
            },
            "SDCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SD/SDIO Card Register"
            },
            "ARGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Argument Register"
            },
            "CMDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Command Register"
            },
            "BLKR": {
              "offset": "0x18",
              "size": 32,
              "description": "Block Register"
            },
            "CSTOR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Completion Signal Timeout Register"
            },
            "RSPR[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Response Register 0"
            },
            "RDR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Data Register"
            },
            "TDR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "SR": {
              "offset": "0x40",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "DMA": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "CFG": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            },
            "FIFO[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "FIFO Memory Aperture0 0"
            }
          },
          "bits": {
            "CR": {
              "MCIEN": {
                "bit": 0,
                "description": "Multi-Media Interface Enable"
              },
              "MCIDIS": {
                "bit": 1,
                "description": "Multi-Media Interface Disable"
              },
              "PWSEN": {
                "bit": 2,
                "description": "Power Save Mode Enable"
              },
              "PWSDIS": {
                "bit": 3,
                "description": "Power Save Mode Disable"
              },
              "SWRST": {
                "bit": 7,
                "description": "Software Reset"
              }
            },
            "MR": {
              "CLKDIV": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 8
              },
              "PWSDIV": {
                "bit": 8,
                "description": "Power Saving Divider",
                "width": 3
              },
              "RDPROOF": {
                "bit": 11,
                "description": "Read Proof Enable"
              },
              "WRPROOF": {
                "bit": 12,
                "description": "Write Proof Enable"
              },
              "FBYTE": {
                "bit": 13,
                "description": "Force Byte Transfer"
              },
              "PADV": {
                "bit": 14,
                "description": "Padding Value"
              },
              "CLKODD": {
                "bit": 16,
                "description": "Clock divider is odd"
              }
            },
            "DTOR": {
              "DTOCYC": {
                "bit": 0,
                "description": "Data Timeout Cycle Number",
                "width": 4
              },
              "DTOMUL": {
                "bit": 4,
                "description": "Data Timeout Multiplier",
                "width": 3
              }
            },
            "SDCR": {
              "SDCSEL": {
                "bit": 0,
                "description": "SDCard/SDIO Slot",
                "width": 2
              },
              "SDCBUS": {
                "bit": 6,
                "description": "SDCard/SDIO Bus Width",
                "width": 2
              }
            },
            "ARGR": {
              "ARG": {
                "bit": 0,
                "description": "Command Argument",
                "width": 32
              }
            },
            "CMDR": {
              "CMDNB": {
                "bit": 0,
                "description": "Command Number",
                "width": 6
              },
              "RSPTYP": {
                "bit": 6,
                "description": "Response Type",
                "width": 2
              },
              "SPCMD": {
                "bit": 8,
                "description": "Special Command",
                "width": 3
              },
              "OPDCMD": {
                "bit": 11,
                "description": "Open Drain Command"
              },
              "MAXLAT": {
                "bit": 12,
                "description": "Max Latency for Command to Response"
              },
              "TRCMD": {
                "bit": 16,
                "description": "Transfer Command",
                "width": 2
              },
              "TRDIR": {
                "bit": 18,
                "description": "Transfer Direction"
              },
              "TRTYP": {
                "bit": 19,
                "description": "Transfer Type",
                "width": 3
              },
              "IOSPCMD": {
                "bit": 24,
                "description": "SDIO Special Command",
                "width": 2
              },
              "ATACS": {
                "bit": 26,
                "description": "ATA with Command Completion Signal"
              },
              "BOOT_ACK": {
                "bit": 27,
                "description": "Boot Operation Acknowledge"
              }
            },
            "BLKR": {
              "BCNT": {
                "bit": 0,
                "description": "MMC/SDIO Block Count - SDIO Byte Count",
                "width": 16
              },
              "BLKLEN": {
                "bit": 16,
                "description": "Data Block Length",
                "width": 16
              }
            },
            "CSTOR": {
              "CSTOCYC": {
                "bit": 0,
                "description": "Completion Signal Timeout Cycle Number",
                "width": 4
              },
              "CSTOMUL": {
                "bit": 4,
                "description": "Completion Signal Timeout Multiplier",
                "width": 3
              }
            },
            "RSPR[%s]": {
              "RSP": {
                "bit": 0,
                "description": "Response",
                "width": 32
              }
            },
            "RDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read",
                "width": 32
              }
            },
            "TDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Write",
                "width": 32
              }
            },
            "SR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready (cleared by writing in HSMCI_CMDR)"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready (cleared by reading HSMCI_RDR)"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready (cleared by writing in HSMCI_TDR)"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended (cleared on read)"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress (cleared at the end of CRC16 calculation)"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "HSMCI Not Busy"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A (cleared on read)"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status"
              },
              "CSRCV": {
                "bit": 13,
                "description": "CE-ATA Completion Signal Received (cleared on read)"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error (cleared by writing in HSMCI_CMDR)"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error (cleared by writing in HSMCI_CMDR)"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error (cleared by writing in HSMCI_CMDR)"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error (cleared by writing in HSMCI_CMDR)"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error (cleared by writing in HSMCI_CMDR)"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error (cleared on read)"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error (cleared on read)"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error (cleared on read)"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error (cleared on read)"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty flag"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done flag"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received (cleared on read)"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error (cleared on read)"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0)"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0)"
              }
            },
            "IER": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Enable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Enable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Enable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Enable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Enable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Enable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Enable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Enable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Enable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Enable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Enable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Enable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Enable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Enable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Enable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Enable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Timeout Error Interrupt Enable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Enable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt enable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt enable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Enable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Enable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Enable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Enable"
              }
            },
            "IDR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Disable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Disable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Disable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Disable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Disable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Disable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Disable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Disable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal received interrupt Disable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Disable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Disable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Disable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Disable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Disable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Disable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Disable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time out Error Interrupt Disable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Disable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt Disable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Disable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Disable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Disable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Disable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Disable"
              }
            },
            "IMR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Mask"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Mask"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Mask"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Mask"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Mask"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Mask"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Mask"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Mask"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Mask"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Mask"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Mask"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Mask"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Mask"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Mask"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Mask"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Mask"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error Interrupt Mask"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Mask"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO Empty Interrupt Mask"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Mask"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received Interrupt Mask"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error Interrupt Mask"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Mask"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Mask"
              }
            },
            "DMA": {
              "CHKSIZE": {
                "bit": 4,
                "description": "DMA Channel Read and Write Chunk Size",
                "width": 3
              },
              "DMAEN": {
                "bit": 8,
                "description": "DMA Hardware Handshaking Enable"
              }
            },
            "CFG": {
              "FIFOMODE": {
                "bit": 0,
                "description": "HSMCI Internal FIFO control mode"
              },
              "FERRCTRL": {
                "bit": 4,
                "description": "Flow Error flag reset control mode"
              },
              "HSMODE": {
                "bit": 8,
                "description": "High Speed Mode"
              },
              "LSYNC": {
                "bit": 12,
                "description": "Synchronize on the last block"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            },
            "FIFO[%s]": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read or Data to Write",
                "width": 32
              }
            }
          }
        },
        "ICM": {
          "instances": [
            {
              "name": "ICM",
              "base": "0x40048000",
              "irq": 32
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration Register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "UASR": {
              "offset": "0x20",
              "size": 32,
              "description": "Undefined Access Status Register"
            },
            "DSCR": {
              "offset": "0x30",
              "size": 32,
              "description": "Region Descriptor Area Start Address Register"
            },
            "HASH": {
              "offset": "0x34",
              "size": 32,
              "description": "Region Hash Area Start Address Register"
            },
            "UIHVAL[%s]": {
              "offset": "0x38",
              "size": 32,
              "description": "User Initial Hash Value 0 Register 0"
            }
          },
          "bits": {
            "CFG": {
              "WBDIS": {
                "bit": 0,
                "description": "Write Back Disable"
              },
              "EOMDIS": {
                "bit": 1,
                "description": "End of Monitoring Disable"
              },
              "SLBDIS": {
                "bit": 2,
                "description": "Secondary List Branching Disable"
              },
              "BBC": {
                "bit": 4,
                "description": "Bus Burden Control",
                "width": 4
              },
              "ASCD": {
                "bit": 8,
                "description": "Automatic Switch To Compare Digest"
              },
              "DUALBUFF": {
                "bit": 9,
                "description": "Dual Input Buffer"
              },
              "UIHASH": {
                "bit": 12,
                "description": "User Initial Hash Value"
              },
              "UALGO": {
                "bit": 13,
                "description": "User SHA Algorithm",
                "width": 3
              }
            },
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "ICM Enable"
              },
              "DISABLE": {
                "bit": 1,
                "description": "ICM Disable Register"
              },
              "SWRST": {
                "bit": 2,
                "description": "Software Reset"
              },
              "REHASH": {
                "bit": 4,
                "description": "Recompute Internal Hash",
                "width": 4
              },
              "RMDIS": {
                "bit": 8,
                "description": "Region Monitoring Disable",
                "width": 4
              },
              "RMEN": {
                "bit": 12,
                "description": "Region Monitoring Enable",
                "width": 4
              }
            },
            "SR": {
              "ENABLE": {
                "bit": 0,
                "description": "ICM Controller Enable Register"
              },
              "RAWRMDIS": {
                "bit": 8,
                "description": "Region Monitoring Disabled Raw Status",
                "width": 4
              },
              "RMDIS": {
                "bit": 12,
                "description": "Region Monitoring Disabled Status",
                "width": 4
              }
            },
            "IER": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed Interrupt Enable",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch Interrupt Enable",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error Interrupt Enable",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition detected Interrupt Enable",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition Detected Interrupt Enable",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Interrupt Disable",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Interrupt Enable"
              }
            },
            "IDR": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed Interrupt Disable",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch Interrupt Disable",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error Interrupt Disable",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition Detected Interrupt Disable",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition detected Interrupt Disable",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Interrupt Disable",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Interrupt Disable"
              }
            },
            "IMR": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed Interrupt Mask",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch Interrupt Mask",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error Interrupt Mask",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition Detected Interrupt Mask",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition Detected Interrupt Mask",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Interrupt Mask",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Interrupt Mask"
              }
            },
            "ISR": {
              "RHC": {
                "bit": 0,
                "description": "Region Hash Completed",
                "width": 4
              },
              "RDM": {
                "bit": 4,
                "description": "Region Digest Mismatch",
                "width": 4
              },
              "RBE": {
                "bit": 8,
                "description": "Region Bus Error",
                "width": 4
              },
              "RWC": {
                "bit": 12,
                "description": "Region Wrap Condition Detected",
                "width": 4
              },
              "REC": {
                "bit": 16,
                "description": "Region End bit Condition Detected",
                "width": 4
              },
              "RSU": {
                "bit": 20,
                "description": "Region Status Updated Detected",
                "width": 4
              },
              "URAD": {
                "bit": 24,
                "description": "Undefined Register Access Detection Status"
              }
            },
            "UASR": {
              "URAT": {
                "bit": 0,
                "description": "Undefined Register Access Trace",
                "width": 3
              }
            },
            "DSCR": {
              "DASA": {
                "bit": 6,
                "description": "Descriptor Area Start Address",
                "width": 26
              }
            },
            "HASH": {
              "HASA": {
                "bit": 7,
                "description": "Hash Area Start Address",
                "width": 25
              }
            },
            "UIHVAL[%s]": {
              "VAL": {
                "bit": 0,
                "description": "Initial Hash Value",
                "width": 32
              }
            }
          }
        },
        "ISI": {
          "instances": [
            {
              "name": "ISI",
              "base": "0x4004C000",
              "irq": 59
            }
          ],
          "registers": {
            "CFG1": {
              "offset": "0x00",
              "size": 32,
              "description": "ISI Configuration 1 Register"
            },
            "CFG2": {
              "offset": "0x04",
              "size": 32,
              "description": "ISI Configuration 2 Register"
            },
            "PSIZE": {
              "offset": "0x08",
              "size": 32,
              "description": "ISI Preview Size Register"
            },
            "PDECF": {
              "offset": "0x0C",
              "size": 32,
              "description": "ISI Preview Decimation Factor Register"
            },
            "Y2R_SET0": {
              "offset": "0x10",
              "size": 32,
              "description": "ISI Color Space Conversion YCrCb To RGB Set 0 Register"
            },
            "Y2R_SET1": {
              "offset": "0x14",
              "size": 32,
              "description": "ISI Color Space Conversion YCrCb To RGB Set 1 Register"
            },
            "R2Y_SET0": {
              "offset": "0x18",
              "size": 32,
              "description": "ISI Color Space Conversion RGB To YCrCb Set 0 Register"
            },
            "R2Y_SET1": {
              "offset": "0x1C",
              "size": 32,
              "description": "ISI Color Space Conversion RGB To YCrCb Set 1 Register"
            },
            "R2Y_SET2": {
              "offset": "0x20",
              "size": 32,
              "description": "ISI Color Space Conversion RGB To YCrCb Set 2 Register"
            },
            "CR": {
              "offset": "0x24",
              "size": 32,
              "description": "ISI Control Register"
            },
            "SR": {
              "offset": "0x28",
              "size": 32,
              "description": "ISI Status Register"
            },
            "IER": {
              "offset": "0x2C",
              "size": 32,
              "description": "ISI Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x30",
              "size": 32,
              "description": "ISI Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x34",
              "size": 32,
              "description": "ISI Interrupt Mask Register"
            },
            "DMA_CHER": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA Channel Enable Register"
            },
            "DMA_CHDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA Channel Disable Register"
            },
            "DMA_CHSR": {
              "offset": "0x40",
              "size": 32,
              "description": "DMA Channel Status Register"
            },
            "DMA_P_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA Preview Base Address Register"
            },
            "DMA_P_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA Preview Control Register"
            },
            "DMA_P_DSCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA Preview Descriptor Address Register"
            },
            "DMA_C_ADDR": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA Codec Base Address Register"
            },
            "DMA_C_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "DMA Codec Control Register"
            },
            "DMA_C_DSCR": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA Codec Descriptor Address Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CFG1": {
              "HSYNC_POL": {
                "bit": 2,
                "description": "Horizontal Synchronization Polarity"
              },
              "VSYNC_POL": {
                "bit": 3,
                "description": "Vertical Synchronization Polarity"
              },
              "PIXCLK_POL": {
                "bit": 4,
                "description": "Pixel Clock Polarity"
              },
              "GRAYLE": {
                "bit": 5,
                "description": "Grayscale Little Endian"
              },
              "EMB_SYNC": {
                "bit": 6,
                "description": "Embedded Synchronization"
              },
              "CRC_SYNC": {
                "bit": 7,
                "description": "Embedded Synchronization Correction"
              },
              "FRATE": {
                "bit": 8,
                "description": "Frame Rate [0..7]",
                "width": 3
              },
              "DISCR": {
                "bit": 11,
                "description": "Disable Codec Request"
              },
              "FULL": {
                "bit": 12,
                "description": "Full Mode is Allowed"
              },
              "THMASK": {
                "bit": 13,
                "description": "Threshold Mask",
                "width": 2
              },
              "SLD": {
                "bit": 16,
                "description": "Start of Line Delay",
                "width": 8
              },
              "SFD": {
                "bit": 24,
                "description": "Start of Frame Delay",
                "width": 8
              }
            },
            "CFG2": {
              "IM_VSIZE": {
                "bit": 0,
                "description": "Vertical Size of the Image Sensor [0..2047]",
                "width": 11
              },
              "GS_MODE": {
                "bit": 11,
                "description": "Grayscale Pixel Format Mode"
              },
              "RGB_MODE": {
                "bit": 12,
                "description": "RGB Input Mode"
              },
              "GRAYSCALE": {
                "bit": 13,
                "description": "Grayscale Mode Format Enable"
              },
              "RGB_SWAP": {
                "bit": 14,
                "description": "RGB Format Swap Mode"
              },
              "COL_SPACE": {
                "bit": 15,
                "description": "Color Space for the Image Data"
              },
              "IM_HSIZE": {
                "bit": 16,
                "description": "Horizontal Size of the Image Sensor [0..2047]",
                "width": 11
              },
              "YCC_SWAP": {
                "bit": 28,
                "description": "YCrCb Format Swap Mode",
                "width": 2
              },
              "RGB_CFG": {
                "bit": 30,
                "description": "RGB Pixel Mapping Configuration",
                "width": 2
              }
            },
            "PSIZE": {
              "PREV_VSIZE": {
                "bit": 0,
                "description": "Vertical Size for the Preview Path",
                "width": 10
              },
              "PREV_HSIZE": {
                "bit": 16,
                "description": "Horizontal Size for the Preview Path",
                "width": 10
              }
            },
            "PDECF": {
              "DEC_FACTOR": {
                "bit": 0,
                "description": "Decimation Factor",
                "width": 8
              }
            },
            "Y2R_SET0": {
              "C0": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C0",
                "width": 8
              },
              "C1": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C1",
                "width": 8
              },
              "C2": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C2",
                "width": 8
              },
              "C3": {
                "bit": 24,
                "description": "Color Space Conversion Matrix Coefficient C3",
                "width": 8
              }
            },
            "Y2R_SET1": {
              "C4": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C4",
                "width": 9
              },
              "Yoff": {
                "bit": 12,
                "description": "Color Space Conversion Luminance Default Offset"
              },
              "Croff": {
                "bit": 13,
                "description": "Color Space Conversion Red Chrominance Default Offset"
              },
              "Cboff": {
                "bit": 14,
                "description": "Color Space Conversion Blue Chrominance Default Offset"
              }
            },
            "R2Y_SET0": {
              "C0": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C0",
                "width": 7
              },
              "C1": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C1",
                "width": 7
              },
              "C2": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C2",
                "width": 7
              },
              "Roff": {
                "bit": 24,
                "description": "Color Space Conversion Red Component Offset"
              }
            },
            "R2Y_SET1": {
              "C3": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C3",
                "width": 7
              },
              "C4": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C4",
                "width": 7
              },
              "C5": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C5",
                "width": 7
              },
              "Goff": {
                "bit": 24,
                "description": "Color Space Conversion Green Component Offset"
              }
            },
            "R2Y_SET2": {
              "C6": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C6",
                "width": 7
              },
              "C7": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C7",
                "width": 7
              },
              "C8": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C8",
                "width": 7
              },
              "Boff": {
                "bit": 24,
                "description": "Color Space Conversion Blue Component Offset"
              }
            },
            "CR": {
              "ISI_EN": {
                "bit": 0,
                "description": "ISI Module Enable Request"
              },
              "ISI_DIS": {
                "bit": 1,
                "description": "ISI Module Disable Request"
              },
              "ISI_SRST": {
                "bit": 2,
                "description": "ISI Software Reset Request"
              },
              "ISI_CDC": {
                "bit": 8,
                "description": "ISI Codec Request"
              }
            },
            "SR": {
              "ENABLE": {
                "bit": 0,
                "description": "Module Enable"
              },
              "DIS_DONE": {
                "bit": 1,
                "description": "Module Disable Request has Terminated (cleared on read)"
              },
              "SRST": {
                "bit": 2,
                "description": "Module Software Reset Request has Terminated (cleared on read)"
              },
              "CDC_PND": {
                "bit": 8,
                "description": "Pending Codec Request"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization (cleared on read)"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer has Terminated (cleared on read)"
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer has Terminated (cleared on read)"
              },
              "SIP": {
                "bit": 19,
                "description": "Synchronization in Progress"
              },
              "P_OVR": {
                "bit": 24,
                "description": "Preview Datapath Overflow (cleared on read)"
              },
              "C_OVR": {
                "bit": 25,
                "description": "Codec Datapath Overflow (cleared on read)"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "CRC Synchronization Error (cleared on read)"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overrun (cleared on read)"
              }
            },
            "IER": {
              "DIS_DONE": {
                "bit": 1,
                "description": "Disable Done Interrupt Enable"
              },
              "SRST": {
                "bit": 2,
                "description": "Software Reset Interrupt Enable"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization Interrupt Enable"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer Done Interrupt Enable"
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer Done Interrupt Enable"
              },
              "P_OVR": {
                "bit": 24,
                "description": "Preview Datapath Overflow Interrupt Enable"
              },
              "C_OVR": {
                "bit": 25,
                "description": "Codec Datapath Overflow Interrupt Enable"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "Embedded Synchronization CRC Error Interrupt Enable"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overflow Interrupt Enable"
              }
            },
            "IDR": {
              "DIS_DONE": {
                "bit": 1,
                "description": "Disable Done Interrupt Disable"
              },
              "SRST": {
                "bit": 2,
                "description": "Software Reset Interrupt Disable"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization Interrupt Disable"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer Done Interrupt Disable"
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer Done Interrupt Disable"
              },
              "P_OVR": {
                "bit": 24,
                "description": "Preview Datapath Overflow Interrupt Disable"
              },
              "C_OVR": {
                "bit": 25,
                "description": "Codec Datapath Overflow Interrupt Disable"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "Embedded Synchronization CRC Error Interrupt Disable"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overflow Interrupt Disable"
              }
            },
            "IMR": {
              "DIS_DONE": {
                "bit": 1,
                "description": "Module Disable Operation Completed"
              },
              "SRST": {
                "bit": 2,
                "description": "Software Reset Completed"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer Completed"
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer Completed"
              },
              "P_OVR": {
                "bit": 24,
                "description": "Preview FIFO Overflow"
              },
              "C_OVR": {
                "bit": 25,
                "description": "Codec FIFO Overflow"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "CRC Synchronization Error"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overrun"
              }
            },
            "DMA_CHER": {
              "P_CH_EN": {
                "bit": 0,
                "description": "Preview Channel Enable"
              },
              "C_CH_EN": {
                "bit": 1,
                "description": "Codec Channel Enable"
              }
            },
            "DMA_CHDR": {
              "P_CH_DIS": {
                "bit": 0,
                "description": "Preview Channel Disable Request"
              },
              "C_CH_DIS": {
                "bit": 1,
                "description": "Codec Channel Disable Request"
              }
            },
            "DMA_CHSR": {
              "P_CH_S": {
                "bit": 0,
                "description": "Preview DMA Channel Status"
              },
              "C_CH_S": {
                "bit": 1,
                "description": "Code DMA Channel Status"
              }
            },
            "DMA_P_ADDR": {
              "P_ADDR": {
                "bit": 2,
                "description": "Preview Image Base Address",
                "width": 30
              }
            },
            "DMA_P_CTRL": {
              "P_FETCH": {
                "bit": 0,
                "description": "Descriptor Fetch Control Bit"
              },
              "P_WB": {
                "bit": 1,
                "description": "Descriptor Writeback Control Bit"
              },
              "P_IEN": {
                "bit": 2,
                "description": "Transfer Done Flag Control"
              },
              "P_DONE": {
                "bit": 3,
                "description": "Preview Transfer Done"
              }
            },
            "DMA_P_DSCR": {
              "P_DSCR": {
                "bit": 2,
                "description": "Preview Descriptor Base Address",
                "width": 30
              }
            },
            "DMA_C_ADDR": {
              "C_ADDR": {
                "bit": 2,
                "description": "Codec Image Base Address",
                "width": 30
              }
            },
            "DMA_C_CTRL": {
              "C_FETCH": {
                "bit": 0,
                "description": "Descriptor Fetch Control Bit"
              },
              "C_WB": {
                "bit": 1,
                "description": "Descriptor Writeback Control Bit"
              },
              "C_IEN": {
                "bit": 2,
                "description": "Transfer Done Flag Control"
              },
              "C_DONE": {
                "bit": 3,
                "description": "Codec Transfer Done"
              }
            },
            "DMA_C_DSCR": {
              "C_DSCR": {
                "bit": 2,
                "description": "Codec Descriptor Base Address",
                "width": 30
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key Password",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            }
          }
        },
        "MATRIX": {
          "instances": [
            {
              "name": "MATRIX",
              "base": "0x40088000"
            }
          ],
          "registers": {
            "MCFG[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Configuration Register 0"
            },
            "SCFG[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Slave Configuration Register 0"
            },
            "PRAS": {
              "offset": "0x00",
              "size": 32,
              "description": "Priority Register A for Slave 0"
            },
            "PRBS": {
              "offset": "0x04",
              "size": 32,
              "description": "Priority Register B for Slave 0"
            },
            "MRCR": {
              "offset": "0x100",
              "size": 32,
              "description": "Master Remap Control Register"
            },
            "CCFG_CAN0": {
              "offset": "0x110",
              "size": 32,
              "description": "CAN0 Configuration Register"
            },
            "CCFG_SYSIO": {
              "offset": "0x114",
              "size": 32,
              "description": "System I/O and CAN1 Configuration Register"
            },
            "CCFG_SMCNFCS": {
              "offset": "0x124",
              "size": 32,
              "description": "SMC NAND Flash Chip Select Configuration Register"
            },
            "WPMR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "MCFG[%s]": {
              "ULBT": {
                "bit": 0,
                "description": "Undefined Length Burst Type",
                "width": 3
              }
            },
            "SCFG[%s]": {
              "SLOT_CYCLE": {
                "bit": 0,
                "description": "Maximum Bus Grant Duration for Masters",
                "width": 9
              },
              "DEFMSTR_TYPE": {
                "bit": 16,
                "description": "Default Master Type",
                "width": 2
              },
              "FIXED_DEFMSTR": {
                "bit": 18,
                "description": "Fixed Default Master",
                "width": 4
              }
            },
            "PRAS": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              }
            },
            "PRBS": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              }
            },
            "MRCR": {
              "RCB0": {
                "bit": 0,
                "description": "Remap Command Bit for Master 0"
              },
              "RCB1": {
                "bit": 1,
                "description": "Remap Command Bit for Master 1"
              },
              "RCB2": {
                "bit": 2,
                "description": "Remap Command Bit for Master 2"
              },
              "RCB3": {
                "bit": 3,
                "description": "Remap Command Bit for Master 3"
              },
              "RCB4": {
                "bit": 4,
                "description": "Remap Command Bit for Master 4"
              },
              "RCB5": {
                "bit": 5,
                "description": "Remap Command Bit for Master 5"
              },
              "RCB6": {
                "bit": 6,
                "description": "Remap Command Bit for Master 6"
              },
              "RCB8": {
                "bit": 8,
                "description": "Remap Command Bit for Master 8"
              },
              "RCB9": {
                "bit": 9,
                "description": "Remap Command Bit for Master 9"
              },
              "RCB10": {
                "bit": 10,
                "description": "Remap Command Bit for Master 10"
              },
              "RCB11": {
                "bit": 11,
                "description": "Remap Command Bit for Master 11"
              }
            },
            "CCFG_CAN0": {
              "CAN0DMABA": {
                "bit": 16,
                "description": "CAN0 DMA Base Address",
                "width": 16
              }
            },
            "CCFG_SYSIO": {
              "SYSIO4": {
                "bit": 4,
                "description": "PB4 or TDI Assignment"
              },
              "SYSIO5": {
                "bit": 5,
                "description": "PB5 or TDO/TRACESWO Assignment"
              },
              "SYSIO6": {
                "bit": 6,
                "description": "PB6 or TMS/SWDIO Assignment"
              },
              "SYSIO7": {
                "bit": 7,
                "description": "PB7 or TCK/SWCLK Assignment"
              },
              "SYSIO12": {
                "bit": 12,
                "description": "PB12 or ERASE Assignment"
              },
              "CAN1DMABA": {
                "bit": 16,
                "description": "CAN1 DMA Base Address",
                "width": 16
              }
            },
            "CCFG_SMCNFCS": {
              "SMC_NFCS0": {
                "bit": 0,
                "description": "SMC NAND Flash Chip Select 0 Assignment"
              },
              "SMC_NFCS1": {
                "bit": 1,
                "description": "SMC NAND Flash Chip Select 1 Assignment"
              },
              "SMC_NFCS2": {
                "bit": 2,
                "description": "SMC NAND Flash Chip Select 2 Assignment"
              },
              "SMC_NFCS3": {
                "bit": 3,
                "description": "SMC NAND Flash Chip Select 3 Assignment"
              },
              "SDRAMEN": {
                "bit": 4,
                "description": "SDRAM Enable"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "MCAN0",
              "base": "0x40030000",
              "irq": 35
            },
            {
              "name": "MCAN1",
              "base": "0x40034000",
              "irq": 37
            }
          ],
          "registers": {
            "CUST": {
              "offset": "0x08",
              "size": 32,
              "description": "Customer Register"
            },
            "FBTP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Fast Bit Timing and Prescaler Register"
            },
            "TEST": {
              "offset": "0x10",
              "size": 32,
              "description": "Test Register"
            },
            "RWD": {
              "offset": "0x14",
              "size": 32,
              "description": "RAM Watchdog Register"
            },
            "CCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "CC Control Register"
            },
            "BTP": {
              "offset": "0x1C",
              "size": 32,
              "description": "Bit Timing and Prescaler Register"
            },
            "TSCC": {
              "offset": "0x20",
              "size": 32,
              "description": "Timestamp Counter Configuration Register"
            },
            "TSCV": {
              "offset": "0x24",
              "size": 32,
              "description": "Timestamp Counter Value Register"
            },
            "TOCC": {
              "offset": "0x28",
              "size": 32,
              "description": "Timeout Counter Configuration Register"
            },
            "TOCV": {
              "offset": "0x2C",
              "size": 32,
              "description": "Timeout Counter Value Register"
            },
            "ECR": {
              "offset": "0x40",
              "size": 32,
              "description": "Error Counter Register"
            },
            "PSR": {
              "offset": "0x44",
              "size": 32,
              "description": "Protocol Status Register"
            },
            "IR": {
              "offset": "0x50",
              "size": 32,
              "description": "Interrupt Register"
            },
            "IE": {
              "offset": "0x54",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "ILS": {
              "offset": "0x58",
              "size": 32,
              "description": "Interrupt Line Select Register"
            },
            "ILE": {
              "offset": "0x5C",
              "size": 32,
              "description": "Interrupt Line Enable Register"
            },
            "GFC": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Filter Configuration Register"
            },
            "SIDFC": {
              "offset": "0x84",
              "size": 32,
              "description": "Standard ID Filter Configuration Register"
            },
            "XIDFC": {
              "offset": "0x88",
              "size": 32,
              "description": "Extended ID Filter Configuration Register"
            },
            "XIDAM": {
              "offset": "0x90",
              "size": 32,
              "description": "Extended ID AND Mask Register"
            },
            "HPMS": {
              "offset": "0x94",
              "size": 32,
              "description": "High Priority Message Status Register"
            },
            "NDAT1": {
              "offset": "0x98",
              "size": 32,
              "description": "New Data 1 Register"
            },
            "NDAT2": {
              "offset": "0x9C",
              "size": 32,
              "description": "New Data 2 Register"
            },
            "RXF0C": {
              "offset": "0xA0",
              "size": 32,
              "description": "Receive FIFO 0 Configuration Register"
            },
            "RXF0S": {
              "offset": "0xA4",
              "size": 32,
              "description": "Receive FIFO 0 Status Register"
            },
            "RXF0A": {
              "offset": "0xA8",
              "size": 32,
              "description": "Receive FIFO 0 Acknowledge Register"
            },
            "RXBC": {
              "offset": "0xAC",
              "size": 32,
              "description": "Receive Rx Buffer Configuration Register"
            },
            "RXF1C": {
              "offset": "0xB0",
              "size": 32,
              "description": "Receive FIFO 1 Configuration Register"
            },
            "RXF1S": {
              "offset": "0xB4",
              "size": 32,
              "description": "Receive FIFO 1 Status Register"
            },
            "RXF1A": {
              "offset": "0xB8",
              "size": 32,
              "description": "Receive FIFO 1 Acknowledge Register"
            },
            "RXESC": {
              "offset": "0xBC",
              "size": 32,
              "description": "Receive Buffer / FIFO Element Size Configuration Register"
            },
            "TXBC": {
              "offset": "0xC0",
              "size": 32,
              "description": "Transmit Buffer Configuration Register"
            },
            "TXFQS": {
              "offset": "0xC4",
              "size": 32,
              "description": "Transmit FIFO/Queue Status Register"
            },
            "TXESC": {
              "offset": "0xC8",
              "size": 32,
              "description": "Transmit Buffer Element Size Configuration Register"
            },
            "TXBRP": {
              "offset": "0xCC",
              "size": 32,
              "description": "Transmit Buffer Request Pending Register"
            },
            "TXBAR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Transmit Buffer Add Request Register"
            },
            "TXBCR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Transmit Buffer Cancellation Request Register"
            },
            "TXBTO": {
              "offset": "0xD8",
              "size": 32,
              "description": "Transmit Buffer Transmission Occurred Register"
            },
            "TXBCF": {
              "offset": "0xDC",
              "size": 32,
              "description": "Transmit Buffer Cancellation Finished Register"
            },
            "TXBTIE": {
              "offset": "0xE0",
              "size": 32,
              "description": "Transmit Buffer Transmission Interrupt Enable Register"
            },
            "TXBCIE": {
              "offset": "0xE4",
              "size": 32,
              "description": "Transmit Buffer Cancellation Finished Interrupt Enable Register"
            },
            "TXEFC": {
              "offset": "0xF0",
              "size": 32,
              "description": "Transmit Event FIFO Configuration Register"
            },
            "TXEFS": {
              "offset": "0xF4",
              "size": 32,
              "description": "Transmit Event FIFO Status Register"
            },
            "TXEFA": {
              "offset": "0xF8",
              "size": 32,
              "description": "Transmit Event FIFO Acknowledge Register"
            }
          },
          "bits": {
            "CUST": {
              "CSV": {
                "bit": 0,
                "description": "Customer-specific Value",
                "width": 32
              }
            },
            "FBTP": {
              "FSJW": {
                "bit": 0,
                "description": "Fast (Re) Synchronization Jump Width",
                "width": 2
              },
              "FTSEG2": {
                "bit": 4,
                "description": "Fast Time Segment After Sample Point",
                "width": 3
              },
              "FTSEG1": {
                "bit": 8,
                "description": "Fast Time Segment Before Sample Point",
                "width": 4
              },
              "FBRP": {
                "bit": 16,
                "description": "Fast Baud Rate Prescaler",
                "width": 5
              },
              "TDC": {
                "bit": 23,
                "description": "Transceiver Delay Compensation"
              },
              "TDCO": {
                "bit": 24,
                "description": "Transceiver Delay Compensation Offset",
                "width": 5
              }
            },
            "TEST": {
              "LBCK": {
                "bit": 4,
                "description": "Loop Back Mode (read/write)"
              },
              "TX": {
                "bit": 5,
                "description": "Control of Transmit Pin (read/write)",
                "width": 2
              },
              "RX": {
                "bit": 7,
                "description": "Receive Pin (read-only)"
              },
              "TDCV": {
                "bit": 8,
                "description": "Transceiver Delay Compensation Value (read-only)",
                "width": 6
              }
            },
            "RWD": {
              "WDC": {
                "bit": 0,
                "description": "Watchdog Configuration (read/write)",
                "width": 8
              },
              "WDV": {
                "bit": 8,
                "description": "Watchdog Value (read-only)",
                "width": 8
              }
            },
            "CCCR": {
              "INIT": {
                "bit": 0,
                "description": "Initialization (read/write)"
              },
              "CCE": {
                "bit": 1,
                "description": "Configuration Change Enable (read/write, write protection)"
              },
              "ASM": {
                "bit": 2,
                "description": "Restricted Operation Mode (read/write, write protection against '1')"
              },
              "CSA": {
                "bit": 3,
                "description": "Clock Stop Acknowledge (read-only)"
              },
              "CSR": {
                "bit": 4,
                "description": "Clock Stop Request (read/write)"
              },
              "MON": {
                "bit": 5,
                "description": "Bus Monitoring Mode (read/write, write protection against '1')"
              },
              "DAR": {
                "bit": 6,
                "description": "Disable Automatic Retransmission (read/write, write protection)"
              },
              "TEST": {
                "bit": 7,
                "description": "Test Mode Enable (read/write, write protection against '1')"
              },
              "CME": {
                "bit": 8,
                "description": "CAN Mode Enable (read/write, write protection)",
                "width": 2
              },
              "CMR": {
                "bit": 10,
                "description": "CAN Mode Request (read/write)",
                "width": 2
              },
              "FDO": {
                "bit": 12,
                "description": "CAN FD Operation (read-only)"
              },
              "FDBS": {
                "bit": 13,
                "description": "CAN FD Bit Rate Switching (read-only)"
              },
              "TXP": {
                "bit": 14,
                "description": "Transmit Pause (read/write, write protection)"
              }
            },
            "BTP": {
              "SJW": {
                "bit": 0,
                "description": "(Re) Synchronization Jump Width",
                "width": 4
              },
              "TSEG2": {
                "bit": 4,
                "description": "Time Segment After Sample Point",
                "width": 4
              },
              "TSEG1": {
                "bit": 8,
                "description": "Time Segment Before Sample Point",
                "width": 6
              },
              "BRP": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 10
              }
            },
            "TSCC": {
              "TSS": {
                "bit": 0,
                "description": "Timestamp Select",
                "width": 2
              },
              "TCP": {
                "bit": 16,
                "description": "Timestamp Counter Prescaler",
                "width": 4
              }
            },
            "TSCV": {
              "TSC": {
                "bit": 0,
                "description": "Timestamp Counter (cleared on write)",
                "width": 16
              }
            },
            "TOCC": {
              "ETOC": {
                "bit": 0,
                "description": "Enable Timeout Counter"
              },
              "TOS": {
                "bit": 1,
                "description": "Timeout Select",
                "width": 2
              },
              "TOP": {
                "bit": 16,
                "description": "Timeout Period",
                "width": 16
              }
            },
            "TOCV": {
              "TOC": {
                "bit": 0,
                "description": "Timeout Counter (cleared on write)",
                "width": 16
              }
            },
            "ECR": {
              "TEC": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              },
              "REC": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 7
              },
              "RP": {
                "bit": 15,
                "description": "Receive Error Passive"
              },
              "CEL": {
                "bit": 16,
                "description": "CAN Error Logging (cleared on read)",
                "width": 8
              }
            },
            "PSR": {
              "LEC": {
                "bit": 0,
                "description": "Last Error Code (set to 111 on read)",
                "width": 3
              },
              "ACT": {
                "bit": 3,
                "description": "Activity",
                "width": 2
              },
              "EP": {
                "bit": 5,
                "description": "Error Passive"
              },
              "EW": {
                "bit": 6,
                "description": "Warning Status"
              },
              "BO": {
                "bit": 7,
                "description": "Bus_Off Status"
              },
              "FLEC": {
                "bit": 8,
                "description": "Fast Last Error Code (set to 111 on read)",
                "width": 3
              },
              "RESI": {
                "bit": 11,
                "description": "ESI Flag of Last Received CAN FD Message (cleared on read)"
              },
              "RBRS": {
                "bit": 12,
                "description": "BRS Flag of Last Received CAN FD Message (cleared on read)"
              },
              "REDL": {
                "bit": 13,
                "description": "Received a CAN FD Message (cleared on read)"
              }
            },
            "IR": {
              "RF0N": {
                "bit": 0,
                "description": "Receive FIFO 0 New Message"
              },
              "RF0W": {
                "bit": 1,
                "description": "Receive FIFO 0 Watermark Reached"
              },
              "RF0F": {
                "bit": 2,
                "description": "Receive FIFO 0 Full"
              },
              "RF0L": {
                "bit": 3,
                "description": "Receive FIFO 0 Message Lost"
              },
              "RF1N": {
                "bit": 4,
                "description": "Receive FIFO 1 New Message"
              },
              "RF1W": {
                "bit": 5,
                "description": "Receive FIFO 1 Watermark Reached"
              },
              "RF1F": {
                "bit": 6,
                "description": "Receive FIFO 1 Full"
              },
              "RF1L": {
                "bit": 7,
                "description": "Receive FIFO 1 Message Lost"
              },
              "HPM": {
                "bit": 8,
                "description": "High Priority Message"
              },
              "TC": {
                "bit": 9,
                "description": "Transmission Completed"
              },
              "TCF": {
                "bit": 10,
                "description": "Transmission Cancellation Finished"
              },
              "TFE": {
                "bit": 11,
                "description": "Tx FIFO Empty"
              },
              "TEFN": {
                "bit": 12,
                "description": "Tx Event FIFO New Entry"
              },
              "TEFW": {
                "bit": 13,
                "description": "Tx Event FIFO Watermark Reached"
              },
              "TEFF": {
                "bit": 14,
                "description": "Tx Event FIFO Full"
              },
              "TEFL": {
                "bit": 15,
                "description": "Tx Event FIFO Element Lost"
              },
              "TSW": {
                "bit": 16,
                "description": "Timestamp Wraparound"
              },
              "MRAF": {
                "bit": 17,
                "description": "Message RAM Access Failure"
              },
              "TOO": {
                "bit": 18,
                "description": "Timeout Occurred"
              },
              "DRX": {
                "bit": 19,
                "description": "Message stored to Dedicated Receive Buffer"
              },
              "ELO": {
                "bit": 22,
                "description": "Error Logging Overflow"
              },
              "EP": {
                "bit": 23,
                "description": "Error Passive"
              },
              "EW": {
                "bit": 24,
                "description": "Warning Status"
              },
              "BO": {
                "bit": 25,
                "description": "Bus_Off Status"
              },
              "WDI": {
                "bit": 26,
                "description": "Watchdog Interrupt"
              },
              "CRCE": {
                "bit": 27,
                "description": "CRC Error"
              },
              "BE": {
                "bit": 28,
                "description": "Bit Error"
              },
              "ACKE": {
                "bit": 29,
                "description": "Acknowledge Error"
              },
              "FOE": {
                "bit": 30,
                "description": "Format Error"
              },
              "STE": {
                "bit": 31,
                "description": "Stuff Error"
              }
            },
            "IE": {
              "RF0NE": {
                "bit": 0,
                "description": "Receive FIFO 0 New Message Interrupt Enable"
              },
              "RF0WE": {
                "bit": 1,
                "description": "Receive FIFO 0 Watermark Reached Interrupt Enable"
              },
              "RF0FE": {
                "bit": 2,
                "description": "Receive FIFO 0 Full Interrupt Enable"
              },
              "RF0LE": {
                "bit": 3,
                "description": "Receive FIFO 0 Message Lost Interrupt Enable"
              },
              "RF1NE": {
                "bit": 4,
                "description": "Receive FIFO 1 New Message Interrupt Enable"
              },
              "RF1WE": {
                "bit": 5,
                "description": "Receive FIFO 1 Watermark Reached Interrupt Enable"
              },
              "RF1FE": {
                "bit": 6,
                "description": "Receive FIFO 1 Full Interrupt Enable"
              },
              "RF1LE": {
                "bit": 7,
                "description": "Receive FIFO 1 Message Lost Interrupt Enable"
              },
              "HPME": {
                "bit": 8,
                "description": "High Priority Message Interrupt Enable"
              },
              "TCE": {
                "bit": 9,
                "description": "Transmission Completed Interrupt Enable"
              },
              "TCFE": {
                "bit": 10,
                "description": "Transmission Cancellation Finished Interrupt Enable"
              },
              "TFEE": {
                "bit": 11,
                "description": "Tx FIFO Empty Interrupt Enable"
              },
              "TEFNE": {
                "bit": 12,
                "description": "Tx Event FIFO New Entry Interrupt Enable"
              },
              "TEFWE": {
                "bit": 13,
                "description": "Tx Event FIFO Watermark Reached Interrupt Enable"
              },
              "TEFFE": {
                "bit": 14,
                "description": "Tx Event FIFO Full Interrupt Enable"
              },
              "TEFLE": {
                "bit": 15,
                "description": "Tx Event FIFO Event Lost Interrupt Enable"
              },
              "TSWE": {
                "bit": 16,
                "description": "Timestamp Wraparound Interrupt Enable"
              },
              "MRAFE": {
                "bit": 17,
                "description": "Message RAM Access Failure Interrupt Enable"
              },
              "TOOE": {
                "bit": 18,
                "description": "Timeout Occurred Interrupt Enable"
              },
              "DRXE": {
                "bit": 19,
                "description": "Message stored to Dedicated Receive Buffer Interrupt Enable"
              },
              "ELOE": {
                "bit": 22,
                "description": "Error Logging Overflow Interrupt Enable"
              },
              "EPE": {
                "bit": 23,
                "description": "Error Passive Interrupt Enable"
              },
              "EWE": {
                "bit": 24,
                "description": "Warning Status Interrupt Enable"
              },
              "BOE": {
                "bit": 25,
                "description": "Bus_Off Status Interrupt Enable"
              },
              "WDIE": {
                "bit": 26,
                "description": "Watchdog Interrupt Enable"
              },
              "CRCEE": {
                "bit": 27,
                "description": "CRC Error Interrupt Enable"
              },
              "BEE": {
                "bit": 28,
                "description": "Bit Error Interrupt Enable"
              },
              "ACKEE": {
                "bit": 29,
                "description": "Acknowledge Error Interrupt Enable"
              },
              "FOEE": {
                "bit": 30,
                "description": "Format Error Interrupt Enable"
              },
              "STEE": {
                "bit": 31,
                "description": "Stuff Error Interrupt Enable"
              }
            },
            "ILS": {
              "RF0NL": {
                "bit": 0,
                "description": "Receive FIFO 0 New Message Interrupt Line"
              },
              "RF0WL": {
                "bit": 1,
                "description": "Receive FIFO 0 Watermark Reached Interrupt Line"
              },
              "RF0FL": {
                "bit": 2,
                "description": "Receive FIFO 0 Full Interrupt Line"
              },
              "RF0LL": {
                "bit": 3,
                "description": "Receive FIFO 0 Message Lost Interrupt Line"
              },
              "RF1NL": {
                "bit": 4,
                "description": "Receive FIFO 1 New Message Interrupt Line"
              },
              "RF1WL": {
                "bit": 5,
                "description": "Receive FIFO 1 Watermark Reached Interrupt Line"
              },
              "RF1FL": {
                "bit": 6,
                "description": "Receive FIFO 1 Full Interrupt Line"
              },
              "RF1LL": {
                "bit": 7,
                "description": "Receive FIFO 1 Message Lost Interrupt Line"
              },
              "HPML": {
                "bit": 8,
                "description": "High Priority Message Interrupt Line"
              },
              "TCL": {
                "bit": 9,
                "description": "Transmission Completed Interrupt Line"
              },
              "TCFL": {
                "bit": 10,
                "description": "Transmission Cancellation Finished Interrupt Line"
              },
              "TFEL": {
                "bit": 11,
                "description": "Tx FIFO Empty Interrupt Line"
              },
              "TEFNL": {
                "bit": 12,
                "description": "Tx Event FIFO New Entry Interrupt Line"
              },
              "TEFWL": {
                "bit": 13,
                "description": "Tx Event FIFO Watermark Reached Interrupt Line"
              },
              "TEFFL": {
                "bit": 14,
                "description": "Tx Event FIFO Full Interrupt Line"
              },
              "TEFLL": {
                "bit": 15,
                "description": "Tx Event FIFO Event Lost Interrupt Line"
              },
              "TSWL": {
                "bit": 16,
                "description": "Timestamp Wraparound Interrupt Line"
              },
              "MRAFL": {
                "bit": 17,
                "description": "Message RAM Access Failure Interrupt Line"
              },
              "TOOL": {
                "bit": 18,
                "description": "Timeout Occurred Interrupt Line"
              },
              "DRXL": {
                "bit": 19,
                "description": "Message stored to Dedicated Receive Buffer Interrupt Line"
              },
              "ELOL": {
                "bit": 22,
                "description": "Error Logging Overflow Interrupt Line"
              },
              "EPL": {
                "bit": 23,
                "description": "Error Passive Interrupt Line"
              },
              "EWL": {
                "bit": 24,
                "description": "Warning Status Interrupt Line"
              },
              "BOL": {
                "bit": 25,
                "description": "Bus_Off Status Interrupt Line"
              },
              "WDIL": {
                "bit": 26,
                "description": "Watchdog Interrupt Line"
              },
              "CRCEL": {
                "bit": 27,
                "description": "CRC Error Interrupt Line"
              },
              "BEL": {
                "bit": 28,
                "description": "Bit Error Interrupt Line"
              },
              "ACKEL": {
                "bit": 29,
                "description": "Acknowledge Error Interrupt Line"
              },
              "FOEL": {
                "bit": 30,
                "description": "Format Error Interrupt Line"
              },
              "STEL": {
                "bit": 31,
                "description": "Stuff Error Interrupt Line"
              }
            },
            "ILE": {
              "EINT0": {
                "bit": 0,
                "description": "Enable Interrupt Line 0"
              },
              "EINT1": {
                "bit": 1,
                "description": "Enable Interrupt Line 1"
              }
            },
            "GFC": {
              "RRFE": {
                "bit": 0,
                "description": "Reject Remote Frames Extended"
              },
              "RRFS": {
                "bit": 1,
                "description": "Reject Remote Frames Standard"
              },
              "ANFE": {
                "bit": 2,
                "description": "Accept Non-matching Frames Extended",
                "width": 2
              },
              "ANFS": {
                "bit": 4,
                "description": "Accept Non-matching Frames Standard",
                "width": 2
              }
            },
            "SIDFC": {
              "FLSSA": {
                "bit": 2,
                "description": "Filter List Standard Start Address",
                "width": 14
              },
              "LSS": {
                "bit": 16,
                "description": "List Size Standard",
                "width": 8
              }
            },
            "XIDFC": {
              "FLESA": {
                "bit": 2,
                "description": "Filter List Extended Start Address",
                "width": 14
              },
              "LSE": {
                "bit": 16,
                "description": "List Size Extended",
                "width": 7
              }
            },
            "XIDAM": {
              "EIDM": {
                "bit": 0,
                "description": "Extended ID Mask",
                "width": 29
              }
            },
            "HPMS": {
              "BIDX": {
                "bit": 0,
                "description": "Buffer Index",
                "width": 6
              },
              "MSI": {
                "bit": 6,
                "description": "Message Storage Indicator",
                "width": 2
              },
              "FIDX": {
                "bit": 8,
                "description": "Filter Index",
                "width": 7
              },
              "FLST": {
                "bit": 15,
                "description": "Filter List"
              }
            },
            "NDAT1": {
              "ND0": {
                "bit": 0,
                "description": "New Data"
              },
              "ND1": {
                "bit": 1,
                "description": "New Data"
              },
              "ND2": {
                "bit": 2,
                "description": "New Data"
              },
              "ND3": {
                "bit": 3,
                "description": "New Data"
              },
              "ND4": {
                "bit": 4,
                "description": "New Data"
              },
              "ND5": {
                "bit": 5,
                "description": "New Data"
              },
              "ND6": {
                "bit": 6,
                "description": "New Data"
              },
              "ND7": {
                "bit": 7,
                "description": "New Data"
              },
              "ND8": {
                "bit": 8,
                "description": "New Data"
              },
              "ND9": {
                "bit": 9,
                "description": "New Data"
              },
              "ND10": {
                "bit": 10,
                "description": "New Data"
              },
              "ND11": {
                "bit": 11,
                "description": "New Data"
              },
              "ND12": {
                "bit": 12,
                "description": "New Data"
              },
              "ND13": {
                "bit": 13,
                "description": "New Data"
              },
              "ND14": {
                "bit": 14,
                "description": "New Data"
              },
              "ND15": {
                "bit": 15,
                "description": "New Data"
              },
              "ND16": {
                "bit": 16,
                "description": "New Data"
              },
              "ND17": {
                "bit": 17,
                "description": "New Data"
              },
              "ND18": {
                "bit": 18,
                "description": "New Data"
              },
              "ND19": {
                "bit": 19,
                "description": "New Data"
              },
              "ND20": {
                "bit": 20,
                "description": "New Data"
              },
              "ND21": {
                "bit": 21,
                "description": "New Data"
              },
              "ND22": {
                "bit": 22,
                "description": "New Data"
              },
              "ND23": {
                "bit": 23,
                "description": "New Data"
              },
              "ND24": {
                "bit": 24,
                "description": "New Data"
              },
              "ND25": {
                "bit": 25,
                "description": "New Data"
              },
              "ND26": {
                "bit": 26,
                "description": "New Data"
              },
              "ND27": {
                "bit": 27,
                "description": "New Data"
              },
              "ND28": {
                "bit": 28,
                "description": "New Data"
              },
              "ND29": {
                "bit": 29,
                "description": "New Data"
              },
              "ND30": {
                "bit": 30,
                "description": "New Data"
              },
              "ND31": {
                "bit": 31,
                "description": "New Data"
              }
            },
            "NDAT2": {
              "ND32": {
                "bit": 0,
                "description": "New Data"
              },
              "ND33": {
                "bit": 1,
                "description": "New Data"
              },
              "ND34": {
                "bit": 2,
                "description": "New Data"
              },
              "ND35": {
                "bit": 3,
                "description": "New Data"
              },
              "ND36": {
                "bit": 4,
                "description": "New Data"
              },
              "ND37": {
                "bit": 5,
                "description": "New Data"
              },
              "ND38": {
                "bit": 6,
                "description": "New Data"
              },
              "ND39": {
                "bit": 7,
                "description": "New Data"
              },
              "ND40": {
                "bit": 8,
                "description": "New Data"
              },
              "ND41": {
                "bit": 9,
                "description": "New Data"
              },
              "ND42": {
                "bit": 10,
                "description": "New Data"
              },
              "ND43": {
                "bit": 11,
                "description": "New Data"
              },
              "ND44": {
                "bit": 12,
                "description": "New Data"
              },
              "ND45": {
                "bit": 13,
                "description": "New Data"
              },
              "ND46": {
                "bit": 14,
                "description": "New Data"
              },
              "ND47": {
                "bit": 15,
                "description": "New Data"
              },
              "ND48": {
                "bit": 16,
                "description": "New Data"
              },
              "ND49": {
                "bit": 17,
                "description": "New Data"
              },
              "ND50": {
                "bit": 18,
                "description": "New Data"
              },
              "ND51": {
                "bit": 19,
                "description": "New Data"
              },
              "ND52": {
                "bit": 20,
                "description": "New Data"
              },
              "ND53": {
                "bit": 21,
                "description": "New Data"
              },
              "ND54": {
                "bit": 22,
                "description": "New Data"
              },
              "ND55": {
                "bit": 23,
                "description": "New Data"
              },
              "ND56": {
                "bit": 24,
                "description": "New Data"
              },
              "ND57": {
                "bit": 25,
                "description": "New Data"
              },
              "ND58": {
                "bit": 26,
                "description": "New Data"
              },
              "ND59": {
                "bit": 27,
                "description": "New Data"
              },
              "ND60": {
                "bit": 28,
                "description": "New Data"
              },
              "ND61": {
                "bit": 29,
                "description": "New Data"
              },
              "ND62": {
                "bit": 30,
                "description": "New Data"
              },
              "ND63": {
                "bit": 31,
                "description": "New Data"
              }
            },
            "RXF0C": {
              "F0SA": {
                "bit": 2,
                "description": "Receive FIFO 0 Start Address",
                "width": 14
              },
              "F0S": {
                "bit": 16,
                "description": "Receive FIFO 0 Start Address",
                "width": 7
              },
              "F0WM": {
                "bit": 24,
                "description": "Receive FIFO 0 Watermark",
                "width": 7
              },
              "F0OM": {
                "bit": 31,
                "description": "FIFO 0 Operation Mode"
              }
            },
            "RXF0S": {
              "F0FL": {
                "bit": 0,
                "description": "Receive FIFO 0 Fill Level",
                "width": 7
              },
              "F0GI": {
                "bit": 8,
                "description": "Receive FIFO 0 Get Index",
                "width": 6
              },
              "F0PI": {
                "bit": 16,
                "description": "Receive FIFO 0 Put Index",
                "width": 6
              },
              "F0F": {
                "bit": 24,
                "description": "Receive FIFO 0 Fill Level"
              },
              "RF0L": {
                "bit": 25,
                "description": "Receive FIFO 0 Message Lost"
              }
            },
            "RXF0A": {
              "F0AI": {
                "bit": 0,
                "description": "Receive FIFO 0 Acknowledge Index",
                "width": 6
              }
            },
            "RXBC": {
              "RBSA": {
                "bit": 2,
                "description": "Receive Buffer Start Address",
                "width": 14
              }
            },
            "RXF1C": {
              "F1SA": {
                "bit": 2,
                "description": "Receive FIFO 1 Start Address",
                "width": 14
              },
              "F1S": {
                "bit": 16,
                "description": "Receive FIFO 1 Start Address",
                "width": 7
              },
              "F1WM": {
                "bit": 24,
                "description": "Receive FIFO 1 Watermark",
                "width": 7
              },
              "F1OM": {
                "bit": 31,
                "description": "FIFO 1 Operation Mode"
              }
            },
            "RXF1S": {
              "F1FL": {
                "bit": 0,
                "description": "Receive FIFO 1 Fill Level",
                "width": 7
              },
              "F1GI": {
                "bit": 8,
                "description": "Receive FIFO 1 Get Index",
                "width": 6
              },
              "F1PI": {
                "bit": 16,
                "description": "Receive FIFO 1 Put Index",
                "width": 6
              },
              "F1F": {
                "bit": 24,
                "description": "Receive FIFO 1 Fill Level"
              },
              "RF1L": {
                "bit": 25,
                "description": "Receive FIFO 1 Message Lost"
              },
              "DMS": {
                "bit": 30,
                "description": "Debug Message Status",
                "width": 2
              }
            },
            "RXF1A": {
              "F1AI": {
                "bit": 0,
                "description": "Receive FIFO 1 Acknowledge Index",
                "width": 6
              }
            },
            "RXESC": {
              "F0DS": {
                "bit": 0,
                "description": "Receive FIFO 0 Data Field Size",
                "width": 3
              },
              "F1DS": {
                "bit": 4,
                "description": "Receive FIFO 1 Data Field Size",
                "width": 3
              },
              "RBDS": {
                "bit": 8,
                "description": "Receive Buffer Data Field Size",
                "width": 3
              }
            },
            "TXBC": {
              "TBSA": {
                "bit": 2,
                "description": "Tx Buffers Start Address",
                "width": 14
              },
              "NDTB": {
                "bit": 16,
                "description": "Number of Dedicated Transmit Buffers",
                "width": 6
              },
              "TFQS": {
                "bit": 24,
                "description": "Transmit FIFO/Queue Size",
                "width": 6
              },
              "TFQM": {
                "bit": 30,
                "description": "Tx FIFO/Queue Mode"
              }
            },
            "TXFQS": {
              "TFFL": {
                "bit": 0,
                "description": "Tx FIFO Free Level",
                "width": 6
              },
              "TFGI": {
                "bit": 8,
                "description": "Tx FIFO Get Index",
                "width": 5
              },
              "TFQPI": {
                "bit": 16,
                "description": "Tx FIFO/Queue Put Index",
                "width": 5
              },
              "TFQF": {
                "bit": 21,
                "description": "Tx FIFO/Queue Full"
              }
            },
            "TXESC": {
              "TBDS": {
                "bit": 0,
                "description": "Tx Buffer Data Field Size",
                "width": 3
              }
            },
            "TXBRP": {
              "TRP0": {
                "bit": 0,
                "description": "Transmission Request Pending for Buffer 0"
              },
              "TRP1": {
                "bit": 1,
                "description": "Transmission Request Pending for Buffer 1"
              },
              "TRP2": {
                "bit": 2,
                "description": "Transmission Request Pending for Buffer 2"
              },
              "TRP3": {
                "bit": 3,
                "description": "Transmission Request Pending for Buffer 3"
              },
              "TRP4": {
                "bit": 4,
                "description": "Transmission Request Pending for Buffer 4"
              },
              "TRP5": {
                "bit": 5,
                "description": "Transmission Request Pending for Buffer 5"
              },
              "TRP6": {
                "bit": 6,
                "description": "Transmission Request Pending for Buffer 6"
              },
              "TRP7": {
                "bit": 7,
                "description": "Transmission Request Pending for Buffer 7"
              },
              "TRP8": {
                "bit": 8,
                "description": "Transmission Request Pending for Buffer 8"
              },
              "TRP9": {
                "bit": 9,
                "description": "Transmission Request Pending for Buffer 9"
              },
              "TRP10": {
                "bit": 10,
                "description": "Transmission Request Pending for Buffer 10"
              },
              "TRP11": {
                "bit": 11,
                "description": "Transmission Request Pending for Buffer 11"
              },
              "TRP12": {
                "bit": 12,
                "description": "Transmission Request Pending for Buffer 12"
              },
              "TRP13": {
                "bit": 13,
                "description": "Transmission Request Pending for Buffer 13"
              },
              "TRP14": {
                "bit": 14,
                "description": "Transmission Request Pending for Buffer 14"
              },
              "TRP15": {
                "bit": 15,
                "description": "Transmission Request Pending for Buffer 15"
              },
              "TRP16": {
                "bit": 16,
                "description": "Transmission Request Pending for Buffer 16"
              },
              "TRP17": {
                "bit": 17,
                "description": "Transmission Request Pending for Buffer 17"
              },
              "TRP18": {
                "bit": 18,
                "description": "Transmission Request Pending for Buffer 18"
              },
              "TRP19": {
                "bit": 19,
                "description": "Transmission Request Pending for Buffer 19"
              },
              "TRP20": {
                "bit": 20,
                "description": "Transmission Request Pending for Buffer 20"
              },
              "TRP21": {
                "bit": 21,
                "description": "Transmission Request Pending for Buffer 21"
              },
              "TRP22": {
                "bit": 22,
                "description": "Transmission Request Pending for Buffer 22"
              },
              "TRP23": {
                "bit": 23,
                "description": "Transmission Request Pending for Buffer 23"
              },
              "TRP24": {
                "bit": 24,
                "description": "Transmission Request Pending for Buffer 24"
              },
              "TRP25": {
                "bit": 25,
                "description": "Transmission Request Pending for Buffer 25"
              },
              "TRP26": {
                "bit": 26,
                "description": "Transmission Request Pending for Buffer 26"
              },
              "TRP27": {
                "bit": 27,
                "description": "Transmission Request Pending for Buffer 27"
              },
              "TRP28": {
                "bit": 28,
                "description": "Transmission Request Pending for Buffer 28"
              },
              "TRP29": {
                "bit": 29,
                "description": "Transmission Request Pending for Buffer 29"
              },
              "TRP30": {
                "bit": 30,
                "description": "Transmission Request Pending for Buffer 30"
              },
              "TRP31": {
                "bit": 31,
                "description": "Transmission Request Pending for Buffer 31"
              }
            },
            "TXBAR": {
              "AR0": {
                "bit": 0,
                "description": "Add Request for Transmit Buffer 0"
              },
              "AR1": {
                "bit": 1,
                "description": "Add Request for Transmit Buffer 1"
              },
              "AR2": {
                "bit": 2,
                "description": "Add Request for Transmit Buffer 2"
              },
              "AR3": {
                "bit": 3,
                "description": "Add Request for Transmit Buffer 3"
              },
              "AR4": {
                "bit": 4,
                "description": "Add Request for Transmit Buffer 4"
              },
              "AR5": {
                "bit": 5,
                "description": "Add Request for Transmit Buffer 5"
              },
              "AR6": {
                "bit": 6,
                "description": "Add Request for Transmit Buffer 6"
              },
              "AR7": {
                "bit": 7,
                "description": "Add Request for Transmit Buffer 7"
              },
              "AR8": {
                "bit": 8,
                "description": "Add Request for Transmit Buffer 8"
              },
              "AR9": {
                "bit": 9,
                "description": "Add Request for Transmit Buffer 9"
              },
              "AR10": {
                "bit": 10,
                "description": "Add Request for Transmit Buffer 10"
              },
              "AR11": {
                "bit": 11,
                "description": "Add Request for Transmit Buffer 11"
              },
              "AR12": {
                "bit": 12,
                "description": "Add Request for Transmit Buffer 12"
              },
              "AR13": {
                "bit": 13,
                "description": "Add Request for Transmit Buffer 13"
              },
              "AR14": {
                "bit": 14,
                "description": "Add Request for Transmit Buffer 14"
              },
              "AR15": {
                "bit": 15,
                "description": "Add Request for Transmit Buffer 15"
              },
              "AR16": {
                "bit": 16,
                "description": "Add Request for Transmit Buffer 16"
              },
              "AR17": {
                "bit": 17,
                "description": "Add Request for Transmit Buffer 17"
              },
              "AR18": {
                "bit": 18,
                "description": "Add Request for Transmit Buffer 18"
              },
              "AR19": {
                "bit": 19,
                "description": "Add Request for Transmit Buffer 19"
              },
              "AR20": {
                "bit": 20,
                "description": "Add Request for Transmit Buffer 20"
              },
              "AR21": {
                "bit": 21,
                "description": "Add Request for Transmit Buffer 21"
              },
              "AR22": {
                "bit": 22,
                "description": "Add Request for Transmit Buffer 22"
              },
              "AR23": {
                "bit": 23,
                "description": "Add Request for Transmit Buffer 23"
              },
              "AR24": {
                "bit": 24,
                "description": "Add Request for Transmit Buffer 24"
              },
              "AR25": {
                "bit": 25,
                "description": "Add Request for Transmit Buffer 25"
              },
              "AR26": {
                "bit": 26,
                "description": "Add Request for Transmit Buffer 26"
              },
              "AR27": {
                "bit": 27,
                "description": "Add Request for Transmit Buffer 27"
              },
              "AR28": {
                "bit": 28,
                "description": "Add Request for Transmit Buffer 28"
              },
              "AR29": {
                "bit": 29,
                "description": "Add Request for Transmit Buffer 29"
              },
              "AR30": {
                "bit": 30,
                "description": "Add Request for Transmit Buffer 30"
              },
              "AR31": {
                "bit": 31,
                "description": "Add Request for Transmit Buffer 31"
              }
            },
            "TXBCR": {
              "CR0": {
                "bit": 0,
                "description": "Cancellation Request for Transmit Buffer 0"
              },
              "CR1": {
                "bit": 1,
                "description": "Cancellation Request for Transmit Buffer 1"
              },
              "CR2": {
                "bit": 2,
                "description": "Cancellation Request for Transmit Buffer 2"
              },
              "CR3": {
                "bit": 3,
                "description": "Cancellation Request for Transmit Buffer 3"
              },
              "CR4": {
                "bit": 4,
                "description": "Cancellation Request for Transmit Buffer 4"
              },
              "CR5": {
                "bit": 5,
                "description": "Cancellation Request for Transmit Buffer 5"
              },
              "CR6": {
                "bit": 6,
                "description": "Cancellation Request for Transmit Buffer 6"
              },
              "CR7": {
                "bit": 7,
                "description": "Cancellation Request for Transmit Buffer 7"
              },
              "CR8": {
                "bit": 8,
                "description": "Cancellation Request for Transmit Buffer 8"
              },
              "CR9": {
                "bit": 9,
                "description": "Cancellation Request for Transmit Buffer 9"
              },
              "CR10": {
                "bit": 10,
                "description": "Cancellation Request for Transmit Buffer 10"
              },
              "CR11": {
                "bit": 11,
                "description": "Cancellation Request for Transmit Buffer 11"
              },
              "CR12": {
                "bit": 12,
                "description": "Cancellation Request for Transmit Buffer 12"
              },
              "CR13": {
                "bit": 13,
                "description": "Cancellation Request for Transmit Buffer 13"
              },
              "CR14": {
                "bit": 14,
                "description": "Cancellation Request for Transmit Buffer 14"
              },
              "CR15": {
                "bit": 15,
                "description": "Cancellation Request for Transmit Buffer 15"
              },
              "CR16": {
                "bit": 16,
                "description": "Cancellation Request for Transmit Buffer 16"
              },
              "CR17": {
                "bit": 17,
                "description": "Cancellation Request for Transmit Buffer 17"
              },
              "CR18": {
                "bit": 18,
                "description": "Cancellation Request for Transmit Buffer 18"
              },
              "CR19": {
                "bit": 19,
                "description": "Cancellation Request for Transmit Buffer 19"
              },
              "CR20": {
                "bit": 20,
                "description": "Cancellation Request for Transmit Buffer 20"
              },
              "CR21": {
                "bit": 21,
                "description": "Cancellation Request for Transmit Buffer 21"
              },
              "CR22": {
                "bit": 22,
                "description": "Cancellation Request for Transmit Buffer 22"
              },
              "CR23": {
                "bit": 23,
                "description": "Cancellation Request for Transmit Buffer 23"
              },
              "CR24": {
                "bit": 24,
                "description": "Cancellation Request for Transmit Buffer 24"
              },
              "CR25": {
                "bit": 25,
                "description": "Cancellation Request for Transmit Buffer 25"
              },
              "CR26": {
                "bit": 26,
                "description": "Cancellation Request for Transmit Buffer 26"
              },
              "CR27": {
                "bit": 27,
                "description": "Cancellation Request for Transmit Buffer 27"
              },
              "CR28": {
                "bit": 28,
                "description": "Cancellation Request for Transmit Buffer 28"
              },
              "CR29": {
                "bit": 29,
                "description": "Cancellation Request for Transmit Buffer 29"
              },
              "CR30": {
                "bit": 30,
                "description": "Cancellation Request for Transmit Buffer 30"
              },
              "CR31": {
                "bit": 31,
                "description": "Cancellation Request for Transmit Buffer 31"
              }
            },
            "TXBTO": {
              "TO0": {
                "bit": 0,
                "description": "Transmission Occurred for Buffer 0"
              },
              "TO1": {
                "bit": 1,
                "description": "Transmission Occurred for Buffer 1"
              },
              "TO2": {
                "bit": 2,
                "description": "Transmission Occurred for Buffer 2"
              },
              "TO3": {
                "bit": 3,
                "description": "Transmission Occurred for Buffer 3"
              },
              "TO4": {
                "bit": 4,
                "description": "Transmission Occurred for Buffer 4"
              },
              "TO5": {
                "bit": 5,
                "description": "Transmission Occurred for Buffer 5"
              },
              "TO6": {
                "bit": 6,
                "description": "Transmission Occurred for Buffer 6"
              },
              "TO7": {
                "bit": 7,
                "description": "Transmission Occurred for Buffer 7"
              },
              "TO8": {
                "bit": 8,
                "description": "Transmission Occurred for Buffer 8"
              },
              "TO9": {
                "bit": 9,
                "description": "Transmission Occurred for Buffer 9"
              },
              "TO10": {
                "bit": 10,
                "description": "Transmission Occurred for Buffer 10"
              },
              "TO11": {
                "bit": 11,
                "description": "Transmission Occurred for Buffer 11"
              },
              "TO12": {
                "bit": 12,
                "description": "Transmission Occurred for Buffer 12"
              },
              "TO13": {
                "bit": 13,
                "description": "Transmission Occurred for Buffer 13"
              },
              "TO14": {
                "bit": 14,
                "description": "Transmission Occurred for Buffer 14"
              },
              "TO15": {
                "bit": 15,
                "description": "Transmission Occurred for Buffer 15"
              },
              "TO16": {
                "bit": 16,
                "description": "Transmission Occurred for Buffer 16"
              },
              "TO17": {
                "bit": 17,
                "description": "Transmission Occurred for Buffer 17"
              },
              "TO18": {
                "bit": 18,
                "description": "Transmission Occurred for Buffer 18"
              },
              "TO19": {
                "bit": 19,
                "description": "Transmission Occurred for Buffer 19"
              },
              "TO20": {
                "bit": 20,
                "description": "Transmission Occurred for Buffer 20"
              },
              "TO21": {
                "bit": 21,
                "description": "Transmission Occurred for Buffer 21"
              },
              "TO22": {
                "bit": 22,
                "description": "Transmission Occurred for Buffer 22"
              },
              "TO23": {
                "bit": 23,
                "description": "Transmission Occurred for Buffer 23"
              },
              "TO24": {
                "bit": 24,
                "description": "Transmission Occurred for Buffer 24"
              },
              "TO25": {
                "bit": 25,
                "description": "Transmission Occurred for Buffer 25"
              },
              "TO26": {
                "bit": 26,
                "description": "Transmission Occurred for Buffer 26"
              },
              "TO27": {
                "bit": 27,
                "description": "Transmission Occurred for Buffer 27"
              },
              "TO28": {
                "bit": 28,
                "description": "Transmission Occurred for Buffer 28"
              },
              "TO29": {
                "bit": 29,
                "description": "Transmission Occurred for Buffer 29"
              },
              "TO30": {
                "bit": 30,
                "description": "Transmission Occurred for Buffer 30"
              },
              "TO31": {
                "bit": 31,
                "description": "Transmission Occurred for Buffer 31"
              }
            },
            "TXBCF": {
              "CF0": {
                "bit": 0,
                "description": "Cancellation Finished for Transmit Buffer 0"
              },
              "CF1": {
                "bit": 1,
                "description": "Cancellation Finished for Transmit Buffer 1"
              },
              "CF2": {
                "bit": 2,
                "description": "Cancellation Finished for Transmit Buffer 2"
              },
              "CF3": {
                "bit": 3,
                "description": "Cancellation Finished for Transmit Buffer 3"
              },
              "CF4": {
                "bit": 4,
                "description": "Cancellation Finished for Transmit Buffer 4"
              },
              "CF5": {
                "bit": 5,
                "description": "Cancellation Finished for Transmit Buffer 5"
              },
              "CF6": {
                "bit": 6,
                "description": "Cancellation Finished for Transmit Buffer 6"
              },
              "CF7": {
                "bit": 7,
                "description": "Cancellation Finished for Transmit Buffer 7"
              },
              "CF8": {
                "bit": 8,
                "description": "Cancellation Finished for Transmit Buffer 8"
              },
              "CF9": {
                "bit": 9,
                "description": "Cancellation Finished for Transmit Buffer 9"
              },
              "CF10": {
                "bit": 10,
                "description": "Cancellation Finished for Transmit Buffer 10"
              },
              "CF11": {
                "bit": 11,
                "description": "Cancellation Finished for Transmit Buffer 11"
              },
              "CF12": {
                "bit": 12,
                "description": "Cancellation Finished for Transmit Buffer 12"
              },
              "CF13": {
                "bit": 13,
                "description": "Cancellation Finished for Transmit Buffer 13"
              },
              "CF14": {
                "bit": 14,
                "description": "Cancellation Finished for Transmit Buffer 14"
              },
              "CF15": {
                "bit": 15,
                "description": "Cancellation Finished for Transmit Buffer 15"
              },
              "CF16": {
                "bit": 16,
                "description": "Cancellation Finished for Transmit Buffer 16"
              },
              "CF17": {
                "bit": 17,
                "description": "Cancellation Finished for Transmit Buffer 17"
              },
              "CF18": {
                "bit": 18,
                "description": "Cancellation Finished for Transmit Buffer 18"
              },
              "CF19": {
                "bit": 19,
                "description": "Cancellation Finished for Transmit Buffer 19"
              },
              "CF20": {
                "bit": 20,
                "description": "Cancellation Finished for Transmit Buffer 20"
              },
              "CF21": {
                "bit": 21,
                "description": "Cancellation Finished for Transmit Buffer 21"
              },
              "CF22": {
                "bit": 22,
                "description": "Cancellation Finished for Transmit Buffer 22"
              },
              "CF23": {
                "bit": 23,
                "description": "Cancellation Finished for Transmit Buffer 23"
              },
              "CF24": {
                "bit": 24,
                "description": "Cancellation Finished for Transmit Buffer 24"
              },
              "CF25": {
                "bit": 25,
                "description": "Cancellation Finished for Transmit Buffer 25"
              },
              "CF26": {
                "bit": 26,
                "description": "Cancellation Finished for Transmit Buffer 26"
              },
              "CF27": {
                "bit": 27,
                "description": "Cancellation Finished for Transmit Buffer 27"
              },
              "CF28": {
                "bit": 28,
                "description": "Cancellation Finished for Transmit Buffer 28"
              },
              "CF29": {
                "bit": 29,
                "description": "Cancellation Finished for Transmit Buffer 29"
              },
              "CF30": {
                "bit": 30,
                "description": "Cancellation Finished for Transmit Buffer 30"
              },
              "CF31": {
                "bit": 31,
                "description": "Cancellation Finished for Transmit Buffer 31"
              }
            },
            "TXBTIE": {
              "TIE0": {
                "bit": 0,
                "description": "Transmission Interrupt Enable for Buffer 0"
              },
              "TIE1": {
                "bit": 1,
                "description": "Transmission Interrupt Enable for Buffer 1"
              },
              "TIE2": {
                "bit": 2,
                "description": "Transmission Interrupt Enable for Buffer 2"
              },
              "TIE3": {
                "bit": 3,
                "description": "Transmission Interrupt Enable for Buffer 3"
              },
              "TIE4": {
                "bit": 4,
                "description": "Transmission Interrupt Enable for Buffer 4"
              },
              "TIE5": {
                "bit": 5,
                "description": "Transmission Interrupt Enable for Buffer 5"
              },
              "TIE6": {
                "bit": 6,
                "description": "Transmission Interrupt Enable for Buffer 6"
              },
              "TIE7": {
                "bit": 7,
                "description": "Transmission Interrupt Enable for Buffer 7"
              },
              "TIE8": {
                "bit": 8,
                "description": "Transmission Interrupt Enable for Buffer 8"
              },
              "TIE9": {
                "bit": 9,
                "description": "Transmission Interrupt Enable for Buffer 9"
              },
              "TIE10": {
                "bit": 10,
                "description": "Transmission Interrupt Enable for Buffer 10"
              },
              "TIE11": {
                "bit": 11,
                "description": "Transmission Interrupt Enable for Buffer 11"
              },
              "TIE12": {
                "bit": 12,
                "description": "Transmission Interrupt Enable for Buffer 12"
              },
              "TIE13": {
                "bit": 13,
                "description": "Transmission Interrupt Enable for Buffer 13"
              },
              "TIE14": {
                "bit": 14,
                "description": "Transmission Interrupt Enable for Buffer 14"
              },
              "TIE15": {
                "bit": 15,
                "description": "Transmission Interrupt Enable for Buffer 15"
              },
              "TIE16": {
                "bit": 16,
                "description": "Transmission Interrupt Enable for Buffer 16"
              },
              "TIE17": {
                "bit": 17,
                "description": "Transmission Interrupt Enable for Buffer 17"
              },
              "TIE18": {
                "bit": 18,
                "description": "Transmission Interrupt Enable for Buffer 18"
              },
              "TIE19": {
                "bit": 19,
                "description": "Transmission Interrupt Enable for Buffer 19"
              },
              "TIE20": {
                "bit": 20,
                "description": "Transmission Interrupt Enable for Buffer 20"
              },
              "TIE21": {
                "bit": 21,
                "description": "Transmission Interrupt Enable for Buffer 21"
              },
              "TIE22": {
                "bit": 22,
                "description": "Transmission Interrupt Enable for Buffer 22"
              },
              "TIE23": {
                "bit": 23,
                "description": "Transmission Interrupt Enable for Buffer 23"
              },
              "TIE24": {
                "bit": 24,
                "description": "Transmission Interrupt Enable for Buffer 24"
              },
              "TIE25": {
                "bit": 25,
                "description": "Transmission Interrupt Enable for Buffer 25"
              },
              "TIE26": {
                "bit": 26,
                "description": "Transmission Interrupt Enable for Buffer 26"
              },
              "TIE27": {
                "bit": 27,
                "description": "Transmission Interrupt Enable for Buffer 27"
              },
              "TIE28": {
                "bit": 28,
                "description": "Transmission Interrupt Enable for Buffer 28"
              },
              "TIE29": {
                "bit": 29,
                "description": "Transmission Interrupt Enable for Buffer 29"
              },
              "TIE30": {
                "bit": 30,
                "description": "Transmission Interrupt Enable for Buffer 30"
              },
              "TIE31": {
                "bit": 31,
                "description": "Transmission Interrupt Enable for Buffer 31"
              }
            },
            "TXBCIE": {
              "CFIE0": {
                "bit": 0,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 0"
              },
              "CFIE1": {
                "bit": 1,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 1"
              },
              "CFIE2": {
                "bit": 2,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 2"
              },
              "CFIE3": {
                "bit": 3,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 3"
              },
              "CFIE4": {
                "bit": 4,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 4"
              },
              "CFIE5": {
                "bit": 5,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 5"
              },
              "CFIE6": {
                "bit": 6,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 6"
              },
              "CFIE7": {
                "bit": 7,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 7"
              },
              "CFIE8": {
                "bit": 8,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 8"
              },
              "CFIE9": {
                "bit": 9,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 9"
              },
              "CFIE10": {
                "bit": 10,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 10"
              },
              "CFIE11": {
                "bit": 11,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 11"
              },
              "CFIE12": {
                "bit": 12,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 12"
              },
              "CFIE13": {
                "bit": 13,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 13"
              },
              "CFIE14": {
                "bit": 14,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 14"
              },
              "CFIE15": {
                "bit": 15,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 15"
              },
              "CFIE16": {
                "bit": 16,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 16"
              },
              "CFIE17": {
                "bit": 17,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 17"
              },
              "CFIE18": {
                "bit": 18,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 18"
              },
              "CFIE19": {
                "bit": 19,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 19"
              },
              "CFIE20": {
                "bit": 20,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 20"
              },
              "CFIE21": {
                "bit": 21,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 21"
              },
              "CFIE22": {
                "bit": 22,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 22"
              },
              "CFIE23": {
                "bit": 23,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 23"
              },
              "CFIE24": {
                "bit": 24,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 24"
              },
              "CFIE25": {
                "bit": 25,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 25"
              },
              "CFIE26": {
                "bit": 26,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 26"
              },
              "CFIE27": {
                "bit": 27,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 27"
              },
              "CFIE28": {
                "bit": 28,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 28"
              },
              "CFIE29": {
                "bit": 29,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 29"
              },
              "CFIE30": {
                "bit": 30,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 30"
              },
              "CFIE31": {
                "bit": 31,
                "description": "Cancellation Finished Interrupt Enable for Transmit Buffer 31"
              }
            },
            "TXEFC": {
              "EFSA": {
                "bit": 2,
                "description": "Event FIFO Start Address",
                "width": 14
              },
              "EFS": {
                "bit": 16,
                "description": "Event FIFO Size",
                "width": 6
              },
              "EFWM": {
                "bit": 24,
                "description": "Event FIFO Watermark",
                "width": 6
              }
            },
            "TXEFS": {
              "EFFL": {
                "bit": 0,
                "description": "Event FIFO Fill Level",
                "width": 6
              },
              "EFGI": {
                "bit": 8,
                "description": "Event FIFO Get Index",
                "width": 5
              },
              "EFPI": {
                "bit": 16,
                "description": "Event FIFO Put Index",
                "width": 5
              },
              "EFF": {
                "bit": 24,
                "description": "Event FIFO Full"
              },
              "TEFL": {
                "bit": 25,
                "description": "Tx Event FIFO Element Lost"
              }
            },
            "TXEFA": {
              "EFAI": {
                "bit": 0,
                "description": "Event FIFO Acknowledge Index",
                "width": 5
              }
            }
          }
        },
        "PIOA": {
          "instances": [
            {
              "name": "PIOA",
              "base": "0x400E0E00",
              "irq": 10
            }
          ],
          "registers": {
            "PER": {
              "offset": "0x00",
              "size": 32,
              "description": "PIO Enable Register"
            },
            "PDR": {
              "offset": "0x04",
              "size": 32,
              "description": "PIO Disable Register"
            },
            "PSR": {
              "offset": "0x08",
              "size": 32,
              "description": "PIO Status Register"
            },
            "OER": {
              "offset": "0x10",
              "size": 32,
              "description": "Output Enable Register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "Output Disable Register"
            },
            "OSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Output Status Register"
            },
            "IFER": {
              "offset": "0x20",
              "size": 32,
              "description": "Glitch Input Filter Enable Register"
            },
            "IFDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Glitch Input Filter Disable Register"
            },
            "IFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Glitch Input Filter Status Register"
            },
            "SODR": {
              "offset": "0x30",
              "size": 32,
              "description": "Set Output Data Register"
            },
            "CODR": {
              "offset": "0x34",
              "size": 32,
              "description": "Clear Output Data Register"
            },
            "ODSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Output Data Status Register"
            },
            "PDSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Data Status Register"
            },
            "IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "MDER": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-driver Enable Register"
            },
            "MDDR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-driver Disable Register"
            },
            "MDSR": {
              "offset": "0x58",
              "size": 32,
              "description": "Multi-driver Status Register"
            },
            "PUDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Pull-up Disable Register"
            },
            "PUER": {
              "offset": "0x64",
              "size": 32,
              "description": "Pull-up Enable Register"
            },
            "PUSR": {
              "offset": "0x68",
              "size": 32,
              "description": "Pad Pull-up Status Register"
            },
            "ABCDSR[%s]": {
              "offset": "0x70",
              "size": 32,
              "description": "Peripheral ABCD Select Register 0"
            },
            "IFSCDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Input Filter Slow Clock Disable Register"
            },
            "IFSCER": {
              "offset": "0x84",
              "size": 32,
              "description": "Input Filter Slow Clock Enable Register"
            },
            "IFSCSR": {
              "offset": "0x88",
              "size": 32,
              "description": "Input Filter Slow Clock Status Register"
            },
            "SCDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Slow Clock Divider Debouncing Register"
            },
            "PPDDR": {
              "offset": "0x90",
              "size": 32,
              "description": "Pad Pull-down Disable Register"
            },
            "PPDER": {
              "offset": "0x94",
              "size": 32,
              "description": "Pad Pull-down Enable Register"
            },
            "PPDSR": {
              "offset": "0x98",
              "size": 32,
              "description": "Pad Pull-down Status Register"
            },
            "OWER": {
              "offset": "0xA0",
              "size": 32,
              "description": "Output Write Enable"
            },
            "OWDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Output Write Disable"
            },
            "OWSR": {
              "offset": "0xA8",
              "size": 32,
              "description": "Output Write Status Register"
            },
            "AIMER": {
              "offset": "0xB0",
              "size": 32,
              "description": "Additional Interrupt Modes Enable Register"
            },
            "AIMDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Additional Interrupt Modes Disable Register"
            },
            "AIMMR": {
              "offset": "0xB8",
              "size": 32,
              "description": "Additional Interrupt Modes Mask Register"
            },
            "ESR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Edge Select Register"
            },
            "LSR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Level Select Register"
            },
            "ELSR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Edge/Level Status Register"
            },
            "FELLSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Falling Edge/Low-Level Select Register"
            },
            "REHLSR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Rising Edge/High-Level Select Register"
            },
            "FRLHSR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Fall/Rise - Low/High Status Register"
            },
            "LOCKSR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Lock Status"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            },
            "SCHMITT": {
              "offset": "0x100",
              "size": 32,
              "description": "Schmitt Trigger Register"
            },
            "DRIVER": {
              "offset": "0x118",
              "size": 32,
              "description": "I/O Drive Register"
            },
            "PCMR": {
              "offset": "0x150",
              "size": 32,
              "description": "Parallel Capture Mode Register"
            },
            "PCIER": {
              "offset": "0x154",
              "size": 32,
              "description": "Parallel Capture Interrupt Enable Register"
            },
            "PCIDR": {
              "offset": "0x158",
              "size": 32,
              "description": "Parallel Capture Interrupt Disable Register"
            },
            "PCIMR": {
              "offset": "0x15C",
              "size": 32,
              "description": "Parallel Capture Interrupt Mask Register"
            },
            "PCISR": {
              "offset": "0x160",
              "size": 32,
              "description": "Parallel Capture Interrupt Status Register"
            },
            "PCRHR": {
              "offset": "0x164",
              "size": 32,
              "description": "Parallel Capture Reception Holding Register"
            }
          },
          "bits": {
            "PER": {
              "P0": {
                "bit": 0,
                "description": "PIO Enable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Enable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Enable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Enable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Enable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Enable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Enable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Enable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Enable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Enable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Enable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Enable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Enable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Enable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Enable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Enable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Enable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Enable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Enable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Enable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Enable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Enable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Enable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Enable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Enable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Enable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Enable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Enable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Enable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Enable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Enable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Enable"
              }
            },
            "PDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Disable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Disable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Disable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Disable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Disable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Disable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Disable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Disable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Disable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Disable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Disable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Disable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Disable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Disable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Disable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Disable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Disable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Disable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Disable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Disable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Disable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Disable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Disable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Disable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Disable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Disable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Disable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Disable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Disable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Disable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Disable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Disable"
              }
            },
            "PSR": {
              "P0": {
                "bit": 0,
                "description": "PIO Status"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Status"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Status"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Status"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Status"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Status"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Status"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Status"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Status"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Status"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Status"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Status"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Status"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Status"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Status"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Status"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Status"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Status"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Status"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Status"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Status"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Status"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Status"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Status"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Status"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Status"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Status"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Status"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Status"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Status"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Status"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Status"
              }
            },
            "OER": {
              "P0": {
                "bit": 0,
                "description": "Output Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Enable"
              }
            },
            "ODR": {
              "P0": {
                "bit": 0,
                "description": "Output Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Disable"
              }
            },
            "OSR": {
              "P0": {
                "bit": 0,
                "description": "Output Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Status"
              }
            },
            "IFER": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Enable"
              }
            },
            "IFDR": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Disable"
              }
            },
            "IFSR": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Status"
              }
            },
            "SODR": {
              "P0": {
                "bit": 0,
                "description": "Set Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Set Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Set Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Set Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Set Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Set Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Set Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Set Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Set Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Set Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Set Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Set Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Set Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Set Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Set Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Set Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Set Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Set Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Set Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Set Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Set Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Set Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Set Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Set Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Set Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Set Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Set Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Set Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Set Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Set Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Set Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Set Output Data"
              }
            },
            "CODR": {
              "P0": {
                "bit": 0,
                "description": "Clear Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Clear Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Clear Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Clear Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Clear Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Clear Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Clear Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Clear Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Clear Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Clear Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Clear Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Clear Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Clear Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Clear Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Clear Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Clear Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Clear Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Clear Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Clear Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Clear Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Clear Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Clear Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Clear Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Clear Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Clear Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Clear Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Clear Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Clear Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Clear Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Clear Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Clear Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Clear Output Data"
              }
            },
            "ODSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "PDSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "IER": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Enable"
              }
            },
            "IDR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Disable"
              }
            },
            "IMR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Mask"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Mask"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Mask"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Mask"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Mask"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Mask"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Mask"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Mask"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Mask"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Mask"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Mask"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Mask"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Mask"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Mask"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Mask"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Mask"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Mask"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Mask"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Mask"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Mask"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Mask"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Mask"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Mask"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Mask"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Mask"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Mask"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Mask"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Mask"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Mask"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Mask"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Mask"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Mask"
              }
            },
            "ISR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Status"
              }
            },
            "MDER": {
              "P0": {
                "bit": 0,
                "description": "Multi-drive Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Multi-drive Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Multi-drive Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Multi-drive Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Multi-drive Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Multi-drive Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Multi-drive Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Multi-drive Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Multi-drive Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Multi-drive Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Multi-drive Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Multi-drive Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Multi-drive Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Multi-drive Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Multi-drive Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Multi-drive Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Multi-drive Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Multi-drive Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Multi-drive Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Multi-drive Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Multi-drive Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Multi-drive Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Multi-drive Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Multi-drive Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Multi-drive Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Multi-drive Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Multi-drive Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Multi-drive Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Multi-drive Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Multi-drive Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Multi-drive Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Multi-drive Enable"
              }
            },
            "MDDR": {
              "P0": {
                "bit": 0,
                "description": "Multi-drive Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Multi-drive Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Multi-drive Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Multi-drive Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Multi-drive Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Multi-drive Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Multi-drive Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Multi-drive Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Multi-drive Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Multi-drive Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Multi-drive Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Multi-drive Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Multi-drive Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Multi-drive Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Multi-drive Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Multi-drive Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Multi-drive Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Multi-drive Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Multi-drive Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Multi-drive Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Multi-drive Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Multi-drive Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Multi-drive Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Multi-drive Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Multi-drive Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Multi-drive Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Multi-drive Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Multi-drive Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Multi-drive Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Multi-drive Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Multi-drive Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Multi-drive Disable"
              }
            },
            "MDSR": {
              "P0": {
                "bit": 0,
                "description": "Multi-drive Status"
              },
              "P1": {
                "bit": 1,
                "description": "Multi-drive Status"
              },
              "P2": {
                "bit": 2,
                "description": "Multi-drive Status"
              },
              "P3": {
                "bit": 3,
                "description": "Multi-drive Status"
              },
              "P4": {
                "bit": 4,
                "description": "Multi-drive Status"
              },
              "P5": {
                "bit": 5,
                "description": "Multi-drive Status"
              },
              "P6": {
                "bit": 6,
                "description": "Multi-drive Status"
              },
              "P7": {
                "bit": 7,
                "description": "Multi-drive Status"
              },
              "P8": {
                "bit": 8,
                "description": "Multi-drive Status"
              },
              "P9": {
                "bit": 9,
                "description": "Multi-drive Status"
              },
              "P10": {
                "bit": 10,
                "description": "Multi-drive Status"
              },
              "P11": {
                "bit": 11,
                "description": "Multi-drive Status"
              },
              "P12": {
                "bit": 12,
                "description": "Multi-drive Status"
              },
              "P13": {
                "bit": 13,
                "description": "Multi-drive Status"
              },
              "P14": {
                "bit": 14,
                "description": "Multi-drive Status"
              },
              "P15": {
                "bit": 15,
                "description": "Multi-drive Status"
              },
              "P16": {
                "bit": 16,
                "description": "Multi-drive Status"
              },
              "P17": {
                "bit": 17,
                "description": "Multi-drive Status"
              },
              "P18": {
                "bit": 18,
                "description": "Multi-drive Status"
              },
              "P19": {
                "bit": 19,
                "description": "Multi-drive Status"
              },
              "P20": {
                "bit": 20,
                "description": "Multi-drive Status"
              },
              "P21": {
                "bit": 21,
                "description": "Multi-drive Status"
              },
              "P22": {
                "bit": 22,
                "description": "Multi-drive Status"
              },
              "P23": {
                "bit": 23,
                "description": "Multi-drive Status"
              },
              "P24": {
                "bit": 24,
                "description": "Multi-drive Status"
              },
              "P25": {
                "bit": 25,
                "description": "Multi-drive Status"
              },
              "P26": {
                "bit": 26,
                "description": "Multi-drive Status"
              },
              "P27": {
                "bit": 27,
                "description": "Multi-drive Status"
              },
              "P28": {
                "bit": 28,
                "description": "Multi-drive Status"
              },
              "P29": {
                "bit": 29,
                "description": "Multi-drive Status"
              },
              "P30": {
                "bit": 30,
                "description": "Multi-drive Status"
              },
              "P31": {
                "bit": 31,
                "description": "Multi-drive Status"
              }
            },
            "PUDR": {
              "P0": {
                "bit": 0,
                "description": "Pull-Up Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Up Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Up Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Up Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Pull-Up Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Up Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Pull-Up Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Pull-Up Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Pull-Up Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Pull-Up Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Pull-Up Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Pull-Up Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Pull-Up Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Pull-Up Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Pull-Up Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Pull-Up Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Pull-Up Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Pull-Up Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Pull-Up Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Pull-Up Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Pull-Up Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Pull-Up Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Pull-Up Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Pull-Up Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Pull-Up Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Pull-Up Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Pull-Up Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Pull-Up Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Pull-Up Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Pull-Up Disable"
              }
            },
            "PUER": {
              "P0": {
                "bit": 0,
                "description": "Pull-Up Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Up Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Up Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Up Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Pull-Up Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Up Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Pull-Up Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Pull-Up Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Pull-Up Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Pull-Up Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Pull-Up Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Pull-Up Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Pull-Up Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Pull-Up Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Pull-Up Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Pull-Up Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Pull-Up Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Pull-Up Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Pull-Up Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Pull-Up Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Pull-Up Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Pull-Up Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Pull-Up Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Pull-Up Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Pull-Up Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Pull-Up Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Pull-Up Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Pull-Up Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Pull-Up Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Pull-Up Enable"
              }
            },
            "PUSR": {
              "P0": {
                "bit": 0,
                "description": "Pull-Up Status"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Up Status"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Up Status"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up Status"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up Status"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Up Status"
              },
              "P6": {
                "bit": 6,
                "description": "Pull-Up Status"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Up Status"
              },
              "P8": {
                "bit": 8,
                "description": "Pull-Up Status"
              },
              "P9": {
                "bit": 9,
                "description": "Pull-Up Status"
              },
              "P10": {
                "bit": 10,
                "description": "Pull-Up Status"
              },
              "P11": {
                "bit": 11,
                "description": "Pull-Up Status"
              },
              "P12": {
                "bit": 12,
                "description": "Pull-Up Status"
              },
              "P13": {
                "bit": 13,
                "description": "Pull-Up Status"
              },
              "P14": {
                "bit": 14,
                "description": "Pull-Up Status"
              },
              "P15": {
                "bit": 15,
                "description": "Pull-Up Status"
              },
              "P16": {
                "bit": 16,
                "description": "Pull-Up Status"
              },
              "P17": {
                "bit": 17,
                "description": "Pull-Up Status"
              },
              "P18": {
                "bit": 18,
                "description": "Pull-Up Status"
              },
              "P19": {
                "bit": 19,
                "description": "Pull-Up Status"
              },
              "P20": {
                "bit": 20,
                "description": "Pull-Up Status"
              },
              "P21": {
                "bit": 21,
                "description": "Pull-Up Status"
              },
              "P22": {
                "bit": 22,
                "description": "Pull-Up Status"
              },
              "P23": {
                "bit": 23,
                "description": "Pull-Up Status"
              },
              "P24": {
                "bit": 24,
                "description": "Pull-Up Status"
              },
              "P25": {
                "bit": 25,
                "description": "Pull-Up Status"
              },
              "P26": {
                "bit": 26,
                "description": "Pull-Up Status"
              },
              "P27": {
                "bit": 27,
                "description": "Pull-Up Status"
              },
              "P28": {
                "bit": 28,
                "description": "Pull-Up Status"
              },
              "P29": {
                "bit": 29,
                "description": "Pull-Up Status"
              },
              "P30": {
                "bit": 30,
                "description": "Pull-Up Status"
              },
              "P31": {
                "bit": 31,
                "description": "Pull-Up Status"
              }
            },
            "ABCDSR[%s]": {
              "P0": {
                "bit": 0,
                "description": "Peripheral Select"
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral Select"
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral Select"
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral Select"
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral Select"
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral Select"
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral Select"
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral Select"
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral Select"
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral Select"
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral Select"
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral Select"
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral Select"
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral Select"
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral Select"
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral Select"
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral Select"
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral Select"
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral Select"
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral Select"
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral Select"
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral Select"
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral Select"
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral Select"
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral Select"
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral Select"
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral Select"
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral Select"
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral Select"
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral Select"
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral Select"
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral Select"
              }
            },
            "IFSCDR": {
              "P0": {
                "bit": 0,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral Clock Glitch Filtering Select"
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral Clock Glitch Filtering Select"
              }
            },
            "IFSCER": {
              "P0": {
                "bit": 0,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P1": {
                "bit": 1,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P2": {
                "bit": 2,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P3": {
                "bit": 3,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P4": {
                "bit": 4,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P5": {
                "bit": 5,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P6": {
                "bit": 6,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P7": {
                "bit": 7,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P8": {
                "bit": 8,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P9": {
                "bit": 9,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P10": {
                "bit": 10,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P11": {
                "bit": 11,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P12": {
                "bit": 12,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P13": {
                "bit": 13,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P14": {
                "bit": 14,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P15": {
                "bit": 15,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P16": {
                "bit": 16,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P17": {
                "bit": 17,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P18": {
                "bit": 18,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P19": {
                "bit": 19,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P20": {
                "bit": 20,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P21": {
                "bit": 21,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P22": {
                "bit": 22,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P23": {
                "bit": 23,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P24": {
                "bit": 24,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P25": {
                "bit": 25,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P26": {
                "bit": 26,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P27": {
                "bit": 27,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P28": {
                "bit": 28,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P29": {
                "bit": 29,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P30": {
                "bit": 30,
                "description": "Slow Clock Debouncing Filtering Select"
              },
              "P31": {
                "bit": 31,
                "description": "Slow Clock Debouncing Filtering Select"
              }
            },
            "IFSCSR": {
              "P0": {
                "bit": 0,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P1": {
                "bit": 1,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P2": {
                "bit": 2,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P3": {
                "bit": 3,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P4": {
                "bit": 4,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P5": {
                "bit": 5,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P6": {
                "bit": 6,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P7": {
                "bit": 7,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P8": {
                "bit": 8,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P9": {
                "bit": 9,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P10": {
                "bit": 10,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P11": {
                "bit": 11,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P12": {
                "bit": 12,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P13": {
                "bit": 13,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P14": {
                "bit": 14,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P15": {
                "bit": 15,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P16": {
                "bit": 16,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P17": {
                "bit": 17,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P18": {
                "bit": 18,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P19": {
                "bit": 19,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P20": {
                "bit": 20,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P21": {
                "bit": 21,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P22": {
                "bit": 22,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P23": {
                "bit": 23,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P24": {
                "bit": 24,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P25": {
                "bit": 25,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P26": {
                "bit": 26,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P27": {
                "bit": 27,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P28": {
                "bit": 28,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P29": {
                "bit": 29,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P30": {
                "bit": 30,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P31": {
                "bit": 31,
                "description": "Glitch or Debouncing Filter Selection Status"
              }
            },
            "SCDR": {
              "DIV": {
                "bit": 0,
                "description": "Slow Clock Divider Selection for Debouncing",
                "width": 14
              }
            },
            "PPDDR": {
              "P0": {
                "bit": 0,
                "description": "Pull-Down Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Down Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Down Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Down Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Down Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Down Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Pull-Down Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Down Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Pull-Down Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Pull-Down Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Pull-Down Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Pull-Down Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Pull-Down Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Pull-Down Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Pull-Down Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Pull-Down Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Pull-Down Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Pull-Down Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Pull-Down Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Pull-Down Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Pull-Down Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Pull-Down Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Pull-Down Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Pull-Down Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Pull-Down Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Pull-Down Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Pull-Down Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Pull-Down Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Pull-Down Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Pull-Down Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Pull-Down Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Pull-Down Disable"
              }
            },
            "PPDER": {
              "P0": {
                "bit": 0,
                "description": "Pull-Down Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Down Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Down Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Down Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Down Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Down Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Pull-Down Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Down Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Pull-Down Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Pull-Down Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Pull-Down Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Pull-Down Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Pull-Down Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Pull-Down Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Pull-Down Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Pull-Down Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Pull-Down Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Pull-Down Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Pull-Down Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Pull-Down Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Pull-Down Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Pull-Down Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Pull-Down Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Pull-Down Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Pull-Down Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Pull-Down Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Pull-Down Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Pull-Down Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Pull-Down Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Pull-Down Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Pull-Down Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Pull-Down Enable"
              }
            },
            "PPDSR": {
              "P0": {
                "bit": 0,
                "description": "Pull-Down Status"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Down Status"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Down Status"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Down Status"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Down Status"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Down Status"
              },
              "P6": {
                "bit": 6,
                "description": "Pull-Down Status"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Down Status"
              },
              "P8": {
                "bit": 8,
                "description": "Pull-Down Status"
              },
              "P9": {
                "bit": 9,
                "description": "Pull-Down Status"
              },
              "P10": {
                "bit": 10,
                "description": "Pull-Down Status"
              },
              "P11": {
                "bit": 11,
                "description": "Pull-Down Status"
              },
              "P12": {
                "bit": 12,
                "description": "Pull-Down Status"
              },
              "P13": {
                "bit": 13,
                "description": "Pull-Down Status"
              },
              "P14": {
                "bit": 14,
                "description": "Pull-Down Status"
              },
              "P15": {
                "bit": 15,
                "description": "Pull-Down Status"
              },
              "P16": {
                "bit": 16,
                "description": "Pull-Down Status"
              },
              "P17": {
                "bit": 17,
                "description": "Pull-Down Status"
              },
              "P18": {
                "bit": 18,
                "description": "Pull-Down Status"
              },
              "P19": {
                "bit": 19,
                "description": "Pull-Down Status"
              },
              "P20": {
                "bit": 20,
                "description": "Pull-Down Status"
              },
              "P21": {
                "bit": 21,
                "description": "Pull-Down Status"
              },
              "P22": {
                "bit": 22,
                "description": "Pull-Down Status"
              },
              "P23": {
                "bit": 23,
                "description": "Pull-Down Status"
              },
              "P24": {
                "bit": 24,
                "description": "Pull-Down Status"
              },
              "P25": {
                "bit": 25,
                "description": "Pull-Down Status"
              },
              "P26": {
                "bit": 26,
                "description": "Pull-Down Status"
              },
              "P27": {
                "bit": 27,
                "description": "Pull-Down Status"
              },
              "P28": {
                "bit": 28,
                "description": "Pull-Down Status"
              },
              "P29": {
                "bit": 29,
                "description": "Pull-Down Status"
              },
              "P30": {
                "bit": 30,
                "description": "Pull-Down Status"
              },
              "P31": {
                "bit": 31,
                "description": "Pull-Down Status"
              }
            },
            "OWER": {
              "P0": {
                "bit": 0,
                "description": "Output Write Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Enable"
              }
            },
            "OWDR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Disable"
              }
            },
            "OWSR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Status"
              }
            },
            "AIMER": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Enable"
              }
            },
            "AIMDR": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Disable"
              }
            },
            "AIMMR": {
              "P0": {
                "bit": 0,
                "description": "IO Line Index"
              },
              "P1": {
                "bit": 1,
                "description": "IO Line Index"
              },
              "P2": {
                "bit": 2,
                "description": "IO Line Index"
              },
              "P3": {
                "bit": 3,
                "description": "IO Line Index"
              },
              "P4": {
                "bit": 4,
                "description": "IO Line Index"
              },
              "P5": {
                "bit": 5,
                "description": "IO Line Index"
              },
              "P6": {
                "bit": 6,
                "description": "IO Line Index"
              },
              "P7": {
                "bit": 7,
                "description": "IO Line Index"
              },
              "P8": {
                "bit": 8,
                "description": "IO Line Index"
              },
              "P9": {
                "bit": 9,
                "description": "IO Line Index"
              },
              "P10": {
                "bit": 10,
                "description": "IO Line Index"
              },
              "P11": {
                "bit": 11,
                "description": "IO Line Index"
              },
              "P12": {
                "bit": 12,
                "description": "IO Line Index"
              },
              "P13": {
                "bit": 13,
                "description": "IO Line Index"
              },
              "P14": {
                "bit": 14,
                "description": "IO Line Index"
              },
              "P15": {
                "bit": 15,
                "description": "IO Line Index"
              },
              "P16": {
                "bit": 16,
                "description": "IO Line Index"
              },
              "P17": {
                "bit": 17,
                "description": "IO Line Index"
              },
              "P18": {
                "bit": 18,
                "description": "IO Line Index"
              },
              "P19": {
                "bit": 19,
                "description": "IO Line Index"
              },
              "P20": {
                "bit": 20,
                "description": "IO Line Index"
              },
              "P21": {
                "bit": 21,
                "description": "IO Line Index"
              },
              "P22": {
                "bit": 22,
                "description": "IO Line Index"
              },
              "P23": {
                "bit": 23,
                "description": "IO Line Index"
              },
              "P24": {
                "bit": 24,
                "description": "IO Line Index"
              },
              "P25": {
                "bit": 25,
                "description": "IO Line Index"
              },
              "P26": {
                "bit": 26,
                "description": "IO Line Index"
              },
              "P27": {
                "bit": 27,
                "description": "IO Line Index"
              },
              "P28": {
                "bit": 28,
                "description": "IO Line Index"
              },
              "P29": {
                "bit": 29,
                "description": "IO Line Index"
              },
              "P30": {
                "bit": 30,
                "description": "IO Line Index"
              },
              "P31": {
                "bit": 31,
                "description": "IO Line Index"
              }
            },
            "ESR": {
              "P0": {
                "bit": 0,
                "description": "Edge Interrupt Selection"
              },
              "P1": {
                "bit": 1,
                "description": "Edge Interrupt Selection"
              },
              "P2": {
                "bit": 2,
                "description": "Edge Interrupt Selection"
              },
              "P3": {
                "bit": 3,
                "description": "Edge Interrupt Selection"
              },
              "P4": {
                "bit": 4,
                "description": "Edge Interrupt Selection"
              },
              "P5": {
                "bit": 5,
                "description": "Edge Interrupt Selection"
              },
              "P6": {
                "bit": 6,
                "description": "Edge Interrupt Selection"
              },
              "P7": {
                "bit": 7,
                "description": "Edge Interrupt Selection"
              },
              "P8": {
                "bit": 8,
                "description": "Edge Interrupt Selection"
              },
              "P9": {
                "bit": 9,
                "description": "Edge Interrupt Selection"
              },
              "P10": {
                "bit": 10,
                "description": "Edge Interrupt Selection"
              },
              "P11": {
                "bit": 11,
                "description": "Edge Interrupt Selection"
              },
              "P12": {
                "bit": 12,
                "description": "Edge Interrupt Selection"
              },
              "P13": {
                "bit": 13,
                "description": "Edge Interrupt Selection"
              },
              "P14": {
                "bit": 14,
                "description": "Edge Interrupt Selection"
              },
              "P15": {
                "bit": 15,
                "description": "Edge Interrupt Selection"
              },
              "P16": {
                "bit": 16,
                "description": "Edge Interrupt Selection"
              },
              "P17": {
                "bit": 17,
                "description": "Edge Interrupt Selection"
              },
              "P18": {
                "bit": 18,
                "description": "Edge Interrupt Selection"
              },
              "P19": {
                "bit": 19,
                "description": "Edge Interrupt Selection"
              },
              "P20": {
                "bit": 20,
                "description": "Edge Interrupt Selection"
              },
              "P21": {
                "bit": 21,
                "description": "Edge Interrupt Selection"
              },
              "P22": {
                "bit": 22,
                "description": "Edge Interrupt Selection"
              },
              "P23": {
                "bit": 23,
                "description": "Edge Interrupt Selection"
              },
              "P24": {
                "bit": 24,
                "description": "Edge Interrupt Selection"
              },
              "P25": {
                "bit": 25,
                "description": "Edge Interrupt Selection"
              },
              "P26": {
                "bit": 26,
                "description": "Edge Interrupt Selection"
              },
              "P27": {
                "bit": 27,
                "description": "Edge Interrupt Selection"
              },
              "P28": {
                "bit": 28,
                "description": "Edge Interrupt Selection"
              },
              "P29": {
                "bit": 29,
                "description": "Edge Interrupt Selection"
              },
              "P30": {
                "bit": 30,
                "description": "Edge Interrupt Selection"
              },
              "P31": {
                "bit": 31,
                "description": "Edge Interrupt Selection"
              }
            },
            "LSR": {
              "P0": {
                "bit": 0,
                "description": "Level Interrupt Selection"
              },
              "P1": {
                "bit": 1,
                "description": "Level Interrupt Selection"
              },
              "P2": {
                "bit": 2,
                "description": "Level Interrupt Selection"
              },
              "P3": {
                "bit": 3,
                "description": "Level Interrupt Selection"
              },
              "P4": {
                "bit": 4,
                "description": "Level Interrupt Selection"
              },
              "P5": {
                "bit": 5,
                "description": "Level Interrupt Selection"
              },
              "P6": {
                "bit": 6,
                "description": "Level Interrupt Selection"
              },
              "P7": {
                "bit": 7,
                "description": "Level Interrupt Selection"
              },
              "P8": {
                "bit": 8,
                "description": "Level Interrupt Selection"
              },
              "P9": {
                "bit": 9,
                "description": "Level Interrupt Selection"
              },
              "P10": {
                "bit": 10,
                "description": "Level Interrupt Selection"
              },
              "P11": {
                "bit": 11,
                "description": "Level Interrupt Selection"
              },
              "P12": {
                "bit": 12,
                "description": "Level Interrupt Selection"
              },
              "P13": {
                "bit": 13,
                "description": "Level Interrupt Selection"
              },
              "P14": {
                "bit": 14,
                "description": "Level Interrupt Selection"
              },
              "P15": {
                "bit": 15,
                "description": "Level Interrupt Selection"
              },
              "P16": {
                "bit": 16,
                "description": "Level Interrupt Selection"
              },
              "P17": {
                "bit": 17,
                "description": "Level Interrupt Selection"
              },
              "P18": {
                "bit": 18,
                "description": "Level Interrupt Selection"
              },
              "P19": {
                "bit": 19,
                "description": "Level Interrupt Selection"
              },
              "P20": {
                "bit": 20,
                "description": "Level Interrupt Selection"
              },
              "P21": {
                "bit": 21,
                "description": "Level Interrupt Selection"
              },
              "P22": {
                "bit": 22,
                "description": "Level Interrupt Selection"
              },
              "P23": {
                "bit": 23,
                "description": "Level Interrupt Selection"
              },
              "P24": {
                "bit": 24,
                "description": "Level Interrupt Selection"
              },
              "P25": {
                "bit": 25,
                "description": "Level Interrupt Selection"
              },
              "P26": {
                "bit": 26,
                "description": "Level Interrupt Selection"
              },
              "P27": {
                "bit": 27,
                "description": "Level Interrupt Selection"
              },
              "P28": {
                "bit": 28,
                "description": "Level Interrupt Selection"
              },
              "P29": {
                "bit": 29,
                "description": "Level Interrupt Selection"
              },
              "P30": {
                "bit": 30,
                "description": "Level Interrupt Selection"
              },
              "P31": {
                "bit": 31,
                "description": "Level Interrupt Selection"
              }
            },
            "ELSR": {
              "P0": {
                "bit": 0,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P1": {
                "bit": 1,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P2": {
                "bit": 2,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P3": {
                "bit": 3,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P4": {
                "bit": 4,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P5": {
                "bit": 5,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P6": {
                "bit": 6,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P7": {
                "bit": 7,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P8": {
                "bit": 8,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P9": {
                "bit": 9,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P10": {
                "bit": 10,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P11": {
                "bit": 11,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P12": {
                "bit": 12,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P13": {
                "bit": 13,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P14": {
                "bit": 14,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P15": {
                "bit": 15,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P16": {
                "bit": 16,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P17": {
                "bit": 17,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P18": {
                "bit": 18,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P19": {
                "bit": 19,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P20": {
                "bit": 20,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P21": {
                "bit": 21,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P22": {
                "bit": 22,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P23": {
                "bit": 23,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P24": {
                "bit": 24,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P25": {
                "bit": 25,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P26": {
                "bit": 26,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P27": {
                "bit": 27,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P28": {
                "bit": 28,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P29": {
                "bit": 29,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P30": {
                "bit": 30,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P31": {
                "bit": 31,
                "description": "Edge/Level Interrupt Source Selection"
              }
            },
            "FELLSR": {
              "P0": {
                "bit": 0,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P1": {
                "bit": 1,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P2": {
                "bit": 2,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P3": {
                "bit": 3,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P4": {
                "bit": 4,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P5": {
                "bit": 5,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P6": {
                "bit": 6,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P7": {
                "bit": 7,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P8": {
                "bit": 8,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P9": {
                "bit": 9,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P10": {
                "bit": 10,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P11": {
                "bit": 11,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P12": {
                "bit": 12,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P13": {
                "bit": 13,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P14": {
                "bit": 14,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P15": {
                "bit": 15,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P16": {
                "bit": 16,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P17": {
                "bit": 17,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P18": {
                "bit": 18,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P19": {
                "bit": 19,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P20": {
                "bit": 20,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P21": {
                "bit": 21,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P22": {
                "bit": 22,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P23": {
                "bit": 23,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P24": {
                "bit": 24,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P25": {
                "bit": 25,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P26": {
                "bit": 26,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P27": {
                "bit": 27,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P28": {
                "bit": 28,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P29": {
                "bit": 29,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P30": {
                "bit": 30,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              },
              "P31": {
                "bit": 31,
                "description": "Falling Edge/Low-Level Interrupt Selection"
              }
            },
            "REHLSR": {
              "P0": {
                "bit": 0,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P1": {
                "bit": 1,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P2": {
                "bit": 2,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P3": {
                "bit": 3,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P4": {
                "bit": 4,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P5": {
                "bit": 5,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P6": {
                "bit": 6,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P7": {
                "bit": 7,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P8": {
                "bit": 8,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P9": {
                "bit": 9,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P10": {
                "bit": 10,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P11": {
                "bit": 11,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P12": {
                "bit": 12,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P13": {
                "bit": 13,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P14": {
                "bit": 14,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P15": {
                "bit": 15,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P16": {
                "bit": 16,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P17": {
                "bit": 17,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P18": {
                "bit": 18,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P19": {
                "bit": 19,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P20": {
                "bit": 20,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P21": {
                "bit": 21,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P22": {
                "bit": 22,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P23": {
                "bit": 23,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P24": {
                "bit": 24,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P25": {
                "bit": 25,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P26": {
                "bit": 26,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P27": {
                "bit": 27,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P28": {
                "bit": 28,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P29": {
                "bit": 29,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P30": {
                "bit": 30,
                "description": "Rising Edge/High-Level Interrupt Selection"
              },
              "P31": {
                "bit": 31,
                "description": "Rising Edge/High-Level Interrupt Selection"
              }
            },
            "FRLHSR": {
              "P0": {
                "bit": 0,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P1": {
                "bit": 1,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P2": {
                "bit": 2,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P3": {
                "bit": 3,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P4": {
                "bit": 4,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P5": {
                "bit": 5,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P6": {
                "bit": 6,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P7": {
                "bit": 7,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P8": {
                "bit": 8,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P9": {
                "bit": 9,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P10": {
                "bit": 10,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P11": {
                "bit": 11,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P12": {
                "bit": 12,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P13": {
                "bit": 13,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P14": {
                "bit": 14,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P15": {
                "bit": 15,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P16": {
                "bit": 16,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P17": {
                "bit": 17,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P18": {
                "bit": 18,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P19": {
                "bit": 19,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P20": {
                "bit": 20,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P21": {
                "bit": 21,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P22": {
                "bit": 22,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P23": {
                "bit": 23,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P24": {
                "bit": 24,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P25": {
                "bit": 25,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P26": {
                "bit": 26,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P27": {
                "bit": 27,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P28": {
                "bit": 28,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P29": {
                "bit": 29,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P30": {
                "bit": 30,
                "description": "Edge/Level Interrupt Source Selection"
              },
              "P31": {
                "bit": 31,
                "description": "Edge/Level Interrupt Source Selection"
              }
            },
            "LOCKSR": {
              "P0": {
                "bit": 0,
                "description": "Lock Status"
              },
              "P1": {
                "bit": 1,
                "description": "Lock Status"
              },
              "P2": {
                "bit": 2,
                "description": "Lock Status"
              },
              "P3": {
                "bit": 3,
                "description": "Lock Status"
              },
              "P4": {
                "bit": 4,
                "description": "Lock Status"
              },
              "P5": {
                "bit": 5,
                "description": "Lock Status"
              },
              "P6": {
                "bit": 6,
                "description": "Lock Status"
              },
              "P7": {
                "bit": 7,
                "description": "Lock Status"
              },
              "P8": {
                "bit": 8,
                "description": "Lock Status"
              },
              "P9": {
                "bit": 9,
                "description": "Lock Status"
              },
              "P10": {
                "bit": 10,
                "description": "Lock Status"
              },
              "P11": {
                "bit": 11,
                "description": "Lock Status"
              },
              "P12": {
                "bit": 12,
                "description": "Lock Status"
              },
              "P13": {
                "bit": 13,
                "description": "Lock Status"
              },
              "P14": {
                "bit": 14,
                "description": "Lock Status"
              },
              "P15": {
                "bit": 15,
                "description": "Lock Status"
              },
              "P16": {
                "bit": 16,
                "description": "Lock Status"
              },
              "P17": {
                "bit": 17,
                "description": "Lock Status"
              },
              "P18": {
                "bit": 18,
                "description": "Lock Status"
              },
              "P19": {
                "bit": 19,
                "description": "Lock Status"
              },
              "P20": {
                "bit": 20,
                "description": "Lock Status"
              },
              "P21": {
                "bit": 21,
                "description": "Lock Status"
              },
              "P22": {
                "bit": 22,
                "description": "Lock Status"
              },
              "P23": {
                "bit": 23,
                "description": "Lock Status"
              },
              "P24": {
                "bit": 24,
                "description": "Lock Status"
              },
              "P25": {
                "bit": 25,
                "description": "Lock Status"
              },
              "P26": {
                "bit": 26,
                "description": "Lock Status"
              },
              "P27": {
                "bit": 27,
                "description": "Lock Status"
              },
              "P28": {
                "bit": 28,
                "description": "Lock Status"
              },
              "P29": {
                "bit": 29,
                "description": "Lock Status"
              },
              "P30": {
                "bit": 30,
                "description": "Lock Status"
              },
              "P31": {
                "bit": 31,
                "description": "Lock Status"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            },
            "SCHMITT": {
              "SCHMITT0": {
                "bit": 0,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT1": {
                "bit": 1,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT2": {
                "bit": 2,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT3": {
                "bit": 3,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT4": {
                "bit": 4,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT5": {
                "bit": 5,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT6": {
                "bit": 6,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT7": {
                "bit": 7,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT8": {
                "bit": 8,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT9": {
                "bit": 9,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT10": {
                "bit": 10,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT11": {
                "bit": 11,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT12": {
                "bit": 12,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT13": {
                "bit": 13,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT14": {
                "bit": 14,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT15": {
                "bit": 15,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT16": {
                "bit": 16,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT17": {
                "bit": 17,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT18": {
                "bit": 18,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT19": {
                "bit": 19,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT20": {
                "bit": 20,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT21": {
                "bit": 21,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT22": {
                "bit": 22,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT23": {
                "bit": 23,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT24": {
                "bit": 24,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT25": {
                "bit": 25,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT26": {
                "bit": 26,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT27": {
                "bit": 27,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT28": {
                "bit": 28,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT29": {
                "bit": 29,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT30": {
                "bit": 30,
                "description": "Schmitt Trigger Control"
              },
              "SCHMITT31": {
                "bit": 31,
                "description": "Schmitt Trigger Control"
              }
            },
            "DRIVER": {
              "LINE0": {
                "bit": 0,
                "description": "Drive of PIO Line 0"
              },
              "LINE1": {
                "bit": 1,
                "description": "Drive of PIO Line 1"
              },
              "LINE2": {
                "bit": 2,
                "description": "Drive of PIO Line 2"
              },
              "LINE3": {
                "bit": 3,
                "description": "Drive of PIO Line 3"
              },
              "LINE4": {
                "bit": 4,
                "description": "Drive of PIO Line 4"
              },
              "LINE5": {
                "bit": 5,
                "description": "Drive of PIO Line 5"
              },
              "LINE6": {
                "bit": 6,
                "description": "Drive of PIO Line 6"
              },
              "LINE7": {
                "bit": 7,
                "description": "Drive of PIO Line 7"
              },
              "LINE8": {
                "bit": 8,
                "description": "Drive of PIO Line 8"
              },
              "LINE9": {
                "bit": 9,
                "description": "Drive of PIO Line 9"
              },
              "LINE10": {
                "bit": 10,
                "description": "Drive of PIO Line 10"
              },
              "LINE11": {
                "bit": 11,
                "description": "Drive of PIO Line 11"
              },
              "LINE12": {
                "bit": 12,
                "description": "Drive of PIO Line 12"
              },
              "LINE13": {
                "bit": 13,
                "description": "Drive of PIO Line 13"
              },
              "LINE14": {
                "bit": 14,
                "description": "Drive of PIO Line 14"
              },
              "LINE15": {
                "bit": 15,
                "description": "Drive of PIO Line 15"
              },
              "LINE16": {
                "bit": 16,
                "description": "Drive of PIO Line 16"
              },
              "LINE17": {
                "bit": 17,
                "description": "Drive of PIO Line 17"
              },
              "LINE18": {
                "bit": 18,
                "description": "Drive of PIO Line 18"
              },
              "LINE19": {
                "bit": 19,
                "description": "Drive of PIO Line 19"
              },
              "LINE20": {
                "bit": 20,
                "description": "Drive of PIO Line 20"
              },
              "LINE21": {
                "bit": 21,
                "description": "Drive of PIO Line 21"
              },
              "LINE22": {
                "bit": 22,
                "description": "Drive of PIO Line 22"
              },
              "LINE23": {
                "bit": 23,
                "description": "Drive of PIO Line 23"
              },
              "LINE24": {
                "bit": 24,
                "description": "Drive of PIO Line 24"
              },
              "LINE25": {
                "bit": 25,
                "description": "Drive of PIO Line 25"
              },
              "LINE26": {
                "bit": 26,
                "description": "Drive of PIO Line 26"
              },
              "LINE27": {
                "bit": 27,
                "description": "Drive of PIO Line 27"
              },
              "LINE28": {
                "bit": 28,
                "description": "Drive of PIO Line 28"
              },
              "LINE29": {
                "bit": 29,
                "description": "Drive of PIO Line 29"
              },
              "LINE30": {
                "bit": 30,
                "description": "Drive of PIO Line 30"
              },
              "LINE31": {
                "bit": 31,
                "description": "Drive of PIO Line 31"
              }
            },
            "PCMR": {
              "PCEN": {
                "bit": 0,
                "description": "Parallel Capture Mode Enable"
              },
              "DSIZE": {
                "bit": 4,
                "description": "Parallel Capture Mode Data Size",
                "width": 2
              },
              "ALWYS": {
                "bit": 9,
                "description": "Parallel Capture Mode Always Sampling"
              },
              "HALFS": {
                "bit": 10,
                "description": "Parallel Capture Mode Half Sampling"
              },
              "FRSTS": {
                "bit": 11,
                "description": "Parallel Capture Mode First Sample"
              }
            },
            "PCIER": {
              "DRDY": {
                "bit": 0,
                "description": "Parallel Capture Mode Data Ready Interrupt Enable"
              },
              "OVRE": {
                "bit": 1,
                "description": "Parallel Capture Mode Overrun Error Interrupt Enable"
              },
              "ENDRX": {
                "bit": 2,
                "description": "End of Reception Transfer Interrupt Enable"
              },
              "RXBUFF": {
                "bit": 3,
                "description": "Reception Buffer Full Interrupt Enable"
              }
            },
            "PCIDR": {
              "DRDY": {
                "bit": 0,
                "description": "Parallel Capture Mode Data Ready Interrupt Disable"
              },
              "OVRE": {
                "bit": 1,
                "description": "Parallel Capture Mode Overrun Error Interrupt Disable"
              },
              "ENDRX": {
                "bit": 2,
                "description": "End of Reception Transfer Interrupt Disable"
              },
              "RXBUFF": {
                "bit": 3,
                "description": "Reception Buffer Full Interrupt Disable"
              }
            },
            "PCIMR": {
              "DRDY": {
                "bit": 0,
                "description": "Parallel Capture Mode Data Ready Interrupt Mask"
              },
              "OVRE": {
                "bit": 1,
                "description": "Parallel Capture Mode Overrun Error Interrupt Mask"
              },
              "ENDRX": {
                "bit": 2,
                "description": "End of Reception Transfer Interrupt Mask"
              },
              "RXBUFF": {
                "bit": 3,
                "description": "Reception Buffer Full Interrupt Mask"
              }
            },
            "PCISR": {
              "DRDY": {
                "bit": 0,
                "description": "Parallel Capture Mode Data Ready"
              },
              "OVRE": {
                "bit": 1,
                "description": "Parallel Capture Mode Overrun Error"
              }
            },
            "PCRHR": {
              "RDATA": {
                "bit": 0,
                "description": "Parallel Capture Mode Reception Data",
                "width": 32
              }
            }
          }
        },
        "PIOB": {
          "instances": [
            {
              "name": "PIOB",
              "base": "0x400E1000",
              "irq": 11
            }
          ],
          "registers": {}
        },
        "PIOC": {
          "instances": [
            {
              "name": "PIOC",
              "base": "0x400E1200",
              "irq": 12
            }
          ],
          "registers": {}
        },
        "PIOD": {
          "instances": [
            {
              "name": "PIOD",
              "base": "0x400E1400",
              "irq": 16
            }
          ],
          "registers": {}
        },
        "PIOE": {
          "instances": [
            {
              "name": "PIOE",
              "base": "0x400E1600",
              "irq": 17
            }
          ],
          "registers": {}
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x400E0600",
              "irq": 5
            }
          ],
          "registers": {
            "SCER": {
              "offset": "0x00",
              "size": 32,
              "description": "System Clock Enable Register"
            },
            "SCDR": {
              "offset": "0x04",
              "size": 32,
              "description": "System Clock Disable Register"
            },
            "SCSR": {
              "offset": "0x08",
              "size": 32,
              "description": "System Clock Status Register"
            },
            "PCER0": {
              "offset": "0x10",
              "size": 32,
              "description": "Peripheral Clock Enable Register 0"
            },
            "PCDR0": {
              "offset": "0x14",
              "size": 32,
              "description": "Peripheral Clock Disable Register 0"
            },
            "PCSR0": {
              "offset": "0x18",
              "size": 32,
              "description": "Peripheral Clock Status Register 0"
            },
            "CKGR_UCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "UTMI Clock Register"
            },
            "CKGR_MOR": {
              "offset": "0x20",
              "size": 32,
              "description": "Main Oscillator Register"
            },
            "CKGR_MCFR": {
              "offset": "0x24",
              "size": 32,
              "description": "Main Clock Frequency Register"
            },
            "CKGR_PLLAR": {
              "offset": "0x28",
              "size": 32,
              "description": "PLLA Register"
            },
            "MCKR": {
              "offset": "0x30",
              "size": 32,
              "description": "Master Clock Register"
            },
            "USB": {
              "offset": "0x38",
              "size": 32,
              "description": "USB Clock Register"
            },
            "PCK[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Programmable Clock Register"
            },
            "IER": {
              "offset": "0x60",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x64",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "SR": {
              "offset": "0x68",
              "size": 32,
              "description": "Status Register"
            },
            "IMR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "FSMR": {
              "offset": "0x70",
              "size": 32,
              "description": "Fast Startup Mode Register"
            },
            "FSPR": {
              "offset": "0x74",
              "size": 32,
              "description": "Fast Startup Polarity Register"
            },
            "FOCR": {
              "offset": "0x78",
              "size": 32,
              "description": "Fault Output Clear Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            },
            "PCER1": {
              "offset": "0x100",
              "size": 32,
              "description": "Peripheral Clock Enable Register 1"
            },
            "PCDR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Peripheral Clock Disable Register 1"
            },
            "PCSR1": {
              "offset": "0x108",
              "size": 32,
              "description": "Peripheral Clock Status Register 1"
            },
            "PCR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Peripheral Control Register"
            },
            "OCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Oscillator Calibration Register"
            },
            "SLPWK_ER0": {
              "offset": "0x114",
              "size": 32,
              "description": "SleepWalking Enable Register 0"
            },
            "SLPWK_DR0": {
              "offset": "0x118",
              "size": 32,
              "description": "SleepWalking Disable Register 0"
            },
            "SLPWK_SR0": {
              "offset": "0x11C",
              "size": 32,
              "description": "SleepWalking Status Register 0"
            },
            "SLPWK_ASR0": {
              "offset": "0x120",
              "size": 32,
              "description": "SleepWalking Activity Status Register 0"
            },
            "PMMR": {
              "offset": "0x130",
              "size": 32,
              "description": "PLL Maximum Multiplier Value Register"
            },
            "SLPWK_ER1": {
              "offset": "0x134",
              "size": 32,
              "description": "SleepWalking Enable Register 1"
            },
            "SLPWK_DR1": {
              "offset": "0x138",
              "size": 32,
              "description": "SleepWalking Disable Register 1"
            },
            "SLPWK_SR1": {
              "offset": "0x13C",
              "size": 32,
              "description": "SleepWalking Status Register 1"
            },
            "SLPWK_ASR1": {
              "offset": "0x140",
              "size": 32,
              "description": "SleepWalking Activity Status Register 1"
            },
            "SLPWK_AIPR": {
              "offset": "0x144",
              "size": 32,
              "description": "SleepWalking Activity In Progress Register"
            }
          },
          "bits": {
            "SCER": {
              "USBCLK": {
                "bit": 5,
                "description": "Enable USB FS Clock"
              },
              "PCK0": {
                "bit": 8,
                "description": "Programmable Clock 0 Output Enable"
              },
              "PCK1": {
                "bit": 9,
                "description": "Programmable Clock 1 Output Enable"
              },
              "PCK2": {
                "bit": 10,
                "description": "Programmable Clock 2 Output Enable"
              },
              "PCK3": {
                "bit": 11,
                "description": "Programmable Clock 3 Output Enable"
              },
              "PCK4": {
                "bit": 12,
                "description": "Programmable Clock 4 Output Enable"
              },
              "PCK5": {
                "bit": 13,
                "description": "Programmable Clock 5 Output Enable"
              },
              "PCK6": {
                "bit": 14,
                "description": "Programmable Clock 6 Output Enable"
              }
            },
            "SCDR": {
              "USBCLK": {
                "bit": 5,
                "description": "Disable USB FS Clock"
              },
              "PCK0": {
                "bit": 8,
                "description": "Programmable Clock 0 Output Disable"
              },
              "PCK1": {
                "bit": 9,
                "description": "Programmable Clock 1 Output Disable"
              },
              "PCK2": {
                "bit": 10,
                "description": "Programmable Clock 2 Output Disable"
              },
              "PCK3": {
                "bit": 11,
                "description": "Programmable Clock 3 Output Disable"
              },
              "PCK4": {
                "bit": 12,
                "description": "Programmable Clock 4 Output Disable"
              },
              "PCK5": {
                "bit": 13,
                "description": "Programmable Clock 5 Output Disable"
              },
              "PCK6": {
                "bit": 14,
                "description": "Programmable Clock 6 Output Disable"
              }
            },
            "SCSR": {
              "HCLKS": {
                "bit": 0,
                "description": "HCLK Status"
              },
              "USBCLK": {
                "bit": 5,
                "description": "USB FS Clock Status"
              },
              "PCK0": {
                "bit": 8,
                "description": "Programmable Clock 0 Output Status"
              },
              "PCK1": {
                "bit": 9,
                "description": "Programmable Clock 1 Output Status"
              },
              "PCK2": {
                "bit": 10,
                "description": "Programmable Clock 2 Output Status"
              },
              "PCK3": {
                "bit": 11,
                "description": "Programmable Clock 3 Output Status"
              },
              "PCK4": {
                "bit": 12,
                "description": "Programmable Clock 4 Output Status"
              },
              "PCK5": {
                "bit": 13,
                "description": "Programmable Clock 5 Output Status"
              },
              "PCK6": {
                "bit": 14,
                "description": "Programmable Clock 6 Output Status"
              }
            },
            "PCER0": {
              "PID7": {
                "bit": 7,
                "description": "Peripheral Clock 7 Enable"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral Clock 8 Enable"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral Clock 9 Enable"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral Clock 10 Enable"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral Clock 11 Enable"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral Clock 12 Enable"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral Clock 13 Enable"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral Clock 14 Enable"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral Clock 15 Enable"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral Clock 16 Enable"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral Clock 17 Enable"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral Clock 18 Enable"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral Clock 19 Enable"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral Clock 20 Enable"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral Clock 21 Enable"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral Clock 22 Enable"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral Clock 23 Enable"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral Clock 24 Enable"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral Clock 25 Enable"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral Clock 26 Enable"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral Clock 27 Enable"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral Clock 28 Enable"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral Clock 29 Enable"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral Clock 30 Enable"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral Clock 31 Enable"
              }
            },
            "PCDR0": {
              "PID7": {
                "bit": 7,
                "description": "Peripheral Clock 7 Disable"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral Clock 8 Disable"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral Clock 9 Disable"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral Clock 10 Disable"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral Clock 11 Disable"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral Clock 12 Disable"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral Clock 13 Disable"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral Clock 14 Disable"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral Clock 15 Disable"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral Clock 16 Disable"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral Clock 17 Disable"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral Clock 18 Disable"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral Clock 19 Disable"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral Clock 20 Disable"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral Clock 21 Disable"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral Clock 22 Disable"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral Clock 23 Disable"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral Clock 24 Disable"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral Clock 25 Disable"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral Clock 26 Disable"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral Clock 27 Disable"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral Clock 28 Disable"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral Clock 29 Disable"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral Clock 30 Disable"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral Clock 31 Disable"
              }
            },
            "PCSR0": {
              "PID7": {
                "bit": 7,
                "description": "Peripheral Clock 7 Status"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral Clock 8 Status"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral Clock 9 Status"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral Clock 10 Status"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral Clock 11 Status"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral Clock 12 Status"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral Clock 13 Status"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral Clock 14 Status"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral Clock 15 Status"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral Clock 16 Status"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral Clock 17 Status"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral Clock 18 Status"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral Clock 19 Status"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral Clock 20 Status"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral Clock 21 Status"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral Clock 22 Status"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral Clock 23 Status"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral Clock 24 Status"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral Clock 25 Status"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral Clock 26 Status"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral Clock 27 Status"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral Clock 28 Status"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral Clock 29 Status"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral Clock 30 Status"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral Clock 31 Status"
              }
            },
            "CKGR_UCKR": {
              "UPLLEN": {
                "bit": 16,
                "description": "UTMI PLL Enable"
              },
              "UPLLCOUNT": {
                "bit": 20,
                "description": "UTMI PLL Start-up Time",
                "width": 4
              }
            },
            "CKGR_MOR": {
              "MOSCXTEN": {
                "bit": 0,
                "description": "Main Crystal Oscillator Enable"
              },
              "MOSCXTBY": {
                "bit": 1,
                "description": "Main Crystal Oscillator Bypass"
              },
              "WAITMODE": {
                "bit": 2,
                "description": "Wait Mode Command (Write-only)"
              },
              "MOSCRCEN": {
                "bit": 3,
                "description": "Main RC Oscillator Enable"
              },
              "MOSCRCF": {
                "bit": 4,
                "description": "Main RC Oscillator Frequency Selection",
                "width": 3
              },
              "MOSCXTST": {
                "bit": 8,
                "description": "Main Crystal Oscillator Startup Time",
                "width": 8
              },
              "KEY": {
                "bit": 16,
                "description": "Write Access Password",
                "width": 8
              },
              "MOSCSEL": {
                "bit": 24,
                "description": "Main Clock Oscillator Selection"
              },
              "CFDEN": {
                "bit": 25,
                "description": "Clock Failure Detector Enable"
              },
              "XT32KFME": {
                "bit": 26,
                "description": "32.768 kHz Crystal Oscillator Frequency Monitoring Enable"
              }
            },
            "CKGR_MCFR": {
              "MAINF": {
                "bit": 0,
                "description": "Main Clock Frequency",
                "width": 16
              },
              "MAINFRDY": {
                "bit": 16,
                "description": "Main Clock Frequency Measure Ready"
              },
              "RCMEAS": {
                "bit": 20,
                "description": "RC Oscillator Frequency Measure (write-only)"
              },
              "CCSS": {
                "bit": 24,
                "description": "Counter Clock Source Selection"
              }
            },
            "CKGR_PLLAR": {
              "DIVA": {
                "bit": 0,
                "description": "PLLA Front End Divider",
                "width": 8
              },
              "PLLACOUNT": {
                "bit": 8,
                "description": "PLLA Counter",
                "width": 6
              },
              "MULA": {
                "bit": 16,
                "description": "PLLA Multiplier",
                "width": 11
              },
              "ONE": {
                "bit": 29,
                "description": "Must Be Set to 1"
              }
            },
            "MCKR": {
              "CSS": {
                "bit": 0,
                "description": "Master Clock Source Selection",
                "width": 2
              },
              "PRES": {
                "bit": 4,
                "description": "Processor Clock Prescaler",
                "width": 3
              },
              "MDIV": {
                "bit": 8,
                "description": "Master Clock Division",
                "width": 2
              },
              "UPLLDIV2": {
                "bit": 13,
                "description": "UPLL Divider by 2"
              }
            },
            "USB": {
              "USBS": {
                "bit": 0,
                "description": "USB Input Clock Selection"
              },
              "USBDIV": {
                "bit": 8,
                "description": "Divider for USB_48M",
                "width": 4
              }
            },
            "PCK[%s]": {
              "CSS": {
                "bit": 0,
                "description": "Programmable Clock Source Selection",
                "width": 3
              },
              "PRES": {
                "bit": 4,
                "description": "Programmable Clock Prescaler",
                "width": 8
              }
            },
            "IER": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main Crystal Oscillator Status Interrupt Enable"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Interrupt Enable"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Ready Interrupt Enable"
              },
              "LOCKU": {
                "bit": 6,
                "description": "UTMI PLL Lock Interrupt Enable"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready 0 Interrupt Enable"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready 1 Interrupt Enable"
              },
              "PCKRDY2": {
                "bit": 10,
                "description": "Programmable Clock Ready 2 Interrupt Enable"
              },
              "PCKRDY3": {
                "bit": 11,
                "description": "Programmable Clock Ready 3 Interrupt Enable"
              },
              "PCKRDY4": {
                "bit": 12,
                "description": "Programmable Clock Ready 4 Interrupt Enable"
              },
              "PCKRDY5": {
                "bit": 13,
                "description": "Programmable Clock Ready 5 Interrupt Enable"
              },
              "PCKRDY6": {
                "bit": 14,
                "description": "Programmable Clock Ready 6 Interrupt Enable"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Clock Source Oscillator Selection Status Interrupt Enable"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main RC Oscillator Status Interrupt Enable"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event Interrupt Enable"
              },
              "XT32KERR": {
                "bit": 21,
                "description": "32.768 kHz Crystal Oscillator Error Interrupt Enable"
              }
            },
            "IDR": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main Crystal Oscillator Status Interrupt Disable"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Interrupt Disable"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Ready Interrupt Disable"
              },
              "LOCKU": {
                "bit": 6,
                "description": "UTMI PLL Lock Interrupt Disable"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready 0 Interrupt Disable"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready 1 Interrupt Disable"
              },
              "PCKRDY2": {
                "bit": 10,
                "description": "Programmable Clock Ready 2 Interrupt Disable"
              },
              "PCKRDY3": {
                "bit": 11,
                "description": "Programmable Clock Ready 3 Interrupt Disable"
              },
              "PCKRDY4": {
                "bit": 12,
                "description": "Programmable Clock Ready 4 Interrupt Disable"
              },
              "PCKRDY5": {
                "bit": 13,
                "description": "Programmable Clock Ready 5 Interrupt Disable"
              },
              "PCKRDY6": {
                "bit": 14,
                "description": "Programmable Clock Ready 6 Interrupt Disable"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Clock Source Oscillator Selection Status Interrupt Disable"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main RC Status Interrupt Disable"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event Interrupt Disable"
              },
              "XT32KERR": {
                "bit": 21,
                "description": "32.768 kHz Crystal Oscillator Error Interrupt Disable"
              }
            },
            "SR": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main Crystal Oscillator Status"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Status"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Status"
              },
              "LOCKU": {
                "bit": 6,
                "description": "UTMI PLL Lock Status"
              },
              "OSCSELS": {
                "bit": 7,
                "description": "Slow Clock Source Oscillator Selection"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready 0 Status"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready 1 Status"
              },
              "PCKRDY2": {
                "bit": 10,
                "description": "Programmable Clock Ready 2 Status"
              },
              "PCKRDY3": {
                "bit": 11,
                "description": "Programmable Clock Ready 3 Status"
              },
              "PCKRDY4": {
                "bit": 12,
                "description": "Programmable Clock Ready 4 Status"
              },
              "PCKRDY5": {
                "bit": 13,
                "description": "Programmable Clock Ready 5 Status"
              },
              "PCKRDY6": {
                "bit": 14,
                "description": "Programmable Clock Ready 6 Status"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Clock Source Oscillator Selection Status"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main RC Oscillator Status"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event"
              },
              "CFDS": {
                "bit": 19,
                "description": "Clock Failure Detector Status"
              },
              "FOS": {
                "bit": 20,
                "description": "Clock Failure Detector Fault Output Status"
              },
              "XT32KERR": {
                "bit": 21,
                "description": "Slow Crystal Oscillator Error"
              }
            },
            "IMR": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main Crystal Oscillator Status Interrupt Mask"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Interrupt Mask"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Ready Interrupt Mask"
              },
              "LOCKU": {
                "bit": 6,
                "description": "UTMI PLL Lock Interrupt Mask"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready 0 Interrupt Mask"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready 1 Interrupt Mask"
              },
              "PCKRDY2": {
                "bit": 10,
                "description": "Programmable Clock Ready 2 Interrupt Mask"
              },
              "PCKRDY3": {
                "bit": 11,
                "description": "Programmable Clock Ready 3 Interrupt Mask"
              },
              "PCKRDY4": {
                "bit": 12,
                "description": "Programmable Clock Ready 4 Interrupt Mask"
              },
              "PCKRDY5": {
                "bit": 13,
                "description": "Programmable Clock Ready 5 Interrupt Mask"
              },
              "PCKRDY6": {
                "bit": 14,
                "description": "Programmable Clock Ready 6 Interrupt Mask"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Clock Source Oscillator Selection Status Interrupt Mask"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main RC Status Interrupt Mask"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event Interrupt Mask"
              },
              "XT32KERR": {
                "bit": 21,
                "description": "32.768 kHz Crystal Oscillator Error Interrupt Mask"
              }
            },
            "FSMR": {
              "FSTT0": {
                "bit": 0,
                "description": "Fast Startup Input Enable 0"
              },
              "FSTT1": {
                "bit": 1,
                "description": "Fast Startup Input Enable 1"
              },
              "FSTT2": {
                "bit": 2,
                "description": "Fast Startup Input Enable 2"
              },
              "FSTT3": {
                "bit": 3,
                "description": "Fast Startup Input Enable 3"
              },
              "FSTT4": {
                "bit": 4,
                "description": "Fast Startup Input Enable 4"
              },
              "FSTT5": {
                "bit": 5,
                "description": "Fast Startup Input Enable 5"
              },
              "FSTT6": {
                "bit": 6,
                "description": "Fast Startup Input Enable 6"
              },
              "FSTT7": {
                "bit": 7,
                "description": "Fast Startup Input Enable 7"
              },
              "FSTT8": {
                "bit": 8,
                "description": "Fast Startup Input Enable 8"
              },
              "FSTT9": {
                "bit": 9,
                "description": "Fast Startup Input Enable 9"
              },
              "FSTT10": {
                "bit": 10,
                "description": "Fast Startup Input Enable 10"
              },
              "FSTT11": {
                "bit": 11,
                "description": "Fast Startup Input Enable 11"
              },
              "FSTT12": {
                "bit": 12,
                "description": "Fast Startup Input Enable 12"
              },
              "FSTT13": {
                "bit": 13,
                "description": "Fast Startup Input Enable 13"
              },
              "FSTT14": {
                "bit": 14,
                "description": "Fast Startup Input Enable 14"
              },
              "FSTT15": {
                "bit": 15,
                "description": "Fast Startup Input Enable 15"
              },
              "RTTAL": {
                "bit": 16,
                "description": "RTT Alarm Enable"
              },
              "RTCAL": {
                "bit": 17,
                "description": "RTC Alarm Enable"
              },
              "USBAL": {
                "bit": 18,
                "description": "USB Alarm Enable"
              },
              "LPM": {
                "bit": 20,
                "description": "Low-power Mode"
              },
              "FLPM": {
                "bit": 21,
                "description": "Flash Low-power Mode",
                "width": 2
              },
              "FFLPM": {
                "bit": 23,
                "description": "Force Flash Low-power Mode"
              }
            },
            "FSPR": {
              "FSTP0": {
                "bit": 0,
                "description": "Fast Startup Input Polarity 0"
              },
              "FSTP1": {
                "bit": 1,
                "description": "Fast Startup Input Polarity 1"
              },
              "FSTP2": {
                "bit": 2,
                "description": "Fast Startup Input Polarity 2"
              },
              "FSTP3": {
                "bit": 3,
                "description": "Fast Startup Input Polarity 3"
              },
              "FSTP4": {
                "bit": 4,
                "description": "Fast Startup Input Polarity 4"
              },
              "FSTP5": {
                "bit": 5,
                "description": "Fast Startup Input Polarity 5"
              },
              "FSTP6": {
                "bit": 6,
                "description": "Fast Startup Input Polarity 6"
              },
              "FSTP7": {
                "bit": 7,
                "description": "Fast Startup Input Polarity 7"
              },
              "FSTP8": {
                "bit": 8,
                "description": "Fast Startup Input Polarity 8"
              },
              "FSTP9": {
                "bit": 9,
                "description": "Fast Startup Input Polarity 9"
              },
              "FSTP10": {
                "bit": 10,
                "description": "Fast Startup Input Polarity 10"
              },
              "FSTP11": {
                "bit": 11,
                "description": "Fast Startup Input Polarity 11"
              },
              "FSTP12": {
                "bit": 12,
                "description": "Fast Startup Input Polarity 12"
              },
              "FSTP13": {
                "bit": 13,
                "description": "Fast Startup Input Polarity 13"
              },
              "FSTP14": {
                "bit": 14,
                "description": "Fast Startup Input Polarity 14"
              },
              "FSTP15": {
                "bit": 15,
                "description": "Fast Startup Input Polarity 15"
              }
            },
            "FOCR": {
              "FOCLR": {
                "bit": 0,
                "description": "Fault Output Clear"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            },
            "PCER1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral Clock 32 Enable"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral Clock 33 Enable"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral Clock 34 Enable"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral Clock 35 Enable"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral Clock 37 Enable"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral Clock 39 Enable"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral Clock 40 Enable"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral Clock 41 Enable"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral Clock 42 Enable"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral Clock 43 Enable"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral Clock 44 Enable"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral Clock 45 Enable"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral Clock 46 Enable"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral Clock 47 Enable"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral Clock 48 Enable"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral Clock 49 Enable"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral Clock 50 Enable"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral Clock 51 Enable"
              },
              "PID52": {
                "bit": 20,
                "description": "Peripheral Clock 52 Enable"
              },
              "PID53": {
                "bit": 21,
                "description": "Peripheral Clock 53 Enable"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral Clock 56 Enable"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral Clock 57 Enable"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral Clock 58 Enable"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral Clock 59 Enable"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral Clock 60 Enable"
              }
            },
            "PCDR1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral Clock 32 Disable"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral Clock 33 Disable"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral Clock 34 Disable"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral Clock 35 Disable"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral Clock 37 Disable"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral Clock 39 Disable"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral Clock 40 Disable"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral Clock 41 Disable"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral Clock 42 Disable"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral Clock 43 Disable"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral Clock 44 Disable"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral Clock 45 Disable"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral Clock 46 Disable"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral Clock 47 Disable"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral Clock 48 Disable"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral Clock 49 Disable"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral Clock 50 Disable"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral Clock 51 Disable"
              },
              "PID52": {
                "bit": 20,
                "description": "Peripheral Clock 52 Disable"
              },
              "PID53": {
                "bit": 21,
                "description": "Peripheral Clock 53 Disable"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral Clock 56 Disable"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral Clock 57 Disable"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral Clock 58 Disable"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral Clock 59 Disable"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral Clock 60 Disable"
              }
            },
            "PCSR1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral Clock 32 Status"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral Clock 33 Status"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral Clock 34 Status"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral Clock 35 Status"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral Clock 37 Status"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral Clock 39 Status"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral Clock 40 Status"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral Clock 41 Status"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral Clock 42 Status"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral Clock 43 Status"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral Clock 44 Status"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral Clock 45 Status"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral Clock 46 Status"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral Clock 47 Status"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral Clock 48 Status"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral Clock 49 Status"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral Clock 50 Status"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral Clock 51 Status"
              },
              "PID52": {
                "bit": 20,
                "description": "Peripheral Clock 52 Status"
              },
              "PID53": {
                "bit": 21,
                "description": "Peripheral Clock 53 Status"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral Clock 56 Status"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral Clock 57 Status"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral Clock 58 Status"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral Clock 59 Status"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral Clock 60 Status"
              }
            },
            "PCR": {
              "PID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 7
              },
              "GCLKCSS": {
                "bit": 8,
                "description": "Generic Clock Source Selection",
                "width": 3
              },
              "CMD": {
                "bit": 12,
                "description": "Command"
              },
              "GCLKDIV": {
                "bit": 20,
                "description": "Generic Clock Division Ratio",
                "width": 8
              },
              "EN": {
                "bit": 28,
                "description": "Enable"
              },
              "GCLKEN": {
                "bit": 29,
                "description": "Generic Clock Enable"
              }
            },
            "OCR": {
              "CAL4": {
                "bit": 0,
                "description": "Main RC Oscillator Calibration Bits for 4 MHz",
                "width": 7
              },
              "SEL4": {
                "bit": 7,
                "description": "Selection of Main RC Oscillator Calibration Bits for 4 MHz"
              },
              "CAL8": {
                "bit": 8,
                "description": "Main RC Oscillator Calibration Bits for 8 MHz",
                "width": 7
              },
              "SEL8": {
                "bit": 15,
                "description": "Selection of Main RC Oscillator Calibration Bits for 8 MHz"
              },
              "CAL12": {
                "bit": 16,
                "description": "Main RC Oscillator Calibration Bits for 12 MHz",
                "width": 7
              },
              "SEL12": {
                "bit": 23,
                "description": "Selection of Main RC Oscillator Calibration Bits for 12 MHz"
              }
            },
            "SLPWK_ER0": {
              "PID7": {
                "bit": 7,
                "description": "Peripheral 7 SleepWalking Enable"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral 8 SleepWalking Enable"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral 9 SleepWalking Enable"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral 10 SleepWalking Enable"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral 11 SleepWalking Enable"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral 12 SleepWalking Enable"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral 13 SleepWalking Enable"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral 14 SleepWalking Enable"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral 15 SleepWalking Enable"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral 16 SleepWalking Enable"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral 17 SleepWalking Enable"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral 18 SleepWalking Enable"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral 19 SleepWalking Enable"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral 20 SleepWalking Enable"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral 21 SleepWalking Enable"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral 22 SleepWalking Enable"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral 23 SleepWalking Enable"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral 24 SleepWalking Enable"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral 25 SleepWalking Enable"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral 26 SleepWalking Enable"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral 27 SleepWalking Enable"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral 28 SleepWalking Enable"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral 29 SleepWalking Enable"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral 30 SleepWalking Enable"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral 31 SleepWalking Enable"
              }
            },
            "SLPWK_DR0": {
              "PID7": {
                "bit": 7,
                "description": "Peripheral 7 SleepWalking Disable"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral 8 SleepWalking Disable"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral 9 SleepWalking Disable"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral 10 SleepWalking Disable"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral 11 SleepWalking Disable"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral 12 SleepWalking Disable"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral 13 SleepWalking Disable"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral 14 SleepWalking Disable"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral 15 SleepWalking Disable"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral 16 SleepWalking Disable"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral 17 SleepWalking Disable"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral 18 SleepWalking Disable"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral 19 SleepWalking Disable"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral 20 SleepWalking Disable"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral 21 SleepWalking Disable"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral 22 SleepWalking Disable"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral 23 SleepWalking Disable"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral 24 SleepWalking Disable"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral 25 SleepWalking Disable"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral 26 SleepWalking Disable"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral 27 SleepWalking Disable"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral 28 SleepWalking Disable"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral 29 SleepWalking Disable"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral 30 SleepWalking Disable"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral 31 SleepWalking Disable"
              }
            },
            "SLPWK_SR0": {
              "PID7": {
                "bit": 7,
                "description": "Peripheral 7 SleepWalking Status"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral 8 SleepWalking Status"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral 9 SleepWalking Status"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral 10 SleepWalking Status"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral 11 SleepWalking Status"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral 12 SleepWalking Status"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral 13 SleepWalking Status"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral 14 SleepWalking Status"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral 15 SleepWalking Status"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral 16 SleepWalking Status"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral 17 SleepWalking Status"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral 18 SleepWalking Status"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral 19 SleepWalking Status"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral 20 SleepWalking Status"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral 21 SleepWalking Status"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral 22 SleepWalking Status"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral 23 SleepWalking Status"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral 24 SleepWalking Status"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral 25 SleepWalking Status"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral 26 SleepWalking Status"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral 27 SleepWalking Status"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral 28 SleepWalking Status"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral 29 SleepWalking Status"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral 30 SleepWalking Status"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral 31 SleepWalking Status"
              }
            },
            "SLPWK_ASR0": {
              "PID7": {
                "bit": 7,
                "description": "Peripheral 7 Activity Status"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral 8 Activity Status"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral 9 Activity Status"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral 10 Activity Status"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral 11 Activity Status"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral 12 Activity Status"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral 13 Activity Status"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral 14 Activity Status"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral 15 Activity Status"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral 16 Activity Status"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral 17 Activity Status"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral 18 Activity Status"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral 19 Activity Status"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral 20 Activity Status"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral 21 Activity Status"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral 22 Activity Status"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral 23 Activity Status"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral 24 Activity Status"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral 25 Activity Status"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral 26 Activity Status"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral 27 Activity Status"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral 28 Activity Status"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral 29 Activity Status"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral 30 Activity Status"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral 31 Activity Status"
              }
            },
            "PMMR": {
              "PLLA_MMAX": {
                "bit": 0,
                "description": "PLLA Maximum Allowed Multiplier Value",
                "width": 11
              }
            },
            "SLPWK_ER1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral 32 SleepWalking Enable"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral 33 SleepWalking Enable"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral 34 SleepWalking Enable"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral 35 SleepWalking Enable"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral 37 SleepWalking Enable"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral 39 SleepWalking Enable"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral 40 SleepWalking Enable"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral 41 SleepWalking Enable"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral 42 SleepWalking Enable"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral 43 SleepWalking Enable"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral 44 SleepWalking Enable"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral 45 SleepWalking Enable"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral 46 SleepWalking Enable"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral 47 SleepWalking Enable"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral 48 SleepWalking Enable"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral 49 SleepWalking Enable"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral 50 SleepWalking Enable"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral 51 SleepWalking Enable"
              },
              "PID52": {
                "bit": 20,
                "description": "Peripheral 52 SleepWalking Enable"
              },
              "PID53": {
                "bit": 21,
                "description": "Peripheral 53 SleepWalking Enable"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral 56 SleepWalking Enable"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral 57 SleepWalking Enable"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral 58 SleepWalking Enable"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral 59 SleepWalking Enable"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral 60 SleepWalking Enable"
              }
            },
            "SLPWK_DR1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral 32 SleepWalking Disable"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral 33 SleepWalking Disable"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral 34 SleepWalking Disable"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral 35 SleepWalking Disable"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral 37 SleepWalking Disable"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral 39 SleepWalking Disable"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral 40 SleepWalking Disable"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral 41 SleepWalking Disable"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral 42 SleepWalking Disable"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral 43 SleepWalking Disable"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral 44 SleepWalking Disable"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral 45 SleepWalking Disable"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral 46 SleepWalking Disable"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral 47 SleepWalking Disable"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral 48 SleepWalking Disable"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral 49 SleepWalking Disable"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral 50 SleepWalking Disable"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral 51 SleepWalking Disable"
              },
              "PID52": {
                "bit": 20,
                "description": "Peripheral 52 SleepWalking Disable"
              },
              "PID53": {
                "bit": 21,
                "description": "Peripheral 53 SleepWalking Disable"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral 56 SleepWalking Disable"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral 57 SleepWalking Disable"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral 58 SleepWalking Disable"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral 59 SleepWalking Disable"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral 60 SleepWalking Disable"
              }
            },
            "SLPWK_SR1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral 32 SleepWalking Status"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral 33 SleepWalking Status"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral 34 SleepWalking Status"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral 35 SleepWalking Status"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral 37 SleepWalking Status"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral 39 SleepWalking Status"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral 40 SleepWalking Status"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral 41 SleepWalking Status"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral 42 SleepWalking Status"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral 43 SleepWalking Status"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral 44 SleepWalking Status"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral 45 SleepWalking Status"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral 46 SleepWalking Status"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral 47 SleepWalking Status"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral 48 SleepWalking Status"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral 49 SleepWalking Status"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral 50 SleepWalking Status"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral 51 SleepWalking Status"
              },
              "PID52": {
                "bit": 20,
                "description": "Peripheral 52 SleepWalking Status"
              },
              "PID53": {
                "bit": 21,
                "description": "Peripheral 53 SleepWalking Status"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral 56 SleepWalking Status"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral 57 SleepWalking Status"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral 58 SleepWalking Status"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral 59 SleepWalking Status"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral 60 SleepWalking Status"
              }
            },
            "SLPWK_ASR1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral 32 Activity Status"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral 33 Activity Status"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral 34 Activity Status"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral 35 Activity Status"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral 37 Activity Status"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral 39 Activity Status"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral 40 Activity Status"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral 41 Activity Status"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral 42 Activity Status"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral 43 Activity Status"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral 44 Activity Status"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral 45 Activity Status"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral 46 Activity Status"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral 47 Activity Status"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral 48 Activity Status"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral 49 Activity Status"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral 50 Activity Status"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral 51 Activity Status"
              },
              "PID52": {
                "bit": 20,
                "description": "Peripheral 52 Activity Status"
              },
              "PID53": {
                "bit": 21,
                "description": "Peripheral 53 Activity Status"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral 56 Activity Status"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral 57 Activity Status"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral 58 Activity Status"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral 59 Activity Status"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral 60 Activity Status"
              }
            },
            "SLPWK_AIPR": {
              "AIP": {
                "bit": 0,
                "description": "Activity In Progress"
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM0",
              "base": "0x40020000",
              "irq": 31
            },
            {
              "name": "PWM1",
              "base": "0x4005C000",
              "irq": 60
            }
          ],
          "registers": {
            "CLK": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Clock Register"
            },
            "ENA": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Enable Register"
            },
            "DIS": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Disable Register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Status Register"
            },
            "IER1": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Interrupt Enable Register 1"
            },
            "IDR1": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Interrupt Disable Register 1"
            },
            "IMR1": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Interrupt Mask Register 1"
            },
            "ISR1": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Interrupt Status Register 1"
            },
            "SCM": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM Sync Channels Mode Register"
            },
            "DMAR": {
              "offset": "0x24",
              "size": 32,
              "description": "PWM DMA Register"
            },
            "SCUC": {
              "offset": "0x28",
              "size": 32,
              "description": "PWM Sync Channels Update Control Register"
            },
            "SCUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PWM Sync Channels Update Period Register"
            },
            "SCUPUPD": {
              "offset": "0x30",
              "size": 32,
              "description": "PWM Sync Channels Update Period Update Register"
            },
            "IER2": {
              "offset": "0x34",
              "size": 32,
              "description": "PWM Interrupt Enable Register 2"
            },
            "IDR2": {
              "offset": "0x38",
              "size": 32,
              "description": "PWM Interrupt Disable Register 2"
            },
            "IMR2": {
              "offset": "0x3C",
              "size": 32,
              "description": "PWM Interrupt Mask Register 2"
            },
            "ISR2": {
              "offset": "0x40",
              "size": 32,
              "description": "PWM Interrupt Status Register 2"
            },
            "OOV": {
              "offset": "0x44",
              "size": 32,
              "description": "PWM Output Override Value Register"
            },
            "OS": {
              "offset": "0x48",
              "size": 32,
              "description": "PWM Output Selection Register"
            },
            "OSS": {
              "offset": "0x4C",
              "size": 32,
              "description": "PWM Output Selection Set Register"
            },
            "OSC": {
              "offset": "0x50",
              "size": 32,
              "description": "PWM Output Selection Clear Register"
            },
            "OSSUPD": {
              "offset": "0x54",
              "size": 32,
              "description": "PWM Output Selection Set Update Register"
            },
            "OSCUPD": {
              "offset": "0x58",
              "size": 32,
              "description": "PWM Output Selection Clear Update Register"
            },
            "FMR": {
              "offset": "0x5C",
              "size": 32,
              "description": "PWM Fault Mode Register"
            },
            "FSR": {
              "offset": "0x60",
              "size": 32,
              "description": "PWM Fault Status Register"
            },
            "FCR": {
              "offset": "0x64",
              "size": 32,
              "description": "PWM Fault Clear Register"
            },
            "FPV1": {
              "offset": "0x68",
              "size": 32,
              "description": "PWM Fault Protection Value Register 1"
            },
            "FPE": {
              "offset": "0x6C",
              "size": 32,
              "description": "PWM Fault Protection Enable Register"
            },
            "ELMR[%s]": {
              "offset": "0x7C",
              "size": 32,
              "description": "PWM Event Line 0 Mode Register 0"
            },
            "SSPR": {
              "offset": "0xA0",
              "size": 32,
              "description": "PWM Spread Spectrum Register"
            },
            "SSPUP": {
              "offset": "0xA4",
              "size": 32,
              "description": "PWM Spread Spectrum Update Register"
            },
            "SMMR": {
              "offset": "0xB0",
              "size": 32,
              "description": "PWM Stepper Motor Mode Register"
            },
            "FPV2": {
              "offset": "0xC0",
              "size": 32,
              "description": "PWM Fault Protection Value 2 Register"
            },
            "WPCR": {
              "offset": "0xE4",
              "size": 32,
              "description": "PWM Write Protection Control Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "PWM Write Protection Status Register"
            },
            "CMPV": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Comparison 0 Value Register"
            },
            "CMPVUPD": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Comparison 0 Value Update Register"
            },
            "CMPM": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Comparison 0 Mode Register"
            },
            "CMPMUPD": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Comparison 0 Mode Update Register"
            },
            "CMR": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Channel Mode Register (ch_num = 0)"
            },
            "CDTY": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Channel Duty Cycle Register (ch_num = 0)"
            },
            "CDTYUPD": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Channel Duty Cycle Update Register (ch_num = 0)"
            },
            "CPRD": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Channel Period Register (ch_num = 0)"
            },
            "CPRDUPD": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Channel Period Update Register (ch_num = 0)"
            },
            "CCNT": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Channel Counter Register (ch_num = 0)"
            },
            "DT": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Channel Dead Time Register (ch_num = 0)"
            },
            "DTUPD": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Channel Dead Time Update Register (ch_num = 0)"
            },
            "CMUPD0": {
              "offset": "0x400",
              "size": 32,
              "description": "PWM Channel Mode Update Register (ch_num = 0)"
            },
            "CMUPD1": {
              "offset": "0x420",
              "size": 32,
              "description": "PWM Channel Mode Update Register (ch_num = 1)"
            },
            "ETRG1": {
              "offset": "0x42C",
              "size": 32,
              "description": "PWM External Trigger Register (trg_num = 1)"
            },
            "LEBR1": {
              "offset": "0x430",
              "size": 32,
              "description": "PWM Leading-Edge Blanking Register (trg_num = 1)"
            },
            "CMUPD2": {
              "offset": "0x440",
              "size": 32,
              "description": "PWM Channel Mode Update Register (ch_num = 2)"
            },
            "ETRG2": {
              "offset": "0x44C",
              "size": 32,
              "description": "PWM External Trigger Register (trg_num = 2)"
            },
            "LEBR2": {
              "offset": "0x450",
              "size": 32,
              "description": "PWM Leading-Edge Blanking Register (trg_num = 2)"
            },
            "CMUPD3": {
              "offset": "0x460",
              "size": 32,
              "description": "PWM Channel Mode Update Register (ch_num = 3)"
            }
          },
          "bits": {
            "CLK": {
              "DIVA": {
                "bit": 0,
                "description": "CLKA Divide Factor",
                "width": 8
              },
              "PREA": {
                "bit": 8,
                "description": "CLKA Source Clock Selection",
                "width": 4
              },
              "DIVB": {
                "bit": 16,
                "description": "CLKB Divide Factor",
                "width": 8
              },
              "PREB": {
                "bit": 24,
                "description": "CLKB Source Clock Selection",
                "width": 4
              }
            },
            "ENA": {
              "CHID0": {
                "bit": 0,
                "description": "Channel ID"
              },
              "CHID1": {
                "bit": 1,
                "description": "Channel ID"
              },
              "CHID2": {
                "bit": 2,
                "description": "Channel ID"
              },
              "CHID3": {
                "bit": 3,
                "description": "Channel ID"
              }
            },
            "DIS": {
              "CHID0": {
                "bit": 0,
                "description": "Channel ID"
              },
              "CHID1": {
                "bit": 1,
                "description": "Channel ID"
              },
              "CHID2": {
                "bit": 2,
                "description": "Channel ID"
              },
              "CHID3": {
                "bit": 3,
                "description": "Channel ID"
              }
            },
            "SR": {
              "CHID0": {
                "bit": 0,
                "description": "Channel ID"
              },
              "CHID1": {
                "bit": 1,
                "description": "Channel ID"
              },
              "CHID2": {
                "bit": 2,
                "description": "Channel ID"
              },
              "CHID3": {
                "bit": 3,
                "description": "Channel ID"
              }
            },
            "IER1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0 Interrupt Enable"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1 Interrupt Enable"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2 Interrupt Enable"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3 Interrupt Enable"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0 Interrupt Enable"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1 Interrupt Enable"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2 Interrupt Enable"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3 Interrupt Enable"
              }
            },
            "IDR1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0 Interrupt Disable"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1 Interrupt Disable"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2 Interrupt Disable"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3 Interrupt Disable"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0 Interrupt Disable"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1 Interrupt Disable"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2 Interrupt Disable"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3 Interrupt Disable"
              }
            },
            "IMR1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0 Interrupt Mask"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1 Interrupt Mask"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2 Interrupt Mask"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3 Interrupt Mask"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0 Interrupt Mask"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1 Interrupt Mask"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2 Interrupt Mask"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3 Interrupt Mask"
              }
            },
            "ISR1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3"
              }
            },
            "SCM": {
              "SYNC0": {
                "bit": 0,
                "description": "Synchronous Channel 0"
              },
              "SYNC1": {
                "bit": 1,
                "description": "Synchronous Channel 1"
              },
              "SYNC2": {
                "bit": 2,
                "description": "Synchronous Channel 2"
              },
              "SYNC3": {
                "bit": 3,
                "description": "Synchronous Channel 3"
              },
              "UPDM": {
                "bit": 16,
                "description": "Synchronous Channels Update Mode",
                "width": 2
              },
              "PTRM": {
                "bit": 20,
                "description": "DMA Controller Transfer Request Mode"
              },
              "PTRCS": {
                "bit": 21,
                "description": "DMA Controller Transfer Request Comparison Selection",
                "width": 3
              }
            },
            "DMAR": {
              "DMADUTY": {
                "bit": 0,
                "description": "Duty-Cycle Holding Register for DMA Access",
                "width": 24
              }
            },
            "SCUC": {
              "UPDULOCK": {
                "bit": 0,
                "description": "Synchronous Channels Update Unlock"
              }
            },
            "SCUP": {
              "UPR": {
                "bit": 0,
                "description": "Update Period",
                "width": 4
              },
              "UPRCNT": {
                "bit": 4,
                "description": "Update Period Counter",
                "width": 4
              }
            },
            "SCUPUPD": {
              "UPRUPD": {
                "bit": 0,
                "description": "Update Period Update",
                "width": 4
              }
            },
            "IER2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update Interrupt Enable"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error Interrupt Enable"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match Interrupt Enable"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match Interrupt Enable"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match Interrupt Enable"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match Interrupt Enable"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match Interrupt Enable"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match Interrupt Enable"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match Interrupt Enable"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match Interrupt Enable"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update Interrupt Enable"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update Interrupt Enable"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update Interrupt Enable"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update Interrupt Enable"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update Interrupt Enable"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update Interrupt Enable"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update Interrupt Enable"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update Interrupt Enable"
              }
            },
            "IDR2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update Interrupt Disable"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error Interrupt Disable"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match Interrupt Disable"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match Interrupt Disable"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match Interrupt Disable"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match Interrupt Disable"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match Interrupt Disable"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match Interrupt Disable"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match Interrupt Disable"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match Interrupt Disable"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update Interrupt Disable"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update Interrupt Disable"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update Interrupt Disable"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update Interrupt Disable"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update Interrupt Disable"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update Interrupt Disable"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update Interrupt Disable"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update Interrupt Disable"
              }
            },
            "IMR2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update Interrupt Mask"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error Interrupt Mask"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match Interrupt Mask"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match Interrupt Mask"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match Interrupt Mask"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match Interrupt Mask"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match Interrupt Mask"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match Interrupt Mask"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match Interrupt Mask"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match Interrupt Mask"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update Interrupt Mask"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update Interrupt Mask"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update Interrupt Mask"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update Interrupt Mask"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update Interrupt Mask"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update Interrupt Mask"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update Interrupt Mask"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update Interrupt Mask"
              }
            },
            "ISR2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update"
              }
            },
            "OOV": {
              "OOVH0": {
                "bit": 0,
                "description": "Output Override Value for PWMH output of the channel 0"
              },
              "OOVH1": {
                "bit": 1,
                "description": "Output Override Value for PWMH output of the channel 1"
              },
              "OOVH2": {
                "bit": 2,
                "description": "Output Override Value for PWMH output of the channel 2"
              },
              "OOVH3": {
                "bit": 3,
                "description": "Output Override Value for PWMH output of the channel 3"
              },
              "OOVL0": {
                "bit": 16,
                "description": "Output Override Value for PWML output of the channel 0"
              },
              "OOVL1": {
                "bit": 17,
                "description": "Output Override Value for PWML output of the channel 1"
              },
              "OOVL2": {
                "bit": 18,
                "description": "Output Override Value for PWML output of the channel 2"
              },
              "OOVL3": {
                "bit": 19,
                "description": "Output Override Value for PWML output of the channel 3"
              }
            },
            "OS": {
              "OSH0": {
                "bit": 0,
                "description": "Output Selection for PWMH output of the channel 0"
              },
              "OSH1": {
                "bit": 1,
                "description": "Output Selection for PWMH output of the channel 1"
              },
              "OSH2": {
                "bit": 2,
                "description": "Output Selection for PWMH output of the channel 2"
              },
              "OSH3": {
                "bit": 3,
                "description": "Output Selection for PWMH output of the channel 3"
              },
              "OSL0": {
                "bit": 16,
                "description": "Output Selection for PWML output of the channel 0"
              },
              "OSL1": {
                "bit": 17,
                "description": "Output Selection for PWML output of the channel 1"
              },
              "OSL2": {
                "bit": 18,
                "description": "Output Selection for PWML output of the channel 2"
              },
              "OSL3": {
                "bit": 19,
                "description": "Output Selection for PWML output of the channel 3"
              }
            },
            "OSS": {
              "OSSH0": {
                "bit": 0,
                "description": "Output Selection Set for PWMH output of the channel 0"
              },
              "OSSH1": {
                "bit": 1,
                "description": "Output Selection Set for PWMH output of the channel 1"
              },
              "OSSH2": {
                "bit": 2,
                "description": "Output Selection Set for PWMH output of the channel 2"
              },
              "OSSH3": {
                "bit": 3,
                "description": "Output Selection Set for PWMH output of the channel 3"
              },
              "OSSL0": {
                "bit": 16,
                "description": "Output Selection Set for PWML output of the channel 0"
              },
              "OSSL1": {
                "bit": 17,
                "description": "Output Selection Set for PWML output of the channel 1"
              },
              "OSSL2": {
                "bit": 18,
                "description": "Output Selection Set for PWML output of the channel 2"
              },
              "OSSL3": {
                "bit": 19,
                "description": "Output Selection Set for PWML output of the channel 3"
              }
            },
            "OSC": {
              "OSCH0": {
                "bit": 0,
                "description": "Output Selection Clear for PWMH output of the channel 0"
              },
              "OSCH1": {
                "bit": 1,
                "description": "Output Selection Clear for PWMH output of the channel 1"
              },
              "OSCH2": {
                "bit": 2,
                "description": "Output Selection Clear for PWMH output of the channel 2"
              },
              "OSCH3": {
                "bit": 3,
                "description": "Output Selection Clear for PWMH output of the channel 3"
              },
              "OSCL0": {
                "bit": 16,
                "description": "Output Selection Clear for PWML output of the channel 0"
              },
              "OSCL1": {
                "bit": 17,
                "description": "Output Selection Clear for PWML output of the channel 1"
              },
              "OSCL2": {
                "bit": 18,
                "description": "Output Selection Clear for PWML output of the channel 2"
              },
              "OSCL3": {
                "bit": 19,
                "description": "Output Selection Clear for PWML output of the channel 3"
              }
            },
            "OSSUPD": {
              "OSSUPH0": {
                "bit": 0,
                "description": "Output Selection Set for PWMH output of the channel 0"
              },
              "OSSUPH1": {
                "bit": 1,
                "description": "Output Selection Set for PWMH output of the channel 1"
              },
              "OSSUPH2": {
                "bit": 2,
                "description": "Output Selection Set for PWMH output of the channel 2"
              },
              "OSSUPH3": {
                "bit": 3,
                "description": "Output Selection Set for PWMH output of the channel 3"
              },
              "OSSUPL0": {
                "bit": 16,
                "description": "Output Selection Set for PWML output of the channel 0"
              },
              "OSSUPL1": {
                "bit": 17,
                "description": "Output Selection Set for PWML output of the channel 1"
              },
              "OSSUPL2": {
                "bit": 18,
                "description": "Output Selection Set for PWML output of the channel 2"
              },
              "OSSUPL3": {
                "bit": 19,
                "description": "Output Selection Set for PWML output of the channel 3"
              }
            },
            "OSCUPD": {
              "OSCUPH0": {
                "bit": 0,
                "description": "Output Selection Clear for PWMH output of the channel 0"
              },
              "OSCUPH1": {
                "bit": 1,
                "description": "Output Selection Clear for PWMH output of the channel 1"
              },
              "OSCUPH2": {
                "bit": 2,
                "description": "Output Selection Clear for PWMH output of the channel 2"
              },
              "OSCUPH3": {
                "bit": 3,
                "description": "Output Selection Clear for PWMH output of the channel 3"
              },
              "OSCUPL0": {
                "bit": 16,
                "description": "Output Selection Clear for PWML output of the channel 0"
              },
              "OSCUPL1": {
                "bit": 17,
                "description": "Output Selection Clear for PWML output of the channel 1"
              },
              "OSCUPL2": {
                "bit": 18,
                "description": "Output Selection Clear for PWML output of the channel 2"
              },
              "OSCUPL3": {
                "bit": 19,
                "description": "Output Selection Clear for PWML output of the channel 3"
              }
            },
            "FMR": {
              "FPOL": {
                "bit": 0,
                "description": "Fault Polarity",
                "width": 8
              },
              "FMOD": {
                "bit": 8,
                "description": "Fault Activation Mode",
                "width": 8
              },
              "FFIL": {
                "bit": 16,
                "description": "Fault Filtering",
                "width": 8
              }
            },
            "FSR": {
              "FIV": {
                "bit": 0,
                "description": "Fault Input Value",
                "width": 8
              },
              "FS": {
                "bit": 8,
                "description": "Fault Status",
                "width": 8
              }
            },
            "FCR": {
              "FCLR": {
                "bit": 0,
                "description": "Fault Clear",
                "width": 8
              }
            },
            "FPV1": {
              "FPVH0": {
                "bit": 0,
                "description": "Fault Protection Value for PWMH output on channel 0"
              },
              "FPVH1": {
                "bit": 1,
                "description": "Fault Protection Value for PWMH output on channel 1"
              },
              "FPVH2": {
                "bit": 2,
                "description": "Fault Protection Value for PWMH output on channel 2"
              },
              "FPVH3": {
                "bit": 3,
                "description": "Fault Protection Value for PWMH output on channel 3"
              },
              "FPVL0": {
                "bit": 16,
                "description": "Fault Protection Value for PWML output on channel 0"
              },
              "FPVL1": {
                "bit": 17,
                "description": "Fault Protection Value for PWML output on channel 1"
              },
              "FPVL2": {
                "bit": 18,
                "description": "Fault Protection Value for PWML output on channel 2"
              },
              "FPVL3": {
                "bit": 19,
                "description": "Fault Protection Value for PWML output on channel 3"
              }
            },
            "FPE": {
              "FPE0": {
                "bit": 0,
                "description": "Fault Protection Enable for channel 0",
                "width": 8
              },
              "FPE1": {
                "bit": 8,
                "description": "Fault Protection Enable for channel 1",
                "width": 8
              },
              "FPE2": {
                "bit": 16,
                "description": "Fault Protection Enable for channel 2",
                "width": 8
              },
              "FPE3": {
                "bit": 24,
                "description": "Fault Protection Enable for channel 3",
                "width": 8
              }
            },
            "ELMR[%s]": {
              "CSEL0": {
                "bit": 0,
                "description": "Comparison 0 Selection"
              },
              "CSEL1": {
                "bit": 1,
                "description": "Comparison 1 Selection"
              },
              "CSEL2": {
                "bit": 2,
                "description": "Comparison 2 Selection"
              },
              "CSEL3": {
                "bit": 3,
                "description": "Comparison 3 Selection"
              },
              "CSEL4": {
                "bit": 4,
                "description": "Comparison 4 Selection"
              },
              "CSEL5": {
                "bit": 5,
                "description": "Comparison 5 Selection"
              },
              "CSEL6": {
                "bit": 6,
                "description": "Comparison 6 Selection"
              },
              "CSEL7": {
                "bit": 7,
                "description": "Comparison 7 Selection"
              }
            },
            "SSPR": {
              "SPRD": {
                "bit": 0,
                "description": "Spread Spectrum Limit Value",
                "width": 24
              },
              "SPRDM": {
                "bit": 24,
                "description": "Spread Spectrum Counter Mode"
              }
            },
            "SSPUP": {
              "SPRDUP": {
                "bit": 0,
                "description": "Spread Spectrum Limit Value Update",
                "width": 24
              }
            },
            "SMMR": {
              "GCEN0": {
                "bit": 0,
                "description": "Gray Count ENable"
              },
              "GCEN1": {
                "bit": 1,
                "description": "Gray Count ENable"
              },
              "DOWN0": {
                "bit": 16,
                "description": "DOWN Count"
              },
              "DOWN1": {
                "bit": 17,
                "description": "DOWN Count"
              }
            },
            "FPV2": {
              "FPZH0": {
                "bit": 0,
                "description": "Fault Protection to Hi-Z for PWMH output on channel 0"
              },
              "FPZH1": {
                "bit": 1,
                "description": "Fault Protection to Hi-Z for PWMH output on channel 1"
              },
              "FPZH2": {
                "bit": 2,
                "description": "Fault Protection to Hi-Z for PWMH output on channel 2"
              },
              "FPZH3": {
                "bit": 3,
                "description": "Fault Protection to Hi-Z for PWMH output on channel 3"
              },
              "FPZL0": {
                "bit": 16,
                "description": "Fault Protection to Hi-Z for PWML output on channel 0"
              },
              "FPZL1": {
                "bit": 17,
                "description": "Fault Protection to Hi-Z for PWML output on channel 1"
              },
              "FPZL2": {
                "bit": 18,
                "description": "Fault Protection to Hi-Z for PWML output on channel 2"
              },
              "FPZL3": {
                "bit": 19,
                "description": "Fault Protection to Hi-Z for PWML output on channel 3"
              }
            },
            "WPCR": {
              "WPCMD": {
                "bit": 0,
                "description": "Write Protection Command",
                "width": 2
              },
              "WPRG0": {
                "bit": 2,
                "description": "Write Protection Register Group 0"
              },
              "WPRG1": {
                "bit": 3,
                "description": "Write Protection Register Group 1"
              },
              "WPRG2": {
                "bit": 4,
                "description": "Write Protection Register Group 2"
              },
              "WPRG3": {
                "bit": 5,
                "description": "Write Protection Register Group 3"
              },
              "WPRG4": {
                "bit": 6,
                "description": "Write Protection Register Group 4"
              },
              "WPRG5": {
                "bit": 7,
                "description": "Write Protection Register Group 5"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPSWS0": {
                "bit": 0,
                "description": "Write Protect SW Status"
              },
              "WPSWS1": {
                "bit": 1,
                "description": "Write Protect SW Status"
              },
              "WPSWS2": {
                "bit": 2,
                "description": "Write Protect SW Status"
              },
              "WPSWS3": {
                "bit": 3,
                "description": "Write Protect SW Status"
              },
              "WPSWS4": {
                "bit": 4,
                "description": "Write Protect SW Status"
              },
              "WPSWS5": {
                "bit": 5,
                "description": "Write Protect SW Status"
              },
              "WPVS": {
                "bit": 7,
                "description": "Write Protect Violation Status"
              },
              "WPHWS0": {
                "bit": 8,
                "description": "Write Protect HW Status"
              },
              "WPHWS1": {
                "bit": 9,
                "description": "Write Protect HW Status"
              },
              "WPHWS2": {
                "bit": 10,
                "description": "Write Protect HW Status"
              },
              "WPHWS3": {
                "bit": 11,
                "description": "Write Protect HW Status"
              },
              "WPHWS4": {
                "bit": 12,
                "description": "Write Protect HW Status"
              },
              "WPHWS5": {
                "bit": 13,
                "description": "Write Protect HW Status"
              },
              "WPVSRC": {
                "bit": 16,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "CMPV": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMR": {
              "CPRE": {
                "bit": 0,
                "description": "Channel Pre-scaler",
                "width": 4
              },
              "CALG": {
                "bit": 8,
                "description": "Channel Alignment"
              },
              "CPOL": {
                "bit": 9,
                "description": "Channel Polarity"
              },
              "CES": {
                "bit": 10,
                "description": "Counter Event Selection"
              },
              "UPDS": {
                "bit": 11,
                "description": "Update Selection"
              },
              "DPOLI": {
                "bit": 12,
                "description": "Disabled Polarity Inverted"
              },
              "TCTS": {
                "bit": 13,
                "description": "Timer Counter Trigger Selection"
              },
              "DTE": {
                "bit": 16,
                "description": "Dead-Time Generator Enable"
              },
              "DTHI": {
                "bit": 17,
                "description": "Dead-Time PWMHx Output Inverted"
              },
              "DTLI": {
                "bit": 18,
                "description": "Dead-Time PWMLx Output Inverted"
              },
              "PPM": {
                "bit": 19,
                "description": "Push-Pull Mode"
              }
            },
            "CDTY": {
              "CDTY": {
                "bit": 0,
                "description": "Channel Duty-Cycle",
                "width": 24
              }
            },
            "CDTYUPD": {
              "CDTYUPD": {
                "bit": 0,
                "description": "Channel Duty-Cycle Update",
                "width": 24
              }
            },
            "CPRD": {
              "CPRD": {
                "bit": 0,
                "description": "Channel Period",
                "width": 24
              }
            },
            "CPRDUPD": {
              "CPRDUPD": {
                "bit": 0,
                "description": "Channel Period Update",
                "width": 24
              }
            },
            "CCNT": {
              "CNT": {
                "bit": 0,
                "description": "Channel Counter Register",
                "width": 24
              }
            },
            "DT": {
              "DTH": {
                "bit": 0,
                "description": "Dead-Time Value for PWMHx Output",
                "width": 16
              },
              "DTL": {
                "bit": 16,
                "description": "Dead-Time Value for PWMLx Output",
                "width": 16
              }
            },
            "DTUPD": {
              "DTHUPD": {
                "bit": 0,
                "description": "Dead-Time Value Update for PWMHx Output",
                "width": 16
              },
              "DTLUPD": {
                "bit": 16,
                "description": "Dead-Time Value Update for PWMLx Output",
                "width": 16
              }
            },
            "CMUPD0": {
              "CPOLUP": {
                "bit": 9,
                "description": "Channel Polarity Update"
              },
              "CPOLINVUP": {
                "bit": 13,
                "description": "Channel Polarity Inversion Update"
              }
            },
            "CMUPD1": {
              "CPOLUP": {
                "bit": 9,
                "description": "Channel Polarity Update"
              },
              "CPOLINVUP": {
                "bit": 13,
                "description": "Channel Polarity Inversion Update"
              }
            },
            "ETRG1": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum Counter value",
                "width": 24
              },
              "TRGMODE": {
                "bit": 24,
                "description": "External Trigger Mode",
                "width": 2
              },
              "TRGEDGE": {
                "bit": 28,
                "description": "Edge Selection"
              },
              "TRGFILT": {
                "bit": 29,
                "description": "Filtered input"
              },
              "TRGSRC": {
                "bit": 30,
                "description": "Trigger Source"
              },
              "RFEN": {
                "bit": 31,
                "description": "Recoverable Fault Enable"
              }
            },
            "LEBR1": {
              "LEBDELAY": {
                "bit": 0,
                "description": "Leading-Edge Blanking Delay for TRGINx",
                "width": 7
              },
              "PWMLFEN": {
                "bit": 16,
                "description": "PWML Falling Edge Enable"
              },
              "PWMLREN": {
                "bit": 17,
                "description": "PWML Rising Edge Enable"
              },
              "PWMHFEN": {
                "bit": 18,
                "description": "PWMH Falling Edge Enable"
              },
              "PWMHREN": {
                "bit": 19,
                "description": "PWMH Rising Edge Enable"
              }
            },
            "CMUPD2": {
              "CPOLUP": {
                "bit": 9,
                "description": "Channel Polarity Update"
              },
              "CPOLINVUP": {
                "bit": 13,
                "description": "Channel Polarity Inversion Update"
              }
            },
            "ETRG2": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum Counter value",
                "width": 24
              },
              "TRGMODE": {
                "bit": 24,
                "description": "External Trigger Mode",
                "width": 2
              },
              "TRGEDGE": {
                "bit": 28,
                "description": "Edge Selection"
              },
              "TRGFILT": {
                "bit": 29,
                "description": "Filtered input"
              },
              "TRGSRC": {
                "bit": 30,
                "description": "Trigger Source"
              },
              "RFEN": {
                "bit": 31,
                "description": "Recoverable Fault Enable"
              }
            },
            "LEBR2": {
              "LEBDELAY": {
                "bit": 0,
                "description": "Leading-Edge Blanking Delay for TRGINx",
                "width": 7
              },
              "PWMLFEN": {
                "bit": 16,
                "description": "PWML Falling Edge Enable"
              },
              "PWMLREN": {
                "bit": 17,
                "description": "PWML Rising Edge Enable"
              },
              "PWMHFEN": {
                "bit": 18,
                "description": "PWMH Falling Edge Enable"
              },
              "PWMHREN": {
                "bit": 19,
                "description": "PWMH Rising Edge Enable"
              }
            },
            "CMUPD3": {
              "CPOLUP": {
                "bit": 9,
                "description": "Channel Polarity Update"
              },
              "CPOLINVUP": {
                "bit": 13,
                "description": "Channel Polarity Inversion Update"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "QSPI",
              "base": "0x4007C000",
              "irq": 43
            },
            {
              "name": "SPI0",
              "base": "0x40008000",
              "irq": 21
            },
            {
              "name": "SPI1",
              "base": "0x40058000",
              "irq": 42
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "RDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Receive Data Register"
            },
            "TDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "SCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Serial Clock Register"
            },
            "IAR": {
              "offset": "0x30",
              "size": 32,
              "description": "Instruction Address Register"
            },
            "ICR": {
              "offset": "0x34",
              "size": 32,
              "description": "Instruction Code Register"
            },
            "IFR": {
              "offset": "0x38",
              "size": 32,
              "description": "Instruction Frame Register"
            },
            "SMR": {
              "offset": "0x40",
              "size": 32,
              "description": "Scrambling Mode Register"
            },
            "SKR": {
              "offset": "0x44",
              "size": 32,
              "description": "Scrambling Key Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "QSPIEN": {
                "bit": 0,
                "description": "QSPI Enable"
              },
              "QSPIDIS": {
                "bit": 1,
                "description": "QSPI Disable"
              },
              "SWRST": {
                "bit": 7,
                "description": "QSPI Software Reset"
              },
              "LASTXFER": {
                "bit": 24,
                "description": "Last Transfer"
              }
            },
            "MR": {
              "SMM": {
                "bit": 0,
                "description": "Serial Memory Mode"
              },
              "LLB": {
                "bit": 1,
                "description": "Local Loopback Enable"
              },
              "WDRBT": {
                "bit": 2,
                "description": "Wait Data Read Before Transfer"
              },
              "CSMODE": {
                "bit": 4,
                "description": "Chip Select Mode",
                "width": 2
              },
              "NBBITS": {
                "bit": 8,
                "description": "Number Of Bits Per Transfer",
                "width": 4
              },
              "DLYBCT": {
                "bit": 16,
                "description": "Delay Between Consecutive Transfers",
                "width": 8
              },
              "DLYCS": {
                "bit": 24,
                "description": "Minimum Inactive QCS Delay",
                "width": 8
              }
            },
            "RDR": {
              "RD": {
                "bit": 0,
                "description": "Receive Data",
                "width": 16
              }
            },
            "TDR": {
              "TD": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              }
            },
            "SR": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full (cleared by reading SPI_RDR)"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty (cleared by writing SPI_TDR)"
              },
              "TXEMPTY": {
                "bit": 2,
                "description": "Transmission Registers Empty (cleared by writing SPI_TDR)"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Status (cleared on read)"
              },
              "CSR": {
                "bit": 8,
                "description": "Chip Select Rise (cleared on read)"
              },
              "CSS": {
                "bit": 9,
                "description": "Chip Select Status"
              },
              "INSTRE": {
                "bit": 10,
                "description": "Instruction End Status (cleared on read)"
              },
              "QSPIENS": {
                "bit": 24,
                "description": "QSPI Enable Status"
              }
            },
            "IER": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Enable"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty Interrupt Enable"
              },
              "TXEMPTY": {
                "bit": 2,
                "description": "Transmission Registers Empty Enable"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "CSR": {
                "bit": 8,
                "description": "Chip Select Rise Interrupt Enable"
              },
              "CSS": {
                "bit": 9,
                "description": "Chip Select Status Interrupt Enable"
              },
              "INSTRE": {
                "bit": 10,
                "description": "Instruction End Interrupt Enable"
              }
            },
            "IDR": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Disable"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty Interrupt Disable"
              },
              "TXEMPTY": {
                "bit": 2,
                "description": "Transmission Registers Empty Disable"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Interrupt Disable"
              },
              "CSR": {
                "bit": 8,
                "description": "Chip Select Rise Interrupt Disable"
              },
              "CSS": {
                "bit": 9,
                "description": "Chip Select Status Interrupt Disable"
              },
              "INSTRE": {
                "bit": 10,
                "description": "Instruction End Interrupt Disable"
              }
            },
            "IMR": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Mask"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty Interrupt Mask"
              },
              "TXEMPTY": {
                "bit": 2,
                "description": "Transmission Registers Empty Mask"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Interrupt Mask"
              },
              "CSR": {
                "bit": 8,
                "description": "Chip Select Rise Interrupt Mask"
              },
              "CSS": {
                "bit": 9,
                "description": "Chip Select Status Interrupt Mask"
              },
              "INSTRE": {
                "bit": 10,
                "description": "Instruction End Interrupt Mask"
              }
            },
            "SCR": {
              "CPOL": {
                "bit": 0,
                "description": "Clock Polarity"
              },
              "CPHA": {
                "bit": 1,
                "description": "Clock Phase"
              },
              "SCBR": {
                "bit": 8,
                "description": "Serial Clock Baud Rate",
                "width": 8
              },
              "DLYBS": {
                "bit": 16,
                "description": "Delay Before QSCK",
                "width": 8
              }
            },
            "IAR": {
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 32
              }
            },
            "ICR": {
              "INST": {
                "bit": 0,
                "description": "Instruction Code",
                "width": 8
              },
              "OPT": {
                "bit": 16,
                "description": "Option Code",
                "width": 8
              }
            },
            "IFR": {
              "WIDTH": {
                "bit": 0,
                "description": "Width of Instruction Code, Address, Option Code and Data",
                "width": 3
              },
              "INSTEN": {
                "bit": 4,
                "description": "Instruction Enable"
              },
              "ADDREN": {
                "bit": 5,
                "description": "Address Enable"
              },
              "OPTEN": {
                "bit": 6,
                "description": "Option Enable"
              },
              "DATAEN": {
                "bit": 7,
                "description": "Data Enable"
              },
              "OPTL": {
                "bit": 8,
                "description": "Option Code Length",
                "width": 2
              },
              "ADDRL": {
                "bit": 10,
                "description": "Address Length"
              },
              "TFRTYP": {
                "bit": 12,
                "description": "Data Transfer Type",
                "width": 2
              },
              "CRM": {
                "bit": 14,
                "description": "Continuous Read Mode"
              },
              "NBDUM": {
                "bit": 16,
                "description": "Number Of Dummy Cycles",
                "width": 5
              }
            },
            "SMR": {
              "SCREN": {
                "bit": 0,
                "description": "Scrambling/Unscrambling Enable"
              },
              "RVDIS": {
                "bit": 1,
                "description": "Scrambling/Unscrambling Random Value Disable"
              }
            },
            "SKR": {
              "USRK": {
                "bit": 0,
                "description": "Scrambling User Key",
                "width": 32
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 8
              }
            }
          }
        },
        "RSTC": {
          "instances": [
            {
              "name": "RSTC",
              "base": "0x400E1800",
              "irq": 1
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "Status Register"
            },
            "MR": {
              "offset": "0x08",
              "size": 32,
              "description": "Mode Register"
            }
          },
          "bits": {
            "CR": {
              "PROCRST": {
                "bit": 0,
                "description": "Processor Reset"
              },
              "EXTRST": {
                "bit": 3,
                "description": "External Reset"
              },
              "KEY": {
                "bit": 24,
                "description": "System Reset Key",
                "width": 8
              }
            },
            "SR": {
              "URSTS": {
                "bit": 0,
                "description": "User Reset Status"
              },
              "RSTTYP": {
                "bit": 8,
                "description": "Reset Type",
                "width": 3
              },
              "NRSTL": {
                "bit": 16,
                "description": "NRST Pin Level"
              },
              "SRCMP": {
                "bit": 17,
                "description": "Software Reset Command in Progress"
              }
            },
            "MR": {
              "URSTEN": {
                "bit": 0,
                "description": "User Reset Enable"
              },
              "URSTIEN": {
                "bit": 4,
                "description": "User Reset Interrupt Enable"
              },
              "ERSTL": {
                "bit": 8,
                "description": "External Reset Length",
                "width": 4
              },
              "KEY": {
                "bit": 24,
                "description": "Write Access Password",
                "width": 8
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "RSWDT",
              "base": "0x400E1900",
              "irq": 63
            },
            {
              "name": "WDT",
              "base": "0x400E1850",
              "irq": 4
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Status Register"
            }
          },
          "bits": {
            "CR": {
              "WDRSTT": {
                "bit": 0,
                "description": "Watchdog Restart"
              },
              "KEY": {
                "bit": 24,
                "description": "Password",
                "width": 8
              }
            },
            "MR": {
              "WDV": {
                "bit": 0,
                "description": "Watchdog Counter Value",
                "width": 12
              },
              "WDFIEN": {
                "bit": 12,
                "description": "Watchdog Fault Interrupt Enable"
              },
              "WDRSTEN": {
                "bit": 13,
                "description": "Watchdog Reset Enable"
              },
              "WDDIS": {
                "bit": 15,
                "description": "Watchdog Disable"
              },
              "ALLONES": {
                "bit": 16,
                "description": "Must Always Be Written with 0xFFF",
                "width": 12
              },
              "WDDBGHLT": {
                "bit": 28,
                "description": "Watchdog Debug Halt"
              },
              "WDIDLEHLT": {
                "bit": 29,
                "description": "Watchdog Idle Halt"
              }
            },
            "SR": {
              "WDUNF": {
                "bit": 0,
                "description": "Watchdog Underflow"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x400E1860",
              "irq": 2
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "TIMR": {
              "offset": "0x08",
              "size": 32,
              "description": "Time Register"
            },
            "CALR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Calendar Register"
            },
            "TIMALR": {
              "offset": "0x10",
              "size": 32,
              "description": "Time Alarm Register"
            },
            "CALALR": {
              "offset": "0x14",
              "size": 32,
              "description": "Calendar Alarm Register"
            },
            "SR": {
              "offset": "0x18",
              "size": 32,
              "description": "Status Register"
            },
            "SCCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Status Clear Command Register"
            },
            "IER": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "VER": {
              "offset": "0x2C",
              "size": 32,
              "description": "Valid Entry Register"
            }
          },
          "bits": {
            "CR": {
              "UPDTIM": {
                "bit": 0,
                "description": "Update Request Time Register"
              },
              "UPDCAL": {
                "bit": 1,
                "description": "Update Request Calendar Register"
              },
              "TIMEVSEL": {
                "bit": 8,
                "description": "Time Event Selection",
                "width": 2
              },
              "CALEVSEL": {
                "bit": 16,
                "description": "Calendar Event Selection",
                "width": 2
              }
            },
            "MR": {
              "HRMOD": {
                "bit": 0,
                "description": "12-/24-hour Mode"
              },
              "PERSIAN": {
                "bit": 1,
                "description": "PERSIAN Calendar"
              },
              "NEGPPM": {
                "bit": 4,
                "description": "NEGative PPM Correction"
              },
              "CORRECTION": {
                "bit": 8,
                "description": "Slow Clock Correction",
                "width": 7
              },
              "HIGHPPM": {
                "bit": 15,
                "description": "HIGH PPM Correction"
              },
              "OUT0": {
                "bit": 16,
                "description": "RTCOUT0 OutputSource Selection",
                "width": 3
              },
              "OUT1": {
                "bit": 20,
                "description": "RTCOUT1 Output Source Selection",
                "width": 3
              },
              "THIGH": {
                "bit": 24,
                "description": "High Duration of the Output Pulse",
                "width": 3
              },
              "TPERIOD": {
                "bit": 28,
                "description": "Period of the Output Pulse",
                "width": 2
              }
            },
            "TIMR": {
              "SEC": {
                "bit": 0,
                "description": "Current Second",
                "width": 7
              },
              "MIN": {
                "bit": 8,
                "description": "Current Minute",
                "width": 7
              },
              "HOUR": {
                "bit": 16,
                "description": "Current Hour",
                "width": 6
              },
              "AMPM": {
                "bit": 22,
                "description": "Ante Meridiem Post Meridiem Indicator"
              }
            },
            "CALR": {
              "CENT": {
                "bit": 0,
                "description": "Current Century",
                "width": 7
              },
              "YEAR": {
                "bit": 8,
                "description": "Current Year",
                "width": 8
              },
              "MONTH": {
                "bit": 16,
                "description": "Current Month",
                "width": 5
              },
              "DAY": {
                "bit": 21,
                "description": "Current Day in Current Week",
                "width": 3
              },
              "DATE": {
                "bit": 24,
                "description": "Current Day in Current Month",
                "width": 6
              }
            },
            "TIMALR": {
              "SEC": {
                "bit": 0,
                "description": "Second Alarm",
                "width": 7
              },
              "SECEN": {
                "bit": 7,
                "description": "Second Alarm Enable"
              },
              "MIN": {
                "bit": 8,
                "description": "Minute Alarm",
                "width": 7
              },
              "MINEN": {
                "bit": 15,
                "description": "Minute Alarm Enable"
              },
              "HOUR": {
                "bit": 16,
                "description": "Hour Alarm",
                "width": 6
              },
              "AMPM": {
                "bit": 22,
                "description": "AM/PM Indicator"
              },
              "HOUREN": {
                "bit": 23,
                "description": "Hour Alarm Enable"
              }
            },
            "CALALR": {
              "MONTH": {
                "bit": 16,
                "description": "Month Alarm",
                "width": 5
              },
              "MTHEN": {
                "bit": 23,
                "description": "Month Alarm Enable"
              },
              "DATE": {
                "bit": 24,
                "description": "Date Alarm",
                "width": 6
              },
              "DATEEN": {
                "bit": 31,
                "description": "Date Alarm Enable"
              }
            },
            "SR": {
              "ACKUPD": {
                "bit": 0,
                "description": "Acknowledge for Update"
              },
              "ALARM": {
                "bit": 1,
                "description": "Alarm Flag"
              },
              "SEC": {
                "bit": 2,
                "description": "Second Event"
              },
              "TIMEV": {
                "bit": 3,
                "description": "Time Event"
              },
              "CALEV": {
                "bit": 4,
                "description": "Calendar Event"
              },
              "TDERR": {
                "bit": 5,
                "description": "Time and/or Date Free Running Error"
              }
            },
            "SCCR": {
              "ACKCLR": {
                "bit": 0,
                "description": "Acknowledge Clear"
              },
              "ALRCLR": {
                "bit": 1,
                "description": "Alarm Clear"
              },
              "SECCLR": {
                "bit": 2,
                "description": "Second Clear"
              },
              "TIMCLR": {
                "bit": 3,
                "description": "Time Clear"
              },
              "CALCLR": {
                "bit": 4,
                "description": "Calendar Clear"
              },
              "TDERRCLR": {
                "bit": 5,
                "description": "Time and/or Date Free Running Error Clear"
              }
            },
            "IER": {
              "ACKEN": {
                "bit": 0,
                "description": "Acknowledge Update Interrupt Enable"
              },
              "ALREN": {
                "bit": 1,
                "description": "Alarm Interrupt Enable"
              },
              "SECEN": {
                "bit": 2,
                "description": "Second Event Interrupt Enable"
              },
              "TIMEN": {
                "bit": 3,
                "description": "Time Event Interrupt Enable"
              },
              "CALEN": {
                "bit": 4,
                "description": "Calendar Event Interrupt Enable"
              },
              "TDERREN": {
                "bit": 5,
                "description": "Time and/or Date Error Interrupt Enable"
              }
            },
            "IDR": {
              "ACKDIS": {
                "bit": 0,
                "description": "Acknowledge Update Interrupt Disable"
              },
              "ALRDIS": {
                "bit": 1,
                "description": "Alarm Interrupt Disable"
              },
              "SECDIS": {
                "bit": 2,
                "description": "Second Event Interrupt Disable"
              },
              "TIMDIS": {
                "bit": 3,
                "description": "Time Event Interrupt Disable"
              },
              "CALDIS": {
                "bit": 4,
                "description": "Calendar Event Interrupt Disable"
              },
              "TDERRDIS": {
                "bit": 5,
                "description": "Time and/or Date Error Interrupt Disable"
              }
            },
            "IMR": {
              "ACK": {
                "bit": 0,
                "description": "Acknowledge Update Interrupt Mask"
              },
              "ALR": {
                "bit": 1,
                "description": "Alarm Interrupt Mask"
              },
              "SEC": {
                "bit": 2,
                "description": "Second Event Interrupt Mask"
              },
              "TIM": {
                "bit": 3,
                "description": "Time Event Interrupt Mask"
              },
              "CAL": {
                "bit": 4,
                "description": "Calendar Event Interrupt Mask"
              },
              "TDERR": {
                "bit": 5,
                "description": "Time and/or Date Error Mask"
              }
            },
            "VER": {
              "NVTIM": {
                "bit": 0,
                "description": "Non-valid Time"
              },
              "NVCAL": {
                "bit": 1,
                "description": "Non-valid Calendar"
              },
              "NVTIMALR": {
                "bit": 2,
                "description": "Non-valid Time Alarm"
              },
              "NVCALALR": {
                "bit": 3,
                "description": "Non-valid Calendar Alarm"
              }
            }
          }
        },
        "RTT": {
          "instances": [
            {
              "name": "RTT",
              "base": "0x400E1830",
              "irq": 3
            }
          ],
          "registers": {
            "MR": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register"
            },
            "AR": {
              "offset": "0x04",
              "size": 32,
              "description": "Alarm Register"
            },
            "VR": {
              "offset": "0x08",
              "size": 32,
              "description": "Value Register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status Register"
            }
          },
          "bits": {
            "MR": {
              "RTPRES": {
                "bit": 0,
                "description": "Real-time Timer Prescaler Value",
                "width": 16
              },
              "ALMIEN": {
                "bit": 16,
                "description": "Alarm Interrupt Enable"
              },
              "RTTINCIEN": {
                "bit": 17,
                "description": "Real-time Timer Increment Interrupt Enable"
              },
              "RTTRST": {
                "bit": 18,
                "description": "Real-time Timer Restart"
              },
              "RTTDIS": {
                "bit": 20,
                "description": "Real-time Timer Disable"
              },
              "RTC1HZ": {
                "bit": 24,
                "description": "Real-Time Clock 1Hz Clock Selection"
              }
            },
            "AR": {
              "ALMV": {
                "bit": 0,
                "description": "Alarm Value",
                "width": 32
              }
            },
            "VR": {
              "CRTV": {
                "bit": 0,
                "description": "Current Real-time Value",
                "width": 32
              }
            },
            "SR": {
              "ALMS": {
                "bit": 0,
                "description": "Real-time Alarm Status (cleared on read)"
              },
              "RTTINC": {
                "bit": 1,
                "description": "Prescaler Roll-over Status (cleared on read)"
              }
            }
          }
        },
        "SDRAMC": {
          "instances": [
            {
              "name": "SDRAMC",
              "base": "0x40084000",
              "irq": 62
            }
          ],
          "registers": {
            "MR": {
              "offset": "0x00",
              "size": 32,
              "description": "SDRAMC Mode Register"
            },
            "TR": {
              "offset": "0x04",
              "size": 32,
              "description": "SDRAMC Refresh Timer Register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "SDRAMC Configuration Register"
            },
            "LPR": {
              "offset": "0x10",
              "size": 32,
              "description": "SDRAMC Low Power Register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "SDRAMC Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x18",
              "size": 32,
              "description": "SDRAMC Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SDRAMC Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x20",
              "size": 32,
              "description": "SDRAMC Interrupt Status Register"
            },
            "MDR": {
              "offset": "0x24",
              "size": 32,
              "description": "SDRAMC Memory Device Register"
            },
            "CFR1": {
              "offset": "0x28",
              "size": 32,
              "description": "SDRAMC Configuration Register 1"
            },
            "OCMS": {
              "offset": "0x2C",
              "size": 32,
              "description": "SDRAMC OCMS Register"
            },
            "OCMS_KEY1": {
              "offset": "0x30",
              "size": 32,
              "description": "SDRAMC OCMS KEY1 Register"
            },
            "OCMS_KEY2": {
              "offset": "0x34",
              "size": 32,
              "description": "SDRAMC OCMS KEY2 Register"
            }
          },
          "bits": {
            "MR": {
              "MODE": {
                "bit": 0,
                "description": "SDRAMC Command Mode",
                "width": 3
              }
            },
            "TR": {
              "COUNT": {
                "bit": 0,
                "description": "SDRAMC Refresh Timer Count",
                "width": 12
              }
            },
            "CR": {
              "NC": {
                "bit": 0,
                "description": "Number of Column Bits",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of Row Bits",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Banks"
              },
              "CAS": {
                "bit": 5,
                "description": "CAS Latency",
                "width": 2
              },
              "DBW": {
                "bit": 7,
                "description": "Data Bus Width"
              },
              "TWR": {
                "bit": 8,
                "description": "Write Recovery Delay",
                "width": 4
              },
              "TRC_TRFC": {
                "bit": 12,
                "description": "Row Cycle Delay and Row Refresh Cycle",
                "width": 4
              },
              "TRP": {
                "bit": 16,
                "description": "Row Precharge Delay",
                "width": 4
              },
              "TRCD": {
                "bit": 20,
                "description": "Row to Column Delay",
                "width": 4
              },
              "TRAS": {
                "bit": 24,
                "description": "Active to Precharge Delay",
                "width": 4
              },
              "TXSR": {
                "bit": 28,
                "description": "Exit Self Refresh to Active Delay",
                "width": 4
              }
            },
            "LPR": {
              "LPCB": {
                "bit": 0,
                "description": "Low-power Configuration Bits",
                "width": 2
              },
              "PASR": {
                "bit": 4,
                "description": "Partial Array Self-refresh (only for low-power SDRAM)",
                "width": 3
              },
              "TCSR": {
                "bit": 8,
                "description": "Temperature Compensated Self-Refresh (only for low-power SDRAM)",
                "width": 2
              },
              "DS": {
                "bit": 10,
                "description": "Drive Strength (only for low-power SDRAM)",
                "width": 2
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Time to Define When Low-power Mode Is Enabled",
                "width": 2
              }
            },
            "IER": {
              "RES": {
                "bit": 0,
                "description": "Refresh Error Status"
              }
            },
            "IDR": {
              "RES": {
                "bit": 0,
                "description": "Refresh Error Status"
              }
            },
            "IMR": {
              "RES": {
                "bit": 0,
                "description": "Refresh Error Status"
              }
            },
            "ISR": {
              "RES": {
                "bit": 0,
                "description": "Refresh Error Status (cleared on read)"
              }
            },
            "MDR": {
              "MD": {
                "bit": 0,
                "description": "Memory Device Type",
                "width": 2
              }
            },
            "CFR1": {
              "TMRD": {
                "bit": 0,
                "description": "Load Mode Register Command to Active or Refresh Command",
                "width": 4
              },
              "UNAL": {
                "bit": 8,
                "description": "Support Unaligned Access"
              }
            },
            "OCMS": {
              "SDR_SE": {
                "bit": 0,
                "description": "SDRAM Memory Controller Scrambling Enable"
              }
            },
            "OCMS_KEY1": {
              "KEY1": {
                "bit": 0,
                "description": "Off-chip Memory Scrambling (OCMS) Key Part 1",
                "width": 32
              }
            },
            "OCMS_KEY2": {
              "KEY2": {
                "bit": 0,
                "description": "Off-chip Memory Scrambling (OCMS) Key Part 2",
                "width": 32
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "SETUP": {
              "offset": "0x00",
              "size": 32,
              "description": "SMC Setup Register (CS_number = 0)"
            },
            "PULSE": {
              "offset": "0x04",
              "size": 32,
              "description": "SMC Pulse Register (CS_number = 0)"
            },
            "CYCLE": {
              "offset": "0x08",
              "size": 32,
              "description": "SMC Cycle Register (CS_number = 0)"
            },
            "MODE": {
              "offset": "0x0C",
              "size": 32,
              "description": "SMC MODE Register (CS_number = 0)"
            },
            "OCMS": {
              "offset": "0x80",
              "size": 32,
              "description": "SMC OCMS MODE Register"
            },
            "KEY1": {
              "offset": "0x84",
              "size": 32,
              "description": "SMC OCMS KEY1 Register"
            },
            "KEY2": {
              "offset": "0x88",
              "size": 32,
              "description": "SMC OCMS KEY2 Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "SMC Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "SMC Write Protection Status Register"
            }
          },
          "bits": {
            "SETUP": {
              "NWE_SETUP": {
                "bit": 0,
                "description": "NWE Setup Length",
                "width": 6
              },
              "NCS_WR_SETUP": {
                "bit": 8,
                "description": "NCS Setup Length in WRITE Access",
                "width": 6
              },
              "NRD_SETUP": {
                "bit": 16,
                "description": "NRD Setup Length",
                "width": 6
              },
              "NCS_RD_SETUP": {
                "bit": 24,
                "description": "NCS Setup Length in READ Access",
                "width": 6
              }
            },
            "PULSE": {
              "NWE_PULSE": {
                "bit": 0,
                "description": "NWE Pulse Length",
                "width": 7
              },
              "NCS_WR_PULSE": {
                "bit": 8,
                "description": "NCS Pulse Length in WRITE Access",
                "width": 7
              },
              "NRD_PULSE": {
                "bit": 16,
                "description": "NRD Pulse Length",
                "width": 7
              },
              "NCS_RD_PULSE": {
                "bit": 24,
                "description": "NCS Pulse Length in READ Access",
                "width": 7
              }
            },
            "CYCLE": {
              "NWE_CYCLE": {
                "bit": 0,
                "description": "Total Write Cycle Length",
                "width": 9
              },
              "NRD_CYCLE": {
                "bit": 16,
                "description": "Total Read Cycle Length",
                "width": 9
              }
            },
            "MODE": {
              "READ_MODE": {
                "bit": 0,
                "description": "Read Mode"
              },
              "WRITE_MODE": {
                "bit": 1,
                "description": "Write Mode"
              },
              "EXNW_MODE": {
                "bit": 4,
                "description": "NWAIT Mode",
                "width": 2
              },
              "BAT": {
                "bit": 8,
                "description": "Byte Access Type"
              },
              "DBW": {
                "bit": 12,
                "description": "Data Bus Width"
              },
              "TDF_CYCLES": {
                "bit": 16,
                "description": "Data Float Time",
                "width": 4
              },
              "TDF_MODE": {
                "bit": 20,
                "description": "TDF Optimization"
              },
              "PMEN": {
                "bit": 24,
                "description": "Page Mode Enabled"
              },
              "PS": {
                "bit": 28,
                "description": "Page Size",
                "width": 2
              }
            },
            "OCMS": {
              "SMSE": {
                "bit": 0,
                "description": "Static Memory Controller Scrambling Enable"
              },
              "CS0SE": {
                "bit": 8,
                "description": "Chip Select 0 Scrambling Enable"
              },
              "CS1SE": {
                "bit": 9,
                "description": "Chip Select 1 Scrambling Enable"
              },
              "CS2SE": {
                "bit": 10,
                "description": "Chip Select 2 Scrambling Enable"
              },
              "CS3SE": {
                "bit": 11,
                "description": "Chip Select 3 Scrambling Enable"
              }
            },
            "KEY1": {
              "KEY1": {
                "bit": 0,
                "description": "Off Chip Memory Scrambling (OCMS) Key Part 1",
                "width": 32
              }
            },
            "KEY2": {
              "KEY2": {
                "bit": 0,
                "description": "Off Chip Memory Scrambling (OCMS) Key Part 2",
                "width": 32
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            }
          }
        },
        "SSC": {
          "instances": [
            {
              "name": "SSC",
              "base": "0x40004000",
              "irq": 22
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "CMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Mode Register"
            },
            "RCMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Receive Clock Mode Register"
            },
            "RFMR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receive Frame Mode Register"
            },
            "TCMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmit Clock Mode Register"
            },
            "TFMR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Frame Mode Register"
            },
            "RHR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Holding Register"
            },
            "THR": {
              "offset": "0x24",
              "size": 32,
              "description": "Transmit Holding Register"
            },
            "RSHR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Sync. Holding Register"
            },
            "TSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Sync. Holding Register"
            },
            "RC0R": {
              "offset": "0x38",
              "size": 32,
              "description": "Receive Compare 0 Register"
            },
            "RC1R": {
              "offset": "0x3C",
              "size": 32,
              "description": "Receive Compare 1 Register"
            },
            "SR": {
              "offset": "0x40",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "RXEN": {
                "bit": 0,
                "description": "Receive Enable"
              },
              "RXDIS": {
                "bit": 1,
                "description": "Receive Disable"
              },
              "TXEN": {
                "bit": 8,
                "description": "Transmit Enable"
              },
              "TXDIS": {
                "bit": 9,
                "description": "Transmit Disable"
              },
              "SWRST": {
                "bit": 15,
                "description": "Software Reset"
              }
            },
            "CMR": {
              "DIV": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 12
              }
            },
            "RCMR": {
              "CKS": {
                "bit": 0,
                "description": "Receive Clock Selection",
                "width": 2
              },
              "CKO": {
                "bit": 2,
                "description": "Receive Clock Output Mode Selection",
                "width": 3
              },
              "CKI": {
                "bit": 5,
                "description": "Receive Clock Inversion"
              },
              "CKG": {
                "bit": 6,
                "description": "Receive Clock Gating Selection",
                "width": 2
              },
              "START": {
                "bit": 8,
                "description": "Receive Start Selection",
                "width": 4
              },
              "STOP": {
                "bit": 12,
                "description": "Receive Stop Selection"
              },
              "STTDLY": {
                "bit": 16,
                "description": "Receive Start Delay",
                "width": 8
              },
              "PERIOD": {
                "bit": 24,
                "description": "Receive Period Divider Selection",
                "width": 8
              }
            },
            "RFMR": {
              "DATLEN": {
                "bit": 0,
                "description": "Data Length",
                "width": 5
              },
              "LOOP": {
                "bit": 5,
                "description": "Loop Mode"
              },
              "MSBF": {
                "bit": 7,
                "description": "Most Significant Bit First"
              },
              "DATNB": {
                "bit": 8,
                "description": "Data Number per Frame",
                "width": 4
              },
              "FSLEN": {
                "bit": 16,
                "description": "Receive Frame Sync Length",
                "width": 4
              },
              "FSOS": {
                "bit": 20,
                "description": "Receive Frame Sync Output Selection",
                "width": 3
              },
              "FSEDGE": {
                "bit": 24,
                "description": "Frame Sync Edge Detection"
              },
              "FSLEN_EXT": {
                "bit": 28,
                "description": "FSLEN Field Extension",
                "width": 4
              }
            },
            "TCMR": {
              "CKS": {
                "bit": 0,
                "description": "Transmit Clock Selection",
                "width": 2
              },
              "CKO": {
                "bit": 2,
                "description": "Transmit Clock Output Mode Selection",
                "width": 3
              },
              "CKI": {
                "bit": 5,
                "description": "Transmit Clock Inversion"
              },
              "CKG": {
                "bit": 6,
                "description": "Transmit Clock Gating Selection",
                "width": 2
              },
              "START": {
                "bit": 8,
                "description": "Transmit Start Selection",
                "width": 4
              },
              "STTDLY": {
                "bit": 16,
                "description": "Transmit Start Delay",
                "width": 8
              },
              "PERIOD": {
                "bit": 24,
                "description": "Transmit Period Divider Selection",
                "width": 8
              }
            },
            "TFMR": {
              "DATLEN": {
                "bit": 0,
                "description": "Data Length",
                "width": 5
              },
              "DATDEF": {
                "bit": 5,
                "description": "Data Default Value"
              },
              "MSBF": {
                "bit": 7,
                "description": "Most Significant Bit First"
              },
              "DATNB": {
                "bit": 8,
                "description": "Data Number per Frame",
                "width": 4
              },
              "FSLEN": {
                "bit": 16,
                "description": "Transmit Frame Sync Length",
                "width": 4
              },
              "FSOS": {
                "bit": 20,
                "description": "Transmit Frame Sync Output Selection",
                "width": 3
              },
              "FSDEN": {
                "bit": 23,
                "description": "Frame Sync Data Enable"
              },
              "FSEDGE": {
                "bit": 24,
                "description": "Frame Sync Edge Detection"
              },
              "FSLEN_EXT": {
                "bit": 28,
                "description": "FSLEN Field Extension",
                "width": 4
              }
            },
            "RHR": {
              "RDAT": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            },
            "THR": {
              "TDAT": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "RSHR": {
              "RSDAT": {
                "bit": 0,
                "description": "Receive Synchronization Data",
                "width": 16
              }
            },
            "TSHR": {
              "TSDAT": {
                "bit": 0,
                "description": "Transmit Synchronization Data",
                "width": 16
              }
            },
            "RC0R": {
              "CP0": {
                "bit": 0,
                "description": "Receive Compare Data 0",
                "width": 16
              }
            },
            "RC1R": {
              "CP1": {
                "bit": 0,
                "description": "Receive Compare Data 1",
                "width": 16
              }
            },
            "SR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Transmit Sync"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Receive Sync"
              },
              "TXEN": {
                "bit": 16,
                "description": "Transmit Enable"
              },
              "RXEN": {
                "bit": 17,
                "description": "Receive Enable"
              }
            },
            "IER": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Enable"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Enable"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Enable"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Enable"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Enable"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Enable"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Enable"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Enable"
              }
            },
            "IDR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Disable"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Disable"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Disable"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Disable"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Disable"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Disable"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Enable"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Enable"
              }
            },
            "IMR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Mask"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Mask"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Mask"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Mask"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Mask"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Mask"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Mask"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Mask"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            }
          }
        },
        "SUPC": {
          "instances": [
            {
              "name": "SUPC",
              "base": "0x400E1810",
              "irq": 0
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Supply Controller Control Register"
            },
            "SMMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Supply Controller Supply Monitor Mode Register"
            },
            "MR": {
              "offset": "0x08",
              "size": 32,
              "description": "Supply Controller Mode Register"
            },
            "WUMR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Supply Controller Wake-up Mode Register"
            },
            "WUIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Supply Controller Wake-up Inputs Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Supply Controller Status Register"
            }
          },
          "bits": {
            "CR": {
              "VROFF": {
                "bit": 2,
                "description": "Voltage Regulator Off"
              },
              "XTALSEL": {
                "bit": 3,
                "description": "Crystal Oscillator Select"
              },
              "KEY": {
                "bit": 24,
                "description": "Password",
                "width": 8
              }
            },
            "SMMR": {
              "SMTH": {
                "bit": 0,
                "description": "Supply Monitor Threshold",
                "width": 4
              },
              "SMSMPL": {
                "bit": 8,
                "description": "Supply Monitor Sampling Period",
                "width": 3
              },
              "SMRSTEN": {
                "bit": 12,
                "description": "Supply Monitor Reset Enable"
              },
              "SMIEN": {
                "bit": 13,
                "description": "Supply Monitor Interrupt Enable"
              }
            },
            "MR": {
              "BODRSTEN": {
                "bit": 12,
                "description": "Brownout Detector Reset Enable"
              },
              "BODDIS": {
                "bit": 13,
                "description": "Brownout Detector Disable"
              },
              "ONREG": {
                "bit": 14,
                "description": "Voltage Regulator Enable"
              },
              "BKUPRETON": {
                "bit": 17,
                "description": "SRAM On In Backup Mode"
              },
              "OSCBYPASS": {
                "bit": 20,
                "description": "Oscillator Bypass"
              },
              "KEY": {
                "bit": 24,
                "description": "Password Key",
                "width": 8
              }
            },
            "WUMR": {
              "SMEN": {
                "bit": 1,
                "description": "Supply Monitor Wake-up Enable"
              },
              "RTTEN": {
                "bit": 2,
                "description": "Real-time Timer Wake-up Enable"
              },
              "RTCEN": {
                "bit": 3,
                "description": "Real-time Clock Wake-up Enable"
              },
              "LPDBCEN0": {
                "bit": 5,
                "description": "Low-power Debouncer Enable WKUP0"
              },
              "LPDBCEN1": {
                "bit": 6,
                "description": "Low-power Debouncer Enable WKUP1"
              },
              "LPDBCCLR": {
                "bit": 7,
                "description": "Low-power Debouncer Clear"
              },
              "WKUPDBC": {
                "bit": 12,
                "description": "Wake-up Inputs Debouncer Period",
                "width": 3
              },
              "LPDBC": {
                "bit": 16,
                "description": "Low-power Debouncer Period",
                "width": 3
              }
            },
            "WUIR": {
              "WKUPEN0": {
                "bit": 0,
                "description": "Wake-up Input Enable 0 to 0"
              },
              "WKUPEN1": {
                "bit": 1,
                "description": "Wake-up Input Enable 0 to 1"
              },
              "WKUPEN2": {
                "bit": 2,
                "description": "Wake-up Input Enable 0 to 2"
              },
              "WKUPEN3": {
                "bit": 3,
                "description": "Wake-up Input Enable 0 to 3"
              },
              "WKUPEN4": {
                "bit": 4,
                "description": "Wake-up Input Enable 0 to 4"
              },
              "WKUPEN5": {
                "bit": 5,
                "description": "Wake-up Input Enable 0 to 5"
              },
              "WKUPEN6": {
                "bit": 6,
                "description": "Wake-up Input Enable 0 to 6"
              },
              "WKUPEN7": {
                "bit": 7,
                "description": "Wake-up Input Enable 0 to 7"
              },
              "WKUPEN8": {
                "bit": 8,
                "description": "Wake-up Input Enable 0 to 8"
              },
              "WKUPEN9": {
                "bit": 9,
                "description": "Wake-up Input Enable 0 to 9"
              },
              "WKUPEN10": {
                "bit": 10,
                "description": "Wake-up Input Enable 0 to 10"
              },
              "WKUPEN11": {
                "bit": 11,
                "description": "Wake-up Input Enable 0 to 11"
              },
              "WKUPEN12": {
                "bit": 12,
                "description": "Wake-up Input Enable 0 to 12"
              },
              "WKUPEN13": {
                "bit": 13,
                "description": "Wake-up Input Enable 0 to 13"
              },
              "WKUPT0": {
                "bit": 16,
                "description": "Wake-up Input Type 0 to 0"
              },
              "WKUPT1": {
                "bit": 17,
                "description": "Wake-up Input Type 0 to 1"
              },
              "WKUPT2": {
                "bit": 18,
                "description": "Wake-up Input Type 0 to 2"
              },
              "WKUPT3": {
                "bit": 19,
                "description": "Wake-up Input Type 0 to 3"
              },
              "WKUPT4": {
                "bit": 20,
                "description": "Wake-up Input Type 0 to 4"
              },
              "WKUPT5": {
                "bit": 21,
                "description": "Wake-up Input Type 0 to 5"
              },
              "WKUPT6": {
                "bit": 22,
                "description": "Wake-up Input Type 0 to 6"
              },
              "WKUPT7": {
                "bit": 23,
                "description": "Wake-up Input Type 0 to 7"
              },
              "WKUPT8": {
                "bit": 24,
                "description": "Wake-up Input Type 0 to 8"
              },
              "WKUPT9": {
                "bit": 25,
                "description": "Wake-up Input Type 0 to 9"
              },
              "WKUPT10": {
                "bit": 26,
                "description": "Wake-up Input Type 0 to 10"
              },
              "WKUPT11": {
                "bit": 27,
                "description": "Wake-up Input Type 0 to 11"
              },
              "WKUPT12": {
                "bit": 28,
                "description": "Wake-up Input Type 0 to 12"
              },
              "WKUPT13": {
                "bit": 29,
                "description": "Wake-up Input Type 0 to 13"
              }
            },
            "SR": {
              "WKUPS": {
                "bit": 1,
                "description": "WKUP Wake-up Status (cleared on read)"
              },
              "SMWS": {
                "bit": 2,
                "description": "Supply Monitor Detection Wake-up Status (cleared on read)"
              },
              "BODRSTS": {
                "bit": 3,
                "description": "Brownout Detector Reset Status (cleared on read)"
              },
              "SMRSTS": {
                "bit": 4,
                "description": "Supply Monitor Reset Status (cleared on read)"
              },
              "SMS": {
                "bit": 5,
                "description": "Supply Monitor Status (cleared on read)"
              },
              "SMOS": {
                "bit": 6,
                "description": "Supply Monitor Output Status"
              },
              "OSCSEL": {
                "bit": 7,
                "description": "32-kHz Oscillator Selection Status"
              },
              "LPDBCS0": {
                "bit": 13,
                "description": "Low-power Debouncer Wake-up Status on WKUP0 (cleared on read)"
              },
              "LPDBCS1": {
                "bit": 14,
                "description": "Low-power Debouncer Wake-up Status on WKUP1 (cleared on read)"
              },
              "WKUPIS0": {
                "bit": 16,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS1": {
                "bit": 17,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS2": {
                "bit": 18,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS3": {
                "bit": 19,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS4": {
                "bit": 20,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS5": {
                "bit": 21,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS6": {
                "bit": 22,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS7": {
                "bit": 23,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS8": {
                "bit": 24,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS9": {
                "bit": 25,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS10": {
                "bit": 26,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS11": {
                "bit": 27,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS12": {
                "bit": 28,
                "description": "WKUPx Input Status (cleared on read)"
              },
              "WKUPIS13": {
                "bit": 29,
                "description": "WKUPx Input Status (cleared on read)"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TC0",
              "base": "0x4000C000",
              "irq": 23
            },
            {
              "name": "TC1",
              "base": "0x40010000",
              "irq": 26
            },
            {
              "name": "TC2",
              "base": "0x40014000",
              "irq": 47
            },
            {
              "name": "TC3",
              "base": "0x40054000",
              "irq": 50
            }
          ],
          "registers": {
            "CCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel Control Register (channel = 0)"
            },
            "CMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel Mode Register (channel = 0)"
            },
            "SMMR": {
              "offset": "0x08",
              "size": 32,
              "description": "Stepper Motor Mode Register (channel = 0)"
            },
            "RAB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Register AB (channel = 0)"
            },
            "CV": {
              "offset": "0x10",
              "size": 32,
              "description": "Counter Value (channel = 0)"
            },
            "RA": {
              "offset": "0x14",
              "size": 32,
              "description": "Register A (channel = 0)"
            },
            "RB": {
              "offset": "0x18",
              "size": 32,
              "description": "Register B (channel = 0)"
            },
            "RC": {
              "offset": "0x1C",
              "size": 32,
              "description": "Register C (channel = 0)"
            },
            "SR": {
              "offset": "0x20",
              "size": 32,
              "description": "Status Register (channel = 0)"
            },
            "IER": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Enable Register (channel = 0)"
            },
            "IDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Disable Register (channel = 0)"
            },
            "IMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Mask Register (channel = 0)"
            },
            "EMR": {
              "offset": "0x30",
              "size": 32,
              "description": "Extended Mode Register (channel = 0)"
            },
            "BCR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Block Control Register"
            },
            "BMR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Block Mode Register"
            },
            "QIER": {
              "offset": "0xC8",
              "size": 32,
              "description": "QDEC Interrupt Enable Register"
            },
            "QIDR": {
              "offset": "0xCC",
              "size": 32,
              "description": "QDEC Interrupt Disable Register"
            },
            "QIMR": {
              "offset": "0xD0",
              "size": 32,
              "description": "QDEC Interrupt Mask Register"
            },
            "QISR": {
              "offset": "0xD4",
              "size": 32,
              "description": "QDEC Interrupt Status Register"
            },
            "FMR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Fault Mode Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            }
          },
          "bits": {
            "CCR": {
              "CLKEN": {
                "bit": 0,
                "description": "Counter Clock Enable Command"
              },
              "CLKDIS": {
                "bit": 1,
                "description": "Counter Clock Disable Command"
              },
              "SWTRG": {
                "bit": 2,
                "description": "Software Trigger Command"
              }
            },
            "CMR": {
              "TCCLKS": {
                "bit": 0,
                "description": "Clock Selection",
                "width": 3
              },
              "CLKI": {
                "bit": 3,
                "description": "Clock Invert"
              },
              "BURST": {
                "bit": 4,
                "description": "Burst Signal Selection",
                "width": 2
              },
              "LDBSTOP": {
                "bit": 6,
                "description": "Counter Clock Stopped with RB Loading"
              },
              "LDBDIS": {
                "bit": 7,
                "description": "Counter Clock Disable with RB Loading"
              },
              "ETRGEDG": {
                "bit": 8,
                "description": "External Trigger Edge Selection",
                "width": 2
              },
              "ABETRG": {
                "bit": 10,
                "description": "TIOAx or TIOBx External Trigger Selection"
              },
              "CPCTRG": {
                "bit": 14,
                "description": "RC Compare Trigger Enable"
              },
              "WAVE": {
                "bit": 15,
                "description": "Waveform Mode"
              },
              "LDRA": {
                "bit": 16,
                "description": "RA Loading Edge Selection",
                "width": 2
              },
              "LDRB": {
                "bit": 18,
                "description": "RB Loading Edge Selection",
                "width": 2
              },
              "SBSMPLR": {
                "bit": 20,
                "description": "Loading Edge Subsampling Ratio",
                "width": 3
              }
            },
            "SMMR": {
              "GCEN": {
                "bit": 0,
                "description": "Gray Count Enable"
              },
              "DOWN": {
                "bit": 1,
                "description": "Down Count"
              }
            },
            "RAB": {
              "RAB": {
                "bit": 0,
                "description": "Register A or Register B",
                "width": 32
              }
            },
            "CV": {
              "CV": {
                "bit": 0,
                "description": "Counter Value",
                "width": 32
              }
            },
            "RA": {
              "RA": {
                "bit": 0,
                "description": "Register A",
                "width": 32
              }
            },
            "RB": {
              "RB": {
                "bit": 0,
                "description": "Register B",
                "width": 32
              }
            },
            "RC": {
              "RC": {
                "bit": 0,
                "description": "Register C",
                "width": 32
              }
            },
            "SR": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow Status (cleared on read)"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun Status (cleared on read)"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare Status (cleared on read)"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare Status (cleared on read)"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare Status (cleared on read)"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading Status (cleared on read)"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading Status (cleared on read)"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger Status (cleared on read)"
              },
              "CLKSTA": {
                "bit": 16,
                "description": "Clock Enabling Status"
              },
              "MTIOA": {
                "bit": 17,
                "description": "TIOAx Mirror"
              },
              "MTIOB": {
                "bit": 18,
                "description": "TIOBx Mirror"
              }
            },
            "IER": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IDR": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IMR": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "EMR": {
              "TRIGSRCA": {
                "bit": 0,
                "description": "Trigger Source for Input A",
                "width": 2
              },
              "TRIGSRCB": {
                "bit": 4,
                "description": "Trigger Source for Input B",
                "width": 2
              },
              "NODIVCLK": {
                "bit": 8,
                "description": "No Divided Clock"
              }
            },
            "BCR": {
              "SYNC": {
                "bit": 0,
                "description": "Synchro Command"
              }
            },
            "BMR": {
              "TC0XC0S": {
                "bit": 0,
                "description": "External Clock Signal 0 Selection",
                "width": 2
              },
              "TC1XC1S": {
                "bit": 2,
                "description": "External Clock Signal 1 Selection",
                "width": 2
              },
              "TC2XC2S": {
                "bit": 4,
                "description": "External Clock Signal 2 Selection",
                "width": 2
              },
              "QDEN": {
                "bit": 8,
                "description": "Quadrature Decoder Enabled"
              },
              "POSEN": {
                "bit": 9,
                "description": "Position Enabled"
              },
              "SPEEDEN": {
                "bit": 10,
                "description": "Speed Enabled"
              },
              "QDTRANS": {
                "bit": 11,
                "description": "Quadrature Decoding Transparent"
              },
              "EDGPHA": {
                "bit": 12,
                "description": "Edge on PHA Count Mode"
              },
              "INVA": {
                "bit": 13,
                "description": "Inverted PHA"
              },
              "INVB": {
                "bit": 14,
                "description": "Inverted PHB"
              },
              "INVIDX": {
                "bit": 15,
                "description": "Inverted Index"
              },
              "SWAP": {
                "bit": 16,
                "description": "Swap PHA and PHB"
              },
              "IDXPHB": {
                "bit": 17,
                "description": "Index Pin is PHB Pin"
              },
              "MAXFILT": {
                "bit": 20,
                "description": "Maximum Filter",
                "width": 6
              }
            },
            "QIER": {
              "IDX": {
                "bit": 0,
                "description": "Index"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "Direction Change"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature Error"
              }
            },
            "QIDR": {
              "IDX": {
                "bit": 0,
                "description": "Index"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "Direction Change"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature Error"
              }
            },
            "QIMR": {
              "IDX": {
                "bit": 0,
                "description": "Index"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "Direction Change"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature Error"
              }
            },
            "QISR": {
              "IDX": {
                "bit": 0,
                "description": "Index"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "Direction Change"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature Error"
              },
              "DIR": {
                "bit": 8,
                "description": "Direction"
              }
            },
            "FMR": {
              "ENCF0": {
                "bit": 0,
                "description": "Enable Compare Fault Channel 0"
              },
              "ENCF1": {
                "bit": 1,
                "description": "Enable Compare Fault Channel 1"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG",
              "base": "0x40070000",
              "irq": 57
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "IER": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "ODATA": {
              "offset": "0x50",
              "size": 32,
              "description": "Output Data Register"
            }
          },
          "bits": {
            "CR": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the TRNG to Provide Random Values"
              },
              "KEY": {
                "bit": 8,
                "description": "Security Key",
                "width": 24
              }
            },
            "IER": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Enable"
              }
            },
            "IDR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Disable"
              }
            },
            "IMR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Mask"
              }
            },
            "ISR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready"
              }
            },
            "ODATA": {
              "ODATA": {
                "bit": 0,
                "description": "Output Data",
                "width": 32
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "TWIHS0",
              "base": "0x40018000",
              "irq": 19
            },
            {
              "name": "TWIHS1",
              "base": "0x4001C000",
              "irq": 20
            },
            {
              "name": "TWIHS2",
              "base": "0x40060000",
              "irq": 41
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Master Mode Register"
            },
            "SMR": {
              "offset": "0x08",
              "size": 32,
              "description": "Slave Mode Register"
            },
            "IADR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Internal Address Register"
            },
            "CWGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Waveform Generator Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "RHR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Holding Register"
            },
            "THR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Holding Register"
            },
            "SMBTR": {
              "offset": "0x38",
              "size": 32,
              "description": "SMBus Timing Register"
            },
            "FILTR": {
              "offset": "0x44",
              "size": 32,
              "description": "Filter Register"
            },
            "SWMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "SleepWalking Matching Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "START": {
                "bit": 0,
                "description": "Send a START Condition"
              },
              "STOP": {
                "bit": 1,
                "description": "Send a STOP Condition"
              },
              "MSEN": {
                "bit": 2,
                "description": "TWIHS Master Mode Enabled"
              },
              "MSDIS": {
                "bit": 3,
                "description": "TWIHS Master Mode Disabled"
              },
              "SVEN": {
                "bit": 4,
                "description": "TWIHS Slave Mode Enabled"
              },
              "SVDIS": {
                "bit": 5,
                "description": "TWIHS Slave Mode Disabled"
              },
              "QUICK": {
                "bit": 6,
                "description": "SMBus Quick Command"
              },
              "SWRST": {
                "bit": 7,
                "description": "Software Reset"
              },
              "HSEN": {
                "bit": 8,
                "description": "TWIHS High-Speed Mode Enabled"
              },
              "HSDIS": {
                "bit": 9,
                "description": "TWIHS High-Speed Mode Disabled"
              },
              "SMBEN": {
                "bit": 10,
                "description": "SMBus Mode Enabled"
              },
              "SMBDIS": {
                "bit": 11,
                "description": "SMBus Mode Disabled"
              },
              "PECEN": {
                "bit": 12,
                "description": "Packet Error Checking Enable"
              },
              "PECDIS": {
                "bit": 13,
                "description": "Packet Error Checking Disable"
              },
              "PECRQ": {
                "bit": 14,
                "description": "PEC Request"
              },
              "CLEAR": {
                "bit": 15,
                "description": "Bus CLEAR Command"
              },
              "ACMEN": {
                "bit": 16,
                "description": "Alternative Command Mode Enable"
              },
              "ACMDIS": {
                "bit": 17,
                "description": "Alternative Command Mode Disable"
              },
              "THRCLR": {
                "bit": 24,
                "description": "Transmit Holding Register Clear"
              },
              "LOCKCLR": {
                "bit": 26,
                "description": "Lock Clear"
              },
              "FIFOEN": {
                "bit": 28,
                "description": "FIFO Enable"
              },
              "FIFODIS": {
                "bit": 29,
                "description": "FIFO Disable"
              }
            },
            "MMR": {
              "IADRSZ": {
                "bit": 8,
                "description": "Internal Device Address Size",
                "width": 2
              },
              "MREAD": {
                "bit": 12,
                "description": "Master Read Direction"
              },
              "DADR": {
                "bit": 16,
                "description": "Device Address",
                "width": 7
              }
            },
            "SMR": {
              "NACKEN": {
                "bit": 0,
                "description": "Slave Receiver Data Phase NACK enable"
              },
              "SMDA": {
                "bit": 2,
                "description": "SMBus Default Address"
              },
              "SMHH": {
                "bit": 3,
                "description": "SMBus Host Header"
              },
              "SCLWSDIS": {
                "bit": 6,
                "description": "Clock Wait State Disable"
              },
              "MASK": {
                "bit": 8,
                "description": "Slave Address Mask",
                "width": 7
              },
              "SADR": {
                "bit": 16,
                "description": "Slave Address",
                "width": 7
              },
              "SADR1EN": {
                "bit": 28,
                "description": "Slave Address 1 Enable"
              },
              "SADR2EN": {
                "bit": 29,
                "description": "Slave Address 2 Enable"
              },
              "SADR3EN": {
                "bit": 30,
                "description": "Slave Address 3 Enable"
              },
              "DATAMEN": {
                "bit": 31,
                "description": "Data Matching Enable"
              }
            },
            "IADR": {
              "IADR": {
                "bit": 0,
                "description": "Internal Address",
                "width": 24
              }
            },
            "CWGR": {
              "CLDIV": {
                "bit": 0,
                "description": "Clock Low Divider",
                "width": 8
              },
              "CHDIV": {
                "bit": 8,
                "description": "Clock High Divider",
                "width": 8
              },
              "CKDIV": {
                "bit": 16,
                "description": "Clock Divider",
                "width": 3
              },
              "HOLD": {
                "bit": 24,
                "description": "TWD Hold Time Versus TWCK Falling",
                "width": 6
              }
            },
            "SR": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed (cleared by writing TWIHS_THR)"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready (cleared by reading TWIHS_RHR)"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready (cleared by writing TWIHS_THR)"
              },
              "SVREAD": {
                "bit": 3,
                "description": "Slave Read"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access (cleared on read)"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error (cleared on read)"
              },
              "UNRE": {
                "bit": 7,
                "description": "Underrun Error (cleared on read)"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledged (cleared on read)"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost (cleared on read)"
              },
              "SCLWS": {
                "bit": 10,
                "description": "Clock Wait State"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access (cleared on read)"
              },
              "MCACK": {
                "bit": 16,
                "description": "Master Code Acknowledge (cleared on read)"
              },
              "TOUT": {
                "bit": 18,
                "description": "Timeout Error (cleared on read)"
              },
              "PECERR": {
                "bit": 19,
                "description": "PEC Error (cleared on read)"
              },
              "SMBDAM": {
                "bit": 20,
                "description": "SMBus Default Address Match (cleared on read)"
              },
              "SMBHHM": {
                "bit": 21,
                "description": "SMBus Host Header Address Match (cleared on read)"
              },
              "SCL": {
                "bit": 24,
                "description": "SCL Line Value"
              },
              "SDA": {
                "bit": 25,
                "description": "SDA Line Value"
              }
            },
            "IER": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed Interrupt Enable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready Interrupt Enable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready Interrupt Enable"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access Interrupt Enable"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access Interrupt Enable"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error Interrupt Enable"
              },
              "UNRE": {
                "bit": 7,
                "description": "Underrun Error Interrupt Enable"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledge Interrupt Enable"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "SCL_WS": {
                "bit": 10,
                "description": "Clock Wait State Interrupt Enable"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access Interrupt Enable"
              },
              "MCACK": {
                "bit": 16,
                "description": "Master Code Acknowledge Interrupt Enable"
              },
              "TOUT": {
                "bit": 18,
                "description": "Timeout Error Interrupt Enable"
              },
              "PECERR": {
                "bit": 19,
                "description": "PEC Error Interrupt Enable"
              },
              "SMBDAM": {
                "bit": 20,
                "description": "SMBus Default Address Match Interrupt Enable"
              },
              "SMBHHM": {
                "bit": 21,
                "description": "SMBus Host Header Address Match Interrupt Enable"
              }
            },
            "IDR": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed Interrupt Disable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready Interrupt Disable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready Interrupt Disable"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access Interrupt Disable"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access Interrupt Disable"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error Interrupt Disable"
              },
              "UNRE": {
                "bit": 7,
                "description": "Underrun Error Interrupt Disable"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledge Interrupt Disable"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost Interrupt Disable"
              },
              "SCL_WS": {
                "bit": 10,
                "description": "Clock Wait State Interrupt Disable"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access Interrupt Disable"
              },
              "MCACK": {
                "bit": 16,
                "description": "Master Code Acknowledge Interrupt Disable"
              },
              "TOUT": {
                "bit": 18,
                "description": "Timeout Error Interrupt Disable"
              },
              "PECERR": {
                "bit": 19,
                "description": "PEC Error Interrupt Disable"
              },
              "SMBDAM": {
                "bit": 20,
                "description": "SMBus Default Address Match Interrupt Disable"
              },
              "SMBHHM": {
                "bit": 21,
                "description": "SMBus Host Header Address Match Interrupt Disable"
              }
            },
            "IMR": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed Interrupt Mask"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready Interrupt Mask"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready Interrupt Mask"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access Interrupt Mask"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access Interrupt Mask"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error Interrupt Mask"
              },
              "UNRE": {
                "bit": 7,
                "description": "Underrun Error Interrupt Mask"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledge Interrupt Mask"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost Interrupt Mask"
              },
              "SCL_WS": {
                "bit": 10,
                "description": "Clock Wait State Interrupt Mask"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access Interrupt Mask"
              },
              "MCACK": {
                "bit": 16,
                "description": "Master Code Acknowledge Interrupt Mask"
              },
              "TOUT": {
                "bit": 18,
                "description": "Timeout Error Interrupt Mask"
              },
              "PECERR": {
                "bit": 19,
                "description": "PEC Error Interrupt Mask"
              },
              "SMBDAM": {
                "bit": 20,
                "description": "SMBus Default Address Match Interrupt Mask"
              },
              "SMBHHM": {
                "bit": 21,
                "description": "SMBus Host Header Address Match Interrupt Mask"
              }
            },
            "RHR": {
              "RXDATA": {
                "bit": 0,
                "description": "Master or Slave Receive Holding Data",
                "width": 8
              }
            },
            "THR": {
              "TXDATA": {
                "bit": 0,
                "description": "Master or Slave Transmit Holding Data",
                "width": 8
              }
            },
            "SMBTR": {
              "PRESC": {
                "bit": 0,
                "description": "SMBus Clock Prescaler",
                "width": 4
              },
              "TLOWS": {
                "bit": 8,
                "description": "Slave Clock Stretch Maximum Cycles",
                "width": 8
              },
              "TLOWM": {
                "bit": 16,
                "description": "Master Clock Stretch Maximum Cycles",
                "width": 8
              },
              "THMAX": {
                "bit": 24,
                "description": "Clock High Maximum Cycles",
                "width": 8
              }
            },
            "FILTR": {
              "FILT": {
                "bit": 0,
                "description": "RX Digital Filter"
              },
              "PADFEN": {
                "bit": 1,
                "description": "PAD Filter Enable"
              },
              "PADFCFG": {
                "bit": 2,
                "description": "PAD Filter Config"
              },
              "THRES": {
                "bit": 8,
                "description": "Digital Filter Threshold",
                "width": 3
              }
            },
            "SWMR": {
              "SADR1": {
                "bit": 0,
                "description": "Slave Address 1",
                "width": 7
              },
              "SADR2": {
                "bit": 8,
                "description": "Slave Address 2",
                "width": 7
              },
              "SADR3": {
                "bit": 16,
                "description": "Slave Address 3",
                "width": 7
              },
              "DATAM": {
                "bit": 24,
                "description": "Data Match",
                "width": 8
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 24
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x400E0800",
              "irq": 7
            },
            {
              "name": "UART1",
              "base": "0x400E0A00",
              "irq": 8
            },
            {
              "name": "UART2",
              "base": "0x400E1A00",
              "irq": 44
            },
            {
              "name": "UART3",
              "base": "0x400E1C00",
              "irq": 45
            },
            {
              "name": "UART4",
              "base": "0x400E1E00",
              "irq": 46
            },
            {
              "name": "USART0",
              "base": "0x40024000",
              "irq": 13
            },
            {
              "name": "USART1",
              "base": "0x40028000",
              "irq": 14
            },
            {
              "name": "USART2",
              "base": "0x4002C000",
              "irq": 15
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "IER": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status Register"
            },
            "RHR": {
              "offset": "0x18",
              "size": 32,
              "description": "Receive Holding Register"
            },
            "THR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Holding Register"
            },
            "BRGR": {
              "offset": "0x20",
              "size": 32,
              "description": "Baud Rate Generator Register"
            },
            "CMPR": {
              "offset": "0x24",
              "size": 32,
              "description": "Comparison Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            }
          },
          "bits": {
            "CR": {
              "RSTRX": {
                "bit": 2,
                "description": "Reset Receiver"
              },
              "RSTTX": {
                "bit": 3,
                "description": "Reset Transmitter"
              },
              "RXEN": {
                "bit": 4,
                "description": "Receiver Enable"
              },
              "RXDIS": {
                "bit": 5,
                "description": "Receiver Disable"
              },
              "TXEN": {
                "bit": 6,
                "description": "Transmitter Enable"
              },
              "TXDIS": {
                "bit": 7,
                "description": "Transmitter Disable"
              },
              "RSTSTA": {
                "bit": 8,
                "description": "Reset Status"
              },
              "REQCLR": {
                "bit": 12,
                "description": "Request Clear"
              }
            },
            "MR": {
              "FILTER": {
                "bit": 4,
                "description": "Receiver Digital Filter"
              },
              "PAR": {
                "bit": 9,
                "description": "Parity Type",
                "width": 3
              },
              "BRSRCCK": {
                "bit": 12,
                "description": "Baud Rate Source Clock"
              },
              "CHMODE": {
                "bit": 14,
                "description": "Channel Mode",
                "width": 2
              }
            },
            "IER": {
              "RXRDY": {
                "bit": 0,
                "description": "Enable RXRDY Interrupt"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Enable TXRDY Interrupt"
              },
              "OVRE": {
                "bit": 5,
                "description": "Enable Overrun Error Interrupt"
              },
              "FRAME": {
                "bit": 6,
                "description": "Enable Framing Error Interrupt"
              },
              "PARE": {
                "bit": 7,
                "description": "Enable Parity Error Interrupt"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Enable TXEMPTY Interrupt"
              },
              "CMP": {
                "bit": 15,
                "description": "Enable Comparison Interrupt"
              }
            },
            "IDR": {
              "RXRDY": {
                "bit": 0,
                "description": "Disable RXRDY Interrupt"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Disable TXRDY Interrupt"
              },
              "OVRE": {
                "bit": 5,
                "description": "Disable Overrun Error Interrupt"
              },
              "FRAME": {
                "bit": 6,
                "description": "Disable Framing Error Interrupt"
              },
              "PARE": {
                "bit": 7,
                "description": "Disable Parity Error Interrupt"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Disable TXEMPTY Interrupt"
              },
              "CMP": {
                "bit": 15,
                "description": "Disable Comparison Interrupt"
              }
            },
            "IMR": {
              "RXRDY": {
                "bit": 0,
                "description": "Mask RXRDY Interrupt"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Disable TXRDY Interrupt"
              },
              "OVRE": {
                "bit": 5,
                "description": "Mask Overrun Error Interrupt"
              },
              "FRAME": {
                "bit": 6,
                "description": "Mask Framing Error Interrupt"
              },
              "PARE": {
                "bit": 7,
                "description": "Mask Parity Error Interrupt"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Mask TXEMPTY Interrupt"
              },
              "CMP": {
                "bit": 15,
                "description": "Mask Comparison Interrupt"
              }
            },
            "SR": {
              "RXRDY": {
                "bit": 0,
                "description": "Receiver Ready"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Transmitter Ready"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error"
              },
              "FRAME": {
                "bit": 6,
                "description": "Framing Error"
              },
              "PARE": {
                "bit": 7,
                "description": "Parity Error"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmitter Empty"
              },
              "CMP": {
                "bit": 15,
                "description": "Comparison Match"
              }
            },
            "RHR": {
              "RXCHR": {
                "bit": 0,
                "description": "Received Character",
                "width": 8
              }
            },
            "THR": {
              "TXCHR": {
                "bit": 0,
                "description": "Character to be Transmitted",
                "width": 8
              }
            },
            "BRGR": {
              "CD": {
                "bit": 0,
                "description": "Clock Divisor",
                "width": 16
              }
            },
            "CMPR": {
              "VAL1": {
                "bit": 0,
                "description": "First Comparison Value for Received Character",
                "width": 8
              },
              "CMPMODE": {
                "bit": 12,
                "description": "Comparison Mode"
              },
              "CMPPAR": {
                "bit": 14,
                "description": "Compare Parity"
              },
              "VAL2": {
                "bit": 16,
                "description": "Second Comparison Value for Received Character",
                "width": 8
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key",
                "width": 24
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBHS",
              "base": "0x40038000",
              "irq": 34
            }
          ],
          "registers": {
            "DEVCTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Device General Control Register"
            },
            "DEVISR": {
              "offset": "0x04",
              "size": 32,
              "description": "Device Global Interrupt Status Register"
            },
            "DEVICR": {
              "offset": "0x08",
              "size": 32,
              "description": "Device Global Interrupt Clear Register"
            },
            "DEVIFR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Device Global Interrupt Set Register"
            },
            "DEVIMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Device Global Interrupt Mask Register"
            },
            "DEVIDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Device Global Interrupt Disable Register"
            },
            "DEVIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Device Global Interrupt Enable Register"
            },
            "DEVEPT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Device Endpoint Register"
            },
            "DEVFNUM": {
              "offset": "0x20",
              "size": 32,
              "description": "Device Frame Number Register"
            },
            "DEVEPTCFG[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Device Endpoint Configuration Register (n = 0) 0"
            },
            "DEVEPTISR[%s]": {
              "offset": "0x130",
              "size": 32,
              "description": "Device Endpoint Status Register (n = 0) 0"
            },
            "DEVEPTICR[%s]": {
              "offset": "0x160",
              "size": 32,
              "description": "Device Endpoint Clear Register (n = 0) 0"
            },
            "DEVEPTIFR[%s]": {
              "offset": "0x190",
              "size": 32,
              "description": "Device Endpoint Set Register (n = 0) 0"
            },
            "DEVEPTIMR[%s]": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Device Endpoint Mask Register (n = 0) 0"
            },
            "DEVEPTIER[%s]": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Device Endpoint Enable Register (n = 0) 0"
            },
            "DEVEPTIDR[%s]": {
              "offset": "0x220",
              "size": 32,
              "description": "Device Endpoint Disable Register (n = 0) 0"
            },
            "DEVDMANXTDSC": {
              "offset": "0x00",
              "size": 32,
              "description": "Device DMA Channel Next Descriptor Address Register (n = 1)"
            },
            "DEVDMAADDRESS": {
              "offset": "0x04",
              "size": 32,
              "description": "Device DMA Channel Address Register (n = 1)"
            },
            "DEVDMACONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "Device DMA Channel Control Register (n = 1)"
            },
            "DEVDMASTATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Device DMA Channel Status Register (n = 1)"
            },
            "HSTCTRL": {
              "offset": "0x400",
              "size": 32,
              "description": "Host General Control Register"
            },
            "HSTISR": {
              "offset": "0x404",
              "size": 32,
              "description": "Host Global Interrupt Status Register"
            },
            "HSTICR": {
              "offset": "0x408",
              "size": 32,
              "description": "Host Global Interrupt Clear Register"
            },
            "HSTIFR": {
              "offset": "0x40C",
              "size": 32,
              "description": "Host Global Interrupt Set Register"
            },
            "HSTIMR": {
              "offset": "0x410",
              "size": 32,
              "description": "Host Global Interrupt Mask Register"
            },
            "HSTIDR": {
              "offset": "0x414",
              "size": 32,
              "description": "Host Global Interrupt Disable Register"
            },
            "HSTIER": {
              "offset": "0x418",
              "size": 32,
              "description": "Host Global Interrupt Enable Register"
            },
            "HSTPIP": {
              "offset": "0x41C",
              "size": 32,
              "description": "Host Pipe Register"
            },
            "HSTFNUM": {
              "offset": "0x420",
              "size": 32,
              "description": "Host Frame Number Register"
            },
            "HSTADDR1": {
              "offset": "0x424",
              "size": 32,
              "description": "Host Address 1 Register"
            },
            "HSTADDR2": {
              "offset": "0x428",
              "size": 32,
              "description": "Host Address 2 Register"
            },
            "HSTADDR3": {
              "offset": "0x42C",
              "size": 32,
              "description": "Host Address 3 Register"
            },
            "HSTPIPCFG[%s]": {
              "offset": "0x500",
              "size": 32,
              "description": "Host Pipe Configuration Register (n = 0) 0"
            },
            "HSTPIPISR[%s]": {
              "offset": "0x530",
              "size": 32,
              "description": "Host Pipe Status Register (n = 0) 0"
            },
            "HSTPIPICR[%s]": {
              "offset": "0x560",
              "size": 32,
              "description": "Host Pipe Clear Register (n = 0) 0"
            },
            "HSTPIPIFR[%s]": {
              "offset": "0x590",
              "size": 32,
              "description": "Host Pipe Set Register (n = 0) 0"
            },
            "HSTPIPIMR[%s]": {
              "offset": "0x5C0",
              "size": 32,
              "description": "Host Pipe Mask Register (n = 0) 0"
            },
            "HSTPIPIER[%s]": {
              "offset": "0x5F0",
              "size": 32,
              "description": "Host Pipe Enable Register (n = 0) 0"
            },
            "HSTPIPIDR[%s]": {
              "offset": "0x620",
              "size": 32,
              "description": "Host Pipe Disable Register (n = 0) 0"
            },
            "HSTPIPINRQ[%s]": {
              "offset": "0x650",
              "size": 32,
              "description": "Host Pipe IN Request Register (n = 0) 0"
            },
            "HSTPIPERR[%s]": {
              "offset": "0x680",
              "size": 32,
              "description": "Host Pipe Error Register (n = 0) 0"
            },
            "HSTDMANXTDSC": {
              "offset": "0x00",
              "size": 32,
              "description": "Host DMA Channel Next Descriptor Address Register (n = 1)"
            },
            "HSTDMAADDRESS": {
              "offset": "0x04",
              "size": 32,
              "description": "Host DMA Channel Address Register (n = 1)"
            },
            "HSTDMACONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "Host DMA Channel Control Register (n = 1)"
            },
            "HSTDMASTATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Host DMA Channel Status Register (n = 1)"
            },
            "CTRL": {
              "offset": "0x800",
              "size": 32,
              "description": "General Control Register"
            },
            "SR": {
              "offset": "0x804",
              "size": 32,
              "description": "General Status Register"
            },
            "SCR": {
              "offset": "0x808",
              "size": 32,
              "description": "General Status Clear Register"
            },
            "SFR": {
              "offset": "0x80C",
              "size": 32,
              "description": "General Status Set Register"
            }
          },
          "bits": {
            "DEVCTRL": {
              "UADD": {
                "bit": 0,
                "description": "USB Address",
                "width": 7
              },
              "ADDEN": {
                "bit": 7,
                "description": "Address Enable"
              },
              "DETACH": {
                "bit": 8,
                "description": "Detach"
              },
              "RMWKUP": {
                "bit": 9,
                "description": "Remote Wake-Up"
              },
              "SPDCONF": {
                "bit": 10,
                "description": "Mode Configuration",
                "width": 2
              },
              "LS": {
                "bit": 12,
                "description": "Low-Speed Mode Force"
              },
              "TSTJ": {
                "bit": 13,
                "description": "Test mode J"
              },
              "TSTK": {
                "bit": 14,
                "description": "Test mode K"
              },
              "TSTPCKT": {
                "bit": 15,
                "description": "Test packet mode"
              },
              "OPMODE2": {
                "bit": 16,
                "description": "Specific Operational mode"
              }
            },
            "DEVISR": {
              "SUSP": {
                "bit": 0,
                "description": "Suspend Interrupt"
              },
              "MSOF": {
                "bit": 1,
                "description": "Micro Start of Frame Interrupt"
              },
              "SOF": {
                "bit": 2,
                "description": "Start of Frame Interrupt"
              },
              "EORST": {
                "bit": 3,
                "description": "End of Reset Interrupt"
              },
              "WAKEUP": {
                "bit": 4,
                "description": "Wake-Up Interrupt"
              },
              "EORSM": {
                "bit": 5,
                "description": "End of Resume Interrupt"
              },
              "UPRSM": {
                "bit": 6,
                "description": "Upstream Resume Interrupt"
              },
              "PEP_0": {
                "bit": 12,
                "description": "Endpoint 0 Interrupt"
              },
              "PEP_1": {
                "bit": 13,
                "description": "Endpoint 1 Interrupt"
              },
              "PEP_2": {
                "bit": 14,
                "description": "Endpoint 2 Interrupt"
              },
              "PEP_3": {
                "bit": 15,
                "description": "Endpoint 3 Interrupt"
              },
              "PEP_4": {
                "bit": 16,
                "description": "Endpoint 4 Interrupt"
              },
              "PEP_5": {
                "bit": 17,
                "description": "Endpoint 5 Interrupt"
              },
              "PEP_6": {
                "bit": 18,
                "description": "Endpoint 6 Interrupt"
              },
              "PEP_7": {
                "bit": 19,
                "description": "Endpoint 7 Interrupt"
              },
              "PEP_8": {
                "bit": 20,
                "description": "Endpoint 8 Interrupt"
              },
              "PEP_9": {
                "bit": 21,
                "description": "Endpoint 9 Interrupt"
              },
              "PEP_10": {
                "bit": 22,
                "description": "Endpoint 10 Interrupt"
              },
              "PEP_11": {
                "bit": 23,
                "description": "Endpoint 11 Interrupt"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt"
              }
            },
            "DEVICR": {
              "SUSPC": {
                "bit": 0,
                "description": "Suspend Interrupt Clear"
              },
              "MSOFC": {
                "bit": 1,
                "description": "Micro Start of Frame Interrupt Clear"
              },
              "SOFC": {
                "bit": 2,
                "description": "Start of Frame Interrupt Clear"
              },
              "EORSTC": {
                "bit": 3,
                "description": "End of Reset Interrupt Clear"
              },
              "WAKEUPC": {
                "bit": 4,
                "description": "Wake-Up Interrupt Clear"
              },
              "EORSMC": {
                "bit": 5,
                "description": "End of Resume Interrupt Clear"
              },
              "UPRSMC": {
                "bit": 6,
                "description": "Upstream Resume Interrupt Clear"
              }
            },
            "DEVIFR": {
              "SUSPS": {
                "bit": 0,
                "description": "Suspend Interrupt Set"
              },
              "MSOFS": {
                "bit": 1,
                "description": "Micro Start of Frame Interrupt Set"
              },
              "SOFS": {
                "bit": 2,
                "description": "Start of Frame Interrupt Set"
              },
              "EORSTS": {
                "bit": 3,
                "description": "End of Reset Interrupt Set"
              },
              "WAKEUPS": {
                "bit": 4,
                "description": "Wake-Up Interrupt Set"
              },
              "EORSMS": {
                "bit": 5,
                "description": "End of Resume Interrupt Set"
              },
              "UPRSMS": {
                "bit": 6,
                "description": "Upstream Resume Interrupt Set"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Set"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Set"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Set"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Set"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Set"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Set"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Set"
              }
            },
            "DEVIMR": {
              "SUSPE": {
                "bit": 0,
                "description": "Suspend Interrupt Mask"
              },
              "MSOFE": {
                "bit": 1,
                "description": "Micro Start of Frame Interrupt Mask"
              },
              "SOFE": {
                "bit": 2,
                "description": "Start of Frame Interrupt Mask"
              },
              "EORSTE": {
                "bit": 3,
                "description": "End of Reset Interrupt Mask"
              },
              "WAKEUPE": {
                "bit": 4,
                "description": "Wake-Up Interrupt Mask"
              },
              "EORSME": {
                "bit": 5,
                "description": "End of Resume Interrupt Mask"
              },
              "UPRSME": {
                "bit": 6,
                "description": "Upstream Resume Interrupt Mask"
              },
              "PEP_0": {
                "bit": 12,
                "description": "Endpoint 0 Interrupt Mask"
              },
              "PEP_1": {
                "bit": 13,
                "description": "Endpoint 1 Interrupt Mask"
              },
              "PEP_2": {
                "bit": 14,
                "description": "Endpoint 2 Interrupt Mask"
              },
              "PEP_3": {
                "bit": 15,
                "description": "Endpoint 3 Interrupt Mask"
              },
              "PEP_4": {
                "bit": 16,
                "description": "Endpoint 4 Interrupt Mask"
              },
              "PEP_5": {
                "bit": 17,
                "description": "Endpoint 5 Interrupt Mask"
              },
              "PEP_6": {
                "bit": 18,
                "description": "Endpoint 6 Interrupt Mask"
              },
              "PEP_7": {
                "bit": 19,
                "description": "Endpoint 7 Interrupt Mask"
              },
              "PEP_8": {
                "bit": 20,
                "description": "Endpoint 8 Interrupt Mask"
              },
              "PEP_9": {
                "bit": 21,
                "description": "Endpoint 9 Interrupt Mask"
              },
              "PEP_10": {
                "bit": 22,
                "description": "Endpoint 10 Interrupt Mask"
              },
              "PEP_11": {
                "bit": 23,
                "description": "Endpoint 11 Interrupt Mask"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Mask"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Mask"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Mask"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Mask"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Mask"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Mask"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Mask"
              }
            },
            "DEVIDR": {
              "SUSPEC": {
                "bit": 0,
                "description": "Suspend Interrupt Disable"
              },
              "MSOFEC": {
                "bit": 1,
                "description": "Micro Start of Frame Interrupt Disable"
              },
              "SOFEC": {
                "bit": 2,
                "description": "Start of Frame Interrupt Disable"
              },
              "EORSTEC": {
                "bit": 3,
                "description": "End of Reset Interrupt Disable"
              },
              "WAKEUPEC": {
                "bit": 4,
                "description": "Wake-Up Interrupt Disable"
              },
              "EORSMEC": {
                "bit": 5,
                "description": "End of Resume Interrupt Disable"
              },
              "UPRSMEC": {
                "bit": 6,
                "description": "Upstream Resume Interrupt Disable"
              },
              "PEP_0": {
                "bit": 12,
                "description": "Endpoint 0 Interrupt Disable"
              },
              "PEP_1": {
                "bit": 13,
                "description": "Endpoint 1 Interrupt Disable"
              },
              "PEP_2": {
                "bit": 14,
                "description": "Endpoint 2 Interrupt Disable"
              },
              "PEP_3": {
                "bit": 15,
                "description": "Endpoint 3 Interrupt Disable"
              },
              "PEP_4": {
                "bit": 16,
                "description": "Endpoint 4 Interrupt Disable"
              },
              "PEP_5": {
                "bit": 17,
                "description": "Endpoint 5 Interrupt Disable"
              },
              "PEP_6": {
                "bit": 18,
                "description": "Endpoint 6 Interrupt Disable"
              },
              "PEP_7": {
                "bit": 19,
                "description": "Endpoint 7 Interrupt Disable"
              },
              "PEP_8": {
                "bit": 20,
                "description": "Endpoint 8 Interrupt Disable"
              },
              "PEP_9": {
                "bit": 21,
                "description": "Endpoint 9 Interrupt Disable"
              },
              "PEP_10": {
                "bit": 22,
                "description": "Endpoint 10 Interrupt Disable"
              },
              "PEP_11": {
                "bit": 23,
                "description": "Endpoint 11 Interrupt Disable"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Disable"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Disable"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Disable"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Disable"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Disable"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Disable"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Disable"
              }
            },
            "DEVIER": {
              "SUSPES": {
                "bit": 0,
                "description": "Suspend Interrupt Enable"
              },
              "MSOFES": {
                "bit": 1,
                "description": "Micro Start of Frame Interrupt Enable"
              },
              "SOFES": {
                "bit": 2,
                "description": "Start of Frame Interrupt Enable"
              },
              "EORSTES": {
                "bit": 3,
                "description": "End of Reset Interrupt Enable"
              },
              "WAKEUPES": {
                "bit": 4,
                "description": "Wake-Up Interrupt Enable"
              },
              "EORSMES": {
                "bit": 5,
                "description": "End of Resume Interrupt Enable"
              },
              "UPRSMES": {
                "bit": 6,
                "description": "Upstream Resume Interrupt Enable"
              },
              "PEP_0": {
                "bit": 12,
                "description": "Endpoint 0 Interrupt Enable"
              },
              "PEP_1": {
                "bit": 13,
                "description": "Endpoint 1 Interrupt Enable"
              },
              "PEP_2": {
                "bit": 14,
                "description": "Endpoint 2 Interrupt Enable"
              },
              "PEP_3": {
                "bit": 15,
                "description": "Endpoint 3 Interrupt Enable"
              },
              "PEP_4": {
                "bit": 16,
                "description": "Endpoint 4 Interrupt Enable"
              },
              "PEP_5": {
                "bit": 17,
                "description": "Endpoint 5 Interrupt Enable"
              },
              "PEP_6": {
                "bit": 18,
                "description": "Endpoint 6 Interrupt Enable"
              },
              "PEP_7": {
                "bit": 19,
                "description": "Endpoint 7 Interrupt Enable"
              },
              "PEP_8": {
                "bit": 20,
                "description": "Endpoint 8 Interrupt Enable"
              },
              "PEP_9": {
                "bit": 21,
                "description": "Endpoint 9 Interrupt Enable"
              },
              "PEP_10": {
                "bit": 22,
                "description": "Endpoint 10 Interrupt Enable"
              },
              "PEP_11": {
                "bit": 23,
                "description": "Endpoint 11 Interrupt Enable"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Enable"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Enable"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Enable"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Enable"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Enable"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Enable"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Enable"
              }
            },
            "DEVEPT": {
              "EPEN0": {
                "bit": 0,
                "description": "Endpoint 0 Enable"
              },
              "EPEN1": {
                "bit": 1,
                "description": "Endpoint 1 Enable"
              },
              "EPEN2": {
                "bit": 2,
                "description": "Endpoint 2 Enable"
              },
              "EPEN3": {
                "bit": 3,
                "description": "Endpoint 3 Enable"
              },
              "EPEN4": {
                "bit": 4,
                "description": "Endpoint 4 Enable"
              },
              "EPEN5": {
                "bit": 5,
                "description": "Endpoint 5 Enable"
              },
              "EPEN6": {
                "bit": 6,
                "description": "Endpoint 6 Enable"
              },
              "EPEN7": {
                "bit": 7,
                "description": "Endpoint 7 Enable"
              },
              "EPEN8": {
                "bit": 8,
                "description": "Endpoint 8 Enable"
              },
              "EPEN9": {
                "bit": 9,
                "description": "Endpoint 9 Enable"
              },
              "EPRST0": {
                "bit": 16,
                "description": "Endpoint 0 Reset"
              },
              "EPRST1": {
                "bit": 17,
                "description": "Endpoint 1 Reset"
              },
              "EPRST2": {
                "bit": 18,
                "description": "Endpoint 2 Reset"
              },
              "EPRST3": {
                "bit": 19,
                "description": "Endpoint 3 Reset"
              },
              "EPRST4": {
                "bit": 20,
                "description": "Endpoint 4 Reset"
              },
              "EPRST5": {
                "bit": 21,
                "description": "Endpoint 5 Reset"
              },
              "EPRST6": {
                "bit": 22,
                "description": "Endpoint 6 Reset"
              },
              "EPRST7": {
                "bit": 23,
                "description": "Endpoint 7 Reset"
              },
              "EPRST8": {
                "bit": 24,
                "description": "Endpoint 8 Reset"
              },
              "EPRST9": {
                "bit": 25,
                "description": "Endpoint 9 Reset"
              }
            },
            "DEVFNUM": {
              "MFNUM": {
                "bit": 0,
                "description": "Micro Frame Number",
                "width": 3
              },
              "FNUM": {
                "bit": 3,
                "description": "Frame Number",
                "width": 11
              },
              "FNCERR": {
                "bit": 15,
                "description": "Frame Number CRC Error"
              }
            },
            "DEVEPTCFG[%s]": {
              "ALLOC": {
                "bit": 1,
                "description": "Endpoint Memory Allocate"
              },
              "EPBK": {
                "bit": 2,
                "description": "Endpoint Banks",
                "width": 2
              },
              "EPSIZE": {
                "bit": 4,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPDIR": {
                "bit": 8,
                "description": "Endpoint Direction"
              },
              "AUTOSW": {
                "bit": 9,
                "description": "Automatic Switch"
              },
              "EPTYPE": {
                "bit": 11,
                "description": "Endpoint Type",
                "width": 2
              },
              "NBTRANS": {
                "bit": 13,
                "description": "Number of transactions per microframe for isochronous endpoint",
                "width": 2
              }
            },
            "DEVEPTISR[%s]": {
              "TXINI": {
                "bit": 0,
                "description": "Transmitted IN Data Interrupt"
              },
              "RXOUTI": {
                "bit": 1,
                "description": "Received OUT Data Interrupt"
              },
              "RXSTPI": {
                "bit": 2,
                "description": "Received SETUP Interrupt"
              },
              "NAKOUTI": {
                "bit": 3,
                "description": "NAKed OUT Interrupt"
              },
              "NAKINI": {
                "bit": 4,
                "description": "NAKed IN Interrupt"
              },
              "OVERFI": {
                "bit": 5,
                "description": "Overflow Interrupt"
              },
              "STALLEDI": {
                "bit": 6,
                "description": "STALLed Interrupt"
              },
              "SHORTPACKET": {
                "bit": 7,
                "description": "Short Packet Interrupt"
              },
              "DTSEQ": {
                "bit": 8,
                "description": "Data Toggle Sequence",
                "width": 2
              },
              "NBUSYBK": {
                "bit": 12,
                "description": "Number of Busy Banks",
                "width": 2
              },
              "CURRBK": {
                "bit": 14,
                "description": "Current Bank",
                "width": 2
              },
              "RWALL": {
                "bit": 16,
                "description": "Read/Write Allowed"
              },
              "CTRLDIR": {
                "bit": 17,
                "description": "Control Direction"
              },
              "CFGOK": {
                "bit": 18,
                "description": "Configuration OK Status"
              },
              "BYCT": {
                "bit": 20,
                "description": "Byte Count",
                "width": 11
              }
            },
            "DEVEPTICR[%s]": {
              "TXINIC": {
                "bit": 0,
                "description": "Transmitted IN Data Interrupt Clear"
              },
              "RXOUTIC": {
                "bit": 1,
                "description": "Received OUT Data Interrupt Clear"
              },
              "RXSTPIC": {
                "bit": 2,
                "description": "Received SETUP Interrupt Clear"
              },
              "NAKOUTIC": {
                "bit": 3,
                "description": "NAKed OUT Interrupt Clear"
              },
              "NAKINIC": {
                "bit": 4,
                "description": "NAKed IN Interrupt Clear"
              },
              "OVERFIC": {
                "bit": 5,
                "description": "Overflow Interrupt Clear"
              },
              "STALLEDIC": {
                "bit": 6,
                "description": "STALLed Interrupt Clear"
              },
              "SHORTPACKETC": {
                "bit": 7,
                "description": "Short Packet Interrupt Clear"
              }
            },
            "DEVEPTIFR[%s]": {
              "TXINIS": {
                "bit": 0,
                "description": "Transmitted IN Data Interrupt Set"
              },
              "RXOUTIS": {
                "bit": 1,
                "description": "Received OUT Data Interrupt Set"
              },
              "RXSTPIS": {
                "bit": 2,
                "description": "Received SETUP Interrupt Set"
              },
              "NAKOUTIS": {
                "bit": 3,
                "description": "NAKed OUT Interrupt Set"
              },
              "NAKINIS": {
                "bit": 4,
                "description": "NAKed IN Interrupt Set"
              },
              "OVERFIS": {
                "bit": 5,
                "description": "Overflow Interrupt Set"
              },
              "STALLEDIS": {
                "bit": 6,
                "description": "STALLed Interrupt Set"
              },
              "SHORTPACKETS": {
                "bit": 7,
                "description": "Short Packet Interrupt Set"
              },
              "NBUSYBKS": {
                "bit": 12,
                "description": "Number of Busy Banks Interrupt Set"
              }
            },
            "DEVEPTIMR[%s]": {
              "TXINE": {
                "bit": 0,
                "description": "Transmitted IN Data Interrupt"
              },
              "RXOUTE": {
                "bit": 1,
                "description": "Received OUT Data Interrupt"
              },
              "RXSTPE": {
                "bit": 2,
                "description": "Received SETUP Interrupt"
              },
              "NAKOUTE": {
                "bit": 3,
                "description": "NAKed OUT Interrupt"
              },
              "NAKINE": {
                "bit": 4,
                "description": "NAKed IN Interrupt"
              },
              "OVERFE": {
                "bit": 5,
                "description": "Overflow Interrupt"
              },
              "STALLEDE": {
                "bit": 6,
                "description": "STALLed Interrupt"
              },
              "SHORTPACKETE": {
                "bit": 7,
                "description": "Short Packet Interrupt"
              },
              "NBUSYBKE": {
                "bit": 12,
                "description": "Number of Busy Banks Interrupt"
              },
              "KILLBK": {
                "bit": 13,
                "description": "Kill IN Bank"
              },
              "FIFOCON": {
                "bit": 14,
                "description": "FIFO Control"
              },
              "EPDISHDMA": {
                "bit": 16,
                "description": "Endpoint Interrupts Disable HDMA Request"
              },
              "NYETDIS": {
                "bit": 17,
                "description": "NYET Token Disable"
              },
              "RSTDT": {
                "bit": 18,
                "description": "Reset Data Toggle"
              },
              "STALLRQ": {
                "bit": 19,
                "description": "STALL Request"
              }
            },
            "DEVEPTIER[%s]": {
              "TXINES": {
                "bit": 0,
                "description": "Transmitted IN Data Interrupt Enable"
              },
              "RXOUTES": {
                "bit": 1,
                "description": "Received OUT Data Interrupt Enable"
              },
              "RXSTPES": {
                "bit": 2,
                "description": "Received SETUP Interrupt Enable"
              },
              "NAKOUTES": {
                "bit": 3,
                "description": "NAKed OUT Interrupt Enable"
              },
              "NAKINES": {
                "bit": 4,
                "description": "NAKed IN Interrupt Enable"
              },
              "OVERFES": {
                "bit": 5,
                "description": "Overflow Interrupt Enable"
              },
              "STALLEDES": {
                "bit": 6,
                "description": "STALLed Interrupt Enable"
              },
              "SHORTPACKETES": {
                "bit": 7,
                "description": "Short Packet Interrupt Enable"
              },
              "NBUSYBKES": {
                "bit": 12,
                "description": "Number of Busy Banks Interrupt Enable"
              },
              "KILLBKS": {
                "bit": 13,
                "description": "Kill IN Bank"
              },
              "FIFOCONS": {
                "bit": 14,
                "description": "FIFO Control"
              },
              "EPDISHDMAS": {
                "bit": 16,
                "description": "Endpoint Interrupts Disable HDMA Request Enable"
              },
              "NYETDISS": {
                "bit": 17,
                "description": "NYET Token Disable Enable"
              },
              "RSTDTS": {
                "bit": 18,
                "description": "Reset Data Toggle Enable"
              },
              "STALLRQS": {
                "bit": 19,
                "description": "STALL Request Enable"
              }
            },
            "DEVEPTIDR[%s]": {
              "TXINEC": {
                "bit": 0,
                "description": "Transmitted IN Interrupt Clear"
              },
              "RXOUTEC": {
                "bit": 1,
                "description": "Received OUT Data Interrupt Clear"
              },
              "RXSTPEC": {
                "bit": 2,
                "description": "Received SETUP Interrupt Clear"
              },
              "NAKOUTEC": {
                "bit": 3,
                "description": "NAKed OUT Interrupt Clear"
              },
              "NAKINEC": {
                "bit": 4,
                "description": "NAKed IN Interrupt Clear"
              },
              "OVERFEC": {
                "bit": 5,
                "description": "Overflow Interrupt Clear"
              },
              "STALLEDEC": {
                "bit": 6,
                "description": "STALLed Interrupt Clear"
              },
              "SHORTPACKETEC": {
                "bit": 7,
                "description": "Shortpacket Interrupt Clear"
              },
              "NBUSYBKEC": {
                "bit": 12,
                "description": "Number of Busy Banks Interrupt Clear"
              },
              "FIFOCONC": {
                "bit": 14,
                "description": "FIFO Control Clear"
              },
              "EPDISHDMAC": {
                "bit": 16,
                "description": "Endpoint Interrupts Disable HDMA Request Clear"
              },
              "NYETDISC": {
                "bit": 17,
                "description": "NYET Token Disable Clear"
              },
              "STALLRQC": {
                "bit": 19,
                "description": "STALL Request Clear"
              }
            },
            "DEVDMANXTDSC": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DEVDMAADDRESS": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DEVDMACONTROL": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Command"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable Command"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable Control (OUT transfers only)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable Control"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DEVDMASTATUS": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "HSTCTRL": {
              "SOFE": {
                "bit": 8,
                "description": "Start of Frame Generation Enable"
              },
              "RESET": {
                "bit": 9,
                "description": "Send USB Reset"
              },
              "RESUME": {
                "bit": 10,
                "description": "Send USB Resume"
              },
              "SPDCONF": {
                "bit": 12,
                "description": "Mode Configuration",
                "width": 2
              }
            },
            "HSTISR": {
              "DCONNI": {
                "bit": 0,
                "description": "Device Connection Interrupt"
              },
              "DDISCI": {
                "bit": 1,
                "description": "Device Disconnection Interrupt"
              },
              "RSTI": {
                "bit": 2,
                "description": "USB Reset Sent Interrupt"
              },
              "RSMEDI": {
                "bit": 3,
                "description": "Downstream Resume Sent Interrupt"
              },
              "RXRSMI": {
                "bit": 4,
                "description": "Upstream Resume Received Interrupt"
              },
              "HSOFI": {
                "bit": 5,
                "description": "Host Start of Frame Interrupt"
              },
              "HWUPI": {
                "bit": 6,
                "description": "Host Wake-Up Interrupt"
              },
              "PEP_0": {
                "bit": 8,
                "description": "Pipe 0 Interrupt"
              },
              "PEP_1": {
                "bit": 9,
                "description": "Pipe 1 Interrupt"
              },
              "PEP_2": {
                "bit": 10,
                "description": "Pipe 2 Interrupt"
              },
              "PEP_3": {
                "bit": 11,
                "description": "Pipe 3 Interrupt"
              },
              "PEP_4": {
                "bit": 12,
                "description": "Pipe 4 Interrupt"
              },
              "PEP_5": {
                "bit": 13,
                "description": "Pipe 5 Interrupt"
              },
              "PEP_6": {
                "bit": 14,
                "description": "Pipe 6 Interrupt"
              },
              "PEP_7": {
                "bit": 15,
                "description": "Pipe 7 Interrupt"
              },
              "PEP_8": {
                "bit": 16,
                "description": "Pipe 8 Interrupt"
              },
              "PEP_9": {
                "bit": 17,
                "description": "Pipe 9 Interrupt"
              },
              "PEP_10": {
                "bit": 18,
                "description": "Pipe 10 Interrupt"
              },
              "PEP_11": {
                "bit": 19,
                "description": "Pipe 11 Interrupt"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt"
              }
            },
            "HSTICR": {
              "DCONNIC": {
                "bit": 0,
                "description": "Device Connection Interrupt Clear"
              },
              "DDISCIC": {
                "bit": 1,
                "description": "Device Disconnection Interrupt Clear"
              },
              "RSTIC": {
                "bit": 2,
                "description": "USB Reset Sent Interrupt Clear"
              },
              "RSMEDIC": {
                "bit": 3,
                "description": "Downstream Resume Sent Interrupt Clear"
              },
              "RXRSMIC": {
                "bit": 4,
                "description": "Upstream Resume Received Interrupt Clear"
              },
              "HSOFIC": {
                "bit": 5,
                "description": "Host Start of Frame Interrupt Clear"
              },
              "HWUPIC": {
                "bit": 6,
                "description": "Host Wake-Up Interrupt Clear"
              }
            },
            "HSTIFR": {
              "DCONNIS": {
                "bit": 0,
                "description": "Device Connection Interrupt Set"
              },
              "DDISCIS": {
                "bit": 1,
                "description": "Device Disconnection Interrupt Set"
              },
              "RSTIS": {
                "bit": 2,
                "description": "USB Reset Sent Interrupt Set"
              },
              "RSMEDIS": {
                "bit": 3,
                "description": "Downstream Resume Sent Interrupt Set"
              },
              "RXRSMIS": {
                "bit": 4,
                "description": "Upstream Resume Received Interrupt Set"
              },
              "HSOFIS": {
                "bit": 5,
                "description": "Host Start of Frame Interrupt Set"
              },
              "HWUPIS": {
                "bit": 6,
                "description": "Host Wake-Up Interrupt Set"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Set"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Set"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Set"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Set"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Set"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Set"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Set"
              }
            },
            "HSTIMR": {
              "DCONNIE": {
                "bit": 0,
                "description": "Device Connection Interrupt Enable"
              },
              "DDISCIE": {
                "bit": 1,
                "description": "Device Disconnection Interrupt Enable"
              },
              "RSTIE": {
                "bit": 2,
                "description": "USB Reset Sent Interrupt Enable"
              },
              "RSMEDIE": {
                "bit": 3,
                "description": "Downstream Resume Sent Interrupt Enable"
              },
              "RXRSMIE": {
                "bit": 4,
                "description": "Upstream Resume Received Interrupt Enable"
              },
              "HSOFIE": {
                "bit": 5,
                "description": "Host Start of Frame Interrupt Enable"
              },
              "HWUPIE": {
                "bit": 6,
                "description": "Host Wake-Up Interrupt Enable"
              },
              "PEP_0": {
                "bit": 8,
                "description": "Pipe 0 Interrupt Enable"
              },
              "PEP_1": {
                "bit": 9,
                "description": "Pipe 1 Interrupt Enable"
              },
              "PEP_2": {
                "bit": 10,
                "description": "Pipe 2 Interrupt Enable"
              },
              "PEP_3": {
                "bit": 11,
                "description": "Pipe 3 Interrupt Enable"
              },
              "PEP_4": {
                "bit": 12,
                "description": "Pipe 4 Interrupt Enable"
              },
              "PEP_5": {
                "bit": 13,
                "description": "Pipe 5 Interrupt Enable"
              },
              "PEP_6": {
                "bit": 14,
                "description": "Pipe 6 Interrupt Enable"
              },
              "PEP_7": {
                "bit": 15,
                "description": "Pipe 7 Interrupt Enable"
              },
              "PEP_8": {
                "bit": 16,
                "description": "Pipe 8 Interrupt Enable"
              },
              "PEP_9": {
                "bit": 17,
                "description": "Pipe 9 Interrupt Enable"
              },
              "PEP_10": {
                "bit": 18,
                "description": "Pipe 10 Interrupt Enable"
              },
              "PEP_11": {
                "bit": 19,
                "description": "Pipe 11 Interrupt Enable"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Enable"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Enable"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Enable"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Enable"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Enable"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Enable"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Enable"
              }
            },
            "HSTIDR": {
              "DCONNIEC": {
                "bit": 0,
                "description": "Device Connection Interrupt Disable"
              },
              "DDISCIEC": {
                "bit": 1,
                "description": "Device Disconnection Interrupt Disable"
              },
              "RSTIEC": {
                "bit": 2,
                "description": "USB Reset Sent Interrupt Disable"
              },
              "RSMEDIEC": {
                "bit": 3,
                "description": "Downstream Resume Sent Interrupt Disable"
              },
              "RXRSMIEC": {
                "bit": 4,
                "description": "Upstream Resume Received Interrupt Disable"
              },
              "HSOFIEC": {
                "bit": 5,
                "description": "Host Start of Frame Interrupt Disable"
              },
              "HWUPIEC": {
                "bit": 6,
                "description": "Host Wake-Up Interrupt Disable"
              },
              "PEP_0": {
                "bit": 8,
                "description": "Pipe 0 Interrupt Disable"
              },
              "PEP_1": {
                "bit": 9,
                "description": "Pipe 1 Interrupt Disable"
              },
              "PEP_2": {
                "bit": 10,
                "description": "Pipe 2 Interrupt Disable"
              },
              "PEP_3": {
                "bit": 11,
                "description": "Pipe 3 Interrupt Disable"
              },
              "PEP_4": {
                "bit": 12,
                "description": "Pipe 4 Interrupt Disable"
              },
              "PEP_5": {
                "bit": 13,
                "description": "Pipe 5 Interrupt Disable"
              },
              "PEP_6": {
                "bit": 14,
                "description": "Pipe 6 Interrupt Disable"
              },
              "PEP_7": {
                "bit": 15,
                "description": "Pipe 7 Interrupt Disable"
              },
              "PEP_8": {
                "bit": 16,
                "description": "Pipe 8 Interrupt Disable"
              },
              "PEP_9": {
                "bit": 17,
                "description": "Pipe 9 Interrupt Disable"
              },
              "PEP_10": {
                "bit": 18,
                "description": "Pipe 10 Interrupt Disable"
              },
              "PEP_11": {
                "bit": 19,
                "description": "Pipe 11 Interrupt Disable"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Disable"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Disable"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Disable"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Disable"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Disable"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Disable"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Disable"
              }
            },
            "HSTIER": {
              "DCONNIES": {
                "bit": 0,
                "description": "Device Connection Interrupt Enable"
              },
              "DDISCIES": {
                "bit": 1,
                "description": "Device Disconnection Interrupt Enable"
              },
              "RSTIES": {
                "bit": 2,
                "description": "USB Reset Sent Interrupt Enable"
              },
              "RSMEDIES": {
                "bit": 3,
                "description": "Downstream Resume Sent Interrupt Enable"
              },
              "RXRSMIES": {
                "bit": 4,
                "description": "Upstream Resume Received Interrupt Enable"
              },
              "HSOFIES": {
                "bit": 5,
                "description": "Host Start of Frame Interrupt Enable"
              },
              "HWUPIES": {
                "bit": 6,
                "description": "Host Wake-Up Interrupt Enable"
              },
              "PEP_0": {
                "bit": 8,
                "description": "Pipe 0 Interrupt Enable"
              },
              "PEP_1": {
                "bit": 9,
                "description": "Pipe 1 Interrupt Enable"
              },
              "PEP_2": {
                "bit": 10,
                "description": "Pipe 2 Interrupt Enable"
              },
              "PEP_3": {
                "bit": 11,
                "description": "Pipe 3 Interrupt Enable"
              },
              "PEP_4": {
                "bit": 12,
                "description": "Pipe 4 Interrupt Enable"
              },
              "PEP_5": {
                "bit": 13,
                "description": "Pipe 5 Interrupt Enable"
              },
              "PEP_6": {
                "bit": 14,
                "description": "Pipe 6 Interrupt Enable"
              },
              "PEP_7": {
                "bit": 15,
                "description": "Pipe 7 Interrupt Enable"
              },
              "PEP_8": {
                "bit": 16,
                "description": "Pipe 8 Interrupt Enable"
              },
              "PEP_9": {
                "bit": 17,
                "description": "Pipe 9 Interrupt Enable"
              },
              "PEP_10": {
                "bit": 18,
                "description": "Pipe 10 Interrupt Enable"
              },
              "PEP_11": {
                "bit": 19,
                "description": "Pipe 11 Interrupt Enable"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Enable"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Enable"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Enable"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Enable"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Enable"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Enable"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Enable"
              }
            },
            "HSTPIP": {
              "PEN0": {
                "bit": 0,
                "description": "Pipe 0 Enable"
              },
              "PEN1": {
                "bit": 1,
                "description": "Pipe 1 Enable"
              },
              "PEN2": {
                "bit": 2,
                "description": "Pipe 2 Enable"
              },
              "PEN3": {
                "bit": 3,
                "description": "Pipe 3 Enable"
              },
              "PEN4": {
                "bit": 4,
                "description": "Pipe 4 Enable"
              },
              "PEN5": {
                "bit": 5,
                "description": "Pipe 5 Enable"
              },
              "PEN6": {
                "bit": 6,
                "description": "Pipe 6 Enable"
              },
              "PEN7": {
                "bit": 7,
                "description": "Pipe 7 Enable"
              },
              "PEN8": {
                "bit": 8,
                "description": "Pipe 8 Enable"
              },
              "PRST0": {
                "bit": 16,
                "description": "Pipe 0 Reset"
              },
              "PRST1": {
                "bit": 17,
                "description": "Pipe 1 Reset"
              },
              "PRST2": {
                "bit": 18,
                "description": "Pipe 2 Reset"
              },
              "PRST3": {
                "bit": 19,
                "description": "Pipe 3 Reset"
              },
              "PRST4": {
                "bit": 20,
                "description": "Pipe 4 Reset"
              },
              "PRST5": {
                "bit": 21,
                "description": "Pipe 5 Reset"
              },
              "PRST6": {
                "bit": 22,
                "description": "Pipe 6 Reset"
              },
              "PRST7": {
                "bit": 23,
                "description": "Pipe 7 Reset"
              },
              "PRST8": {
                "bit": 24,
                "description": "Pipe 8 Reset"
              }
            },
            "HSTFNUM": {
              "MFNUM": {
                "bit": 0,
                "description": "Micro Frame Number",
                "width": 3
              },
              "FNUM": {
                "bit": 3,
                "description": "Frame Number",
                "width": 11
              },
              "FLENHIGH": {
                "bit": 16,
                "description": "Frame Length",
                "width": 8
              }
            },
            "HSTADDR1": {
              "HSTADDRP0": {
                "bit": 0,
                "description": "USB Host Address",
                "width": 7
              },
              "HSTADDRP1": {
                "bit": 8,
                "description": "USB Host Address",
                "width": 7
              },
              "HSTADDRP2": {
                "bit": 16,
                "description": "USB Host Address",
                "width": 7
              },
              "HSTADDRP3": {
                "bit": 24,
                "description": "USB Host Address",
                "width": 7
              }
            },
            "HSTADDR2": {
              "HSTADDRP4": {
                "bit": 0,
                "description": "USB Host Address",
                "width": 7
              },
              "HSTADDRP5": {
                "bit": 8,
                "description": "USB Host Address",
                "width": 7
              },
              "HSTADDRP6": {
                "bit": 16,
                "description": "USB Host Address",
                "width": 7
              },
              "HSTADDRP7": {
                "bit": 24,
                "description": "USB Host Address",
                "width": 7
              }
            },
            "HSTADDR3": {
              "HSTADDRP8": {
                "bit": 0,
                "description": "USB Host Address",
                "width": 7
              },
              "HSTADDRP9": {
                "bit": 8,
                "description": "USB Host Address",
                "width": 7
              }
            },
            "HSTPIPCFG[%s]": {
              "ALLOC": {
                "bit": 1,
                "description": "Pipe Memory Allocate"
              },
              "PBK": {
                "bit": 2,
                "description": "Pipe Banks",
                "width": 2
              },
              "PSIZE": {
                "bit": 4,
                "description": "Pipe Size",
                "width": 3
              },
              "PTOKEN": {
                "bit": 8,
                "description": "Pipe Token",
                "width": 2
              },
              "AUTOSW": {
                "bit": 10,
                "description": "Automatic Switch"
              },
              "PTYPE": {
                "bit": 12,
                "description": "Pipe Type",
                "width": 2
              },
              "PEPNUM": {
                "bit": 16,
                "description": "Pipe Endpoint Number",
                "width": 4
              },
              "INTFRQ": {
                "bit": 24,
                "description": "Pipe Interrupt Request Frequency",
                "width": 8
              }
            },
            "HSTPIPISR[%s]": {
              "RXINI": {
                "bit": 0,
                "description": "Received IN Data Interrupt"
              },
              "TXOUTI": {
                "bit": 1,
                "description": "Transmitted OUT Data Interrupt"
              },
              "TXSTPI": {
                "bit": 2,
                "description": "Transmitted SETUP Interrupt"
              },
              "PERRI": {
                "bit": 3,
                "description": "Pipe Error Interrupt"
              },
              "NAKEDI": {
                "bit": 4,
                "description": "NAKed Interrupt"
              },
              "OVERFI": {
                "bit": 5,
                "description": "Overflow Interrupt"
              },
              "RXSTALLDI": {
                "bit": 6,
                "description": "Received STALLed Interrupt"
              },
              "SHORTPACKETI": {
                "bit": 7,
                "description": "Short Packet Interrupt"
              },
              "DTSEQ": {
                "bit": 8,
                "description": "Data Toggle Sequence",
                "width": 2
              },
              "NBUSYBK": {
                "bit": 12,
                "description": "Number of Busy Banks",
                "width": 2
              },
              "CURRBK": {
                "bit": 14,
                "description": "Current Bank",
                "width": 2
              },
              "RWALL": {
                "bit": 16,
                "description": "Read/Write Allowed"
              },
              "CFGOK": {
                "bit": 18,
                "description": "Configuration OK Status"
              },
              "PBYCT": {
                "bit": 20,
                "description": "Pipe Byte Count",
                "width": 11
              }
            },
            "HSTPIPICR[%s]": {
              "RXINIC": {
                "bit": 0,
                "description": "Received IN Data Interrupt Clear"
              },
              "TXOUTIC": {
                "bit": 1,
                "description": "Transmitted OUT Data Interrupt Clear"
              },
              "TXSTPIC": {
                "bit": 2,
                "description": "Transmitted SETUP Interrupt Clear"
              },
              "NAKEDIC": {
                "bit": 4,
                "description": "NAKed Interrupt Clear"
              },
              "OVERFIC": {
                "bit": 5,
                "description": "Overflow Interrupt Clear"
              },
              "RXSTALLDIC": {
                "bit": 6,
                "description": "Received STALLed Interrupt Clear"
              },
              "SHORTPACKETIC": {
                "bit": 7,
                "description": "Short Packet Interrupt Clear"
              }
            },
            "HSTPIPIFR[%s]": {
              "RXINIS": {
                "bit": 0,
                "description": "Received IN Data Interrupt Set"
              },
              "TXOUTIS": {
                "bit": 1,
                "description": "Transmitted OUT Data Interrupt Set"
              },
              "TXSTPIS": {
                "bit": 2,
                "description": "Transmitted SETUP Interrupt Set"
              },
              "PERRIS": {
                "bit": 3,
                "description": "Pipe Error Interrupt Set"
              },
              "NAKEDIS": {
                "bit": 4,
                "description": "NAKed Interrupt Set"
              },
              "OVERFIS": {
                "bit": 5,
                "description": "Overflow Interrupt Set"
              },
              "RXSTALLDIS": {
                "bit": 6,
                "description": "Received STALLed Interrupt Set"
              },
              "SHORTPACKETIS": {
                "bit": 7,
                "description": "Short Packet Interrupt Set"
              },
              "NBUSYBKS": {
                "bit": 12,
                "description": "Number of Busy Banks Set"
              }
            },
            "HSTPIPIMR[%s]": {
              "RXINE": {
                "bit": 0,
                "description": "Received IN Data Interrupt Enable"
              },
              "TXOUTE": {
                "bit": 1,
                "description": "Transmitted OUT Data Interrupt Enable"
              },
              "TXSTPE": {
                "bit": 2,
                "description": "Transmitted SETUP Interrupt Enable"
              },
              "PERRE": {
                "bit": 3,
                "description": "Pipe Error Interrupt Enable"
              },
              "NAKEDE": {
                "bit": 4,
                "description": "NAKed Interrupt Enable"
              },
              "OVERFIE": {
                "bit": 5,
                "description": "Overflow Interrupt Enable"
              },
              "RXSTALLDE": {
                "bit": 6,
                "description": "Received STALLed Interrupt Enable"
              },
              "SHORTPACKETIE": {
                "bit": 7,
                "description": "Short Packet Interrupt Enable"
              },
              "NBUSYBKE": {
                "bit": 12,
                "description": "Number of Busy Banks Interrupt Enable"
              },
              "FIFOCON": {
                "bit": 14,
                "description": "FIFO Control"
              },
              "PDISHDMA": {
                "bit": 16,
                "description": "Pipe Interrupts Disable HDMA Request Enable"
              },
              "PFREEZE": {
                "bit": 17,
                "description": "Pipe Freeze"
              },
              "RSTDT": {
                "bit": 18,
                "description": "Reset Data Toggle"
              }
            },
            "HSTPIPIER[%s]": {
              "RXINES": {
                "bit": 0,
                "description": "Received IN Data Interrupt Enable"
              },
              "TXOUTES": {
                "bit": 1,
                "description": "Transmitted OUT Data Interrupt Enable"
              },
              "TXSTPES": {
                "bit": 2,
                "description": "Transmitted SETUP Interrupt Enable"
              },
              "PERRES": {
                "bit": 3,
                "description": "Pipe Error Interrupt Enable"
              },
              "NAKEDES": {
                "bit": 4,
                "description": "NAKed Interrupt Enable"
              },
              "OVERFIES": {
                "bit": 5,
                "description": "Overflow Interrupt Enable"
              },
              "RXSTALLDES": {
                "bit": 6,
                "description": "Received STALLed Interrupt Enable"
              },
              "SHORTPACKETIES": {
                "bit": 7,
                "description": "Short Packet Interrupt Enable"
              },
              "NBUSYBKES": {
                "bit": 12,
                "description": "Number of Busy Banks Enable"
              },
              "PDISHDMAS": {
                "bit": 16,
                "description": "Pipe Interrupts Disable HDMA Request Enable"
              },
              "PFREEZES": {
                "bit": 17,
                "description": "Pipe Freeze Enable"
              },
              "RSTDTS": {
                "bit": 18,
                "description": "Reset Data Toggle Enable"
              }
            },
            "HSTPIPIDR[%s]": {
              "RXINEC": {
                "bit": 0,
                "description": "Received IN Data Interrupt Disable"
              },
              "TXOUTEC": {
                "bit": 1,
                "description": "Transmitted OUT Data Interrupt Disable"
              },
              "TXSTPEC": {
                "bit": 2,
                "description": "Transmitted SETUP Interrupt Disable"
              },
              "PERREC": {
                "bit": 3,
                "description": "Pipe Error Interrupt Disable"
              },
              "NAKEDEC": {
                "bit": 4,
                "description": "NAKed Interrupt Disable"
              },
              "OVERFIEC": {
                "bit": 5,
                "description": "Overflow Interrupt Disable"
              },
              "RXSTALLDEC": {
                "bit": 6,
                "description": "Received STALLed Interrupt Disable"
              },
              "SHORTPACKETIEC": {
                "bit": 7,
                "description": "Short Packet Interrupt Disable"
              },
              "NBUSYBKEC": {
                "bit": 12,
                "description": "Number of Busy Banks Disable"
              },
              "FIFOCONC": {
                "bit": 14,
                "description": "FIFO Control Disable"
              },
              "PDISHDMAC": {
                "bit": 16,
                "description": "Pipe Interrupts Disable HDMA Request Disable"
              },
              "PFREEZEC": {
                "bit": 17,
                "description": "Pipe Freeze Disable"
              }
            },
            "HSTPIPINRQ[%s]": {
              "INRQ": {
                "bit": 0,
                "description": "IN Request Number before Freeze",
                "width": 8
              },
              "INMODE": {
                "bit": 8,
                "description": "IN Request Mode"
              }
            },
            "HSTPIPERR[%s]": {
              "DATATGL": {
                "bit": 0,
                "description": "Data Toggle Error"
              },
              "DATAPID": {
                "bit": 1,
                "description": "Data PID Error"
              },
              "PID": {
                "bit": 2,
                "description": "Data PID Error"
              },
              "TIMEOUT": {
                "bit": 3,
                "description": "Time-Out Error"
              },
              "CRC16": {
                "bit": 4,
                "description": "CRC16 Error"
              },
              "COUNTER": {
                "bit": 5,
                "description": "Error Counter",
                "width": 2
              }
            },
            "HSTDMANXTDSC": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "HSTDMAADDRESS": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "HSTDMACONTROL": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Command"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable Command"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable Control (OUT transfers only)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable Control"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "HSTDMASTATUS": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "CTRL": {
              "RDERRE": {
                "bit": 4,
                "description": "Remote Device Connection Error Interrupt Enable"
              },
              "VBUSHWC": {
                "bit": 8,
                "description": "VBUS Hardware Control"
              },
              "FRZCLK": {
                "bit": 14,
                "description": "Freeze USB Clock"
              },
              "USBE": {
                "bit": 15,
                "description": "USBHS Enable"
              },
              "UIMOD": {
                "bit": 25,
                "description": "USBHS Mode"
              }
            },
            "SR": {
              "RDERRI": {
                "bit": 4,
                "description": "Remote Device Connection Error Interrupt (Host mode only)"
              },
              "SPEED": {
                "bit": 12,
                "description": "Speed Status (Device mode only)",
                "width": 2
              },
              "CLKUSABLE": {
                "bit": 14,
                "description": "UTMI Clock Usable"
              }
            },
            "SCR": {
              "RDERRIC": {
                "bit": 4,
                "description": "Remote Device Connection Error Interrupt Clear"
              }
            },
            "SFR": {
              "RDERRIS": {
                "bit": 4,
                "description": "Remote Device Connection Error Interrupt Set"
              },
              "VBUSRQS": {
                "bit": 9,
                "description": "VBUS Request Set"
              }
            }
          }
        },
        "UTMI": {
          "instances": [
            {
              "name": "UTMI",
              "base": "0x400E0400"
            }
          ],
          "registers": {
            "OHCIICR": {
              "offset": "0x10",
              "size": 32,
              "description": "OHCI Interrupt Configuration Register"
            },
            "CKTRIM": {
              "offset": "0x30",
              "size": 32,
              "description": "UTMI Clock Trimming Register"
            }
          },
          "bits": {
            "OHCIICR": {
              "RES0": {
                "bit": 0,
                "description": "USB PORTx Reset"
              },
              "ARIE": {
                "bit": 4,
                "description": "OHCI Asynchronous Resume Interrupt Enable"
              },
              "APPSTART": {
                "bit": 5,
                "description": "APPSTART"
              },
              "UDPPUDIS": {
                "bit": 23,
                "description": "USB Device Pull-up Disable"
              }
            },
            "CKTRIM": {
              "FREQ": {
                "bit": 0,
                "description": "UTMI Reference Clock Frequency",
                "width": 2
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "XDMAC",
              "base": "0x40078000",
              "irq": 58
            }
          ],
          "registers": {
            "GTYPE": {
              "offset": "0x00",
              "size": 32,
              "description": "Global Type Register"
            },
            "GCFG": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Configuration Register"
            },
            "GWAC": {
              "offset": "0x08",
              "size": 32,
              "description": "Global Weighted Arbiter Configuration Register"
            },
            "GIE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Global Interrupt Enable Register"
            },
            "GID": {
              "offset": "0x10",
              "size": 32,
              "description": "Global Interrupt Disable Register"
            },
            "GIM": {
              "offset": "0x14",
              "size": 32,
              "description": "Global Interrupt Mask Register"
            },
            "GIS": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Interrupt Status Register"
            },
            "GE": {
              "offset": "0x1C",
              "size": 32,
              "description": "Global Channel Enable Register"
            },
            "GD": {
              "offset": "0x20",
              "size": 32,
              "description": "Global Channel Disable Register"
            },
            "GS": {
              "offset": "0x24",
              "size": 32,
              "description": "Global Channel Status Register"
            },
            "GRS": {
              "offset": "0x28",
              "size": 32,
              "description": "Global Channel Read Suspend Register"
            },
            "GWS": {
              "offset": "0x2C",
              "size": 32,
              "description": "Global Channel Write Suspend Register"
            },
            "GRWS": {
              "offset": "0x30",
              "size": 32,
              "description": "Global Channel Read Write Suspend Register"
            },
            "GRWR": {
              "offset": "0x34",
              "size": 32,
              "description": "Global Channel Read Write Resume Register"
            },
            "GSWR": {
              "offset": "0x38",
              "size": 32,
              "description": "Global Channel Software Request Register"
            },
            "GSWS": {
              "offset": "0x3C",
              "size": 32,
              "description": "Global Channel Software Request Status Register"
            },
            "GSWF": {
              "offset": "0x40",
              "size": 32,
              "description": "Global Channel Software Flush Request Register"
            },
            "CIE": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel Interrupt Enable Register (chid = 0)"
            },
            "CID": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel Interrupt Disable Register (chid = 0)"
            },
            "CIM": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel Interrupt Mask Register (chid = 0)"
            },
            "CIS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel Interrupt Status Register (chid = 0)"
            },
            "CSA": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel Source Address Register (chid = 0)"
            },
            "CDA": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel Destination Address Register (chid = 0)"
            },
            "CNDA": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel Next Descriptor Address Register (chid = 0)"
            },
            "CNDC": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel Next Descriptor Control Register (chid = 0)"
            },
            "CUBC": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel Microblock Control Register (chid = 0)"
            },
            "CBC": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel Block Control Register (chid = 0)"
            },
            "CC": {
              "offset": "0x28",
              "size": 32,
              "description": "Channel Configuration Register (chid = 0)"
            },
            "CDS_MSP": {
              "offset": "0x2C",
              "size": 32,
              "description": "Channel Data Stride Memory Set Pattern (chid = 0)"
            },
            "CSUS": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel Source Microblock Stride (chid = 0)"
            },
            "CDUS": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel Destination Microblock Stride (chid = 0)"
            }
          },
          "bits": {
            "GTYPE": {
              "NB_CH": {
                "bit": 0,
                "description": "Number of Channels Minus One",
                "width": 5
              },
              "FIFO_SZ": {
                "bit": 5,
                "description": "Number of Bytes",
                "width": 11
              },
              "NB_REQ": {
                "bit": 16,
                "description": "Number of Peripheral Requests Minus One",
                "width": 7
              }
            },
            "GCFG": {
              "CGDISREG": {
                "bit": 0,
                "description": "Configuration Registers Clock Gating Disable"
              },
              "CGDISPIPE": {
                "bit": 1,
                "description": "Pipeline Clock Gating Disable"
              },
              "CGDISFIFO": {
                "bit": 2,
                "description": "FIFO Clock Gating Disable"
              },
              "CGDISIF": {
                "bit": 3,
                "description": "Bus Interface Clock Gating Disable"
              },
              "BXKBEN": {
                "bit": 8,
                "description": "Boundary X Kilobyte Enable"
              }
            },
            "GWAC": {
              "PW0": {
                "bit": 0,
                "description": "Pool Weight 0",
                "width": 4
              },
              "PW1": {
                "bit": 4,
                "description": "Pool Weight 1",
                "width": 4
              },
              "PW2": {
                "bit": 8,
                "description": "Pool Weight 2",
                "width": 4
              },
              "PW3": {
                "bit": 12,
                "description": "Pool Weight 3",
                "width": 4
              }
            },
            "GIE": {
              "IE0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Interrupt Enable Bit"
              },
              "IE1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Interrupt Enable Bit"
              },
              "IE2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Interrupt Enable Bit"
              },
              "IE3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Interrupt Enable Bit"
              },
              "IE4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Interrupt Enable Bit"
              },
              "IE5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Interrupt Enable Bit"
              },
              "IE6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Interrupt Enable Bit"
              },
              "IE7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Interrupt Enable Bit"
              },
              "IE8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Interrupt Enable Bit"
              },
              "IE9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Interrupt Enable Bit"
              },
              "IE10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Interrupt Enable Bit"
              },
              "IE11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Interrupt Enable Bit"
              },
              "IE12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Interrupt Enable Bit"
              },
              "IE13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Interrupt Enable Bit"
              },
              "IE14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Interrupt Enable Bit"
              },
              "IE15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Interrupt Enable Bit"
              },
              "IE16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Interrupt Enable Bit"
              },
              "IE17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Interrupt Enable Bit"
              },
              "IE18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Interrupt Enable Bit"
              },
              "IE19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Interrupt Enable Bit"
              },
              "IE20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Interrupt Enable Bit"
              },
              "IE21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Interrupt Enable Bit"
              },
              "IE22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Interrupt Enable Bit"
              },
              "IE23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Interrupt Enable Bit"
              }
            },
            "GID": {
              "ID0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Interrupt Disable Bit"
              },
              "ID1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Interrupt Disable Bit"
              },
              "ID2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Interrupt Disable Bit"
              },
              "ID3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Interrupt Disable Bit"
              },
              "ID4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Interrupt Disable Bit"
              },
              "ID5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Interrupt Disable Bit"
              },
              "ID6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Interrupt Disable Bit"
              },
              "ID7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Interrupt Disable Bit"
              },
              "ID8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Interrupt Disable Bit"
              },
              "ID9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Interrupt Disable Bit"
              },
              "ID10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Interrupt Disable Bit"
              },
              "ID11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Interrupt Disable Bit"
              },
              "ID12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Interrupt Disable Bit"
              },
              "ID13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Interrupt Disable Bit"
              },
              "ID14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Interrupt Disable Bit"
              },
              "ID15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Interrupt Disable Bit"
              },
              "ID16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Interrupt Disable Bit"
              },
              "ID17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Interrupt Disable Bit"
              },
              "ID18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Interrupt Disable Bit"
              },
              "ID19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Interrupt Disable Bit"
              },
              "ID20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Interrupt Disable Bit"
              },
              "ID21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Interrupt Disable Bit"
              },
              "ID22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Interrupt Disable Bit"
              },
              "ID23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Interrupt Disable Bit"
              }
            },
            "GIM": {
              "IM0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Interrupt Mask Bit"
              },
              "IM1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Interrupt Mask Bit"
              },
              "IM2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Interrupt Mask Bit"
              },
              "IM3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Interrupt Mask Bit"
              },
              "IM4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Interrupt Mask Bit"
              },
              "IM5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Interrupt Mask Bit"
              },
              "IM6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Interrupt Mask Bit"
              },
              "IM7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Interrupt Mask Bit"
              },
              "IM8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Interrupt Mask Bit"
              },
              "IM9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Interrupt Mask Bit"
              },
              "IM10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Interrupt Mask Bit"
              },
              "IM11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Interrupt Mask Bit"
              },
              "IM12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Interrupt Mask Bit"
              },
              "IM13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Interrupt Mask Bit"
              },
              "IM14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Interrupt Mask Bit"
              },
              "IM15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Interrupt Mask Bit"
              },
              "IM16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Interrupt Mask Bit"
              },
              "IM17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Interrupt Mask Bit"
              },
              "IM18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Interrupt Mask Bit"
              },
              "IM19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Interrupt Mask Bit"
              },
              "IM20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Interrupt Mask Bit"
              },
              "IM21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Interrupt Mask Bit"
              },
              "IM22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Interrupt Mask Bit"
              },
              "IM23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Interrupt Mask Bit"
              }
            },
            "GIS": {
              "IS0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Interrupt Status Bit"
              },
              "IS1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Interrupt Status Bit"
              },
              "IS2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Interrupt Status Bit"
              },
              "IS3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Interrupt Status Bit"
              },
              "IS4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Interrupt Status Bit"
              },
              "IS5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Interrupt Status Bit"
              },
              "IS6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Interrupt Status Bit"
              },
              "IS7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Interrupt Status Bit"
              },
              "IS8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Interrupt Status Bit"
              },
              "IS9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Interrupt Status Bit"
              },
              "IS10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Interrupt Status Bit"
              },
              "IS11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Interrupt Status Bit"
              },
              "IS12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Interrupt Status Bit"
              },
              "IS13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Interrupt Status Bit"
              },
              "IS14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Interrupt Status Bit"
              },
              "IS15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Interrupt Status Bit"
              },
              "IS16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Interrupt Status Bit"
              },
              "IS17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Interrupt Status Bit"
              },
              "IS18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Interrupt Status Bit"
              },
              "IS19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Interrupt Status Bit"
              },
              "IS20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Interrupt Status Bit"
              },
              "IS21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Interrupt Status Bit"
              },
              "IS22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Interrupt Status Bit"
              },
              "IS23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Interrupt Status Bit"
              }
            },
            "GE": {
              "EN0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Enable Bit"
              },
              "EN1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Enable Bit"
              },
              "EN2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Enable Bit"
              },
              "EN3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Enable Bit"
              },
              "EN4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Enable Bit"
              },
              "EN5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Enable Bit"
              },
              "EN6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Enable Bit"
              },
              "EN7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Enable Bit"
              },
              "EN8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Enable Bit"
              },
              "EN9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Enable Bit"
              },
              "EN10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Enable Bit"
              },
              "EN11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Enable Bit"
              },
              "EN12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Enable Bit"
              },
              "EN13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Enable Bit"
              },
              "EN14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Enable Bit"
              },
              "EN15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Enable Bit"
              },
              "EN16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Enable Bit"
              },
              "EN17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Enable Bit"
              },
              "EN18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Enable Bit"
              },
              "EN19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Enable Bit"
              },
              "EN20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Enable Bit"
              },
              "EN21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Enable Bit"
              },
              "EN22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Enable Bit"
              },
              "EN23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Enable Bit"
              }
            },
            "GD": {
              "DI0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Disable Bit"
              },
              "DI1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Disable Bit"
              },
              "DI2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Disable Bit"
              },
              "DI3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Disable Bit"
              },
              "DI4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Disable Bit"
              },
              "DI5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Disable Bit"
              },
              "DI6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Disable Bit"
              },
              "DI7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Disable Bit"
              },
              "DI8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Disable Bit"
              },
              "DI9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Disable Bit"
              },
              "DI10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Disable Bit"
              },
              "DI11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Disable Bit"
              },
              "DI12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Disable Bit"
              },
              "DI13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Disable Bit"
              },
              "DI14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Disable Bit"
              },
              "DI15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Disable Bit"
              },
              "DI16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Disable Bit"
              },
              "DI17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Disable Bit"
              },
              "DI18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Disable Bit"
              },
              "DI19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Disable Bit"
              },
              "DI20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Disable Bit"
              },
              "DI21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Disable Bit"
              },
              "DI22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Disable Bit"
              },
              "DI23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Disable Bit"
              }
            },
            "GS": {
              "ST0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Status Bit"
              },
              "ST1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Status Bit"
              },
              "ST2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Status Bit"
              },
              "ST3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Status Bit"
              },
              "ST4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Status Bit"
              },
              "ST5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Status Bit"
              },
              "ST6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Status Bit"
              },
              "ST7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Status Bit"
              },
              "ST8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Status Bit"
              },
              "ST9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Status Bit"
              },
              "ST10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Status Bit"
              },
              "ST11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Status Bit"
              },
              "ST12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Status Bit"
              },
              "ST13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Status Bit"
              },
              "ST14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Status Bit"
              },
              "ST15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Status Bit"
              },
              "ST16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Status Bit"
              },
              "ST17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Status Bit"
              },
              "ST18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Status Bit"
              },
              "ST19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Status Bit"
              },
              "ST20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Status Bit"
              },
              "ST21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Status Bit"
              },
              "ST22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Status Bit"
              },
              "ST23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Status Bit"
              }
            },
            "GRS": {
              "RS0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Read Suspend Bit"
              },
              "RS1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Read Suspend Bit"
              },
              "RS2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Read Suspend Bit"
              },
              "RS3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Read Suspend Bit"
              },
              "RS4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Read Suspend Bit"
              },
              "RS5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Read Suspend Bit"
              },
              "RS6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Read Suspend Bit"
              },
              "RS7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Read Suspend Bit"
              },
              "RS8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Read Suspend Bit"
              },
              "RS9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Read Suspend Bit"
              },
              "RS10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Read Suspend Bit"
              },
              "RS11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Read Suspend Bit"
              },
              "RS12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Read Suspend Bit"
              },
              "RS13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Read Suspend Bit"
              },
              "RS14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Read Suspend Bit"
              },
              "RS15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Read Suspend Bit"
              },
              "RS16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Read Suspend Bit"
              },
              "RS17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Read Suspend Bit"
              },
              "RS18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Read Suspend Bit"
              },
              "RS19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Read Suspend Bit"
              },
              "RS20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Read Suspend Bit"
              },
              "RS21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Read Suspend Bit"
              },
              "RS22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Read Suspend Bit"
              },
              "RS23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Read Suspend Bit"
              }
            },
            "GWS": {
              "WS0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Write Suspend Bit"
              },
              "WS1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Write Suspend Bit"
              },
              "WS2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Write Suspend Bit"
              },
              "WS3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Write Suspend Bit"
              },
              "WS4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Write Suspend Bit"
              },
              "WS5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Write Suspend Bit"
              },
              "WS6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Write Suspend Bit"
              },
              "WS7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Write Suspend Bit"
              },
              "WS8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Write Suspend Bit"
              },
              "WS9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Write Suspend Bit"
              },
              "WS10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Write Suspend Bit"
              },
              "WS11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Write Suspend Bit"
              },
              "WS12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Write Suspend Bit"
              },
              "WS13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Write Suspend Bit"
              },
              "WS14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Write Suspend Bit"
              },
              "WS15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Write Suspend Bit"
              },
              "WS16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Write Suspend Bit"
              },
              "WS17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Write Suspend Bit"
              },
              "WS18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Write Suspend Bit"
              },
              "WS19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Write Suspend Bit"
              },
              "WS20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Write Suspend Bit"
              },
              "WS21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Write Suspend Bit"
              },
              "WS22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Write Suspend Bit"
              },
              "WS23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Write Suspend Bit"
              }
            },
            "GRWS": {
              "RWS0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Read Write Suspend Bit"
              },
              "RWS1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Read Write Suspend Bit"
              },
              "RWS2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Read Write Suspend Bit"
              },
              "RWS3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Read Write Suspend Bit"
              },
              "RWS4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Read Write Suspend Bit"
              },
              "RWS5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Read Write Suspend Bit"
              },
              "RWS6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Read Write Suspend Bit"
              },
              "RWS7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Read Write Suspend Bit"
              },
              "RWS8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Read Write Suspend Bit"
              },
              "RWS9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Read Write Suspend Bit"
              },
              "RWS10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Read Write Suspend Bit"
              },
              "RWS11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Read Write Suspend Bit"
              },
              "RWS12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Read Write Suspend Bit"
              },
              "RWS13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Read Write Suspend Bit"
              },
              "RWS14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Read Write Suspend Bit"
              },
              "RWS15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Read Write Suspend Bit"
              },
              "RWS16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Read Write Suspend Bit"
              },
              "RWS17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Read Write Suspend Bit"
              },
              "RWS18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Read Write Suspend Bit"
              },
              "RWS19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Read Write Suspend Bit"
              },
              "RWS20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Read Write Suspend Bit"
              },
              "RWS21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Read Write Suspend Bit"
              },
              "RWS22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Read Write Suspend Bit"
              },
              "RWS23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Read Write Suspend Bit"
              }
            },
            "GRWR": {
              "RWR0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Read Write Resume Bit"
              },
              "RWR1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Read Write Resume Bit"
              },
              "RWR2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Read Write Resume Bit"
              },
              "RWR3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Read Write Resume Bit"
              },
              "RWR4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Read Write Resume Bit"
              },
              "RWR5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Read Write Resume Bit"
              },
              "RWR6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Read Write Resume Bit"
              },
              "RWR7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Read Write Resume Bit"
              },
              "RWR8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Read Write Resume Bit"
              },
              "RWR9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Read Write Resume Bit"
              },
              "RWR10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Read Write Resume Bit"
              },
              "RWR11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Read Write Resume Bit"
              },
              "RWR12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Read Write Resume Bit"
              },
              "RWR13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Read Write Resume Bit"
              },
              "RWR14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Read Write Resume Bit"
              },
              "RWR15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Read Write Resume Bit"
              },
              "RWR16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Read Write Resume Bit"
              },
              "RWR17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Read Write Resume Bit"
              },
              "RWR18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Read Write Resume Bit"
              },
              "RWR19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Read Write Resume Bit"
              },
              "RWR20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Read Write Resume Bit"
              },
              "RWR21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Read Write Resume Bit"
              },
              "RWR22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Read Write Resume Bit"
              },
              "RWR23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Read Write Resume Bit"
              }
            },
            "GSWR": {
              "SWREQ0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Software Request Bit"
              },
              "SWREQ1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Software Request Bit"
              },
              "SWREQ2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Software Request Bit"
              },
              "SWREQ3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Software Request Bit"
              },
              "SWREQ4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Software Request Bit"
              },
              "SWREQ5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Software Request Bit"
              },
              "SWREQ6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Software Request Bit"
              },
              "SWREQ7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Software Request Bit"
              },
              "SWREQ8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Software Request Bit"
              },
              "SWREQ9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Software Request Bit"
              },
              "SWREQ10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Software Request Bit"
              },
              "SWREQ11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Software Request Bit"
              },
              "SWREQ12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Software Request Bit"
              },
              "SWREQ13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Software Request Bit"
              },
              "SWREQ14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Software Request Bit"
              },
              "SWREQ15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Software Request Bit"
              },
              "SWREQ16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Software Request Bit"
              },
              "SWREQ17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Software Request Bit"
              },
              "SWREQ18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Software Request Bit"
              },
              "SWREQ19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Software Request Bit"
              },
              "SWREQ20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Software Request Bit"
              },
              "SWREQ21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Software Request Bit"
              },
              "SWREQ22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Software Request Bit"
              },
              "SWREQ23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Software Request Bit"
              }
            },
            "GSWS": {
              "SWRS0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Software Request Status Bit"
              },
              "SWRS1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Software Request Status Bit"
              },
              "SWRS2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Software Request Status Bit"
              },
              "SWRS3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Software Request Status Bit"
              },
              "SWRS4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Software Request Status Bit"
              },
              "SWRS5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Software Request Status Bit"
              },
              "SWRS6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Software Request Status Bit"
              },
              "SWRS7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Software Request Status Bit"
              },
              "SWRS8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Software Request Status Bit"
              },
              "SWRS9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Software Request Status Bit"
              },
              "SWRS10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Software Request Status Bit"
              },
              "SWRS11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Software Request Status Bit"
              },
              "SWRS12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Software Request Status Bit"
              },
              "SWRS13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Software Request Status Bit"
              },
              "SWRS14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Software Request Status Bit"
              },
              "SWRS15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Software Request Status Bit"
              },
              "SWRS16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Software Request Status Bit"
              },
              "SWRS17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Software Request Status Bit"
              },
              "SWRS18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Software Request Status Bit"
              },
              "SWRS19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Software Request Status Bit"
              },
              "SWRS20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Software Request Status Bit"
              },
              "SWRS21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Software Request Status Bit"
              },
              "SWRS22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Software Request Status Bit"
              },
              "SWRS23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Software Request Status Bit"
              }
            },
            "GSWF": {
              "SWF0": {
                "bit": 0,
                "description": "XDMAC Channel 0 Software Flush Request Bit"
              },
              "SWF1": {
                "bit": 1,
                "description": "XDMAC Channel 1 Software Flush Request Bit"
              },
              "SWF2": {
                "bit": 2,
                "description": "XDMAC Channel 2 Software Flush Request Bit"
              },
              "SWF3": {
                "bit": 3,
                "description": "XDMAC Channel 3 Software Flush Request Bit"
              },
              "SWF4": {
                "bit": 4,
                "description": "XDMAC Channel 4 Software Flush Request Bit"
              },
              "SWF5": {
                "bit": 5,
                "description": "XDMAC Channel 5 Software Flush Request Bit"
              },
              "SWF6": {
                "bit": 6,
                "description": "XDMAC Channel 6 Software Flush Request Bit"
              },
              "SWF7": {
                "bit": 7,
                "description": "XDMAC Channel 7 Software Flush Request Bit"
              },
              "SWF8": {
                "bit": 8,
                "description": "XDMAC Channel 8 Software Flush Request Bit"
              },
              "SWF9": {
                "bit": 9,
                "description": "XDMAC Channel 9 Software Flush Request Bit"
              },
              "SWF10": {
                "bit": 10,
                "description": "XDMAC Channel 10 Software Flush Request Bit"
              },
              "SWF11": {
                "bit": 11,
                "description": "XDMAC Channel 11 Software Flush Request Bit"
              },
              "SWF12": {
                "bit": 12,
                "description": "XDMAC Channel 12 Software Flush Request Bit"
              },
              "SWF13": {
                "bit": 13,
                "description": "XDMAC Channel 13 Software Flush Request Bit"
              },
              "SWF14": {
                "bit": 14,
                "description": "XDMAC Channel 14 Software Flush Request Bit"
              },
              "SWF15": {
                "bit": 15,
                "description": "XDMAC Channel 15 Software Flush Request Bit"
              },
              "SWF16": {
                "bit": 16,
                "description": "XDMAC Channel 16 Software Flush Request Bit"
              },
              "SWF17": {
                "bit": 17,
                "description": "XDMAC Channel 17 Software Flush Request Bit"
              },
              "SWF18": {
                "bit": 18,
                "description": "XDMAC Channel 18 Software Flush Request Bit"
              },
              "SWF19": {
                "bit": 19,
                "description": "XDMAC Channel 19 Software Flush Request Bit"
              },
              "SWF20": {
                "bit": 20,
                "description": "XDMAC Channel 20 Software Flush Request Bit"
              },
              "SWF21": {
                "bit": 21,
                "description": "XDMAC Channel 21 Software Flush Request Bit"
              },
              "SWF22": {
                "bit": 22,
                "description": "XDMAC Channel 22 Software Flush Request Bit"
              },
              "SWF23": {
                "bit": 23,
                "description": "XDMAC Channel 23 Software Flush Request Bit"
              }
            },
            "CIE": {
              "BIE": {
                "bit": 0,
                "description": "End of Block Interrupt Enable Bit"
              },
              "LIE": {
                "bit": 1,
                "description": "End of Linked List Interrupt Enable Bit"
              },
              "DIE": {
                "bit": 2,
                "description": "End of Disable Interrupt Enable Bit"
              },
              "FIE": {
                "bit": 3,
                "description": "End of Flush Interrupt Enable Bit"
              },
              "RBIE": {
                "bit": 4,
                "description": "Read Bus Error Interrupt Enable Bit"
              },
              "WBIE": {
                "bit": 5,
                "description": "Write Bus Error Interrupt Enable Bit"
              },
              "ROIE": {
                "bit": 6,
                "description": "Request Overflow Error Interrupt Enable Bit"
              }
            },
            "CID": {
              "BID": {
                "bit": 0,
                "description": "End of Block Interrupt Disable Bit"
              },
              "LID": {
                "bit": 1,
                "description": "End of Linked List Interrupt Disable Bit"
              },
              "DID": {
                "bit": 2,
                "description": "End of Disable Interrupt Disable Bit"
              },
              "FID": {
                "bit": 3,
                "description": "End of Flush Interrupt Disable Bit"
              },
              "RBEID": {
                "bit": 4,
                "description": "Read Bus Error Interrupt Disable Bit"
              },
              "WBEID": {
                "bit": 5,
                "description": "Write Bus Error Interrupt Disable Bit"
              },
              "ROID": {
                "bit": 6,
                "description": "Request Overflow Error Interrupt Disable Bit"
              }
            },
            "CIM": {
              "BIM": {
                "bit": 0,
                "description": "End of Block Interrupt Mask Bit"
              },
              "LIM": {
                "bit": 1,
                "description": "End of Linked List Interrupt Mask Bit"
              },
              "DIM": {
                "bit": 2,
                "description": "End of Disable Interrupt Mask Bit"
              },
              "FIM": {
                "bit": 3,
                "description": "End of Flush Interrupt Mask Bit"
              },
              "RBEIM": {
                "bit": 4,
                "description": "Read Bus Error Interrupt Mask Bit"
              },
              "WBEIM": {
                "bit": 5,
                "description": "Write Bus Error Interrupt Mask Bit"
              },
              "ROIM": {
                "bit": 6,
                "description": "Request Overflow Error Interrupt Mask Bit"
              }
            },
            "CIS": {
              "BIS": {
                "bit": 0,
                "description": "End of Block Interrupt Status Bit"
              },
              "LIS": {
                "bit": 1,
                "description": "End of Linked List Interrupt Status Bit"
              },
              "DIS": {
                "bit": 2,
                "description": "End of Disable Interrupt Status Bit"
              },
              "FIS": {
                "bit": 3,
                "description": "End of Flush Interrupt Status Bit"
              },
              "RBEIS": {
                "bit": 4,
                "description": "Read Bus Error Interrupt Status Bit"
              },
              "WBEIS": {
                "bit": 5,
                "description": "Write Bus Error Interrupt Status Bit"
              },
              "ROIS": {
                "bit": 6,
                "description": "Request Overflow Error Interrupt Status Bit"
              }
            },
            "CSA": {
              "SA": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "CDA": {
              "DA": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "CNDA": {
              "NDAIF": {
                "bit": 0,
                "description": "Channel x Next Descriptor Interface"
              },
              "NDA": {
                "bit": 2,
                "description": "Channel x Next Descriptor Address",
                "width": 30
              }
            },
            "CNDC": {
              "NDE": {
                "bit": 0,
                "description": "Channel x Next Descriptor Enable"
              },
              "NDSUP": {
                "bit": 1,
                "description": "Channel x Next Descriptor Source Update"
              },
              "NDDUP": {
                "bit": 2,
                "description": "Channel x Next Descriptor Destination Update"
              },
              "NDVIEW": {
                "bit": 3,
                "description": "Channel x Next Descriptor View",
                "width": 2
              }
            },
            "CUBC": {
              "UBLEN": {
                "bit": 0,
                "description": "Channel x Microblock Length",
                "width": 24
              }
            },
            "CBC": {
              "BLEN": {
                "bit": 0,
                "description": "Channel x Block Length",
                "width": 12
              }
            },
            "CC": {
              "TYPE": {
                "bit": 0,
                "description": "Channel x Transfer Type"
              },
              "MBSIZE": {
                "bit": 1,
                "description": "Channel x Memory Burst Size",
                "width": 2
              },
              "DSYNC": {
                "bit": 4,
                "description": "Channel x Synchronization"
              },
              "SWREQ": {
                "bit": 6,
                "description": "Channel x Software Request Trigger"
              },
              "MEMSET": {
                "bit": 7,
                "description": "Channel x Fill Block of memory"
              },
              "CSIZE": {
                "bit": 8,
                "description": "Channel x Chunk Size",
                "width": 3
              },
              "DWIDTH": {
                "bit": 11,
                "description": "Channel x Data Width",
                "width": 2
              },
              "SIF": {
                "bit": 13,
                "description": "Channel x Source Interface Identifier"
              },
              "DIF": {
                "bit": 14,
                "description": "Channel x Destination Interface Identifier"
              },
              "SAM": {
                "bit": 16,
                "description": "Channel x Source Addressing Mode",
                "width": 2
              },
              "DAM": {
                "bit": 18,
                "description": "Channel x Destination Addressing Mode",
                "width": 2
              },
              "INITD": {
                "bit": 21,
                "description": "Channel Initialization Terminated (this bit is read-only)"
              },
              "RDIP": {
                "bit": 22,
                "description": "Read in Progress (this bit is read-only)"
              },
              "WRIP": {
                "bit": 23,
                "description": "Write in Progress (this bit is read-only)"
              },
              "PERID": {
                "bit": 24,
                "description": "Channel x Peripheral Hardware Request Line Identifier",
                "width": 7
              }
            },
            "CDS_MSP": {
              "SDS_MSP": {
                "bit": 0,
                "description": "Channel x Source Data stride or Memory Set Pattern",
                "width": 16
              },
              "DDS_MSP": {
                "bit": 16,
                "description": "Channel x Destination Data Stride or Memory Set Pattern",
                "width": 16
              }
            },
            "CSUS": {
              "SUBS": {
                "bit": 0,
                "description": "Channel x Source Microblock Stride",
                "width": 24
              }
            },
            "CDUS": {
              "DUBS": {
                "bit": 0,
                "description": "Channel x Destination Microblock Stride",
                "width": 24
              }
            }
          }
        },
        "SCnSCB": {
          "instances": [
            {
              "name": "SCnSCB",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Controller Type Register"
            },
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register"
            }
          },
          "bits": {
            "ICTR": {
              "INTLINESNUM": {
                "bit": 0,
                "description": "Total number of interrupt lines supported by an implementation, defined in groups of 32",
                "width": 4
              }
            },
            "ACTLR": {
              "DISFOLD": {
                "bit": 2,
                "description": "Disables folding of IT instructions"
              },
              "FPEXCODIS": {
                "bit": 10,
                "description": "Disables FPU exception outputs"
              },
              "DISRAMODE": {
                "bit": 11,
                "description": "Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions"
              },
              "DISITMATBFLUSH": {
                "bit": 12,
                "description": "Disables ITM and DWT ATB flush"
              },
              "DISBTACREAD": {
                "bit": 13,
                "description": "DISBTACREAD"
              },
              "DISBTACALLOC": {
                "bit": 14,
                "description": "DISBTACALLOC"
              },
              "DISCRITAXIRUR": {
                "bit": 15,
                "description": "DISCRITAXIRUR"
              },
              "DISDI": {
                "bit": 16,
                "description": "DISDI",
                "width": 5
              },
              "DISISSCH1": {
                "bit": 21,
                "description": "DISISSCH1",
                "width": 5
              },
              "DISDYNADD": {
                "bit": 26,
                "description": "Disables dynamic allocation of ADD and SUB instructions"
              },
              "DISCRITAXIRUW": {
                "bit": 27,
                "description": "Disable critical AXI read-under-write"
              },
              "DISFPUISSOPT": {
                "bit": 28,
                "description": "Disables dynamic allocation of ADD and SUB instructions"
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB",
              "base": "0xE000ED00"
            }
          ],
          "registers": {
            "CPUID": {
              "offset": "0x00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0x10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR1": {
              "offset": "0x18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0x20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0x24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Configurable Fault Status Registers"
            },
            "HFSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "HardFault Status register"
            },
            "DFSR": {
              "offset": "0x30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "MMFAR": {
              "offset": "0x34",
              "size": 32,
              "description": "MemManage Fault Address Register"
            },
            "BFAR": {
              "offset": "0x38",
              "size": 32,
              "description": "BusFault Address Register"
            },
            "AFSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            },
            "CLIDR": {
              "offset": "0x78",
              "size": 32,
              "description": "Cache Level ID Register"
            },
            "CTR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Cache Type Register"
            },
            "CCSIDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Cache Size ID Register"
            },
            "CSSELR": {
              "offset": "0x84",
              "size": 32,
              "description": "Cache Size Selection Register"
            },
            "CPACR": {
              "offset": "0x88",
              "size": 32,
              "description": "Coprocessor Access Control Register"
            },
            "STIR": {
              "offset": "0x200",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            },
            "MVFR0": {
              "offset": "0x240",
              "size": 32,
              "description": "Media and VFP Feature Register 0"
            },
            "MVFR1": {
              "offset": "0x244",
              "size": 32,
              "description": "Media and VFP Feature Register 1"
            },
            "MVFR2": {
              "offset": "0x248",
              "size": 32,
              "description": "Media and VFP Feature Register 2"
            }
          },
          "bits": {
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Indicates patch release: 0x0 = Patch 0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Indicates part number",
                "width": 12
              },
              "ARCHITECTURE": {
                "bit": 16,
                "description": "Indicates architecture. Reads as 0xF",
                "width": 4
              },
              "VARIANT": {
                "bit": 20,
                "description": "Indicates processor revision: 0x2 = Revision 2",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Indicates whether there is an active exception other than the exception indicated by the current value of the IPSR"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Exception number of the highest priority pending enabled exception",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Is external interrupt, generated by the NVIC, pending"
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "Indicates whether a pending exception will be serviced on exit from debug halt state"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "Removes the pending status of the SysTick exception"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "Sets the SysTick exception as pending, or reads the current state of the exception"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "Removes the pending status of the PendSV exception"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "Sets the PendSV exception as pending, or reads the current state of the exception"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "Makes the NMI exception active, or reads the state of the exception"
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Bits[31:7] of the vector table address",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "Writing 1 to this bit causes a local system reset"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Clears all active state information for fixed and configurable exceptions"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System Reset Request"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping field. This field determines the split of group priority from subpriority.",
                "width": 3
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Memory system endianness"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Vector key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Provides a qualifying hint indicating that waking from sleep might take longer"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "Determines whether an interrupt transition from inactive state to pending state is a wakeup event"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Controls whether the processor can enter Thread mode with exceptions active"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "Enables unprivileged software access to the STIR"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Enables unaligned access traps"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Indicates stack alignment on exception entry"
              },
              "DC": {
                "bit": 16,
                "description": "Cache enable bit"
              },
              "IC": {
                "bit": 17,
                "description": "Instruction cache enable bi"
              },
              "BP": {
                "bit": 18,
                "description": "Branch prediction enable bi"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4, MemManage",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5, BusFault",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6, UsageFault",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_12": {
                "bit": 0,
                "description": "Priority of system handler 12, SysTick",
                "width": 8
              },
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14, PendSV",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15, SysTick exception",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "exception is not active"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "exception is not active"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "exception is not active"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "exception is not active"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "exception is not active"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "exception is not active"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "exception is not active"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "exception is not pending"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "exception is not pending"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "exception is not pending"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "exception is not pending"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "disable the exception"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "disable the exception"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "disable the exception"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "no instruction access violation fault"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "no data access violation fault"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "no unstacking fault"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "no stacking fault"
              },
              "MLSPERR": {
                "bit": 5,
                "description": "No MemManage fault occurred during floating-point lazy state preservation"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "value in MMAR is not a valid fault address"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "no instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "no precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "no imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "no unstacking fault"
              },
              "STKERR": {
                "bit": 12,
                "description": "no stacking fault"
              },
              "LSPERR": {
                "bit": 13,
                "description": "No bus fault occurred during floating-point lazy state preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "value in BFAR is not a valid fault address"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "no undefined instruction UsageFault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "no invalid state UsageFault"
              },
              "INVPC": {
                "bit": 18,
                "description": "no invalid PC load UsageFault"
              },
              "NOCP": {
                "bit": 19,
                "description": "no UsageFault caused by attempting to access a coprocessor"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "no unaligned access fault, or unaligned access trapping not enabled"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "no divide by zero fault, or divide by zero trapping not enabled"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "Indicates when a fault has occurred because of a vector table read error on exception processing"
              },
              "FORCED": {
                "bit": 30,
                "description": "Indicates that a fault with configurable priority has been escalated to a HardFault exception"
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "Indicates when a Debug event has occurred"
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "debug event generated by"
              },
              "BKPT": {
                "bit": 1,
                "description": "debug event generated by BKPT instruction execution or a breakpoint match in FPB"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "debug event generated by the DWT"
              },
              "VCATCH": {
                "bit": 3,
                "description": "triggering of a Vector catch"
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "debug event generated because of the assertion of an external debug request"
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Data address for an MPU fault",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Data address for a precise bus fault",
                "width": 32
              }
            },
            "CLIDR": {
              "LoC": {
                "bit": 24,
                "description": "Level of Coherency",
                "width": 3
              },
              "LoU": {
                "bit": 27,
                "description": "Level of Unification",
                "width": 3
              }
            },
            "CTR": {
              "IMINLINE": {
                "bit": 0,
                "description": "Smallest cache line of all the instruction caches under the control of the processor",
                "width": 4
              },
              "DMINLINE": {
                "bit": 16,
                "description": "Smallest cache line of all the data and unified caches under the core control",
                "width": 4
              },
              "ERG": {
                "bit": 20,
                "description": "Exclusives Reservation Granule",
                "width": 4
              },
              "CWG": {
                "bit": 24,
                "description": "Cache Writeback Granule",
                "width": 4
              },
              "FORMAT": {
                "bit": 29,
                "description": "Register format",
                "width": 3
              }
            },
            "CCSIDR": {
              "LineSize": {
                "bit": 0,
                "description": "number of words in each cache line",
                "width": 3
              },
              "Associativity": {
                "bit": 3,
                "description": "number of ways",
                "width": 9
              },
              "NumSets": {
                "bit": 12,
                "description": "number of sets",
                "width": 16
              },
              "WA": {
                "bit": 28,
                "description": "Write allocation support"
              },
              "RA": {
                "bit": 29,
                "description": "Read allocation support"
              },
              "WB": {
                "bit": 30,
                "description": "Write-Back support"
              },
              "WT": {
                "bit": 31,
                "description": "Write-Through support"
              }
            },
            "CSSELR": {
              "IND": {
                "bit": 0,
                "description": "selection of instruction or data cache"
              },
              "LEVEL": {
                "bit": 1,
                "description": "cache level selected",
                "width": 3
              }
            },
            "CPACR": {
              "CP10": {
                "bit": 20,
                "description": "Access privileges for coprocessor 10.",
                "width": 2
              },
              "CP11": {
                "bit": 22,
                "description": "Access privileges for coprocessor 11.",
                "width": 2
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.",
                "width": 9
              }
            }
          }
        },
        "SysTick": {
          "instances": [
            {
              "name": "SysTick",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control and Status Register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "Reload Value Register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "Current Value Register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Calibration Value Register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the counter"
              },
              "TICKINT": {
                "bit": 1,
                "description": "Enables SysTick exception request"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Indicates the clock source"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Returns 1 if timer counted to 0 since last time this was read"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the SysTick Current Value Register when the counter reaches 0",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current value at the time the register is accessed",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Reload value to use for 10ms timing",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "Indicates whether the TENMS value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "Indicates whether the device provides a reference clock to the processor"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "ISER[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "ICER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "ISPR[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "ICPR[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "IABR[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "IP[%s]": {
              "offset": "0x300",
              "size": 8,
              "description": "Interrupt Priority Register (8Bit wide) n"
            },
            "STIR": {
              "offset": "0xE00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            }
          },
          "bits": {
            "ISER[%s]": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "ICER[%s]": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "ISPR[%s]": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "ICPR[%s]": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "IABR[%s]": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "IP[%s]": {
              "PRI0": {
                "bit": 0,
                "description": "Priority of interrupt 0",
                "width": 8
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.",
                "width": 9
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "TYPE": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU Type Register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU Control Register"
            },
            "RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU Region Number Register"
            },
            "RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU Region Base Address Register"
            },
            "RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU Region Attribute and Size Register"
            },
            "RBAR_A1": {
              "offset": "0x14",
              "size": 32,
              "description": "MPU Alias 1 Region Base Address Register"
            },
            "RASR_A1": {
              "offset": "0x18",
              "size": 32,
              "description": "MPU Alias 1 Region Attribute and Size Register"
            },
            "RBAR_A2": {
              "offset": "0x1C",
              "size": 32,
              "description": "MPU Alias 2 Region Base Address Register"
            },
            "RASR_A2": {
              "offset": "0x20",
              "size": 32,
              "description": "MPU Alias 2 Region Attribute and Size Register"
            },
            "RBAR_A3": {
              "offset": "0x24",
              "size": 32,
              "description": "MPU Alias 3 Region Base Address Register"
            },
            "RASR_A3": {
              "offset": "0x28",
              "size": 32,
              "description": "MPU Alias 3 Region Attribute and Size Register"
            }
          },
          "bits": {
            "TYPE": {
              "SEPARATE": {
                "bit": 0,
                "description": "Indicates support for unified or separate instruction and date memory maps."
              },
              "DREGION": {
                "bit": 8,
                "description": "Indicates the number of supported MPU instruction regions.",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Indicates the number of supported MPU data regions.",
                "width": 8
              }
            },
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers."
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enables privileged software access to the default memory map."
              }
            },
            "RNR": {
              "REGION": {
                "bit": 0,
                "description": "Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers.",
                "width": 8
              }
            },
            "RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field.",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU Region Number valid bit."
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field.",
                "width": 27
              }
            },
            "RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Specifies the size of the MPU protection region.",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits.",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "MPU access permission attributes."
              },
              "C": {
                "bit": 17,
                "description": "MPU access permission attributes."
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit."
              },
              "TEX": {
                "bit": 19,
                "description": "MPU access permission attributes.",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission field.",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable bit."
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU",
              "base": "0xE000EF30",
              "irq": 61
            }
          ],
          "registers": {
            "FPCCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Floating-point Context Control Register"
            },
            "FPCAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Floating-point Context Address Register"
            },
            "FPDSCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Floating-point Default Status Control Register"
            },
            "MVFR0": {
              "offset": "0x10",
              "size": 32,
              "description": "Media and VFP Feature Register 0"
            },
            "MVFR1": {
              "offset": "0x14",
              "size": 32,
              "description": "Media and VFP Feature Register 1"
            },
            "MVFR2": {
              "offset": "0x18",
              "size": 32,
              "description": "Media and VFP Feature Register 2"
            }
          },
          "bits": {
            "FPCCR": {
              "LSPACT": {
                "bit": 0,
                "description": "Lazy state preservation is active. Floating-point stack frame has been allocated but saving state to it has been deferred."
              },
              "USER": {
                "bit": 1,
                "description": "Privilege level was user when the floating-point stack frame was allocated."
              },
              "THREAD": {
                "bit": 3,
                "description": "Mode was Thread Mode when the floating-point stack frame was allocated."
              },
              "HFRDY": {
                "bit": 4,
                "description": "Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated."
              },
              "MMRDY": {
                "bit": 5,
                "description": "MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated."
              },
              "BFRDY": {
                "bit": 6,
                "description": "BusFault is enabled and priority permitted setting the BusFault handler to the pending state when the floating-point stack frame was allocated."
              },
              "MONRDY": {
                "bit": 8,
                "description": "DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated."
              },
              "LSPEN": {
                "bit": 30,
                "description": "Enable automatic lazy state preservation for floating-point context."
              },
              "ASPEN": {
                "bit": 31,
                "description": "Enables CONTROL.FPCA setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit."
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 3,
                "description": "The location of the unpopulated floating-point register space allocated on an exception stack frame.",
                "width": 29
              }
            },
            "FPDSCR": {
              "RMode": {
                "bit": 22,
                "description": "Default value for FPSCR.RMode.",
                "width": 2
              },
              "FZ": {
                "bit": 24,
                "description": "Default value for FPSCR.FZ."
              },
              "DN": {
                "bit": 25,
                "description": "Default value for FPSCR.DN."
              },
              "AHP": {
                "bit": 26,
                "description": "Default value for FPSCR.AHP."
              }
            },
            "MVFR0": {
              "A_SIMD_registers": {
                "bit": 0,
                "description": "Indicates the size of the FP register bank",
                "width": 4
              },
              "Single_precision": {
                "bit": 4,
                "description": "Indicates the hardware support for FP single-precision operations",
                "width": 4
              },
              "Double_precision": {
                "bit": 8,
                "description": "Indicates the hardware support for FP double-precision operations",
                "width": 4
              },
              "FP_excep_trapping": {
                "bit": 12,
                "description": "Indicates whether the FP hardware implementation supports exception trapping",
                "width": 4
              },
              "Divide": {
                "bit": 16,
                "description": "Indicates the hardware support for FP divide operations",
                "width": 4
              },
              "Square_root": {
                "bit": 20,
                "description": "Indicates the hardware support for FP square root operations",
                "width": 4
              },
              "Short_vectors": {
                "bit": 24,
                "description": "Indicates the hardware support for FP short vectors",
                "width": 4
              },
              "FP_rounding_modes": {
                "bit": 28,
                "description": "Indicates the rounding modes supported by the FP floating-point hardware",
                "width": 4
              }
            },
            "MVFR1": {
              "FtZ_mode": {
                "bit": 0,
                "description": "Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation",
                "width": 4
              },
              "D_NaN_mode": {
                "bit": 4,
                "description": "Indicates whether the FP hardware implementation supports only the Default NaN mode",
                "width": 4
              },
              "FP_HPFP": {
                "bit": 24,
                "description": "Floating Point Half-Precision and double-precision",
                "width": 4
              },
              "FP_fused_MAC": {
                "bit": 28,
                "description": "Indicates whether the FP supports fused multiply accumulate operations",
                "width": 4
              }
            },
            "MVFR2": {
              "VFP_Misc": {
                "bit": 4,
                "description": "Indicates the hardware support for FP miscellaneous features",
                "width": 4
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 85,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "SUPC_IRQHandler"
          },
          {
            "number": 17,
            "name": "RSTC_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTT_IRQHandler"
          },
          {
            "number": 20,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 21,
            "name": "PMC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EFC_IRQHandler"
          },
          {
            "number": 23,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 24,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 26,
            "name": "PIOA_IRQHandler"
          },
          {
            "number": 27,
            "name": "PIOB_IRQHandler"
          },
          {
            "number": 28,
            "name": "PIOC_IRQHandler"
          },
          {
            "number": 29,
            "name": "USART0_IRQHandler"
          },
          {
            "number": 30,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 31,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 32,
            "name": "PIOD_IRQHandler"
          },
          {
            "number": 33,
            "name": "PIOE_IRQHandler"
          },
          {
            "number": 34,
            "name": "HSMCI_IRQHandler"
          },
          {
            "number": 35,
            "name": "TWIHS0_IRQHandler"
          },
          {
            "number": 36,
            "name": "TWIHS1_IRQHandler"
          },
          {
            "number": 37,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 38,
            "name": "SSC_IRQHandler"
          },
          {
            "number": 39,
            "name": "TC0_IRQHandler"
          },
          {
            "number": 40,
            "name": "TC1_IRQHandler"
          },
          {
            "number": 41,
            "name": "TC2_IRQHandler"
          },
          {
            "number": 42,
            "name": "TC3_IRQHandler"
          },
          {
            "number": 43,
            "name": "TC4_IRQHandler"
          },
          {
            "number": 44,
            "name": "TC5_IRQHandler"
          },
          {
            "number": 45,
            "name": "AFEC0_IRQHandler"
          },
          {
            "number": 46,
            "name": "DACC_IRQHandler"
          },
          {
            "number": 47,
            "name": "PWM0_IRQHandler"
          },
          {
            "number": 48,
            "name": "ICM_IRQHandler"
          },
          {
            "number": 49,
            "name": "ACC_IRQHandler"
          },
          {
            "number": 50,
            "name": "USBHS_IRQHandler"
          },
          {
            "number": 51,
            "name": "MCAN0_INT0_IRQHandler"
          },
          {
            "number": 52,
            "name": "MCAN0_INT1_IRQHandler"
          },
          {
            "number": 53,
            "name": "MCAN1_INT0_IRQHandler"
          },
          {
            "number": 54,
            "name": "MCAN1_INT1_IRQHandler"
          },
          {
            "number": 55,
            "name": "GMAC_IRQHandler"
          },
          {
            "number": 56,
            "name": "AFEC1_IRQHandler"
          },
          {
            "number": 57,
            "name": "TWIHS2_IRQHandler"
          },
          {
            "number": 58,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 59,
            "name": "QSPI_IRQHandler"
          },
          {
            "number": 60,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 61,
            "name": "UART3_IRQHandler"
          },
          {
            "number": 62,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 63,
            "name": "TC6_IRQHandler"
          },
          {
            "number": 64,
            "name": "TC7_IRQHandler"
          },
          {
            "number": 65,
            "name": "TC8_IRQHandler"
          },
          {
            "number": 66,
            "name": "TC9_IRQHandler"
          },
          {
            "number": 67,
            "name": "TC10_IRQHandler"
          },
          {
            "number": 68,
            "name": "TC11_IRQHandler"
          },
          {
            "number": 72,
            "name": "AES_IRQHandler"
          },
          {
            "number": 73,
            "name": "TRNG_IRQHandler"
          },
          {
            "number": 74,
            "name": "XDMAC_IRQHandler"
          },
          {
            "number": 75,
            "name": "ISI_IRQHandler"
          },
          {
            "number": 76,
            "name": "PWM1_IRQHandler"
          },
          {
            "number": 77,
            "name": "FPU_IRQHandler"
          },
          {
            "number": 78,
            "name": "SDRAMC_IRQHandler"
          },
          {
            "number": 79,
            "name": "RSWDT_IRQHandler"
          },
          {
            "number": 82,
            "name": "GMAC_Q1_IRQHandler"
          },
          {
            "number": 83,
            "name": "GMAC_Q2_IRQHandler"
          },
          {
            "number": 84,
            "name": "IXC_IRQHandler"
          }
        ]
      }
    }
  }
}