<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\kistan\Documents\GitHub\Gowin-FPGA-Stopwatch\Stopwatch\src\StopwatchModule.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 29 14:49:14 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>stopwatch</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.597s, Peak memory usage = 340.930MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.097s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.075s, Peak memory usage = 340.930MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 340.930MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.102s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 13s, Elapsed time = 0h 0m 14s, Peak memory usage = 340.930MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 340.930MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 340.930MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 13s, Elapsed time = 0h 0m 15s, Peak memory usage = 340.930MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>128</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>67</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>648</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>58</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>167</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>423</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>62</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU36X18</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>717(655 LUTs, 62 ALUs) / 20736</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>128 / 15750</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>128 / 15750</td>
<td>1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.0(MHz)</td>
<td>41.6(MHz)</td>
<td>31</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s480/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n630_s480/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s473/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s462/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s462/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s428/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n630_s428/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s426/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s426/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/I1</td>
</tr>
<tr>
<td>6.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s337/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s337/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s286/I0</td>
</tr>
<tr>
<td>8.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s286/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>9.769</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s289/F</td>
</tr>
<tr>
<td>10.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>10.523</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s490/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>11.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>n630_s222/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s180/I1</td>
</tr>
<tr>
<td>12.107</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n630_s180/F</td>
</tr>
<tr>
<td>12.344</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s182/I1</td>
</tr>
<tr>
<td>12.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s182/F</td>
</tr>
<tr>
<td>13.136</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s143/I1</td>
</tr>
<tr>
<td>13.691</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n630_s143/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s152/I1</td>
</tr>
<tr>
<td>14.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s152/F</td>
</tr>
<tr>
<td>14.720</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s112/I1</td>
</tr>
<tr>
<td>15.275</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s112/F</td>
</tr>
<tr>
<td>15.512</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s114/I1</td>
</tr>
<tr>
<td>16.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s114/F</td>
</tr>
<tr>
<td>16.304</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s79/I1</td>
</tr>
<tr>
<td>16.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s79/F</td>
</tr>
<tr>
<td>17.096</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s65/I1</td>
</tr>
<tr>
<td>17.651</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n630_s65/F</td>
</tr>
<tr>
<td>17.888</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s25/I1</td>
</tr>
<tr>
<td>18.443</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n632_s25/F</td>
</tr>
<tr>
<td>18.680</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s88/I1</td>
</tr>
<tr>
<td>19.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s88/F</td>
</tr>
<tr>
<td>19.472</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s91/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s91/F</td>
</tr>
<tr>
<td>20.226</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s48/I0</td>
</tr>
<tr>
<td>20.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s48/F</td>
</tr>
<tr>
<td>20.980</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s518/I0</td>
</tr>
<tr>
<td>21.497</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s518/F</td>
</tr>
<tr>
<td>21.734</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s13/I0</td>
</tr>
<tr>
<td>22.251</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n630_s13/F</td>
</tr>
<tr>
<td>22.488</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s11/I1</td>
</tr>
<tr>
<td>23.043</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n632_s11/F</td>
</tr>
<tr>
<td>23.280</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s7/I1</td>
</tr>
<tr>
<td>23.835</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n632_s7/F</td>
</tr>
<tr>
<td>24.072</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s5/I1</td>
</tr>
<tr>
<td>24.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n632_s5/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segmentData_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segmentData_2_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segmentData_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.422, 68.422%; route: 7.347, 30.611%; tC2Q: 0.232, 0.967%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s480/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n630_s480/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s473/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s462/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s462/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s428/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n630_s428/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s426/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s426/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/I1</td>
</tr>
<tr>
<td>6.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s337/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s337/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s286/I0</td>
</tr>
<tr>
<td>8.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s286/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>9.769</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s289/F</td>
</tr>
<tr>
<td>10.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>10.523</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s490/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>11.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>n630_s222/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s180/I1</td>
</tr>
<tr>
<td>12.107</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n630_s180/F</td>
</tr>
<tr>
<td>12.344</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s182/I1</td>
</tr>
<tr>
<td>12.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s182/F</td>
</tr>
<tr>
<td>13.136</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s143/I1</td>
</tr>
<tr>
<td>13.691</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n630_s143/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s152/I1</td>
</tr>
<tr>
<td>14.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s152/F</td>
</tr>
<tr>
<td>14.720</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s112/I1</td>
</tr>
<tr>
<td>15.275</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s112/F</td>
</tr>
<tr>
<td>15.512</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s114/I1</td>
</tr>
<tr>
<td>16.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s114/F</td>
</tr>
<tr>
<td>16.304</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s79/I1</td>
</tr>
<tr>
<td>16.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s79/F</td>
</tr>
<tr>
<td>17.096</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s65/I1</td>
</tr>
<tr>
<td>17.651</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n630_s65/F</td>
</tr>
<tr>
<td>17.888</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s25/I1</td>
</tr>
<tr>
<td>18.443</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n632_s25/F</td>
</tr>
<tr>
<td>18.680</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s88/I1</td>
</tr>
<tr>
<td>19.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s88/F</td>
</tr>
<tr>
<td>19.472</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s91/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s91/F</td>
</tr>
<tr>
<td>20.226</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s48/I0</td>
</tr>
<tr>
<td>20.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s48/F</td>
</tr>
<tr>
<td>20.980</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s16/I2</td>
</tr>
<tr>
<td>21.433</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n632_s16/F</td>
</tr>
<tr>
<td>21.670</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s10/I1</td>
</tr>
<tr>
<td>22.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n632_s10/F</td>
</tr>
<tr>
<td>22.462</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s11/I0</td>
</tr>
<tr>
<td>22.979</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s11/F</td>
</tr>
<tr>
<td>23.216</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s7/I0</td>
</tr>
<tr>
<td>23.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s7/F</td>
</tr>
<tr>
<td>23.970</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s5/I1</td>
</tr>
<tr>
<td>24.525</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s5/F</td>
</tr>
<tr>
<td>24.762</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segmentData_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segmentData_3_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segmentData_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.320, 68.287%; route: 7.347, 30.742%; tC2Q: 0.232, 0.971%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s480/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n630_s480/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s473/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s462/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s462/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s428/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n630_s428/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s426/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s426/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/I1</td>
</tr>
<tr>
<td>6.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s337/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s337/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s286/I0</td>
</tr>
<tr>
<td>8.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s286/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>9.769</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s289/F</td>
</tr>
<tr>
<td>10.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>10.523</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s490/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>11.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>n630_s222/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s180/I1</td>
</tr>
<tr>
<td>12.107</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n630_s180/F</td>
</tr>
<tr>
<td>12.344</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s182/I1</td>
</tr>
<tr>
<td>12.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s182/F</td>
</tr>
<tr>
<td>13.136</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s143/I1</td>
</tr>
<tr>
<td>13.691</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n630_s143/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s152/I1</td>
</tr>
<tr>
<td>14.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s152/F</td>
</tr>
<tr>
<td>14.720</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s112/I1</td>
</tr>
<tr>
<td>15.275</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s112/F</td>
</tr>
<tr>
<td>15.512</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s114/I1</td>
</tr>
<tr>
<td>16.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s114/F</td>
</tr>
<tr>
<td>16.304</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s79/I1</td>
</tr>
<tr>
<td>16.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s79/F</td>
</tr>
<tr>
<td>17.096</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s65/I1</td>
</tr>
<tr>
<td>17.651</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n630_s65/F</td>
</tr>
<tr>
<td>17.888</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n632_s25/I1</td>
</tr>
<tr>
<td>18.443</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n632_s25/F</td>
</tr>
<tr>
<td>18.680</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s88/I1</td>
</tr>
<tr>
<td>19.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s88/F</td>
</tr>
<tr>
<td>19.472</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s91/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s91/F</td>
</tr>
<tr>
<td>20.226</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s48/I0</td>
</tr>
<tr>
<td>20.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s48/F</td>
</tr>
<tr>
<td>20.980</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s518/I0</td>
</tr>
<tr>
<td>21.497</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s518/F</td>
</tr>
<tr>
<td>21.734</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s13/I0</td>
</tr>
<tr>
<td>22.251</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n630_s13/F</td>
</tr>
<tr>
<td>22.488</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n634_s8/I2</td>
</tr>
<tr>
<td>22.941</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n634_s8/F</td>
</tr>
<tr>
<td>23.178</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n634_s6/I0</td>
</tr>
<tr>
<td>23.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n634_s6/F</td>
</tr>
<tr>
<td>23.932</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n634_s5/I0</td>
</tr>
<tr>
<td>24.449</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n634_s5/F</td>
</tr>
<tr>
<td>24.686</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segmentData_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segmentData_1_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segmentData_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.244, 68.186%; route: 7.347, 30.840%; tC2Q: 0.232, 0.974%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s480/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n630_s480/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s473/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s462/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s462/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s428/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n630_s428/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s426/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s426/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s403/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/I1</td>
</tr>
<tr>
<td>6.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s364/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s337/I1</td>
</tr>
<tr>
<td>7.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s337/F</td>
</tr>
<tr>
<td>7.667</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s310/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s286/I0</td>
</tr>
<tr>
<td>8.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s286/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>9.769</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s289/F</td>
</tr>
<tr>
<td>10.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>10.523</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n630_s490/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>11.315</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>n630_s222/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s186/I1</td>
</tr>
<tr>
<td>12.107</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n630_s186/F</td>
</tr>
<tr>
<td>12.344</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s191/I0</td>
</tr>
<tr>
<td>12.861</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s191/F</td>
</tr>
<tr>
<td>13.098</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s149/I1</td>
</tr>
<tr>
<td>13.653</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n630_s149/F</td>
</tr>
<tr>
<td>13.890</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s140/I0</td>
</tr>
<tr>
<td>14.407</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n630_s140/F</td>
</tr>
<tr>
<td>14.644</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s103/I1</td>
</tr>
<tr>
<td>15.199</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s103/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s96/I1</td>
</tr>
<tr>
<td>15.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s96/F</td>
</tr>
<tr>
<td>16.228</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s59/I1</td>
</tr>
<tr>
<td>16.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s59/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s62/I1</td>
</tr>
<tr>
<td>17.575</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n630_s62/F</td>
</tr>
<tr>
<td>17.812</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s35/I1</td>
</tr>
<tr>
<td>18.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n630_s35/F</td>
</tr>
<tr>
<td>18.604</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s95/I0</td>
</tr>
<tr>
<td>19.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n630_s95/F</td>
</tr>
<tr>
<td>19.358</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n630_s55/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n630_s55/F</td>
</tr>
<tr>
<td>20.150</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n636_s20/I0</td>
</tr>
<tr>
<td>20.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n636_s20/F</td>
</tr>
<tr>
<td>20.904</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n636_s11/I1</td>
</tr>
<tr>
<td>21.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n636_s11/F</td>
</tr>
<tr>
<td>21.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n636_s6/I1</td>
</tr>
<tr>
<td>22.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n636_s6/F</td>
</tr>
<tr>
<td>22.488</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n636_s5/I0</td>
</tr>
<tr>
<td>23.005</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n636_s5/F</td>
</tr>
<tr>
<td>23.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segmentData_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segmentData_0_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segmentData_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.274, 68.251%; route: 6.873, 30.712%; tC2Q: 0.232, 1.037%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>timer_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s2/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n293_s2/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>2.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n290_s2/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>3.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n287_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>3.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n284_s2/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>4.319</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n281_s2/F</td>
</tr>
<tr>
<td>4.556</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>4.926</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n278_s2/F</td>
</tr>
<tr>
<td>5.163</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>5.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n275_s2/F</td>
</tr>
<tr>
<td>5.771</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.142</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n272_s2/F</td>
</tr>
<tr>
<td>6.379</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>6.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n270_s2/F</td>
</tr>
<tr>
<td>7.069</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>7.522</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n268_s2/F</td>
</tr>
<tr>
<td>7.759</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n267_s1/I1</td>
</tr>
<tr>
<td>8.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n267_s1/F</td>
</tr>
<tr>
<td>8.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n957_s5/I2</td>
</tr>
<tr>
<td>9.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n957_s5/F</td>
</tr>
<tr>
<td>9.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>9.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>n957_s1/F</td>
</tr>
<tr>
<td>9.850</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>10.405</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n957_s33/F</td>
</tr>
<tr>
<td>10.642</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>10.969</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>n961_s0/F</td>
</tr>
<tr>
<td>11.149</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>led_5_s2/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>led_5_s2/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_5_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.319, 61.434%; route: 3.735, 36.311%; tC2Q: 0.232, 2.255%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
