<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3461" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3461{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3461{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3461{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3461{left:70px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_3461{left:367px;bottom:643px;}
#t6_3461{left:381px;bottom:643px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#t7_3461{left:576px;bottom:643px;}
#t8_3461{left:589px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3461{left:70px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3461{left:70px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tb_3461{left:70px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3461{left:70px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#td_3461{left:441px;bottom:528px;letter-spacing:-0.13px;}
#te_3461{left:124px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3461{left:124px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3461{left:124px;bottom:473px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3461{left:124px;bottom:456px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3461{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3461{left:70px;bottom:382px;letter-spacing:-0.09px;}
#tk_3461{left:156px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_3461{left:70px;bottom:358px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_3461{left:70px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_3461{left:70px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3461{left:70px;bottom:307px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tp_3461{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tq_3461{left:608px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tr_3461{left:70px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3461{left:70px;bottom:249px;letter-spacing:-0.19px;}
#tt_3461{left:240px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tu_3461{left:70px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tv_3461{left:70px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_3461{left:286px;bottom:222px;}
#tx_3461{left:70px;bottom:191px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ty_3461{left:125px;bottom:687px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_3461{left:217px;bottom:687px;letter-spacing:0.16px;}
#t10_3461{left:380px;bottom:687px;}
#t11_3461{left:392px;bottom:687px;letter-spacing:0.16px;word-spacing:0.02px;}
#t12_3461{left:588px;bottom:687px;}
#t13_3461{left:600px;bottom:687px;letter-spacing:0.13px;word-spacing:0.02px;}
#t14_3461{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t15_3461{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.21px;}
#t16_3461{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t17_3461{left:278px;bottom:830px;letter-spacing:-0.04px;word-spacing:0.14px;}
#t18_3461{left:278px;bottom:847px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t19_3461{left:397px;bottom:925px;letter-spacing:0.14px;}
#t1a_3461{left:539px;bottom:925px;}
#t1b_3461{left:549px;bottom:925px;letter-spacing:0.09px;}
#t1c_3461{left:259px;bottom:908px;letter-spacing:-0.16px;}
#t1d_3461{left:666px;bottom:907px;}
#t1e_3461{left:314px;bottom:880px;letter-spacing:0.11px;}
#t1f_3461{left:526px;bottom:907px;letter-spacing:-0.16px;}
#t1g_3461{left:515px;bottom:907px;letter-spacing:-0.97px;}
#t1h_3461{left:501px;bottom:907px;letter-spacing:-0.16px;}
#t1i_3461{left:516px;bottom:882px;}
#t1j_3461{left:575px;bottom:880px;letter-spacing:0.11px;}
#t1k_3461{left:401px;bottom:907px;letter-spacing:-0.32px;}
#t1l_3461{left:436px;bottom:880px;letter-spacing:0.12px;}
#t1m_3461{left:248px;bottom:974px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1n_3461{left:248px;bottom:991px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1o_3461{left:397px;bottom:1069px;letter-spacing:0.13px;}
#t1p_3461{left:537px;bottom:1069px;}
#t1q_3461{left:547px;bottom:1069px;letter-spacing:0.1px;}
#t1r_3461{left:259px;bottom:1052px;letter-spacing:-0.16px;}
#t1s_3461{left:666px;bottom:1051px;}
#t1t_3461{left:314px;bottom:1024px;letter-spacing:0.11px;}
#t1u_3461{left:515px;bottom:1051px;letter-spacing:-0.97px;}
#t1v_3461{left:501px;bottom:1051px;letter-spacing:-0.16px;}
#t1w_3461{left:596px;bottom:1024px;letter-spacing:-0.1px;}
#t1x_3461{left:418px;bottom:1051px;letter-spacing:-0.32px;}
#t1y_3461{left:436px;bottom:1024px;letter-spacing:0.13px;}
#t1z_3461{left:553px;bottom:1051px;}
#t20_3461{left:543px;bottom:1051px;}
#t21_3461{left:291px;bottom:803px;letter-spacing:0.11px;}
#t22_3461{left:261px;bottom:778px;letter-spacing:-0.19px;word-spacing:-0.01px;}
#t23_3461{left:261px;bottom:766px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t24_3461{left:261px;bottom:754px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t25_3461{left:261px;bottom:742px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t26_3461{left:261px;bottom:730px;letter-spacing:-0.14px;}

.s1_3461{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3461{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3461{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3461{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_3461{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3461{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3461{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3461{font-size:15px;font-family:NeoSansIntelMedium-Italic_b61;color:#0860A8;}
.s9_3461{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3461{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3461{font-size:12px;font-family:Arial-Italic_b60;color:#000;}
.sc_3461{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3461" type="text/css" >

@font-face {
	font-family: Arial-Italic_b60;
	src: url("fonts/Arial-Italic_b60.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium-Italic_b61;
	src: url("fonts/NeoSansIntelMedium-Italic_b61.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3461Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3461" style="-webkit-user-select: none;"><object width="935" height="1210" data="3461/3461.svg" type="image/svg+xml" id="pdf3461" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3461" class="t s1_3461">Vol. 3A </span><span id="t2_3461" class="t s1_3461">12-25 </span>
<span id="t3_3461" class="t s2_3461">MEMORY CACHE CONTROL </span>
<span id="t4_3461" class="t s3_3461">All other bits in the IA32_MTRR_PHYSBASE</span><span id="t5_3461" class="t s4_3461">n </span><span id="t6_3461" class="t s3_3461">and IA32_MTRR_PHYSMASK</span><span id="t7_3461" class="t s4_3461">n </span><span id="t8_3461" class="t s3_3461">registers are reserved; the processor </span>
<span id="t9_3461" class="t s3_3461">generates a general-protection exception (#GP) if software attempts to write to them. </span>
<span id="ta_3461" class="t s3_3461">Some mask values can result in ranges that are not continuous. In such ranges, the area not mapped by the mask </span>
<span id="tb_3461" class="t s3_3461">value is set to the default memory type, unless some other MTRR specifies a type for that range. Intel does not </span>
<span id="tc_3461" class="t s3_3461">encourage the use of “discontinuous” ranges. </span>
<span id="td_3461" class="t s5_3461">NOTE </span>
<span id="te_3461" class="t s3_3461">It is possible for software to parse the memory descriptions that BIOS provides by using the </span>
<span id="tf_3461" class="t s3_3461">ACPI/INT15 e820 interface mechanism. This information then can be used to determine how </span>
<span id="tg_3461" class="t s3_3461">MTRRs are initialized (for example: allowing the BIOS to define valid memory ranges and the </span>
<span id="th_3461" class="t s3_3461">maximum memory range supported by the platform, including the processor). </span>
<span id="ti_3461" class="t s3_3461">See Section 12.11.4.1, “MTRR Precedences,” for information on overlapping variable MTRR ranges. </span>
<span id="tj_3461" class="t s5_3461">12.11.2.4 </span><span id="tk_3461" class="t s5_3461">System-Management Range Register Interface </span>
<span id="tl_3461" class="t s3_3461">If IA32_MTRRCAP[bit 11] is set, the processor supports the SMRR interface to restrict access to a specified </span>
<span id="tm_3461" class="t s3_3461">memory address range used by system-management mode (SMM) software (see Section 32.4.2.1). If the SMRR </span>
<span id="tn_3461" class="t s3_3461">interface is supported, SMM software is strongly encouraged to use it to protect the SMI code and data stored by </span>
<span id="to_3461" class="t s3_3461">SMI handler in the SMRAM region. </span>
<span id="tp_3461" class="t s3_3461">The system-management range registers consist of a pair of MSRs (see Figure </span><span id="tq_3461" class="t s3_3461">12-8). The IA32_SMRR_PHYSBASE </span>
<span id="tr_3461" class="t s3_3461">MSR defines the base address for the SMRAM memory range and the memory type used to access it in SMM. The </span>
<span id="ts_3461" class="t s3_3461">IA32_SMRR_PHYSMASK </span><span id="tt_3461" class="t s3_3461">MSR contains a valid bit and a mask that determines the SMRAM address range protected </span>
<span id="tu_3461" class="t s3_3461">by the SMRR interface. These MSRs may be written only in SMM; an attempt to write them outside of SMM causes </span>
<span id="tv_3461" class="t s3_3461">a general-protection exception. </span>
<span id="tw_3461" class="t s6_3461">1 </span>
<span id="tx_3461" class="t s3_3461">Figure 12-8 shows flags and fields in these registers. The functions of these flags and fields are the following: </span>
<span id="ty_3461" class="t s7_3461">Figure 12-7. </span><span id="tz_3461" class="t s7_3461">IA32_MTRR_PHYSBASE</span><span id="t10_3461" class="t s8_3461">n </span><span id="t11_3461" class="t s7_3461">and IA32_MTRR_PHYSMASK</span><span id="t12_3461" class="t s8_3461">n </span><span id="t13_3461" class="t s7_3461">Variable-Range Register Pair </span>
<span id="t14_3461" class="t s9_3461">1. </span><span id="t15_3461" class="t s9_3461">For some processor models, these MSRs can be accessed by RDMSR and WRMSR only if the SMRR interface has been enabled using </span>
<span id="t16_3461" class="t s9_3461">a model-specific bit in the IA32_FEATURE_CONTROL MSR. </span>
<span id="t17_3461" class="t sa_3461">V — Valid </span>
<span id="t18_3461" class="t sa_3461">PhysMask — Sets range mask </span>
<span id="t19_3461" class="t sa_3461">IA32_MTRR_PHYSMASK</span><span id="t1a_3461" class="t sb_3461">n </span><span id="t1b_3461" class="t sa_3461">Register </span>
<span id="t1c_3461" class="t sc_3461">63 </span><span id="t1d_3461" class="t sc_3461">0 </span>
<span id="t1e_3461" class="t sa_3461">Reserved </span>
<span id="t1f_3461" class="t sc_3461">10 </span><span id="t1g_3461" class="t sc_3461">11 </span><span id="t1h_3461" class="t sc_3461">12 </span>
<span id="t1i_3461" class="t sa_3461">V </span>
<span id="t1j_3461" class="t sa_3461">Reserved </span>
<span id="t1k_3461" class="t sc_3461">MAXPHYADDR </span>
<span id="t1l_3461" class="t sa_3461">PhysMask </span>
<span id="t1m_3461" class="t sa_3461">Type — Memory type for range </span>
<span id="t1n_3461" class="t sa_3461">PhysBase — Base address of range </span>
<span id="t1o_3461" class="t sa_3461">IA32_MTRR_PHYSBASE</span><span id="t1p_3461" class="t sb_3461">n </span><span id="t1q_3461" class="t sa_3461">Register </span>
<span id="t1r_3461" class="t sc_3461">63 </span><span id="t1s_3461" class="t sc_3461">0 </span>
<span id="t1t_3461" class="t sa_3461">Reserved </span>
<span id="t1u_3461" class="t sc_3461">11 </span><span id="t1v_3461" class="t sc_3461">12 </span>
<span id="t1w_3461" class="t sa_3461">Type </span>
<span id="t1x_3461" class="t sc_3461">MAXPHYADDR </span>
<span id="t1y_3461" class="t sa_3461">PhysBase </span>
<span id="t1z_3461" class="t sc_3461">7 </span><span id="t20_3461" class="t sc_3461">8 </span>
<span id="t21_3461" class="t sa_3461">Reserved </span>
<span id="t22_3461" class="t sc_3461">MAXPHYADDR: The bit position indicated by MAXPHYADDR depends on the maximum </span>
<span id="t23_3461" class="t sc_3461">physical address range supported by the processor. It is reported by CPUID leaf </span>
<span id="t24_3461" class="t sc_3461">function 80000008H. If CPUID does not support leaf 80000008H, the processor </span>
<span id="t25_3461" class="t sc_3461">supports 36-bit physical address size, then bit PhysMask consists of bits 35:12, and </span>
<span id="t26_3461" class="t sc_3461">bits 63:36 are reserved. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
