Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 18:12:41 2023
| Host         : DESKTOP-LCJND1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_shift_timing_summary_routed.rpt -pb led_shift_timing_summary_routed.pb -rpx led_shift_timing_summary_routed.rpx -warn_on_violation
| Design       : led_shift
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  1           
TIMING-18  Warning           Missing input or output delay            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.178        0.000                      0                   31        0.000        0.000                      0                   31        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 4.000}                    8.000           125.000         
  clk_div    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin            4.178           0.000                      0                   27           0.134           0.000                      0                   27           3.500           0.000                       0                    28  
  clk_div     1000000000.000           0.000                      0                    4           0.265           0.000                      0                    4   500000000.000           0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock             WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------             -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------  
clk_div       sys_clk_pin            6.000           0.000                      0                    1           0.000           0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_div                     
(none)                      clk_div       
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.828ns (23.925%)  route 2.633ns (76.075%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    clk_div_0/clk_div_reg_0
    SLICE_X109Y102       FDCE                                         r  clk_div_0/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.456     6.586 f  clk_div_0/cnt_reg[21]/Q
                         net (fo=3, routed)           0.831     7.417    clk_div_0/cnt[21]
    SLICE_X109Y101       LUT4 (Prop_lut4_I0_O)        0.124     7.541 r  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.573     8.114    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X109Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  clk_div_0/cnt[25]_i_2/O
                         net (fo=25, routed)          1.228     9.466    clk_div_0/cnt[25]_i_2_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.590 r  clk_div_0/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.590    clk_div_0/cnt_0[5]
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687    13.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[5]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)        0.029    13.768    clk_div_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.828ns (23.975%)  route 2.626ns (76.025%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    clk_div_0/clk_div_reg_0
    SLICE_X109Y102       FDCE                                         r  clk_div_0/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.456     6.586 f  clk_div_0/cnt_reg[21]/Q
                         net (fo=3, routed)           0.831     7.417    clk_div_0/cnt[21]
    SLICE_X109Y101       LUT4 (Prop_lut4_I0_O)        0.124     7.541 r  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.573     8.114    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X109Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  clk_div_0/cnt[25]_i_2/O
                         net (fo=25, routed)          1.221     9.459    clk_div_0/cnt[25]_i_2_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  clk_div_0/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.583    clk_div_0/cnt_0[6]
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687    13.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[6]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)        0.031    13.770    clk_div_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.471%)  route 2.857ns (77.529%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.940    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.061     7.456    clk_div_0/cnt[5]
    SLICE_X110Y97        LUT5 (Prop_lut5_I1_O)        0.124     7.580 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.642     8.222    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.155     9.500    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X110Y97        LUT6 (Prop_lut6_I2_O)        0.124     9.624 r  clk_div_0/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.624    clk_div_0/cnt_0[2]
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687    13.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[2]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.031    13.910    clk_div_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.828ns (22.498%)  route 2.852ns (77.502%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.940    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.061     7.456    clk_div_0/cnt[5]
    SLICE_X110Y97        LUT5 (Prop_lut5_I1_O)        0.124     7.580 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.642     8.222    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.150     9.496    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X110Y97        LUT6 (Prop_lut6_I2_O)        0.124     9.620 r  clk_div_0/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.620    clk_div_0/cnt_0[3]
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687    13.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[3]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.032    13.911    clk_div_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.828ns (25.002%)  route 2.484ns (74.998%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    clk_div_0/clk_div_reg_0
    SLICE_X109Y102       FDCE                                         r  clk_div_0/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.456     6.586 f  clk_div_0/cnt_reg[21]/Q
                         net (fo=3, routed)           0.831     7.417    clk_div_0/cnt[21]
    SLICE_X109Y101       LUT4 (Prop_lut4_I0_O)        0.124     7.541 r  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.573     8.114    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X109Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  clk_div_0/cnt[25]_i_2/O
                         net (fo=25, routed)          1.079     9.317    clk_div_0/cnt[25]_i_2_n_0
    SLICE_X110Y97        LUT6 (Prop_lut6_I0_O)        0.124     9.441 r  clk_div_0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.441    clk_div_0/cnt_0[1]
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687    13.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[1]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.029    13.768    clk_div_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.828ns (23.035%)  route 2.766ns (76.965%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.940    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.061     7.456    clk_div_0/cnt[5]
    SLICE_X110Y97        LUT5 (Prop_lut5_I1_O)        0.124     7.580 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.642     8.222    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.064     9.410    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.124     9.534 r  clk_div_0/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.534    clk_div_0/cnt_0[12]
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[12]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X109Y99        FDCE (Setup_fdce_C_D)        0.031    13.867    clk_div_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.067%)  route 2.761ns (76.933%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.940    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=2, routed)           1.061     7.456    clk_div_0/cnt[5]
    SLICE_X110Y97        LUT5 (Prop_lut5_I1_O)        0.124     7.580 r  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.642     8.222    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  clk_div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.059     9.405    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X109Y99        LUT6 (Prop_lut6_I2_O)        0.124     9.529 r  clk_div_0/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.529    clk_div_0/cnt_0[11]
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684    13.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[11]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X109Y99        FDCE (Setup_fdce_C_D)        0.029    13.865    clk_div_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 2.109ns (59.587%)  route 1.430ns (40.413%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.940    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div_0/cnt_reg[6]/Q
                         net (fo=3, routed)           0.628     7.023    clk_div_0/cnt[6]
    SLICE_X111Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.697 r  clk_div_0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.697    clk_div_0/cnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.812    clk_div_0/cnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.926    clk_div_0/cnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  clk_div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.040    clk_div_0/cnt0_carry__3_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.374 r  clk_div_0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.802     9.176    clk_div_0/data0[22]
    SLICE_X110Y102       LUT6 (Prop_lut6_I5_O)        0.303     9.479 r  clk_div_0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.479    clk_div_0/cnt_0[22]
    SLICE_X110Y102       FDCE                                         r  clk_div_0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.626    clk_div_0/clk_div_reg_0
    SLICE_X110Y102       FDCE                                         r  clk_div_0/cnt_reg[22]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X110Y102       FDCE (Setup_fdce_C_D)        0.029    13.942    clk_div_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.942    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 2.107ns (59.550%)  route 1.431ns (40.450%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.940    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div_0/cnt_reg[6]/Q
                         net (fo=3, routed)           0.628     7.023    clk_div_0/cnt[6]
    SLICE_X111Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.697 r  clk_div_0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.697    clk_div_0/cnt0_carry__0_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  clk_div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.812    clk_div_0/cnt0_carry__1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  clk_div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.926    clk_div_0/cnt0_carry__2_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  clk_div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.040    clk_div_0/cnt0_carry__3_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  clk_div_0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.154    clk_div_0/cnt0_carry__4_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.376 r  clk_div_0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.803     9.179    clk_div_0/data0[25]
    SLICE_X110Y102       LUT6 (Prop_lut6_I5_O)        0.299     9.478 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.478    clk_div_0/cnt_0[25]
    SLICE_X110Y102       FDCE                                         r  clk_div_0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.626    clk_div_0/clk_div_reg_0
    SLICE_X110Y102       FDCE                                         r  clk_div_0/cnt_reg[25]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X110Y102       FDCE (Setup_fdce_C_D)        0.032    13.945    clk_div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.828ns (26.345%)  route 2.315ns (73.655%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.056     6.130    clk_div_0/clk_div_reg_0
    SLICE_X109Y102       FDCE                                         r  clk_div_0/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.456     6.586 f  clk_div_0/cnt_reg[21]/Q
                         net (fo=3, routed)           0.831     7.417    clk_div_0/cnt[21]
    SLICE_X109Y101       LUT4 (Prop_lut4_I0_O)        0.124     7.541 r  clk_div_0/cnt[25]_i_5/O
                         net (fo=1, routed)           0.573     8.114    clk_div_0/cnt[25]_i_5_n_0
    SLICE_X109Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  clk_div_0/cnt[25]_i_2/O
                         net (fo=25, routed)          0.911     9.149    clk_div_0/cnt[25]_i_2_n_0
    SLICE_X110Y99        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  clk_div_0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.273    clk_div_0/cnt_0[4]
    SLICE_X110Y99        FDCE                                         r  clk_div_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687    13.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y99        FDCE                                         r  clk_div_0/cnt_reg[4]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.029    13.768    clk_div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  4.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.271%)  route 0.225ns (54.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.225     2.170    clk_div_0/cnt[13]
    SLICE_X110Y99        LUT6 (Prop_lut6_I4_O)        0.045     2.215 r  clk_div_0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.215    clk_div_0/cnt_0[4]
    SLICE_X110Y99        FDCE                                         r  clk_div_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.909     2.251    clk_div_0/clk_div_reg_0
    SLICE_X110Y99        FDCE                                         r  clk_div_0/cnt_reg[4]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.091     2.081    clk_div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.161%)  route 0.226ns (54.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.226     2.171    clk_div_0/cnt[13]
    SLICE_X110Y99        LUT6 (Prop_lut6_I4_O)        0.045     2.216 r  clk_div_0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.216    clk_div_0/cnt_0[9]
    SLICE_X110Y99        FDCE                                         r  clk_div_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.909     2.251    clk_div_0/clk_div_reg_0
    SLICE_X110Y99        FDCE                                         r  clk_div_0/cnt_reg[9]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X110Y99        FDCE (Hold_fdce_C_D)         0.092     2.082    clk_div_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.862%)  route 0.398ns (68.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_div_reg_0
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.398     2.261    clk_div_0/cnt[12]
    SLICE_X109Y100       LUT6 (Prop_lut6_I3_O)        0.045     2.306 r  clk_div_0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.306    clk_div_0/cnt_0[16]
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[16]/C
                         clock pessimism             -0.261     2.073    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.092     2.165    clk_div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.914%)  route 0.431ns (65.086%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.637     1.723    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.141     1.864 f  clk_div_0/cnt_reg[7]/Q
                         net (fo=3, routed)           0.221     2.086    clk_div_0/cnt[7]
    SLICE_X110Y100       LUT5 (Prop_lut5_I1_O)        0.045     2.131 r  clk_div_0/clk_div_i_2/O
                         net (fo=1, routed)           0.209     2.340    clk_div_0/clk_div_i_2_n_0
    SLICE_X112Y100       LUT3 (Prop_lut3_I1_O)        0.045     2.385 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.385    clk_div_0/clk_div_i_1_n_0
    SLICE_X112Y100       FDCE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.120     2.196    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.223%)  route 0.450ns (70.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.636     1.722    clk_div_0/clk_div_reg_0
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=27, routed)          0.450     2.314    clk_div_0/cnt[12]
    SLICE_X109Y102       LUT6 (Prop_lut6_I3_O)        0.045     2.359 r  clk_div_0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.359    clk_div_0/cnt_0[21]
    SLICE_X109Y102       FDCE                                         r  clk_div_0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    clk_div_0/clk_div_reg_0
    SLICE_X109Y102       FDCE                                         r  clk_div_0/cnt_reg[21]/C
                         clock pessimism             -0.261     2.073    
    SLICE_X109Y102       FDCE (Hold_fdce_C_D)         0.091     2.164    clk_div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.828%)  route 0.348ns (65.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.348     2.294    clk_div_0/cnt[13]
    SLICE_X110Y98        LUT6 (Prop_lut6_I4_O)        0.045     2.339 r  clk_div_0/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.339    clk_div_0/cnt_0[6]
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.909     2.251    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[6]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X110Y98        FDCE (Hold_fdce_C_D)         0.092     2.082    clk_div_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.231ns (32.875%)  route 0.472ns (67.125%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.637     1.723    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.141     1.864 f  clk_div_0/cnt_reg[7]/Q
                         net (fo=3, routed)           0.228     2.092    clk_div_0/cnt[7]
    SLICE_X110Y100       LUT4 (Prop_lut4_I1_O)        0.045     2.137 r  clk_div_0/cnt[25]_i_3/O
                         net (fo=25, routed)          0.244     2.381    clk_div_0/cnt[25]_i_3_n_0
    SLICE_X110Y100       LUT6 (Prop_lut6_I1_O)        0.045     2.426 r  clk_div_0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.426    clk_div_0/cnt_0[15]
    SLICE_X110Y100       FDCE                                         r  clk_div_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X110Y100       FDCE                                         r  clk_div_0/cnt_reg[15]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.091     2.167    clk_div_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.475%)  route 0.354ns (65.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.354     2.299    clk_div_0/cnt[13]
    SLICE_X109Y99        LUT6 (Prop_lut6_I4_O)        0.045     2.344 r  clk_div_0/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.344    clk_div_0/cnt_0[11]
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[11]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y99        FDCE (Hold_fdce_C_D)         0.091     2.078    clk_div_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.412%)  route 0.355ns (65.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.355     2.300    clk_div_0/cnt[13]
    SLICE_X109Y99        LUT6 (Prop_lut6_I4_O)        0.045     2.345 r  clk_div_0/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.345    clk_div_0/cnt_0[12]
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.906     2.248    clk_div_0/clk_div_reg_0
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[12]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y99        FDCE (Hold_fdce_C_D)         0.092     2.079    clk_div_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.189%)  route 0.358ns (65.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  clk_div_0/cnt_reg[13]/Q
                         net (fo=27, routed)          0.358     2.304    clk_div_0/cnt[13]
    SLICE_X110Y98        LUT6 (Prop_lut6_I4_O)        0.045     2.349 r  clk_div_0/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.349    clk_div_0/cnt_0[8]
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.909     2.251    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[8]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X110Y98        FDCE (Hold_fdce_C_D)         0.092     2.082    clk_div_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y100  clk_div_0/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   clk_div_0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y99   clk_div_0/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y99   clk_div_0/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y99   clk_div_0/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y100  clk_div_0/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y100  clk_div_0/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y100  clk_div_0/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y100  clk_div_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  clk_div_0/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  clk_div_0/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  clk_div_0/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  clk_div_0/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   clk_div_0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   clk_div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   clk_div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y99   clk_div_0/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.773ns (42.373%)  route 1.051ns (57.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.478     7.789 f  s0/out_reg[3]/Q
                         net (fo=4, routed)           1.051     8.840    s0/Q[3]
    SLICE_X112Y101       LUT5 (Prop_lut5_I4_O)        0.295     9.135 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.135    s0/out[0]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595 1000000000.000    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C
                         clock pessimism              0.672 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y101       FDCE (Setup_fdce_C_D)        0.077 1000000000.000    s0/out_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.779ns (52.400%)  route 0.708ns (47.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.478     7.789 r  s0/out_reg[2]/Q
                         net (fo=4, routed)           0.708     8.496    s0/Q[2]
    SLICE_X112Y101       LUT3 (Prop_lut3_I2_O)        0.301     8.797 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.797    s0/out[1]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595 1000000000.000    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C
                         clock pessimism              0.672 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y101       FDCE (Setup_fdce_C_D)        0.081 1000000000.000    s0/out_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.799ns (43.253%)  route 1.048ns (56.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.478     7.789 r  s0/out_reg[3]/Q
                         net (fo=4, routed)           1.048     8.837    s0/Q[3]
    SLICE_X112Y101       LUT3 (Prop_lut3_I2_O)        0.321     9.158 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.158    s0/out[2]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595 1000000000.000    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C
                         clock pessimism              0.672 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y101       FDCE (Setup_fdce_C_D)        0.118 1000000000.000    s0/out_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.799ns (43.183%)  route 1.051ns (56.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.478     7.789 f  s0/out_reg[3]/Q
                         net (fo=4, routed)           1.051     8.840    s0/Q[3]
    SLICE_X112Y101       LUT5 (Prop_lut5_I1_O)        0.321     9.161 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.161    s0/out[3]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861 1000000000.000    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595 1000000000.000    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C
                         clock pessimism              0.672 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y101       FDCE (Setup_fdce_C_D)        0.118 1000000000.000    s0/out_reg[3]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     2.488 f  s0/out_reg[0]/Q
                         net (fo=4, routed)           0.189     2.676    s0/Q[0]
    SLICE_X112Y101       LUT5 (Prop_lut5_I3_O)        0.043     2.719 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.719    s0/out[3]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C
                         clock pessimism             -0.601     2.324    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.131     2.455    s0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     2.488 r  s0/out_reg[0]/Q
                         net (fo=4, routed)           0.189     2.676    s0/Q[0]
    SLICE_X112Y101       LUT3 (Prop_lut3_I1_O)        0.045     2.721 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.721    s0/out[1]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C
                         clock pessimism             -0.601     2.324    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.121     2.445    s0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     2.488 f  s0/out_reg[0]/Q
                         net (fo=4, routed)           0.189     2.676    s0/Q[0]
    SLICE_X112Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.721 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.721    s0/out[0]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C
                         clock pessimism             -0.601     2.324    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.120     2.444    s0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 s0/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.208ns (45.976%)  route 0.244ns (54.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     2.488 r  s0/out_reg[1]/Q
                         net (fo=4, routed)           0.244     2.732    s0/Q[1]
    SLICE_X112Y101       LUT3 (Prop_lut3_I1_O)        0.044     2.776 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.776    s0/out[2]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C
                         clock pessimism             -0.601     2.324    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.131     2.455    s0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { clk_div_0/clk_div_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y101  s0/out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y101  s0/out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y101  s0/out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y101  s0/out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y101  s0/out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 clk_div_0/clk_div_reg/Q
                            (clock source 'clk_div'  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.124ns (9.345%)  route 1.203ns (90.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.650ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           1.203     7.853    clk_div_0/CLK
    SLICE_X112Y100       LUT3 (Prop_lut3_I2_O)        0.124     7.977 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.977    clk_div_0/clk_div_i_1_n_0
    SLICE_X112Y100       FDCE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism              0.309    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y100       FDCE (Setup_fdce_C_D)        0.077    13.976    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  6.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 clk_div_0/clk_div_reg/Q
                            (clock source 'clk_div'  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@500000000.000ns - clk_div fall@500000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.100ns (0.000%)  route 1.039ns (0.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 500000000.000 - 500000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500000000.000 - 500000000.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div fall edge)500000000.000 500000000.000 f  
    H16                                               0.000 500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 500000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861 500000000.000    clk_div_0/clk_div_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418 500000000.000 f  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           1.039 500000000.000    clk_div_0/CLK
    SLICE_X112Y100       LUT3 (Prop_lut3_I2_O)        0.100 500000000.000 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000 500000000.000    clk_div_0/clk_div_i_1_n_0
    SLICE_X112Y100       FDCE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  500000000.000 500000000.000 r  
    H16                                               0.000 500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 500000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451 500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522 500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058 500000000.000    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism             -0.309 500000000.000    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.330 500000000.000    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                      -500000000.000    
                         arrival time                       500000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 4.048ns (65.454%)  route 2.136ns (34.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     7.829 r  s0/out_reg[0]/Q
                         net (fo=4, routed)           2.136     9.965    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.495 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.495    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 4.075ns (65.988%)  route 2.101ns (34.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     7.829 r  s0/out_reg[1]/Q
                         net (fo=4, routed)           2.101     9.929    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.487 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.487    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 4.227ns (69.060%)  route 1.894ns (30.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.478     7.789 r  s0/out_reg[2]/Q
                         net (fo=4, routed)           1.894     9.683    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.749    13.432 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.432    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 4.230ns (69.903%)  route 1.821ns (30.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.661     7.311    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.478     7.789 r  s0/out_reg[3]/Q
                         net (fo=4, routed)           1.821     9.610    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.752    13.362 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.362    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.482ns (78.242%)  route 0.412ns (21.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.148     2.472 r  s0/out_reg[3]/Q
                         net (fo=4, routed)           0.412     2.884    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     4.218 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.218    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.475ns (76.823%)  route 0.445ns (23.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.148     2.472 r  s0/out_reg[2]/Q
                         net (fo=4, routed)           0.445     2.917    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.327     4.243 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.243    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.395ns (71.887%)  route 0.545ns (28.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     2.488 r  s0/out_reg[0]/Q
                         net (fo=4, routed)           0.545     3.033    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.264 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.264    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.422ns (72.827%)  route 0.531ns (27.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.719     1.806    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.354     2.324    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     2.488 r  s0/out_reg[1]/Q
                         net (fo=4, routed)           0.531     3.018    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.276 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.276    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_div

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 1.463ns (35.946%)  route 2.608ns (64.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.608     4.071    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 1.463ns (35.946%)  route 2.608ns (64.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.608     4.071    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 1.463ns (35.946%)  route 2.608ns (64.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.608     4.071    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 1.463ns (35.946%)  route 2.608ns (64.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.608     4.071    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 1.666ns (45.563%)  route 1.991ns (54.437%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF_inst/O
                         net (fo=4, routed)           1.991     3.533    s0/sw_IBUF
    SLICE_X112Y101       LUT3 (Prop_lut3_I0_O)        0.124     3.657 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.657    s0/out[1]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 1.659ns (45.458%)  route 1.991ns (54.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF_inst/O
                         net (fo=4, routed)           1.991     3.533    s0/sw_IBUF
    SLICE_X112Y101       LUT3 (Prop_lut3_I0_O)        0.117     3.650 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.650    s0/out[2]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.666ns (45.700%)  route 1.980ns (54.300%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF_inst/O
                         net (fo=4, routed)           1.980     3.522    s0/sw_IBUF
    SLICE_X112Y101       LUT5 (Prop_lut5_I0_O)        0.124     3.646 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.646    s0/out[0]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 1.658ns (45.581%)  route 1.980ns (54.419%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF_inst/O
                         net (fo=4, routed)           1.980     3.522    s0/sw_IBUF
    SLICE_X112Y101       LUT5 (Prop_lut5_I0_O)        0.116     3.638 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     3.638    s0/out[3]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861     5.626    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.418     6.044 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.595     6.639    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.354ns (31.279%)  route 0.779ns (68.721%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF_inst/O
                         net (fo=4, routed)           0.779     1.088    s0/sw_IBUF
    SLICE_X112Y101       LUT5 (Prop_lut5_I0_O)        0.045     1.133 r  s0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.133    s0/out[0]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.357ns (31.460%)  route 0.779ns (68.540%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF_inst/O
                         net (fo=4, routed)           0.779     1.088    s0/sw_IBUF
    SLICE_X112Y101       LUT5 (Prop_lut5_I0_O)        0.048     1.136 r  s0/out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.136    s0/out[3]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.354ns (31.169%)  route 0.783ns (68.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF_inst/O
                         net (fo=4, routed)           0.783     1.092    s0/sw_IBUF
    SLICE_X112Y101       LUT3 (Prop_lut3_I0_O)        0.045     1.137 r  s0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.137    s0/out[1]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            s0/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.357ns (31.350%)  route 0.783ns (68.650%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF_inst/O
                         net (fo=4, routed)           0.783     1.092    s0/sw_IBUF
    SLICE_X112Y101       LUT3 (Prop_lut3_I0_O)        0.048     1.140 r  s0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.140    s0/out[2]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[0]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.231ns (17.909%)  route 1.061ns (82.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.061     1.292    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[1]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.231ns (17.909%)  route 1.061ns (82.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.061     1.292    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[2]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.231ns (17.909%)  route 1.061ns (82.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.061     1.292    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s0/out_reg[3]/CLR
                            (removal check against rising-edge clock clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.231ns (17.909%)  route 1.061ns (82.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.061     1.292    s0/AR[0]
    SLICE_X112Y101       FDCE                                         f  s0/out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.204     2.541 r  clk_div_0/clk_div_reg/Q
                         net (fo=5, routed)           0.383     2.924    s0/CLK
    SLICE_X112Y101       FDCE                                         r  s0/out_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.463ns (31.734%)  route 3.148ns (68.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.148     4.611    clk_div_0/AR[0]
    SLICE_X110Y98        FDCE                                         f  clk_div_0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.463ns (31.734%)  route 3.148ns (68.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.148     4.611    clk_div_0/AR[0]
    SLICE_X110Y98        FDCE                                         f  clk_div_0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.463ns (31.734%)  route 3.148ns (68.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.148     4.611    clk_div_0/AR[0]
    SLICE_X110Y98        FDCE                                         f  clk_div_0/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.463ns (31.734%)  route 3.148ns (68.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.148     4.611    clk_div_0/AR[0]
    SLICE_X110Y98        FDCE                                         f  clk_div_0/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y98        FDCE                                         r  clk_div_0/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.463ns (31.762%)  route 3.144ns (68.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.144     4.607    clk_div_0/AR[0]
    SLICE_X109Y102       FDCE                                         f  clk_div_0/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.858     5.623    clk_div_0/clk_div_reg_0
    SLICE_X109Y102       FDCE                                         r  clk_div_0/cnt_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.463ns (32.716%)  route 3.010ns (67.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.010     4.473    clk_div_0/AR[0]
    SLICE_X110Y97        FDCE                                         f  clk_div_0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.463ns (32.716%)  route 3.010ns (67.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.010     4.473    clk_div_0/AR[0]
    SLICE_X110Y97        FDCE                                         f  clk_div_0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.463ns (32.716%)  route 3.010ns (67.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.010     4.473    clk_div_0/AR[0]
    SLICE_X110Y97        FDCE                                         f  clk_div_0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.463ns (32.716%)  route 3.010ns (67.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          3.010     4.473    clk_div_0/AR[0]
    SLICE_X110Y97        FDCE                                         f  clk_div_0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.687     5.451    clk_div_0/clk_div_reg_0
    SLICE_X110Y97        FDCE                                         r  clk_div_0/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 1.463ns (33.838%)  route 2.861ns (66.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=31, routed)          2.861     4.325    clk_div_0/AR[0]
    SLICE_X109Y99        FDCE                                         f  clk_div_0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.684     5.448    clk_div_0/clk_div_reg_0
    SLICE_X109Y99        FDCE                                         r  clk_div_0/cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.231ns (18.696%)  route 1.006ns (81.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.006     1.238    clk_div_0/AR[0]
    SLICE_X112Y100       FDCE                                         f  clk_div_0/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X112Y100       FDCE                                         r  clk_div_0/clk_div_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.231ns (17.411%)  route 1.098ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.098     1.329    clk_div_0/AR[0]
    SLICE_X109Y100       FDCE                                         f  clk_div_0/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.231ns (17.411%)  route 1.098ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.098     1.329    clk_div_0/AR[0]
    SLICE_X109Y100       FDCE                                         f  clk_div_0/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.231ns (17.411%)  route 1.098ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.098     1.329    clk_div_0/AR[0]
    SLICE_X109Y100       FDCE                                         f  clk_div_0/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    clk_div_0/clk_div_reg_0
    SLICE_X109Y100       FDCE                                         r  clk_div_0/cnt_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.231ns (17.295%)  route 1.107ns (82.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.107     1.338    clk_div_0/AR[0]
    SLICE_X110Y101       FDCE                                         f  clk_div_0/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X110Y101       FDCE                                         r  clk_div_0/cnt_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.231ns (17.295%)  route 1.107ns (82.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.107     1.338    clk_div_0/AR[0]
    SLICE_X110Y101       FDCE                                         f  clk_div_0/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X110Y101       FDCE                                         r  clk_div_0/cnt_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.231ns (17.226%)  route 1.112ns (82.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.112     1.343    clk_div_0/AR[0]
    SLICE_X110Y100       FDCE                                         f  clk_div_0/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X110Y100       FDCE                                         r  clk_div_0/cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.231ns (16.727%)  route 1.152ns (83.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.152     1.383    clk_div_0/AR[0]
    SLICE_X109Y101       FDCE                                         f  clk_div_0/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    clk_div_0/clk_div_reg_0
    SLICE_X109Y101       FDCE                                         r  clk_div_0/cnt_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.231ns (16.727%)  route 1.152ns (83.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.152     1.383    clk_div_0/AR[0]
    SLICE_X109Y101       FDCE                                         f  clk_div_0/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    clk_div_0/clk_div_reg_0
    SLICE_X109Y101       FDCE                                         r  clk_div_0/cnt_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_0/cnt_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.231ns (16.631%)  route 1.160ns (83.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.160     1.391    clk_div_0/AR[0]
    SLICE_X110Y102       FDCE                                         f  clk_div_0/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    clk_div_0/clk_div_reg_0
    SLICE_X110Y102       FDCE                                         r  clk_div_0/cnt_reg[22]/C





