/// Default tuning parameters.
pub mod default {
    pub const VERSION: u16 = 32771;
    pub const KEY_TABLE_VERSION: u16 = 32769;
    pub const LLD_VERSION: u16 = 32833;
    pub const CONSISTENCY_LITE_PHASE_TOLERANCE: u8 = 2;
    pub const PHASECAL_TARGET: u8 = 33;
    pub const LITE_CAL_REPEAT_RATE: u16 = 0;
    pub const LITE_RANGING_GAIN_FACTOR: u16 = 2011;
    pub const LITE_MIN_CLIP_MM: u8 = 0;
    pub const LITE_LONG_SIGMA_THRESH_MM: u16 = 360;
    pub const LITE_MED_SIGMA_THRESH_MM: u16 = 360;
    pub const LITE_SHORT_SIGMA_THRESH_MM: u16 = 360;
    pub const LITE_LONG_MIN_COUNT_RATE_RTN_MCPS: u16 = 192;
    pub const LITE_MED_MIN_COUNT_RATE_RTN_MCPS: u16 = 192;
    pub const LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS: u16 = 192;
    pub const LITE_SIGMA_EST_PULSE_WIDTH: u8 = 8;
    pub const LITE_SIGMA_EST_AMB_WIDTH_NS: u8 = 16;
    pub const LITE_SIGMA_REF_MM: u8 = 1;
    pub const LITE_RIT_MULT: u8 = 64;
    pub const LITE_SEED_CONFIG: u8 = 2;
    pub const LITE_QUANTIFIER: u8 = 2;
    pub const LITE_FIRST_ORDER_SELECT: u8 = 0;
    pub const LITE_XTALK_MARGIN_KCPS: u16 = 0;
    pub const INITIAL_PHASE_RTN_LITE_LONG_RANGE: u8 = 14;
    pub const INITIAL_PHASE_RTN_LITE_MED_RANGE: u8 = 10;
    pub const INITIAL_PHASE_RTN_LITE_SHORT_RANGE: u8 = 6;
    pub const INITIAL_PHASE_REF_LITE_LONG_RANGE: u8 = 14;
    pub const INITIAL_PHASE_REF_LITE_MED_RANGE: u8 = 10;
    pub const INITIAL_PHASE_REF_LITE_SHORT_RANGE: u8 = 6;
    pub const TIMED_SEED_CONFIG: u8 = 1;
    pub const VHV_LOOPBOUND: u8 = 32;
    pub const REFSPADCHAR_DEVICE_TEST_MODE: u8 = 8;
    pub const REFSPADCHAR_VCSEL_PERIOD: u8 = 11;
    pub const REFSPADCHAR_PHASECAL_TIMEOUT_US: u32 = 1000;
    pub const REFSPADCHAR_TARGET_COUNT_RATE_MCPS: u16 = 2560;
    pub const REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS: u16 = 1280;
    pub const REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS: u16 = 5120;
    pub const OFFSET_CAL_DSS_RATE_MCPS: u16 = 2560;
    pub const OFFSET_CAL_PHASECAL_TIMEOUT_US: u32 = 1000;
    pub const OFFSET_CAL_MM_TIMEOUT_US: u32 = 13000;
    pub const OFFSET_CAL_RANGE_TIMEOUT_US: u32 = 13000;
    pub const OFFSET_CAL_PRE_SAMPLES: u8 = 8;
    pub const OFFSET_CAL_MM1_SAMPLES: u8 = 40;
    pub const OFFSET_CAL_MM2_SAMPLES: u8 = 9;
    pub const SPADMAP_VCSEL_PERIOD: u8 = 18;
    pub const SPADMAP_VCSEL_START: u8 = 15;
    pub const SPADMAP_RATE_LIMIT_MCPS: u16 = 12;
    pub const LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS: u16 = 2560;
    pub const TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS: u16 = 2560;
    pub const LITE_PHASECAL_CONFIG_TIMEOUT_US: u32 = 1000;
    pub const TIMED_PHASECAL_CONFIG_TIMEOUT_US: u32 = 1000;
    pub const LITE_MM_CONFIG_TIMEOUT_US: u32 = 2000;
    pub const TIMED_MM_CONFIG_TIMEOUT_US: u32 = 2000;
    pub const LITE_RANGE_CONFIG_TIMEOUT_US: u32 = 63000;
    pub const TIMED_RANGE_CONFIG_TIMEOUT_US: u32 = 13000;
    pub const LOWPOWERAUTO_VHV_LOOP_BOUND: u8 = 3;
    pub const LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US: u32 = 1;
    pub const LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US: u32 = 8000;
}
