#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    _reserved0: [u8; 20usize],
    #[doc = "0x14 - SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_00: SW_MUX_CTL_PAD_GPIO_EMC_00,
    #[doc = "0x18 - SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_01: SW_MUX_CTL_PAD_GPIO_EMC_01,
    #[doc = "0x1c - SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_02: SW_MUX_CTL_PAD_GPIO_EMC_02,
    #[doc = "0x20 - SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_03: SW_MUX_CTL_PAD_GPIO_EMC_03,
    #[doc = "0x24 - SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_04: SW_MUX_CTL_PAD_GPIO_EMC_04,
    #[doc = "0x28 - SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_05: SW_MUX_CTL_PAD_GPIO_EMC_05,
    #[doc = "0x2c - SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_06: SW_MUX_CTL_PAD_GPIO_EMC_06,
    #[doc = "0x30 - SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_07: SW_MUX_CTL_PAD_GPIO_EMC_07,
    #[doc = "0x34 - SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_08: SW_MUX_CTL_PAD_GPIO_EMC_08,
    #[doc = "0x38 - SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_09: SW_MUX_CTL_PAD_GPIO_EMC_09,
    #[doc = "0x3c - SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_10: SW_MUX_CTL_PAD_GPIO_EMC_10,
    #[doc = "0x40 - SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_11: SW_MUX_CTL_PAD_GPIO_EMC_11,
    #[doc = "0x44 - SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_12: SW_MUX_CTL_PAD_GPIO_EMC_12,
    #[doc = "0x48 - SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_13: SW_MUX_CTL_PAD_GPIO_EMC_13,
    #[doc = "0x4c - SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_14: SW_MUX_CTL_PAD_GPIO_EMC_14,
    #[doc = "0x50 - SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_15: SW_MUX_CTL_PAD_GPIO_EMC_15,
    #[doc = "0x54 - SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_16: SW_MUX_CTL_PAD_GPIO_EMC_16,
    #[doc = "0x58 - SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_17: SW_MUX_CTL_PAD_GPIO_EMC_17,
    #[doc = "0x5c - SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_18: SW_MUX_CTL_PAD_GPIO_EMC_18,
    #[doc = "0x60 - SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_19: SW_MUX_CTL_PAD_GPIO_EMC_19,
    #[doc = "0x64 - SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_20: SW_MUX_CTL_PAD_GPIO_EMC_20,
    #[doc = "0x68 - SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_21: SW_MUX_CTL_PAD_GPIO_EMC_21,
    #[doc = "0x6c - SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_22: SW_MUX_CTL_PAD_GPIO_EMC_22,
    #[doc = "0x70 - SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_23: SW_MUX_CTL_PAD_GPIO_EMC_23,
    #[doc = "0x74 - SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_24: SW_MUX_CTL_PAD_GPIO_EMC_24,
    #[doc = "0x78 - SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_25: SW_MUX_CTL_PAD_GPIO_EMC_25,
    #[doc = "0x7c - SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_26: SW_MUX_CTL_PAD_GPIO_EMC_26,
    #[doc = "0x80 - SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_27: SW_MUX_CTL_PAD_GPIO_EMC_27,
    #[doc = "0x84 - SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_28: SW_MUX_CTL_PAD_GPIO_EMC_28,
    #[doc = "0x88 - SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_29: SW_MUX_CTL_PAD_GPIO_EMC_29,
    #[doc = "0x8c - SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_30: SW_MUX_CTL_PAD_GPIO_EMC_30,
    #[doc = "0x90 - SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_31: SW_MUX_CTL_PAD_GPIO_EMC_31,
    #[doc = "0x94 - SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_32: SW_MUX_CTL_PAD_GPIO_EMC_32,
    #[doc = "0x98 - SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_33: SW_MUX_CTL_PAD_GPIO_EMC_33,
    #[doc = "0x9c - SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_34: SW_MUX_CTL_PAD_GPIO_EMC_34,
    #[doc = "0xa0 - SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_35: SW_MUX_CTL_PAD_GPIO_EMC_35,
    #[doc = "0xa4 - SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_36: SW_MUX_CTL_PAD_GPIO_EMC_36,
    #[doc = "0xa8 - SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_37: SW_MUX_CTL_PAD_GPIO_EMC_37,
    #[doc = "0xac - SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_38: SW_MUX_CTL_PAD_GPIO_EMC_38,
    #[doc = "0xb0 - SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_39: SW_MUX_CTL_PAD_GPIO_EMC_39,
    #[doc = "0xb4 - SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_40: SW_MUX_CTL_PAD_GPIO_EMC_40,
    #[doc = "0xb8 - SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_emc_41: SW_MUX_CTL_PAD_GPIO_EMC_41,
    #[doc = "0xbc - SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_00: SW_MUX_CTL_PAD_GPIO_AD_B0_00,
    #[doc = "0xc0 - SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_01: SW_MUX_CTL_PAD_GPIO_AD_B0_01,
    #[doc = "0xc4 - SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_02: SW_MUX_CTL_PAD_GPIO_AD_B0_02,
    #[doc = "0xc8 - SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_03: SW_MUX_CTL_PAD_GPIO_AD_B0_03,
    #[doc = "0xcc - SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_04: SW_MUX_CTL_PAD_GPIO_AD_B0_04,
    #[doc = "0xd0 - SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_05: SW_MUX_CTL_PAD_GPIO_AD_B0_05,
    #[doc = "0xd4 - SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_06: SW_MUX_CTL_PAD_GPIO_AD_B0_06,
    #[doc = "0xd8 - SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_07: SW_MUX_CTL_PAD_GPIO_AD_B0_07,
    #[doc = "0xdc - SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_08: SW_MUX_CTL_PAD_GPIO_AD_B0_08,
    #[doc = "0xe0 - SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_09: SW_MUX_CTL_PAD_GPIO_AD_B0_09,
    #[doc = "0xe4 - SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_10: SW_MUX_CTL_PAD_GPIO_AD_B0_10,
    #[doc = "0xe8 - SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_11: SW_MUX_CTL_PAD_GPIO_AD_B0_11,
    #[doc = "0xec - SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_12: SW_MUX_CTL_PAD_GPIO_AD_B0_12,
    #[doc = "0xf0 - SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_13: SW_MUX_CTL_PAD_GPIO_AD_B0_13,
    #[doc = "0xf4 - SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_14: SW_MUX_CTL_PAD_GPIO_AD_B0_14,
    #[doc = "0xf8 - SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b0_15: SW_MUX_CTL_PAD_GPIO_AD_B0_15,
    #[doc = "0xfc - SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_00: SW_MUX_CTL_PAD_GPIO_AD_B1_00,
    #[doc = "0x100 - SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_01: SW_MUX_CTL_PAD_GPIO_AD_B1_01,
    #[doc = "0x104 - SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_02: SW_MUX_CTL_PAD_GPIO_AD_B1_02,
    #[doc = "0x108 - SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_03: SW_MUX_CTL_PAD_GPIO_AD_B1_03,
    #[doc = "0x10c - SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_04: SW_MUX_CTL_PAD_GPIO_AD_B1_04,
    #[doc = "0x110 - SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_05: SW_MUX_CTL_PAD_GPIO_AD_B1_05,
    #[doc = "0x114 - SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_06: SW_MUX_CTL_PAD_GPIO_AD_B1_06,
    #[doc = "0x118 - SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_07: SW_MUX_CTL_PAD_GPIO_AD_B1_07,
    #[doc = "0x11c - SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_08: SW_MUX_CTL_PAD_GPIO_AD_B1_08,
    #[doc = "0x120 - SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_09: SW_MUX_CTL_PAD_GPIO_AD_B1_09,
    #[doc = "0x124 - SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_10: SW_MUX_CTL_PAD_GPIO_AD_B1_10,
    #[doc = "0x128 - SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_11: SW_MUX_CTL_PAD_GPIO_AD_B1_11,
    #[doc = "0x12c - SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_12: SW_MUX_CTL_PAD_GPIO_AD_B1_12,
    #[doc = "0x130 - SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_13: SW_MUX_CTL_PAD_GPIO_AD_B1_13,
    #[doc = "0x134 - SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_14: SW_MUX_CTL_PAD_GPIO_AD_B1_14,
    #[doc = "0x138 - SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_ad_b1_15: SW_MUX_CTL_PAD_GPIO_AD_B1_15,
    #[doc = "0x13c - SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_00: SW_MUX_CTL_PAD_GPIO_B0_00,
    #[doc = "0x140 - SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_01: SW_MUX_CTL_PAD_GPIO_B0_01,
    #[doc = "0x144 - SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_02: SW_MUX_CTL_PAD_GPIO_B0_02,
    #[doc = "0x148 - SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_03: SW_MUX_CTL_PAD_GPIO_B0_03,
    #[doc = "0x14c - SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_04: SW_MUX_CTL_PAD_GPIO_B0_04,
    #[doc = "0x150 - SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_05: SW_MUX_CTL_PAD_GPIO_B0_05,
    #[doc = "0x154 - SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_06: SW_MUX_CTL_PAD_GPIO_B0_06,
    #[doc = "0x158 - SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_07: SW_MUX_CTL_PAD_GPIO_B0_07,
    #[doc = "0x15c - SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_08: SW_MUX_CTL_PAD_GPIO_B0_08,
    #[doc = "0x160 - SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_09: SW_MUX_CTL_PAD_GPIO_B0_09,
    #[doc = "0x164 - SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_10: SW_MUX_CTL_PAD_GPIO_B0_10,
    #[doc = "0x168 - SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_11: SW_MUX_CTL_PAD_GPIO_B0_11,
    #[doc = "0x16c - SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_12: SW_MUX_CTL_PAD_GPIO_B0_12,
    #[doc = "0x170 - SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_13: SW_MUX_CTL_PAD_GPIO_B0_13,
    #[doc = "0x174 - SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_14: SW_MUX_CTL_PAD_GPIO_B0_14,
    #[doc = "0x178 - SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b0_15: SW_MUX_CTL_PAD_GPIO_B0_15,
    #[doc = "0x17c - SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_00: SW_MUX_CTL_PAD_GPIO_B1_00,
    #[doc = "0x180 - SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_01: SW_MUX_CTL_PAD_GPIO_B1_01,
    #[doc = "0x184 - SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_02: SW_MUX_CTL_PAD_GPIO_B1_02,
    #[doc = "0x188 - SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_03: SW_MUX_CTL_PAD_GPIO_B1_03,
    #[doc = "0x18c - SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_04: SW_MUX_CTL_PAD_GPIO_B1_04,
    #[doc = "0x190 - SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_05: SW_MUX_CTL_PAD_GPIO_B1_05,
    #[doc = "0x194 - SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_06: SW_MUX_CTL_PAD_GPIO_B1_06,
    #[doc = "0x198 - SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_07: SW_MUX_CTL_PAD_GPIO_B1_07,
    #[doc = "0x19c - SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_08: SW_MUX_CTL_PAD_GPIO_B1_08,
    #[doc = "0x1a0 - SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_09: SW_MUX_CTL_PAD_GPIO_B1_09,
    #[doc = "0x1a4 - SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_10: SW_MUX_CTL_PAD_GPIO_B1_10,
    #[doc = "0x1a8 - SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_11: SW_MUX_CTL_PAD_GPIO_B1_11,
    #[doc = "0x1ac - SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_12: SW_MUX_CTL_PAD_GPIO_B1_12,
    #[doc = "0x1b0 - SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_13: SW_MUX_CTL_PAD_GPIO_B1_13,
    #[doc = "0x1b4 - SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_14: SW_MUX_CTL_PAD_GPIO_B1_14,
    #[doc = "0x1b8 - SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_b1_15: SW_MUX_CTL_PAD_GPIO_B1_15,
    #[doc = "0x1bc - SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b0_00: SW_MUX_CTL_PAD_GPIO_SD_B0_00,
    #[doc = "0x1c0 - SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b0_01: SW_MUX_CTL_PAD_GPIO_SD_B0_01,
    #[doc = "0x1c4 - SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b0_02: SW_MUX_CTL_PAD_GPIO_SD_B0_02,
    #[doc = "0x1c8 - SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b0_03: SW_MUX_CTL_PAD_GPIO_SD_B0_03,
    #[doc = "0x1cc - SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b0_04: SW_MUX_CTL_PAD_GPIO_SD_B0_04,
    #[doc = "0x1d0 - SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b0_05: SW_MUX_CTL_PAD_GPIO_SD_B0_05,
    #[doc = "0x1d4 - SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_00: SW_MUX_CTL_PAD_GPIO_SD_B1_00,
    #[doc = "0x1d8 - SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_01: SW_MUX_CTL_PAD_GPIO_SD_B1_01,
    #[doc = "0x1dc - SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_02: SW_MUX_CTL_PAD_GPIO_SD_B1_02,
    #[doc = "0x1e0 - SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_03: SW_MUX_CTL_PAD_GPIO_SD_B1_03,
    #[doc = "0x1e4 - SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_04: SW_MUX_CTL_PAD_GPIO_SD_B1_04,
    #[doc = "0x1e8 - SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_05: SW_MUX_CTL_PAD_GPIO_SD_B1_05,
    #[doc = "0x1ec - SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_06: SW_MUX_CTL_PAD_GPIO_SD_B1_06,
    #[doc = "0x1f0 - SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_07: SW_MUX_CTL_PAD_GPIO_SD_B1_07,
    #[doc = "0x1f4 - SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_08: SW_MUX_CTL_PAD_GPIO_SD_B1_08,
    #[doc = "0x1f8 - SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_09: SW_MUX_CTL_PAD_GPIO_SD_B1_09,
    #[doc = "0x1fc - SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_10: SW_MUX_CTL_PAD_GPIO_SD_B1_10,
    #[doc = "0x200 - SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register"]
    pub sw_mux_ctl_pad_gpio_sd_b1_11: SW_MUX_CTL_PAD_GPIO_SD_B1_11,
    #[doc = "0x204 - SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_00: SW_PAD_CTL_PAD_GPIO_EMC_00,
    #[doc = "0x208 - SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_01: SW_PAD_CTL_PAD_GPIO_EMC_01,
    #[doc = "0x20c - SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_02: SW_PAD_CTL_PAD_GPIO_EMC_02,
    #[doc = "0x210 - SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_03: SW_PAD_CTL_PAD_GPIO_EMC_03,
    #[doc = "0x214 - SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_04: SW_PAD_CTL_PAD_GPIO_EMC_04,
    #[doc = "0x218 - SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_05: SW_PAD_CTL_PAD_GPIO_EMC_05,
    #[doc = "0x21c - SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_06: SW_PAD_CTL_PAD_GPIO_EMC_06,
    #[doc = "0x220 - SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_07: SW_PAD_CTL_PAD_GPIO_EMC_07,
    #[doc = "0x224 - SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_08: SW_PAD_CTL_PAD_GPIO_EMC_08,
    #[doc = "0x228 - SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_09: SW_PAD_CTL_PAD_GPIO_EMC_09,
    #[doc = "0x22c - SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_10: SW_PAD_CTL_PAD_GPIO_EMC_10,
    #[doc = "0x230 - SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_11: SW_PAD_CTL_PAD_GPIO_EMC_11,
    #[doc = "0x234 - SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_12: SW_PAD_CTL_PAD_GPIO_EMC_12,
    #[doc = "0x238 - SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_13: SW_PAD_CTL_PAD_GPIO_EMC_13,
    #[doc = "0x23c - SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_14: SW_PAD_CTL_PAD_GPIO_EMC_14,
    #[doc = "0x240 - SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_15: SW_PAD_CTL_PAD_GPIO_EMC_15,
    #[doc = "0x244 - SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_16: SW_PAD_CTL_PAD_GPIO_EMC_16,
    #[doc = "0x248 - SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_17: SW_PAD_CTL_PAD_GPIO_EMC_17,
    #[doc = "0x24c - SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_18: SW_PAD_CTL_PAD_GPIO_EMC_18,
    #[doc = "0x250 - SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_19: SW_PAD_CTL_PAD_GPIO_EMC_19,
    #[doc = "0x254 - SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_20: SW_PAD_CTL_PAD_GPIO_EMC_20,
    #[doc = "0x258 - SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_21: SW_PAD_CTL_PAD_GPIO_EMC_21,
    #[doc = "0x25c - SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_22: SW_PAD_CTL_PAD_GPIO_EMC_22,
    #[doc = "0x260 - SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_23: SW_PAD_CTL_PAD_GPIO_EMC_23,
    #[doc = "0x264 - SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_24: SW_PAD_CTL_PAD_GPIO_EMC_24,
    #[doc = "0x268 - SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_25: SW_PAD_CTL_PAD_GPIO_EMC_25,
    #[doc = "0x26c - SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_26: SW_PAD_CTL_PAD_GPIO_EMC_26,
    #[doc = "0x270 - SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_27: SW_PAD_CTL_PAD_GPIO_EMC_27,
    #[doc = "0x274 - SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_28: SW_PAD_CTL_PAD_GPIO_EMC_28,
    #[doc = "0x278 - SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_29: SW_PAD_CTL_PAD_GPIO_EMC_29,
    #[doc = "0x27c - SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_30: SW_PAD_CTL_PAD_GPIO_EMC_30,
    #[doc = "0x280 - SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_31: SW_PAD_CTL_PAD_GPIO_EMC_31,
    #[doc = "0x284 - SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_32: SW_PAD_CTL_PAD_GPIO_EMC_32,
    #[doc = "0x288 - SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_33: SW_PAD_CTL_PAD_GPIO_EMC_33,
    #[doc = "0x28c - SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_34: SW_PAD_CTL_PAD_GPIO_EMC_34,
    #[doc = "0x290 - SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_35: SW_PAD_CTL_PAD_GPIO_EMC_35,
    #[doc = "0x294 - SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_36: SW_PAD_CTL_PAD_GPIO_EMC_36,
    #[doc = "0x298 - SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_37: SW_PAD_CTL_PAD_GPIO_EMC_37,
    #[doc = "0x29c - SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_38: SW_PAD_CTL_PAD_GPIO_EMC_38,
    #[doc = "0x2a0 - SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_39: SW_PAD_CTL_PAD_GPIO_EMC_39,
    #[doc = "0x2a4 - SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_40: SW_PAD_CTL_PAD_GPIO_EMC_40,
    #[doc = "0x2a8 - SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_emc_41: SW_PAD_CTL_PAD_GPIO_EMC_41,
    #[doc = "0x2ac - SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_00: SW_PAD_CTL_PAD_GPIO_AD_B0_00,
    #[doc = "0x2b0 - SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_01: SW_PAD_CTL_PAD_GPIO_AD_B0_01,
    #[doc = "0x2b4 - SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_02: SW_PAD_CTL_PAD_GPIO_AD_B0_02,
    #[doc = "0x2b8 - SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_03: SW_PAD_CTL_PAD_GPIO_AD_B0_03,
    #[doc = "0x2bc - SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_04: SW_PAD_CTL_PAD_GPIO_AD_B0_04,
    #[doc = "0x2c0 - SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_05: SW_PAD_CTL_PAD_GPIO_AD_B0_05,
    #[doc = "0x2c4 - SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_06: SW_PAD_CTL_PAD_GPIO_AD_B0_06,
    #[doc = "0x2c8 - SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_07: SW_PAD_CTL_PAD_GPIO_AD_B0_07,
    #[doc = "0x2cc - SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_08: SW_PAD_CTL_PAD_GPIO_AD_B0_08,
    #[doc = "0x2d0 - SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_09: SW_PAD_CTL_PAD_GPIO_AD_B0_09,
    #[doc = "0x2d4 - SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_10: SW_PAD_CTL_PAD_GPIO_AD_B0_10,
    #[doc = "0x2d8 - SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_11: SW_PAD_CTL_PAD_GPIO_AD_B0_11,
    #[doc = "0x2dc - SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_12: SW_PAD_CTL_PAD_GPIO_AD_B0_12,
    #[doc = "0x2e0 - SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_13: SW_PAD_CTL_PAD_GPIO_AD_B0_13,
    #[doc = "0x2e4 - SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_14: SW_PAD_CTL_PAD_GPIO_AD_B0_14,
    #[doc = "0x2e8 - SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b0_15: SW_PAD_CTL_PAD_GPIO_AD_B0_15,
    #[doc = "0x2ec - SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_00: SW_PAD_CTL_PAD_GPIO_AD_B1_00,
    #[doc = "0x2f0 - SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_01: SW_PAD_CTL_PAD_GPIO_AD_B1_01,
    #[doc = "0x2f4 - SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_02: SW_PAD_CTL_PAD_GPIO_AD_B1_02,
    #[doc = "0x2f8 - SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_03: SW_PAD_CTL_PAD_GPIO_AD_B1_03,
    #[doc = "0x2fc - SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_04: SW_PAD_CTL_PAD_GPIO_AD_B1_04,
    #[doc = "0x300 - SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_05: SW_PAD_CTL_PAD_GPIO_AD_B1_05,
    #[doc = "0x304 - SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_06: SW_PAD_CTL_PAD_GPIO_AD_B1_06,
    #[doc = "0x308 - SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_07: SW_PAD_CTL_PAD_GPIO_AD_B1_07,
    #[doc = "0x30c - SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_08: SW_PAD_CTL_PAD_GPIO_AD_B1_08,
    #[doc = "0x310 - SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_09: SW_PAD_CTL_PAD_GPIO_AD_B1_09,
    #[doc = "0x314 - SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_10: SW_PAD_CTL_PAD_GPIO_AD_B1_10,
    #[doc = "0x318 - SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_11: SW_PAD_CTL_PAD_GPIO_AD_B1_11,
    #[doc = "0x31c - SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_12: SW_PAD_CTL_PAD_GPIO_AD_B1_12,
    #[doc = "0x320 - SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_13: SW_PAD_CTL_PAD_GPIO_AD_B1_13,
    #[doc = "0x324 - SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_14: SW_PAD_CTL_PAD_GPIO_AD_B1_14,
    #[doc = "0x328 - SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_ad_b1_15: SW_PAD_CTL_PAD_GPIO_AD_B1_15,
    #[doc = "0x32c - SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_00: SW_PAD_CTL_PAD_GPIO_B0_00,
    #[doc = "0x330 - SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_01: SW_PAD_CTL_PAD_GPIO_B0_01,
    #[doc = "0x334 - SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_02: SW_PAD_CTL_PAD_GPIO_B0_02,
    #[doc = "0x338 - SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_03: SW_PAD_CTL_PAD_GPIO_B0_03,
    #[doc = "0x33c - SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_04: SW_PAD_CTL_PAD_GPIO_B0_04,
    #[doc = "0x340 - SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_05: SW_PAD_CTL_PAD_GPIO_B0_05,
    #[doc = "0x344 - SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_06: SW_PAD_CTL_PAD_GPIO_B0_06,
    #[doc = "0x348 - SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_07: SW_PAD_CTL_PAD_GPIO_B0_07,
    #[doc = "0x34c - SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_08: SW_PAD_CTL_PAD_GPIO_B0_08,
    #[doc = "0x350 - SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_09: SW_PAD_CTL_PAD_GPIO_B0_09,
    #[doc = "0x354 - SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_10: SW_PAD_CTL_PAD_GPIO_B0_10,
    #[doc = "0x358 - SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_11: SW_PAD_CTL_PAD_GPIO_B0_11,
    #[doc = "0x35c - SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_12: SW_PAD_CTL_PAD_GPIO_B0_12,
    #[doc = "0x360 - SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_13: SW_PAD_CTL_PAD_GPIO_B0_13,
    #[doc = "0x364 - SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_14: SW_PAD_CTL_PAD_GPIO_B0_14,
    #[doc = "0x368 - SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b0_15: SW_PAD_CTL_PAD_GPIO_B0_15,
    #[doc = "0x36c - SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_00: SW_PAD_CTL_PAD_GPIO_B1_00,
    #[doc = "0x370 - SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_01: SW_PAD_CTL_PAD_GPIO_B1_01,
    #[doc = "0x374 - SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_02: SW_PAD_CTL_PAD_GPIO_B1_02,
    #[doc = "0x378 - SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_03: SW_PAD_CTL_PAD_GPIO_B1_03,
    #[doc = "0x37c - SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_04: SW_PAD_CTL_PAD_GPIO_B1_04,
    #[doc = "0x380 - SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_05: SW_PAD_CTL_PAD_GPIO_B1_05,
    #[doc = "0x384 - SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_06: SW_PAD_CTL_PAD_GPIO_B1_06,
    #[doc = "0x388 - SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_07: SW_PAD_CTL_PAD_GPIO_B1_07,
    #[doc = "0x38c - SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_08: SW_PAD_CTL_PAD_GPIO_B1_08,
    #[doc = "0x390 - SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_09: SW_PAD_CTL_PAD_GPIO_B1_09,
    #[doc = "0x394 - SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_10: SW_PAD_CTL_PAD_GPIO_B1_10,
    #[doc = "0x398 - SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_11: SW_PAD_CTL_PAD_GPIO_B1_11,
    #[doc = "0x39c - SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_12: SW_PAD_CTL_PAD_GPIO_B1_12,
    #[doc = "0x3a0 - SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_13: SW_PAD_CTL_PAD_GPIO_B1_13,
    #[doc = "0x3a4 - SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_14: SW_PAD_CTL_PAD_GPIO_B1_14,
    #[doc = "0x3a8 - SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_b1_15: SW_PAD_CTL_PAD_GPIO_B1_15,
    #[doc = "0x3ac - SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b0_00: SW_PAD_CTL_PAD_GPIO_SD_B0_00,
    #[doc = "0x3b0 - SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b0_01: SW_PAD_CTL_PAD_GPIO_SD_B0_01,
    #[doc = "0x3b4 - SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b0_02: SW_PAD_CTL_PAD_GPIO_SD_B0_02,
    #[doc = "0x3b8 - SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b0_03: SW_PAD_CTL_PAD_GPIO_SD_B0_03,
    #[doc = "0x3bc - SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b0_04: SW_PAD_CTL_PAD_GPIO_SD_B0_04,
    #[doc = "0x3c0 - SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b0_05: SW_PAD_CTL_PAD_GPIO_SD_B0_05,
    #[doc = "0x3c4 - SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_00: SW_PAD_CTL_PAD_GPIO_SD_B1_00,
    #[doc = "0x3c8 - SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_01: SW_PAD_CTL_PAD_GPIO_SD_B1_01,
    #[doc = "0x3cc - SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_02: SW_PAD_CTL_PAD_GPIO_SD_B1_02,
    #[doc = "0x3d0 - SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_03: SW_PAD_CTL_PAD_GPIO_SD_B1_03,
    #[doc = "0x3d4 - SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_04: SW_PAD_CTL_PAD_GPIO_SD_B1_04,
    #[doc = "0x3d8 - SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_05: SW_PAD_CTL_PAD_GPIO_SD_B1_05,
    #[doc = "0x3dc - SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_06: SW_PAD_CTL_PAD_GPIO_SD_B1_06,
    #[doc = "0x3e0 - SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_07: SW_PAD_CTL_PAD_GPIO_SD_B1_07,
    #[doc = "0x3e4 - SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_08: SW_PAD_CTL_PAD_GPIO_SD_B1_08,
    #[doc = "0x3e8 - SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_09: SW_PAD_CTL_PAD_GPIO_SD_B1_09,
    #[doc = "0x3ec - SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_10: SW_PAD_CTL_PAD_GPIO_SD_B1_10,
    #[doc = "0x3f0 - SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register"]
    pub sw_pad_ctl_pad_gpio_sd_b1_11: SW_PAD_CTL_PAD_GPIO_SD_B1_11,
    #[doc = "0x3f4 - ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register"]
    pub anatop_usb_otg1_id_select_input: ANATOP_USB_OTG1_ID_SELECT_INPUT,
    #[doc = "0x3f8 - ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register"]
    pub anatop_usb_otg2_id_select_input: ANATOP_USB_OTG2_ID_SELECT_INPUT,
    #[doc = "0x3fc - CCM_PMIC_READY_SELECT_INPUT DAISY Register"]
    pub ccm_pmic_ready_select_input: CCM_PMIC_READY_SELECT_INPUT,
    #[doc = "0x400 - CSI_DATA02_SELECT_INPUT DAISY Register"]
    pub csi_data02_select_input: CSI_DATA02_SELECT_INPUT,
    #[doc = "0x404 - CSI_DATA03_SELECT_INPUT DAISY Register"]
    pub csi_data03_select_input: CSI_DATA03_SELECT_INPUT,
    #[doc = "0x408 - CSI_DATA04_SELECT_INPUT DAISY Register"]
    pub csi_data04_select_input: CSI_DATA04_SELECT_INPUT,
    #[doc = "0x40c - CSI_DATA05_SELECT_INPUT DAISY Register"]
    pub csi_data05_select_input: CSI_DATA05_SELECT_INPUT,
    #[doc = "0x410 - CSI_DATA06_SELECT_INPUT DAISY Register"]
    pub csi_data06_select_input: CSI_DATA06_SELECT_INPUT,
    #[doc = "0x414 - CSI_DATA07_SELECT_INPUT DAISY Register"]
    pub csi_data07_select_input: CSI_DATA07_SELECT_INPUT,
    #[doc = "0x418 - CSI_DATA08_SELECT_INPUT DAISY Register"]
    pub csi_data08_select_input: CSI_DATA08_SELECT_INPUT,
    #[doc = "0x41c - CSI_DATA09_SELECT_INPUT DAISY Register"]
    pub csi_data09_select_input: CSI_DATA09_SELECT_INPUT,
    #[doc = "0x420 - CSI_HSYNC_SELECT_INPUT DAISY Register"]
    pub csi_hsync_select_input: CSI_HSYNC_SELECT_INPUT,
    #[doc = "0x424 - CSI_PIXCLK_SELECT_INPUT DAISY Register"]
    pub csi_pixclk_select_input: CSI_PIXCLK_SELECT_INPUT,
    #[doc = "0x428 - CSI_VSYNC_SELECT_INPUT DAISY Register"]
    pub csi_vsync_select_input: CSI_VSYNC_SELECT_INPUT,
    #[doc = "0x42c - ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register"]
    pub enet_ipg_clk_rmii_select_input: ENET_IPG_CLK_RMII_SELECT_INPUT,
    #[doc = "0x430 - ENET_MDIO_SELECT_INPUT DAISY Register"]
    pub enet_mdio_select_input: ENET_MDIO_SELECT_INPUT,
    #[doc = "0x434 - ENET0_RXDATA_SELECT_INPUT DAISY Register"]
    pub enet0_rxdata_select_input: ENET0_RXDATA_SELECT_INPUT,
    #[doc = "0x438 - ENET1_RXDATA_SELECT_INPUT DAISY Register"]
    pub enet1_rxdata_select_input: ENET1_RXDATA_SELECT_INPUT,
    #[doc = "0x43c - ENET_RXEN_SELECT_INPUT DAISY Register"]
    pub enet_rxen_select_input: ENET_RXEN_SELECT_INPUT,
    #[doc = "0x440 - ENET_RXERR_SELECT_INPUT DAISY Register"]
    pub enet_rxerr_select_input: ENET_RXERR_SELECT_INPUT,
    #[doc = "0x444 - ENET0_TIMER_SELECT_INPUT DAISY Register"]
    pub enet0_timer_select_input: ENET0_TIMER_SELECT_INPUT,
    #[doc = "0x448 - ENET_TXCLK_SELECT_INPUT DAISY Register"]
    pub enet_txclk_select_input: ENET_TXCLK_SELECT_INPUT,
    #[doc = "0x44c - FLEXCAN1_RX_SELECT_INPUT DAISY Register"]
    pub flexcan1_rx_select_input: FLEXCAN1_RX_SELECT_INPUT,
    #[doc = "0x450 - FLEXCAN2_RX_SELECT_INPUT DAISY Register"]
    pub flexcan2_rx_select_input: FLEXCAN2_RX_SELECT_INPUT,
    #[doc = "0x454 - FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwma3_select_input: FLEXPWM1_PWMA3_SELECT_INPUT,
    #[doc = "0x458 - FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwma0_select_input: FLEXPWM1_PWMA0_SELECT_INPUT,
    #[doc = "0x45c - FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwma1_select_input: FLEXPWM1_PWMA1_SELECT_INPUT,
    #[doc = "0x460 - FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwma2_select_input: FLEXPWM1_PWMA2_SELECT_INPUT,
    #[doc = "0x464 - FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwmb3_select_input: FLEXPWM1_PWMB3_SELECT_INPUT,
    #[doc = "0x468 - FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwmb0_select_input: FLEXPWM1_PWMB0_SELECT_INPUT,
    #[doc = "0x46c - FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwmb1_select_input: FLEXPWM1_PWMB1_SELECT_INPUT,
    #[doc = "0x470 - FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register"]
    pub flexpwm1_pwmb2_select_input: FLEXPWM1_PWMB2_SELECT_INPUT,
    #[doc = "0x474 - FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwma3_select_input: FLEXPWM2_PWMA3_SELECT_INPUT,
    #[doc = "0x478 - FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwma0_select_input: FLEXPWM2_PWMA0_SELECT_INPUT,
    #[doc = "0x47c - FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwma1_select_input: FLEXPWM2_PWMA1_SELECT_INPUT,
    #[doc = "0x480 - FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwma2_select_input: FLEXPWM2_PWMA2_SELECT_INPUT,
    #[doc = "0x484 - FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwmb3_select_input: FLEXPWM2_PWMB3_SELECT_INPUT,
    #[doc = "0x488 - FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwmb0_select_input: FLEXPWM2_PWMB0_SELECT_INPUT,
    #[doc = "0x48c - FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwmb1_select_input: FLEXPWM2_PWMB1_SELECT_INPUT,
    #[doc = "0x490 - FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register"]
    pub flexpwm2_pwmb2_select_input: FLEXPWM2_PWMB2_SELECT_INPUT,
    #[doc = "0x494 - FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register"]
    pub flexpwm4_pwma0_select_input: FLEXPWM4_PWMA0_SELECT_INPUT,
    #[doc = "0x498 - FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register"]
    pub flexpwm4_pwma1_select_input: FLEXPWM4_PWMA1_SELECT_INPUT,
    #[doc = "0x49c - FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register"]
    pub flexpwm4_pwma2_select_input: FLEXPWM4_PWMA2_SELECT_INPUT,
    #[doc = "0x4a0 - FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register"]
    pub flexpwm4_pwma3_select_input: FLEXPWM4_PWMA3_SELECT_INPUT,
    #[doc = "0x4a4 - FLEXSPIA_DQS_SELECT_INPUT DAISY Register"]
    pub flexspia_dqs_select_input: FLEXSPIA_DQS_SELECT_INPUT,
    #[doc = "0x4a8 - FLEXSPIA_DATA0_SELECT_INPUT DAISY Register"]
    pub flexspia_data0_select_input: FLEXSPIA_DATA0_SELECT_INPUT,
    #[doc = "0x4ac - FLEXSPIA_DATA1_SELECT_INPUT DAISY Register"]
    pub flexspia_data1_select_input: FLEXSPIA_DATA1_SELECT_INPUT,
    #[doc = "0x4b0 - FLEXSPIA_DATA2_SELECT_INPUT DAISY Register"]
    pub flexspia_data2_select_input: FLEXSPIA_DATA2_SELECT_INPUT,
    #[doc = "0x4b4 - FLEXSPIA_DATA3_SELECT_INPUT DAISY Register"]
    pub flexspia_data3_select_input: FLEXSPIA_DATA3_SELECT_INPUT,
    #[doc = "0x4b8 - FLEXSPIB_DATA0_SELECT_INPUT DAISY Register"]
    pub flexspib_data0_select_input: FLEXSPIB_DATA0_SELECT_INPUT,
    #[doc = "0x4bc - FLEXSPIB_DATA1_SELECT_INPUT DAISY Register"]
    pub flexspib_data1_select_input: FLEXSPIB_DATA1_SELECT_INPUT,
    #[doc = "0x4c0 - FLEXSPIB_DATA2_SELECT_INPUT DAISY Register"]
    pub flexspib_data2_select_input: FLEXSPIB_DATA2_SELECT_INPUT,
    #[doc = "0x4c4 - FLEXSPIB_DATA3_SELECT_INPUT DAISY Register"]
    pub flexspib_data3_select_input: FLEXSPIB_DATA3_SELECT_INPUT,
    #[doc = "0x4c8 - FLEXSPIA_SCK_SELECT_INPUT DAISY Register"]
    pub flexspia_sck_select_input: FLEXSPIA_SCK_SELECT_INPUT,
    #[doc = "0x4cc - LPI2C1_SCL_SELECT_INPUT DAISY Register"]
    pub lpi2c1_scl_select_input: LPI2C1_SCL_SELECT_INPUT,
    #[doc = "0x4d0 - LPI2C1_SDA_SELECT_INPUT DAISY Register"]
    pub lpi2c1_sda_select_input: LPI2C1_SDA_SELECT_INPUT,
    #[doc = "0x4d4 - LPI2C2_SCL_SELECT_INPUT DAISY Register"]
    pub lpi2c2_scl_select_input: LPI2C2_SCL_SELECT_INPUT,
    #[doc = "0x4d8 - LPI2C2_SDA_SELECT_INPUT DAISY Register"]
    pub lpi2c2_sda_select_input: LPI2C2_SDA_SELECT_INPUT,
    #[doc = "0x4dc - LPI2C3_SCL_SELECT_INPUT DAISY Register"]
    pub lpi2c3_scl_select_input: LPI2C3_SCL_SELECT_INPUT,
    #[doc = "0x4e0 - LPI2C3_SDA_SELECT_INPUT DAISY Register"]
    pub lpi2c3_sda_select_input: LPI2C3_SDA_SELECT_INPUT,
    #[doc = "0x4e4 - LPI2C4_SCL_SELECT_INPUT DAISY Register"]
    pub lpi2c4_scl_select_input: LPI2C4_SCL_SELECT_INPUT,
    #[doc = "0x4e8 - LPI2C4_SDA_SELECT_INPUT DAISY Register"]
    pub lpi2c4_sda_select_input: LPI2C4_SDA_SELECT_INPUT,
    #[doc = "0x4ec - LPSPI1_PCS0_SELECT_INPUT DAISY Register"]
    pub lpspi1_pcs0_select_input: LPSPI1_PCS0_SELECT_INPUT,
    #[doc = "0x4f0 - LPSPI1_SCK_SELECT_INPUT DAISY Register"]
    pub lpspi1_sck_select_input: LPSPI1_SCK_SELECT_INPUT,
    #[doc = "0x4f4 - LPSPI1_SDI_SELECT_INPUT DAISY Register"]
    pub lpspi1_sdi_select_input: LPSPI1_SDI_SELECT_INPUT,
    #[doc = "0x4f8 - LPSPI1_SDO_SELECT_INPUT DAISY Register"]
    pub lpspi1_sdo_select_input: LPSPI1_SDO_SELECT_INPUT,
    #[doc = "0x4fc - LPSPI2_PCS0_SELECT_INPUT DAISY Register"]
    pub lpspi2_pcs0_select_input: LPSPI2_PCS0_SELECT_INPUT,
    #[doc = "0x500 - LPSPI2_SCK_SELECT_INPUT DAISY Register"]
    pub lpspi2_sck_select_input: LPSPI2_SCK_SELECT_INPUT,
    #[doc = "0x504 - LPSPI2_SDI_SELECT_INPUT DAISY Register"]
    pub lpspi2_sdi_select_input: LPSPI2_SDI_SELECT_INPUT,
    #[doc = "0x508 - LPSPI2_SDO_SELECT_INPUT DAISY Register"]
    pub lpspi2_sdo_select_input: LPSPI2_SDO_SELECT_INPUT,
    #[doc = "0x50c - LPSPI3_PCS0_SELECT_INPUT DAISY Register"]
    pub lpspi3_pcs0_select_input: LPSPI3_PCS0_SELECT_INPUT,
    #[doc = "0x510 - LPSPI3_SCK_SELECT_INPUT DAISY Register"]
    pub lpspi3_sck_select_input: LPSPI3_SCK_SELECT_INPUT,
    #[doc = "0x514 - LPSPI3_SDI_SELECT_INPUT DAISY Register"]
    pub lpspi3_sdi_select_input: LPSPI3_SDI_SELECT_INPUT,
    #[doc = "0x518 - LPSPI3_SDO_SELECT_INPUT DAISY Register"]
    pub lpspi3_sdo_select_input: LPSPI3_SDO_SELECT_INPUT,
    #[doc = "0x51c - LPSPI4_PCS0_SELECT_INPUT DAISY Register"]
    pub lpspi4_pcs0_select_input: LPSPI4_PCS0_SELECT_INPUT,
    #[doc = "0x520 - LPSPI4_SCK_SELECT_INPUT DAISY Register"]
    pub lpspi4_sck_select_input: LPSPI4_SCK_SELECT_INPUT,
    #[doc = "0x524 - LPSPI4_SDI_SELECT_INPUT DAISY Register"]
    pub lpspi4_sdi_select_input: LPSPI4_SDI_SELECT_INPUT,
    #[doc = "0x528 - LPSPI4_SDO_SELECT_INPUT DAISY Register"]
    pub lpspi4_sdo_select_input: LPSPI4_SDO_SELECT_INPUT,
    #[doc = "0x52c - LPUART2_RX_SELECT_INPUT DAISY Register"]
    pub lpuart2_rx_select_input: LPUART2_RX_SELECT_INPUT,
    #[doc = "0x530 - LPUART2_TX_SELECT_INPUT DAISY Register"]
    pub lpuart2_tx_select_input: LPUART2_TX_SELECT_INPUT,
    #[doc = "0x534 - LPUART3_CTS_B_SELECT_INPUT DAISY Register"]
    pub lpuart3_cts_b_select_input: LPUART3_CTS_B_SELECT_INPUT,
    #[doc = "0x538 - LPUART3_RX_SELECT_INPUT DAISY Register"]
    pub lpuart3_rx_select_input: LPUART3_RX_SELECT_INPUT,
    #[doc = "0x53c - LPUART3_TX_SELECT_INPUT DAISY Register"]
    pub lpuart3_tx_select_input: LPUART3_TX_SELECT_INPUT,
    #[doc = "0x540 - LPUART4_RX_SELECT_INPUT DAISY Register"]
    pub lpuart4_rx_select_input: LPUART4_RX_SELECT_INPUT,
    #[doc = "0x544 - LPUART4_TX_SELECT_INPUT DAISY Register"]
    pub lpuart4_tx_select_input: LPUART4_TX_SELECT_INPUT,
    #[doc = "0x548 - LPUART5_RX_SELECT_INPUT DAISY Register"]
    pub lpuart5_rx_select_input: LPUART5_RX_SELECT_INPUT,
    #[doc = "0x54c - LPUART5_TX_SELECT_INPUT DAISY Register"]
    pub lpuart5_tx_select_input: LPUART5_TX_SELECT_INPUT,
    #[doc = "0x550 - LPUART6_RX_SELECT_INPUT DAISY Register"]
    pub lpuart6_rx_select_input: LPUART6_RX_SELECT_INPUT,
    #[doc = "0x554 - LPUART6_TX_SELECT_INPUT DAISY Register"]
    pub lpuart6_tx_select_input: LPUART6_TX_SELECT_INPUT,
    #[doc = "0x558 - LPUART7_RX_SELECT_INPUT DAISY Register"]
    pub lpuart7_rx_select_input: LPUART7_RX_SELECT_INPUT,
    #[doc = "0x55c - LPUART7_TX_SELECT_INPUT DAISY Register"]
    pub lpuart7_tx_select_input: LPUART7_TX_SELECT_INPUT,
    #[doc = "0x560 - LPUART8_RX_SELECT_INPUT DAISY Register"]
    pub lpuart8_rx_select_input: LPUART8_RX_SELECT_INPUT,
    #[doc = "0x564 - LPUART8_TX_SELECT_INPUT DAISY Register"]
    pub lpuart8_tx_select_input: LPUART8_TX_SELECT_INPUT,
    #[doc = "0x568 - NMI_GLUE_NMI_SELECT_INPUT DAISY Register"]
    pub nmi_select_input: NMI_SELECT_INPUT,
    #[doc = "0x56c - QTIMER2_TIMER0_SELECT_INPUT DAISY Register"]
    pub qtimer2_timer0_select_input: QTIMER2_TIMER0_SELECT_INPUT,
    #[doc = "0x570 - QTIMER2_TIMER1_SELECT_INPUT DAISY Register"]
    pub qtimer2_timer1_select_input: QTIMER2_TIMER1_SELECT_INPUT,
    #[doc = "0x574 - QTIMER2_TIMER2_SELECT_INPUT DAISY Register"]
    pub qtimer2_timer2_select_input: QTIMER2_TIMER2_SELECT_INPUT,
    #[doc = "0x578 - QTIMER2_TIMER3_SELECT_INPUT DAISY Register"]
    pub qtimer2_timer3_select_input: QTIMER2_TIMER3_SELECT_INPUT,
    #[doc = "0x57c - QTIMER3_TIMER0_SELECT_INPUT DAISY Register"]
    pub qtimer3_timer0_select_input: QTIMER3_TIMER0_SELECT_INPUT,
    #[doc = "0x580 - QTIMER3_TIMER1_SELECT_INPUT DAISY Register"]
    pub qtimer3_timer1_select_input: QTIMER3_TIMER1_SELECT_INPUT,
    #[doc = "0x584 - QTIMER3_TIMER2_SELECT_INPUT DAISY Register"]
    pub qtimer3_timer2_select_input: QTIMER3_TIMER2_SELECT_INPUT,
    #[doc = "0x588 - QTIMER3_TIMER3_SELECT_INPUT DAISY Register"]
    pub qtimer3_timer3_select_input: QTIMER3_TIMER3_SELECT_INPUT,
    #[doc = "0x58c - SAI1_MCLK2_SELECT_INPUT DAISY Register"]
    pub sai1_mclk2_select_input: SAI1_MCLK2_SELECT_INPUT,
    #[doc = "0x590 - SAI1_RX_BCLK_SELECT_INPUT DAISY Register"]
    pub sai1_rx_bclk_select_input: SAI1_RX_BCLK_SELECT_INPUT,
    #[doc = "0x594 - SAI1_RX_DATA0_SELECT_INPUT DAISY Register"]
    pub sai1_rx_data0_select_input: SAI1_RX_DATA0_SELECT_INPUT,
    #[doc = "0x598 - SAI1_RX_DATA1_SELECT_INPUT DAISY Register"]
    pub sai1_rx_data1_select_input: SAI1_RX_DATA1_SELECT_INPUT,
    #[doc = "0x59c - SAI1_RX_DATA2_SELECT_INPUT DAISY Register"]
    pub sai1_rx_data2_select_input: SAI1_RX_DATA2_SELECT_INPUT,
    #[doc = "0x5a0 - SAI1_RX_DATA3_SELECT_INPUT DAISY Register"]
    pub sai1_rx_data3_select_input: SAI1_RX_DATA3_SELECT_INPUT,
    #[doc = "0x5a4 - SAI1_RX_SYNC_SELECT_INPUT DAISY Register"]
    pub sai1_rx_sync_select_input: SAI1_RX_SYNC_SELECT_INPUT,
    #[doc = "0x5a8 - SAI1_TX_BCLK_SELECT_INPUT DAISY Register"]
    pub sai1_tx_bclk_select_input: SAI1_TX_BCLK_SELECT_INPUT,
    #[doc = "0x5ac - SAI1_TX_SYNC_SELECT_INPUT DAISY Register"]
    pub sai1_tx_sync_select_input: SAI1_TX_SYNC_SELECT_INPUT,
    #[doc = "0x5b0 - SAI2_MCLK2_SELECT_INPUT DAISY Register"]
    pub sai2_mclk2_select_input: SAI2_MCLK2_SELECT_INPUT,
    #[doc = "0x5b4 - SAI2_RX_BCLK_SELECT_INPUT DAISY Register"]
    pub sai2_rx_bclk_select_input: SAI2_RX_BCLK_SELECT_INPUT,
    #[doc = "0x5b8 - SAI2_RX_DATA0_SELECT_INPUT DAISY Register"]
    pub sai2_rx_data0_select_input: SAI2_RX_DATA0_SELECT_INPUT,
    #[doc = "0x5bc - SAI2_RX_SYNC_SELECT_INPUT DAISY Register"]
    pub sai2_rx_sync_select_input: SAI2_RX_SYNC_SELECT_INPUT,
    #[doc = "0x5c0 - SAI2_TX_BCLK_SELECT_INPUT DAISY Register"]
    pub sai2_tx_bclk_select_input: SAI2_TX_BCLK_SELECT_INPUT,
    #[doc = "0x5c4 - SAI2_TX_SYNC_SELECT_INPUT DAISY Register"]
    pub sai2_tx_sync_select_input: SAI2_TX_SYNC_SELECT_INPUT,
    #[doc = "0x5c8 - SPDIF_IN_SELECT_INPUT DAISY Register"]
    pub spdif_in_select_input: SPDIF_IN_SELECT_INPUT,
    #[doc = "0x5cc - USB_OTG2_OC_SELECT_INPUT DAISY Register"]
    pub usb_otg2_oc_select_input: USB_OTG2_OC_SELECT_INPUT,
    #[doc = "0x5d0 - USB_OTG1_OC_SELECT_INPUT DAISY Register"]
    pub usb_otg1_oc_select_input: USB_OTG1_OC_SELECT_INPUT,
    #[doc = "0x5d4 - USDHC1_CD_B_SELECT_INPUT DAISY Register"]
    pub usdhc1_cd_b_select_input: USDHC1_CD_B_SELECT_INPUT,
    #[doc = "0x5d8 - USDHC1_WP_SELECT_INPUT DAISY Register"]
    pub usdhc1_wp_select_input: USDHC1_WP_SELECT_INPUT,
    #[doc = "0x5dc - USDHC2_CLK_SELECT_INPUT DAISY Register"]
    pub usdhc2_clk_select_input: USDHC2_CLK_SELECT_INPUT,
    #[doc = "0x5e0 - USDHC2_CD_B_SELECT_INPUT DAISY Register"]
    pub usdhc2_cd_b_select_input: USDHC2_CD_B_SELECT_INPUT,
    #[doc = "0x5e4 - USDHC2_CMD_SELECT_INPUT DAISY Register"]
    pub usdhc2_cmd_select_input: USDHC2_CMD_SELECT_INPUT,
    #[doc = "0x5e8 - USDHC2_DATA0_SELECT_INPUT DAISY Register"]
    pub usdhc2_data0_select_input: USDHC2_DATA0_SELECT_INPUT,
    #[doc = "0x5ec - USDHC2_DATA1_SELECT_INPUT DAISY Register"]
    pub usdhc2_data1_select_input: USDHC2_DATA1_SELECT_INPUT,
    #[doc = "0x5f0 - USDHC2_DATA2_SELECT_INPUT DAISY Register"]
    pub usdhc2_data2_select_input: USDHC2_DATA2_SELECT_INPUT,
    #[doc = "0x5f4 - USDHC2_DATA3_SELECT_INPUT DAISY Register"]
    pub usdhc2_data3_select_input: USDHC2_DATA3_SELECT_INPUT,
    #[doc = "0x5f8 - USDHC2_DATA4_SELECT_INPUT DAISY Register"]
    pub usdhc2_data4_select_input: USDHC2_DATA4_SELECT_INPUT,
    #[doc = "0x5fc - USDHC2_DATA5_SELECT_INPUT DAISY Register"]
    pub usdhc2_data5_select_input: USDHC2_DATA5_SELECT_INPUT,
    #[doc = "0x600 - USDHC2_DATA6_SELECT_INPUT DAISY Register"]
    pub usdhc2_data6_select_input: USDHC2_DATA6_SELECT_INPUT,
    #[doc = "0x604 - USDHC2_DATA7_SELECT_INPUT DAISY Register"]
    pub usdhc2_data7_select_input: USDHC2_DATA7_SELECT_INPUT,
    #[doc = "0x608 - USDHC2_WP_SELECT_INPUT DAISY Register"]
    pub usdhc2_wp_select_input: USDHC2_WP_SELECT_INPUT,
    #[doc = "0x60c - XBAR1_IN02_SELECT_INPUT DAISY Register"]
    pub xbar1_in02_select_input: XBAR1_IN02_SELECT_INPUT,
    #[doc = "0x610 - XBAR1_IN03_SELECT_INPUT DAISY Register"]
    pub xbar1_in03_select_input: XBAR1_IN03_SELECT_INPUT,
    #[doc = "0x614 - XBAR1_IN04_SELECT_INPUT DAISY Register"]
    pub xbar1_in04_select_input: XBAR1_IN04_SELECT_INPUT,
    #[doc = "0x618 - XBAR1_IN05_SELECT_INPUT DAISY Register"]
    pub xbar1_in05_select_input: XBAR1_IN05_SELECT_INPUT,
    #[doc = "0x61c - XBAR1_IN06_SELECT_INPUT DAISY Register"]
    pub xbar1_in06_select_input: XBAR1_IN06_SELECT_INPUT,
    #[doc = "0x620 - XBAR1_IN07_SELECT_INPUT DAISY Register"]
    pub xbar1_in07_select_input: XBAR1_IN07_SELECT_INPUT,
    #[doc = "0x624 - XBAR1_IN08_SELECT_INPUT DAISY Register"]
    pub xbar1_in08_select_input: XBAR1_IN08_SELECT_INPUT,
    #[doc = "0x628 - XBAR1_IN09_SELECT_INPUT DAISY Register"]
    pub xbar1_in09_select_input: XBAR1_IN09_SELECT_INPUT,
    #[doc = "0x62c - XBAR1_IN17_SELECT_INPUT DAISY Register"]
    pub xbar1_in17_select_input: XBAR1_IN17_SELECT_INPUT,
    #[doc = "0x630 - XBAR1_IN18_SELECT_INPUT DAISY Register"]
    pub xbar1_in18_select_input: XBAR1_IN18_SELECT_INPUT,
    #[doc = "0x634 - XBAR1_IN20_SELECT_INPUT DAISY Register"]
    pub xbar1_in20_select_input: XBAR1_IN20_SELECT_INPUT,
    #[doc = "0x638 - XBAR1_IN22_SELECT_INPUT DAISY Register"]
    pub xbar1_in22_select_input: XBAR1_IN22_SELECT_INPUT,
    #[doc = "0x63c - XBAR1_IN23_SELECT_INPUT DAISY Register"]
    pub xbar1_in23_select_input: XBAR1_IN23_SELECT_INPUT,
    #[doc = "0x640 - XBAR1_IN24_SELECT_INPUT DAISY Register"]
    pub xbar1_in24_select_input: XBAR1_IN24_SELECT_INPUT,
    #[doc = "0x644 - XBAR1_IN14_SELECT_INPUT DAISY Register"]
    pub xbar1_in14_select_input: XBAR1_IN14_SELECT_INPUT,
    #[doc = "0x648 - XBAR1_IN15_SELECT_INPUT DAISY Register"]
    pub xbar1_in15_select_input: XBAR1_IN15_SELECT_INPUT,
    #[doc = "0x64c - XBAR1_IN16_SELECT_INPUT DAISY Register"]
    pub xbar1_in16_select_input: XBAR1_IN16_SELECT_INPUT,
    #[doc = "0x650 - XBAR1_IN25_SELECT_INPUT DAISY Register"]
    pub xbar1_in25_select_input: XBAR1_IN25_SELECT_INPUT,
    #[doc = "0x654 - XBAR1_IN19_SELECT_INPUT DAISY Register"]
    pub xbar1_in19_select_input: XBAR1_IN19_SELECT_INPUT,
    #[doc = "0x658 - XBAR1_IN23_SELECT_INPUT DAISY Register"]
    pub xbar1_in21_select_input: XBAR1_IN21_SELECT_INPUT,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_00;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_01;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_02;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_03;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_04;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_05;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_06;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_07;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_08;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_09;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_10;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_11;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_12;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_13;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_14;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_15;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_16 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_16;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_17 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_17;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_18 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_18;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_19 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_19;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_20 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_20;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_21 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_21;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_22 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_22;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_23 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_23;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_24 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_24;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_25 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_25;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_26 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_26;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_27 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_27;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_28 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_28;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_29 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_29;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_30 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_30;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_31 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_31;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_32 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_32;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_33 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_33;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_34 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_34;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_35 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_35;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_36 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_36;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_37 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_37;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_38 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_38;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_39 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_39;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_40 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_40;
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_EMC_41 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_emc_41;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_00;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_01;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_02;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_03;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_04;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_05;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_06;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_07;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_08;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_09;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_10;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_11;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_12;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_13;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_14;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B0_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b0_15;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_00;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_01;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_02;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_03;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_04;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_05;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_06;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_07;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_08;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_09;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_10;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_11;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_12;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_13;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_14;
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_AD_B1_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_ad_b1_15;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_00;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_01;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_02;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_03;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_04;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_05;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_06;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_07;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_08;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_09;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_10;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_11;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_12;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_13;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_14;
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B0_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b0_15;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_00;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_01;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_02;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_03;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_04;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_05;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_06;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_07;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_08;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_09;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_10;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_11;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_12;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_13;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_14;
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_B1_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_b1_15;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B0_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b0_00;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B0_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b0_01;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B0_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b0_02;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B0_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b0_03;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B0_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b0_04;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B0_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b0_05;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_00;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_01;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_02;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_03;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_04;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_05;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_06;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_07;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_08;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_09;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_10;
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register"]
pub struct SW_MUX_CTL_PAD_GPIO_SD_B1_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register"]
pub mod sw_mux_ctl_pad_gpio_sd_b1_11;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_00;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_01;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_02;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_03;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_04;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_05;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_06;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_07;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_08;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_09;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_10;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_11;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_12;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_13;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_14;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_15;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_16 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_16;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_17 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_17;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_18 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_18;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_19 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_19;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_20 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_20;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_21 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_21;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_22 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_22;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_23 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_23;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_24 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_24;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_25 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_25;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_26 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_26;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_27 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_27;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_28 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_28;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_29 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_29;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_30 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_30;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_31 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_31;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_32 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_32;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_33 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_33;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_34 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_34;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_35 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_35;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_36 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_36;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_37 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_37;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_38 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_38;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_39 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_39;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_40 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_40;
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_EMC_41 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_emc_41;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_00;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_01;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_02;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_03;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_04;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_05;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_06;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_07;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_08;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_09;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_10;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_11;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_12;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_13;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_14;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B0_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b0_15;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_00;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_01;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_02;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_03;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_04;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_05;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_06;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_07;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_08;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_09;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_10;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_11;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_12;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_13;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_14;
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_AD_B1_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_ad_b1_15;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_00;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_01;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_02;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_03;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_04;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_05;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_06;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_07;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_08;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_09;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_10;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_11;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_12;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_13;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_14;
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B0_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b0_15;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_00;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_01;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_02;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_03;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_04;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_05;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_06;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_07;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_08;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_09;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_10;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_11;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_12 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_12;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_13 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_13;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_14 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_14;
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_B1_15 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_b1_15;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B0_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b0_00;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B0_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b0_01;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B0_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b0_02;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B0_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b0_03;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B0_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b0_04;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B0_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b0_05;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_00 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_00;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_01 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_01;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_02 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_02;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_03 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_03;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_04 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_04;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_05 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_05;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_06 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_06;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_07 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_07;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_08 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_08;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_09 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_09;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_10 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_10;
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register"]
pub struct SW_PAD_CTL_PAD_GPIO_SD_B1_11 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register"]
pub mod sw_pad_ctl_pad_gpio_sd_b1_11;
#[doc = "ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register"]
pub struct ANATOP_USB_OTG1_ID_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register"]
pub mod anatop_usb_otg1_id_select_input;
#[doc = "ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register"]
pub struct ANATOP_USB_OTG2_ID_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register"]
pub mod anatop_usb_otg2_id_select_input;
#[doc = "CCM_PMIC_READY_SELECT_INPUT DAISY Register"]
pub struct CCM_PMIC_READY_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CCM_PMIC_READY_SELECT_INPUT DAISY Register"]
pub mod ccm_pmic_ready_select_input;
#[doc = "CSI_DATA02_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA02_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA02_SELECT_INPUT DAISY Register"]
pub mod csi_data02_select_input;
#[doc = "CSI_DATA03_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA03_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA03_SELECT_INPUT DAISY Register"]
pub mod csi_data03_select_input;
#[doc = "CSI_DATA04_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA04_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA04_SELECT_INPUT DAISY Register"]
pub mod csi_data04_select_input;
#[doc = "CSI_DATA05_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA05_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA05_SELECT_INPUT DAISY Register"]
pub mod csi_data05_select_input;
#[doc = "CSI_DATA06_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA06_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA06_SELECT_INPUT DAISY Register"]
pub mod csi_data06_select_input;
#[doc = "CSI_DATA07_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA07_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA07_SELECT_INPUT DAISY Register"]
pub mod csi_data07_select_input;
#[doc = "CSI_DATA08_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA08_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA08_SELECT_INPUT DAISY Register"]
pub mod csi_data08_select_input;
#[doc = "CSI_DATA09_SELECT_INPUT DAISY Register"]
pub struct CSI_DATA09_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_DATA09_SELECT_INPUT DAISY Register"]
pub mod csi_data09_select_input;
#[doc = "CSI_HSYNC_SELECT_INPUT DAISY Register"]
pub struct CSI_HSYNC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_HSYNC_SELECT_INPUT DAISY Register"]
pub mod csi_hsync_select_input;
#[doc = "CSI_PIXCLK_SELECT_INPUT DAISY Register"]
pub struct CSI_PIXCLK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_PIXCLK_SELECT_INPUT DAISY Register"]
pub mod csi_pixclk_select_input;
#[doc = "CSI_VSYNC_SELECT_INPUT DAISY Register"]
pub struct CSI_VSYNC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "CSI_VSYNC_SELECT_INPUT DAISY Register"]
pub mod csi_vsync_select_input;
#[doc = "ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register"]
pub struct ENET_IPG_CLK_RMII_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register"]
pub mod enet_ipg_clk_rmii_select_input;
#[doc = "ENET_MDIO_SELECT_INPUT DAISY Register"]
pub struct ENET_MDIO_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET_MDIO_SELECT_INPUT DAISY Register"]
pub mod enet_mdio_select_input;
#[doc = "ENET0_RXDATA_SELECT_INPUT DAISY Register"]
pub struct ENET0_RXDATA_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET0_RXDATA_SELECT_INPUT DAISY Register"]
pub mod enet0_rxdata_select_input;
#[doc = "ENET1_RXDATA_SELECT_INPUT DAISY Register"]
pub struct ENET1_RXDATA_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET1_RXDATA_SELECT_INPUT DAISY Register"]
pub mod enet1_rxdata_select_input;
#[doc = "ENET_RXEN_SELECT_INPUT DAISY Register"]
pub struct ENET_RXEN_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET_RXEN_SELECT_INPUT DAISY Register"]
pub mod enet_rxen_select_input;
#[doc = "ENET_RXERR_SELECT_INPUT DAISY Register"]
pub struct ENET_RXERR_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET_RXERR_SELECT_INPUT DAISY Register"]
pub mod enet_rxerr_select_input;
#[doc = "ENET0_TIMER_SELECT_INPUT DAISY Register"]
pub struct ENET0_TIMER_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET0_TIMER_SELECT_INPUT DAISY Register"]
pub mod enet0_timer_select_input;
#[doc = "ENET_TXCLK_SELECT_INPUT DAISY Register"]
pub struct ENET_TXCLK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "ENET_TXCLK_SELECT_INPUT DAISY Register"]
pub mod enet_txclk_select_input;
#[doc = "FLEXCAN1_RX_SELECT_INPUT DAISY Register"]
pub struct FLEXCAN1_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXCAN1_RX_SELECT_INPUT DAISY Register"]
pub mod flexcan1_rx_select_input;
#[doc = "FLEXCAN2_RX_SELECT_INPUT DAISY Register"]
pub struct FLEXCAN2_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXCAN2_RX_SELECT_INPUT DAISY Register"]
pub mod flexcan2_rx_select_input;
#[doc = "FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMA3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwma3_select_input;
#[doc = "FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwma0_select_input;
#[doc = "FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMA1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwma1_select_input;
#[doc = "FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMA2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwma2_select_input;
#[doc = "FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMB3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwmb3_select_input;
#[doc = "FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMB0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwmb0_select_input;
#[doc = "FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMB1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwmb1_select_input;
#[doc = "FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM1_PWMB2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register"]
pub mod flexpwm1_pwmb2_select_input;
#[doc = "FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMA3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwma3_select_input;
#[doc = "FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwma0_select_input;
#[doc = "FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMA1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwma1_select_input;
#[doc = "FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMA2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwma2_select_input;
#[doc = "FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMB3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwmb3_select_input;
#[doc = "FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMB0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwmb0_select_input;
#[doc = "FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMB1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwmb1_select_input;
#[doc = "FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM2_PWMB2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register"]
pub mod flexpwm2_pwmb2_select_input;
#[doc = "FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM4_PWMA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register"]
pub mod flexpwm4_pwma0_select_input;
#[doc = "FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM4_PWMA1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register"]
pub mod flexpwm4_pwma1_select_input;
#[doc = "FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM4_PWMA2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register"]
pub mod flexpwm4_pwma2_select_input;
#[doc = "FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register"]
pub struct FLEXPWM4_PWMA3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register"]
pub mod flexpwm4_pwma3_select_input;
#[doc = "FLEXSPIA_DQS_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIA_DQS_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIA_DQS_SELECT_INPUT DAISY Register"]
pub mod flexspia_dqs_select_input;
#[doc = "FLEXSPIA_DATA0_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIA_DATA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIA_DATA0_SELECT_INPUT DAISY Register"]
pub mod flexspia_data0_select_input;
#[doc = "FLEXSPIA_DATA1_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIA_DATA1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIA_DATA1_SELECT_INPUT DAISY Register"]
pub mod flexspia_data1_select_input;
#[doc = "FLEXSPIA_DATA2_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIA_DATA2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIA_DATA2_SELECT_INPUT DAISY Register"]
pub mod flexspia_data2_select_input;
#[doc = "FLEXSPIA_DATA3_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIA_DATA3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIA_DATA3_SELECT_INPUT DAISY Register"]
pub mod flexspia_data3_select_input;
#[doc = "FLEXSPIB_DATA0_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIB_DATA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIB_DATA0_SELECT_INPUT DAISY Register"]
pub mod flexspib_data0_select_input;
#[doc = "FLEXSPIB_DATA1_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIB_DATA1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIB_DATA1_SELECT_INPUT DAISY Register"]
pub mod flexspib_data1_select_input;
#[doc = "FLEXSPIB_DATA2_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIB_DATA2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIB_DATA2_SELECT_INPUT DAISY Register"]
pub mod flexspib_data2_select_input;
#[doc = "FLEXSPIB_DATA3_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIB_DATA3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIB_DATA3_SELECT_INPUT DAISY Register"]
pub mod flexspib_data3_select_input;
#[doc = "FLEXSPIA_SCK_SELECT_INPUT DAISY Register"]
pub struct FLEXSPIA_SCK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "FLEXSPIA_SCK_SELECT_INPUT DAISY Register"]
pub mod flexspia_sck_select_input;
#[doc = "LPI2C1_SCL_SELECT_INPUT DAISY Register"]
pub struct LPI2C1_SCL_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C1_SCL_SELECT_INPUT DAISY Register"]
pub mod lpi2c1_scl_select_input;
#[doc = "LPI2C1_SDA_SELECT_INPUT DAISY Register"]
pub struct LPI2C1_SDA_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C1_SDA_SELECT_INPUT DAISY Register"]
pub mod lpi2c1_sda_select_input;
#[doc = "LPI2C2_SCL_SELECT_INPUT DAISY Register"]
pub struct LPI2C2_SCL_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C2_SCL_SELECT_INPUT DAISY Register"]
pub mod lpi2c2_scl_select_input;
#[doc = "LPI2C2_SDA_SELECT_INPUT DAISY Register"]
pub struct LPI2C2_SDA_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C2_SDA_SELECT_INPUT DAISY Register"]
pub mod lpi2c2_sda_select_input;
#[doc = "LPI2C3_SCL_SELECT_INPUT DAISY Register"]
pub struct LPI2C3_SCL_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C3_SCL_SELECT_INPUT DAISY Register"]
pub mod lpi2c3_scl_select_input;
#[doc = "LPI2C3_SDA_SELECT_INPUT DAISY Register"]
pub struct LPI2C3_SDA_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C3_SDA_SELECT_INPUT DAISY Register"]
pub mod lpi2c3_sda_select_input;
#[doc = "LPI2C4_SCL_SELECT_INPUT DAISY Register"]
pub struct LPI2C4_SCL_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C4_SCL_SELECT_INPUT DAISY Register"]
pub mod lpi2c4_scl_select_input;
#[doc = "LPI2C4_SDA_SELECT_INPUT DAISY Register"]
pub struct LPI2C4_SDA_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPI2C4_SDA_SELECT_INPUT DAISY Register"]
pub mod lpi2c4_sda_select_input;
#[doc = "LPSPI1_PCS0_SELECT_INPUT DAISY Register"]
pub struct LPSPI1_PCS0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI1_PCS0_SELECT_INPUT DAISY Register"]
pub mod lpspi1_pcs0_select_input;
#[doc = "LPSPI1_SCK_SELECT_INPUT DAISY Register"]
pub struct LPSPI1_SCK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI1_SCK_SELECT_INPUT DAISY Register"]
pub mod lpspi1_sck_select_input;
#[doc = "LPSPI1_SDI_SELECT_INPUT DAISY Register"]
pub struct LPSPI1_SDI_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI1_SDI_SELECT_INPUT DAISY Register"]
pub mod lpspi1_sdi_select_input;
#[doc = "LPSPI1_SDO_SELECT_INPUT DAISY Register"]
pub struct LPSPI1_SDO_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI1_SDO_SELECT_INPUT DAISY Register"]
pub mod lpspi1_sdo_select_input;
#[doc = "LPSPI2_PCS0_SELECT_INPUT DAISY Register"]
pub struct LPSPI2_PCS0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI2_PCS0_SELECT_INPUT DAISY Register"]
pub mod lpspi2_pcs0_select_input;
#[doc = "LPSPI2_SCK_SELECT_INPUT DAISY Register"]
pub struct LPSPI2_SCK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI2_SCK_SELECT_INPUT DAISY Register"]
pub mod lpspi2_sck_select_input;
#[doc = "LPSPI2_SDI_SELECT_INPUT DAISY Register"]
pub struct LPSPI2_SDI_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI2_SDI_SELECT_INPUT DAISY Register"]
pub mod lpspi2_sdi_select_input;
#[doc = "LPSPI2_SDO_SELECT_INPUT DAISY Register"]
pub struct LPSPI2_SDO_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI2_SDO_SELECT_INPUT DAISY Register"]
pub mod lpspi2_sdo_select_input;
#[doc = "LPSPI3_PCS0_SELECT_INPUT DAISY Register"]
pub struct LPSPI3_PCS0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI3_PCS0_SELECT_INPUT DAISY Register"]
pub mod lpspi3_pcs0_select_input;
#[doc = "LPSPI3_SCK_SELECT_INPUT DAISY Register"]
pub struct LPSPI3_SCK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI3_SCK_SELECT_INPUT DAISY Register"]
pub mod lpspi3_sck_select_input;
#[doc = "LPSPI3_SDI_SELECT_INPUT DAISY Register"]
pub struct LPSPI3_SDI_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI3_SDI_SELECT_INPUT DAISY Register"]
pub mod lpspi3_sdi_select_input;
#[doc = "LPSPI3_SDO_SELECT_INPUT DAISY Register"]
pub struct LPSPI3_SDO_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI3_SDO_SELECT_INPUT DAISY Register"]
pub mod lpspi3_sdo_select_input;
#[doc = "LPSPI4_PCS0_SELECT_INPUT DAISY Register"]
pub struct LPSPI4_PCS0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI4_PCS0_SELECT_INPUT DAISY Register"]
pub mod lpspi4_pcs0_select_input;
#[doc = "LPSPI4_SCK_SELECT_INPUT DAISY Register"]
pub struct LPSPI4_SCK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI4_SCK_SELECT_INPUT DAISY Register"]
pub mod lpspi4_sck_select_input;
#[doc = "LPSPI4_SDI_SELECT_INPUT DAISY Register"]
pub struct LPSPI4_SDI_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI4_SDI_SELECT_INPUT DAISY Register"]
pub mod lpspi4_sdi_select_input;
#[doc = "LPSPI4_SDO_SELECT_INPUT DAISY Register"]
pub struct LPSPI4_SDO_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPSPI4_SDO_SELECT_INPUT DAISY Register"]
pub mod lpspi4_sdo_select_input;
#[doc = "LPUART2_RX_SELECT_INPUT DAISY Register"]
pub struct LPUART2_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART2_RX_SELECT_INPUT DAISY Register"]
pub mod lpuart2_rx_select_input;
#[doc = "LPUART2_TX_SELECT_INPUT DAISY Register"]
pub struct LPUART2_TX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART2_TX_SELECT_INPUT DAISY Register"]
pub mod lpuart2_tx_select_input;
#[doc = "LPUART3_CTS_B_SELECT_INPUT DAISY Register"]
pub struct LPUART3_CTS_B_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART3_CTS_B_SELECT_INPUT DAISY Register"]
pub mod lpuart3_cts_b_select_input;
#[doc = "LPUART3_RX_SELECT_INPUT DAISY Register"]
pub struct LPUART3_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART3_RX_SELECT_INPUT DAISY Register"]
pub mod lpuart3_rx_select_input;
#[doc = "LPUART3_TX_SELECT_INPUT DAISY Register"]
pub struct LPUART3_TX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART3_TX_SELECT_INPUT DAISY Register"]
pub mod lpuart3_tx_select_input;
#[doc = "LPUART4_RX_SELECT_INPUT DAISY Register"]
pub struct LPUART4_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART4_RX_SELECT_INPUT DAISY Register"]
pub mod lpuart4_rx_select_input;
#[doc = "LPUART4_TX_SELECT_INPUT DAISY Register"]
pub struct LPUART4_TX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART4_TX_SELECT_INPUT DAISY Register"]
pub mod lpuart4_tx_select_input;
#[doc = "LPUART5_RX_SELECT_INPUT DAISY Register"]
pub struct LPUART5_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART5_RX_SELECT_INPUT DAISY Register"]
pub mod lpuart5_rx_select_input;
#[doc = "LPUART5_TX_SELECT_INPUT DAISY Register"]
pub struct LPUART5_TX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART5_TX_SELECT_INPUT DAISY Register"]
pub mod lpuart5_tx_select_input;
#[doc = "LPUART6_RX_SELECT_INPUT DAISY Register"]
pub struct LPUART6_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART6_RX_SELECT_INPUT DAISY Register"]
pub mod lpuart6_rx_select_input;
#[doc = "LPUART6_TX_SELECT_INPUT DAISY Register"]
pub struct LPUART6_TX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART6_TX_SELECT_INPUT DAISY Register"]
pub mod lpuart6_tx_select_input;
#[doc = "LPUART7_RX_SELECT_INPUT DAISY Register"]
pub struct LPUART7_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART7_RX_SELECT_INPUT DAISY Register"]
pub mod lpuart7_rx_select_input;
#[doc = "LPUART7_TX_SELECT_INPUT DAISY Register"]
pub struct LPUART7_TX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART7_TX_SELECT_INPUT DAISY Register"]
pub mod lpuart7_tx_select_input;
#[doc = "LPUART8_RX_SELECT_INPUT DAISY Register"]
pub struct LPUART8_RX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART8_RX_SELECT_INPUT DAISY Register"]
pub mod lpuart8_rx_select_input;
#[doc = "LPUART8_TX_SELECT_INPUT DAISY Register"]
pub struct LPUART8_TX_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "LPUART8_TX_SELECT_INPUT DAISY Register"]
pub mod lpuart8_tx_select_input;
#[doc = "NMI_GLUE_NMI_SELECT_INPUT DAISY Register"]
pub struct NMI_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "NMI_GLUE_NMI_SELECT_INPUT DAISY Register"]
pub mod nmi_select_input;
#[doc = "QTIMER2_TIMER0_SELECT_INPUT DAISY Register"]
pub struct QTIMER2_TIMER0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER2_TIMER0_SELECT_INPUT DAISY Register"]
pub mod qtimer2_timer0_select_input;
#[doc = "QTIMER2_TIMER1_SELECT_INPUT DAISY Register"]
pub struct QTIMER2_TIMER1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER2_TIMER1_SELECT_INPUT DAISY Register"]
pub mod qtimer2_timer1_select_input;
#[doc = "QTIMER2_TIMER2_SELECT_INPUT DAISY Register"]
pub struct QTIMER2_TIMER2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER2_TIMER2_SELECT_INPUT DAISY Register"]
pub mod qtimer2_timer2_select_input;
#[doc = "QTIMER2_TIMER3_SELECT_INPUT DAISY Register"]
pub struct QTIMER2_TIMER3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER2_TIMER3_SELECT_INPUT DAISY Register"]
pub mod qtimer2_timer3_select_input;
#[doc = "QTIMER3_TIMER0_SELECT_INPUT DAISY Register"]
pub struct QTIMER3_TIMER0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER3_TIMER0_SELECT_INPUT DAISY Register"]
pub mod qtimer3_timer0_select_input;
#[doc = "QTIMER3_TIMER1_SELECT_INPUT DAISY Register"]
pub struct QTIMER3_TIMER1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER3_TIMER1_SELECT_INPUT DAISY Register"]
pub mod qtimer3_timer1_select_input;
#[doc = "QTIMER3_TIMER2_SELECT_INPUT DAISY Register"]
pub struct QTIMER3_TIMER2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER3_TIMER2_SELECT_INPUT DAISY Register"]
pub mod qtimer3_timer2_select_input;
#[doc = "QTIMER3_TIMER3_SELECT_INPUT DAISY Register"]
pub struct QTIMER3_TIMER3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "QTIMER3_TIMER3_SELECT_INPUT DAISY Register"]
pub mod qtimer3_timer3_select_input;
#[doc = "SAI1_MCLK2_SELECT_INPUT DAISY Register"]
pub struct SAI1_MCLK2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_MCLK2_SELECT_INPUT DAISY Register"]
pub mod sai1_mclk2_select_input;
#[doc = "SAI1_RX_BCLK_SELECT_INPUT DAISY Register"]
pub struct SAI1_RX_BCLK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_RX_BCLK_SELECT_INPUT DAISY Register"]
pub mod sai1_rx_bclk_select_input;
#[doc = "SAI1_RX_DATA0_SELECT_INPUT DAISY Register"]
pub struct SAI1_RX_DATA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_RX_DATA0_SELECT_INPUT DAISY Register"]
pub mod sai1_rx_data0_select_input;
#[doc = "SAI1_RX_DATA1_SELECT_INPUT DAISY Register"]
pub struct SAI1_RX_DATA1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_RX_DATA1_SELECT_INPUT DAISY Register"]
pub mod sai1_rx_data1_select_input;
#[doc = "SAI1_RX_DATA2_SELECT_INPUT DAISY Register"]
pub struct SAI1_RX_DATA2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_RX_DATA2_SELECT_INPUT DAISY Register"]
pub mod sai1_rx_data2_select_input;
#[doc = "SAI1_RX_DATA3_SELECT_INPUT DAISY Register"]
pub struct SAI1_RX_DATA3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_RX_DATA3_SELECT_INPUT DAISY Register"]
pub mod sai1_rx_data3_select_input;
#[doc = "SAI1_RX_SYNC_SELECT_INPUT DAISY Register"]
pub struct SAI1_RX_SYNC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_RX_SYNC_SELECT_INPUT DAISY Register"]
pub mod sai1_rx_sync_select_input;
#[doc = "SAI1_TX_BCLK_SELECT_INPUT DAISY Register"]
pub struct SAI1_TX_BCLK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_TX_BCLK_SELECT_INPUT DAISY Register"]
pub mod sai1_tx_bclk_select_input;
#[doc = "SAI1_TX_SYNC_SELECT_INPUT DAISY Register"]
pub struct SAI1_TX_SYNC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI1_TX_SYNC_SELECT_INPUT DAISY Register"]
pub mod sai1_tx_sync_select_input;
#[doc = "SAI2_MCLK2_SELECT_INPUT DAISY Register"]
pub struct SAI2_MCLK2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI2_MCLK2_SELECT_INPUT DAISY Register"]
pub mod sai2_mclk2_select_input;
#[doc = "SAI2_RX_BCLK_SELECT_INPUT DAISY Register"]
pub struct SAI2_RX_BCLK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI2_RX_BCLK_SELECT_INPUT DAISY Register"]
pub mod sai2_rx_bclk_select_input;
#[doc = "SAI2_RX_DATA0_SELECT_INPUT DAISY Register"]
pub struct SAI2_RX_DATA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI2_RX_DATA0_SELECT_INPUT DAISY Register"]
pub mod sai2_rx_data0_select_input;
#[doc = "SAI2_RX_SYNC_SELECT_INPUT DAISY Register"]
pub struct SAI2_RX_SYNC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI2_RX_SYNC_SELECT_INPUT DAISY Register"]
pub mod sai2_rx_sync_select_input;
#[doc = "SAI2_TX_BCLK_SELECT_INPUT DAISY Register"]
pub struct SAI2_TX_BCLK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI2_TX_BCLK_SELECT_INPUT DAISY Register"]
pub mod sai2_tx_bclk_select_input;
#[doc = "SAI2_TX_SYNC_SELECT_INPUT DAISY Register"]
pub struct SAI2_TX_SYNC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SAI2_TX_SYNC_SELECT_INPUT DAISY Register"]
pub mod sai2_tx_sync_select_input;
#[doc = "SPDIF_IN_SELECT_INPUT DAISY Register"]
pub struct SPDIF_IN_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SPDIF_IN_SELECT_INPUT DAISY Register"]
pub mod spdif_in_select_input;
#[doc = "USB_OTG2_OC_SELECT_INPUT DAISY Register"]
pub struct USB_OTG2_OC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USB_OTG2_OC_SELECT_INPUT DAISY Register"]
pub mod usb_otg2_oc_select_input;
#[doc = "USB_OTG1_OC_SELECT_INPUT DAISY Register"]
pub struct USB_OTG1_OC_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USB_OTG1_OC_SELECT_INPUT DAISY Register"]
pub mod usb_otg1_oc_select_input;
#[doc = "USDHC1_CD_B_SELECT_INPUT DAISY Register"]
pub struct USDHC1_CD_B_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC1_CD_B_SELECT_INPUT DAISY Register"]
pub mod usdhc1_cd_b_select_input;
#[doc = "USDHC1_WP_SELECT_INPUT DAISY Register"]
pub struct USDHC1_WP_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC1_WP_SELECT_INPUT DAISY Register"]
pub mod usdhc1_wp_select_input;
#[doc = "USDHC2_CLK_SELECT_INPUT DAISY Register"]
pub struct USDHC2_CLK_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_CLK_SELECT_INPUT DAISY Register"]
pub mod usdhc2_clk_select_input;
#[doc = "USDHC2_CD_B_SELECT_INPUT DAISY Register"]
pub struct USDHC2_CD_B_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_CD_B_SELECT_INPUT DAISY Register"]
pub mod usdhc2_cd_b_select_input;
#[doc = "USDHC2_CMD_SELECT_INPUT DAISY Register"]
pub struct USDHC2_CMD_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_CMD_SELECT_INPUT DAISY Register"]
pub mod usdhc2_cmd_select_input;
#[doc = "USDHC2_DATA0_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA0_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA0_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data0_select_input;
#[doc = "USDHC2_DATA1_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA1_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA1_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data1_select_input;
#[doc = "USDHC2_DATA2_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA2_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA2_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data2_select_input;
#[doc = "USDHC2_DATA3_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA3_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA3_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data3_select_input;
#[doc = "USDHC2_DATA4_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA4_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA4_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data4_select_input;
#[doc = "USDHC2_DATA5_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA5_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA5_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data5_select_input;
#[doc = "USDHC2_DATA6_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA6_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA6_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data6_select_input;
#[doc = "USDHC2_DATA7_SELECT_INPUT DAISY Register"]
pub struct USDHC2_DATA7_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_DATA7_SELECT_INPUT DAISY Register"]
pub mod usdhc2_data7_select_input;
#[doc = "USDHC2_WP_SELECT_INPUT DAISY Register"]
pub struct USDHC2_WP_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USDHC2_WP_SELECT_INPUT DAISY Register"]
pub mod usdhc2_wp_select_input;
#[doc = "XBAR1_IN02_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN02_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN02_SELECT_INPUT DAISY Register"]
pub mod xbar1_in02_select_input;
#[doc = "XBAR1_IN03_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN03_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN03_SELECT_INPUT DAISY Register"]
pub mod xbar1_in03_select_input;
#[doc = "XBAR1_IN04_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN04_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN04_SELECT_INPUT DAISY Register"]
pub mod xbar1_in04_select_input;
#[doc = "XBAR1_IN05_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN05_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN05_SELECT_INPUT DAISY Register"]
pub mod xbar1_in05_select_input;
#[doc = "XBAR1_IN06_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN06_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN06_SELECT_INPUT DAISY Register"]
pub mod xbar1_in06_select_input;
#[doc = "XBAR1_IN07_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN07_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN07_SELECT_INPUT DAISY Register"]
pub mod xbar1_in07_select_input;
#[doc = "XBAR1_IN08_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN08_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN08_SELECT_INPUT DAISY Register"]
pub mod xbar1_in08_select_input;
#[doc = "XBAR1_IN09_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN09_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN09_SELECT_INPUT DAISY Register"]
pub mod xbar1_in09_select_input;
#[doc = "XBAR1_IN17_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN17_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN17_SELECT_INPUT DAISY Register"]
pub mod xbar1_in17_select_input;
#[doc = "XBAR1_IN18_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN18_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN18_SELECT_INPUT DAISY Register"]
pub mod xbar1_in18_select_input;
#[doc = "XBAR1_IN20_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN20_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN20_SELECT_INPUT DAISY Register"]
pub mod xbar1_in20_select_input;
#[doc = "XBAR1_IN22_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN22_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN22_SELECT_INPUT DAISY Register"]
pub mod xbar1_in22_select_input;
#[doc = "XBAR1_IN23_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN23_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN23_SELECT_INPUT DAISY Register"]
pub mod xbar1_in23_select_input;
#[doc = "XBAR1_IN24_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN24_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN24_SELECT_INPUT DAISY Register"]
pub mod xbar1_in24_select_input;
#[doc = "XBAR1_IN14_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN14_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN14_SELECT_INPUT DAISY Register"]
pub mod xbar1_in14_select_input;
#[doc = "XBAR1_IN15_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN15_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN15_SELECT_INPUT DAISY Register"]
pub mod xbar1_in15_select_input;
#[doc = "XBAR1_IN16_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN16_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN16_SELECT_INPUT DAISY Register"]
pub mod xbar1_in16_select_input;
#[doc = "XBAR1_IN25_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN25_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN25_SELECT_INPUT DAISY Register"]
pub mod xbar1_in25_select_input;
#[doc = "XBAR1_IN19_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN19_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN19_SELECT_INPUT DAISY Register"]
pub mod xbar1_in19_select_input;
#[doc = "XBAR1_IN23_SELECT_INPUT DAISY Register"]
pub struct XBAR1_IN21_SELECT_INPUT {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "XBAR1_IN23_SELECT_INPUT DAISY Register"]
pub mod xbar1_in21_select_input;
