{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538840008496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538840008497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 12:33:28 2018 " "Processing started: Sat Oct 06 12:33:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538840008497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538840008497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e2mod -c e2mod " "Command: quartus_map --read_settings_files=on --write_settings_files=off e2mod -c e2mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538840008497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1538840009206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e2mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e2mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e2mod-arch " "Found design unit 1: e2mod-arch" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538840010243 ""} { "Info" "ISGN_ENTITY_NAME" "1 e2mod " "Found entity 1: e2mod" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538840010243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538840010243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e2mod " "Elaborating entity \"e2mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538840010306 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s e2mod.vhd(12) " "VHDL Process Statement warning at e2mod.vhd(12): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538840010315 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] e2mod.vhd(12) " "Inferred latch for \"s\[0\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010316 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] e2mod.vhd(12) " "Inferred latch for \"s\[1\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010316 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] e2mod.vhd(12) " "Inferred latch for \"s\[2\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010316 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] e2mod.vhd(12) " "Inferred latch for \"s\[3\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010316 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] e2mod.vhd(12) " "Inferred latch for \"s\[4\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010317 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] e2mod.vhd(12) " "Inferred latch for \"s\[5\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010317 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] e2mod.vhd(12) " "Inferred latch for \"s\[6\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010317 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] e2mod.vhd(12) " "Inferred latch for \"s\[7\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010317 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] e2mod.vhd(12) " "Inferred latch for \"s\[8\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010318 "|e2mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] e2mod.vhd(12) " "Inferred latch for \"s\[9\]\" at e2mod.vhd(12)" {  } { { "e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538840010318 "|e2mod"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538840012899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538840013777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538840013777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538840014042 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538840014042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538840014042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538840014042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538840014346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 12:33:34 2018 " "Processing ended: Sat Oct 06 12:33:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538840014346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538840014346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538840014346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538840014346 ""}
