#-----------------------------------------------------------
# xsim v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Jan 27 09:35:22 2022
# Process ID: 17496
# Current directory: /data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/myproject/xsim_script.tcl}
# Log file: /data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/xsim.log
# Journal file: /data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/myproject/xsim_script.tcl
source myproject.tcl
