## ğŸ‘¨â€ğŸ’» About me 

### ğŸ”¬ Digital IC Design Engineer (Present) | Post-Doctoral Researcher (2022-2024)

- ğŸ“ **Ph.D.** in Computer and Embedded System Engineering at **Universiti Putra Malaysia (UPM), Malaysia**
- â®ï¸ Previous experiences with **ASIC chip tape-out**, **FPGA project**, and **embedded system development**
- ğŸŒ± Currently learning **Git VCS** and **SoC design & verification**
- ğŸ‘€ Interested in **ASIC & FPGA design**, **Design Automation** and **AI Machine Learning**


### ğŸ–¥ï¸ Putra-IoT: 8051-based microcontroller
<img src="P-IoT profile.png?raw=true" width="700" height="500">

### ğŸ“„ Publications
- Y. W. Lim, N. A. Kamsani, R. M. Sidek, S. J. Hashim and F. Z. Rokhani, â€œEnergy-Performance Optimization via P/N Ratio Sizing with Full Diffusion Layout Structure and Standard Cell Height Tuning in Near-Threshold Voltage Operation,â€ in IEEE Access, vol. 11, pp. 12536-12546, 2023.
- Y. W. Lim, N. A. Kamsani, R. M. Sidek, S. J. Hashim and F. Z. Rokhani, â€œSix-track multi-finger standard cell library design for near-threshold voltage operation in 130â€…nm complementary metal oxide semiconductor technology,â€ in IET Circuits, Devices & Systems, vol. 13, no. 5, pp. 710-716, Aug 2019
- Y. W. Lim, S. J. Hashim, N. A. Kamsani, R. M. Sidek and F. Z. Rokhani, â€œAnalysis and Modeling of ASIC Area at Early-Stage Design for Standard Cell Library Selection,â€ 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 2019, pp. 1-5.
- Y. W. Lim, S. B. Daas, S. J. Hashim, R. M. Sidek, N. A. Kamsani and F. Z. Rokhani, â€œReduced hardware architecture for energy-efficient IoT healthcare sensor nodes,â€ 2015 IEEE International Circuits and Systems Symposium (ICSyS), 2015, pp. 90-95.