<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'write_output' (Loop: write_prediction): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between fifo read on port 'l3_out_V' (dataflow.cpp:62) and fifo read on port 'l3_out_V' (dataflow.cpp:62)." projectName="hls" solutionName="solution1" date="2024-02-05T17:29:48.009+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'write_output' (Loop: write_prediction): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between fifo read on port 'l3_out_V' (dataflow.cpp:62) and fifo read on port 'l3_out_V' (dataflow.cpp:62)." projectName="hls" solutionName="solution1" date="2024-02-05T17:29:48.002+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'write_output' (Loop: write_prediction): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between fifo read on port 'l3_out_V' (dataflow.cpp:62) and fifo read on port 'l3_out_V' (dataflow.cpp:62)." projectName="hls" solutionName="solution1" date="2024-02-05T17:29:47.994+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'read_input' (Loop: load_sample): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between fifo write on port 'l1_in_V' (dataflow.cpp:39) and fifo write on port 'l1_in_V' (dataflow.cpp:39)." projectName="hls" solutionName="solution1" date="2024-02-05T17:29:47.817+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'read_input' (Loop: load_sample): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between fifo write on port 'l1_in_V' (dataflow.cpp:39) and fifo write on port 'l1_in_V' (dataflow.cpp:39)." projectName="hls" solutionName="solution1" date="2024-02-05T17:29:47.806+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'read_input' (Loop: load_sample): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between fifo write on port 'l1_in_V' (dataflow.cpp:39) and fifo write on port 'l1_in_V' (dataflow.cpp:39)." projectName="hls" solutionName="solution1" date="2024-02-05T17:29:47.763+0100" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] dataflow.cpp:62: variable-indexed range selection may cause suboptimal QoR." projectName="hls" solutionName="solution1" date="2024-02-05T17:29:47.280+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2019-02-05T17:34:35.371+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2019-02-05T17:34:28.843+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.237+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.226+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.217+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.206+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.195+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.186+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[114]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[114]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.176+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.168+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.158+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[91]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[91]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.148+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.140+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.130+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.122+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[95]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[95]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.114+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.107+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.095+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[121]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[121]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.074+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.053+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.040+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[127]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[127]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:10.019+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.984+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[76]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[76]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.972+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[70]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[70]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.961+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[123]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[123]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.953+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[102]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[102]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.941+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.929+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.921+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[122]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[122]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.908+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[108]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[108]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.901+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[92]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[92]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.885+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[90]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[90]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.873+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.857+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[124]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[124]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.849+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[60]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[60]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.834+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[59]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[59]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.823+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.813+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[54]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[54]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.801+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.787+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.773+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.763+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.751+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.740+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.732+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.718+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.704+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.695+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.679+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.669+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[94]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[94]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.656+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.643+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.630+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.620+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.608+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.598+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.581+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[87]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[87]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.570+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.557+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[126]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[126]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.550+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[119]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[119]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.539+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[116]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[116]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.532+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[86]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[86]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.517+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[84]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[84]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.490+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[118]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[118]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.474+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.462+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.446+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.409+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.397+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.380+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.359+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.336+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[109]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[109]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.323+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[93]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[93]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.311+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[79]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[79]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.305+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[125]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[125]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.295+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.290+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.281+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.265+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.248+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.233+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.211+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.191+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.170+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_rready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_rready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.145+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_arvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_arvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.135+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[78]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[78]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.120+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[110]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[110]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.103+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[100]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[100]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.086+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[85]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[85]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.057+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[68]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[68]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.051+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[53]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[53]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.036+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[117]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[117]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.023+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:09.007+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.985+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.969+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.953+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[111]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[111]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.930+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[77]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[77]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.924+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.918+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_r_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_r_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.882+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.875+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls" solutionName="solution1" date="2019-02-05T17:34:08.823+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2465.684 ; gain = 293.949 ; free physical = 2107 ; free virtual = 23981&#xA;Contents of report file './report/dataflow_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Tue Feb  5 17:33:13 2019&#xA;| Host         : david running 64-bit Ubuntu 22.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/dataflow_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.12 2019-11-22&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (148)&#xA;6. checking no_output_delay (157)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (148)&#xA;--------------------------------&#xA; There are 148 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (157)&#xA;---------------------------------&#xA; There are 157 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      4.914        0.000                      0                 2245        0.252        0.000                      0                 2245        4.500        0.000                       0                  1036  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              4.914        0.000                      0                 2245        0.252        0.000                      0                 2245        4.500        0.000                       0                  1036  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        4.914ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             4.914ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/sum_U0/i_0_reg_67_reg[3]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/l1_in_V_U/mem_reg/ADDRARDADDR[10]&#xA;                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        4.436ns  (logic 1.177ns (26.535%)  route 3.259ns (73.465%))&#xA;  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1035, unset)         0.973     0.973    bd_0_i/hls_inst/U0/sum_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/sum_U0/i_0_reg_67_reg[3]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/sum_U0/i_0_reg_67_reg[3]/Q&#xA;                         net (fo=5, unplaced)         0.993     2.484    bd_0_i/hls_inst/U0/sum_U0/i_0_reg_67[3]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  bd_0_i/hls_inst/U0/sum_U0/ap_CS_fsm[2]_i_3__0/O&#xA;                         net (fo=2, unplaced)         0.460     3.239    bd_0_i/hls_inst/U0/sum_U0/ap_CS_fsm[2]_i_3__0_n_1&#xA;                         LUT5 (Prop_lut5_I4_O)        0.116     3.355 r  bd_0_i/hls_inst/U0/sum_U0/ap_CS_fsm[2]_i_2__0/O&#xA;                         net (fo=5, unplaced)         0.477     3.832    bd_0_i/hls_inst/U0/l1_in_V_U/dout_buf_reg[31]_0&#xA;                         LUT3 (Prop_lut3_I0_O)        0.124     3.956 r  bd_0_i/hls_inst/U0/l1_in_V_U/dout_buf[31]_i_1/O&#xA;                         net (fo=46, unplaced)        0.529     4.485    bd_0_i/hls_inst/U0/l1_in_V_U/pop&#xA;                         LUT4 (Prop_lut4_I0_O)        0.124     4.609 r  bd_0_i/hls_inst/U0/l1_in_V_U/mem_reg_i_3/O&#xA;                         net (fo=2, unplaced)         0.800     5.409    bd_0_i/hls_inst/U0/l1_in_V_U/mem_reg_i_3_n_1&#xA;                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/l1_in_V_U/mem_reg/ADDRARDADDR[10]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=1035, unset)         0.924    10.924    bd_0_i/hls_inst/U0/l1_in_V_U/ap_clk&#xA;                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/l1_in_V_U/mem_reg/CLKARDCLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])&#xA;                                                     -0.566    10.323    bd_0_i/hls_inst/U0/l1_in_V_U/mem_reg&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.323    &#xA;                         arrival time                          -5.409    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  4.914    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.252ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int_reg[15]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int_reg[15]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))&#xA;  Logic Levels:           1  (LUT5=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1035, unset)         0.410     0.410    bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int_reg[15]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int_reg[15]/Q&#xA;                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/out_r_TKEEP[0]&#xA;                         LUT5 (Prop_lut5_I4_O)        0.098     0.803 r  bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int[15]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int[15]_i_1_n_1&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int_reg[15]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1035, unset)         0.432     0.432    bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int_reg[15]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/write_output_U0/regslice_both_out_V_keep_V_U/obuf_inst/odata_int_reg[15]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.803    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.252    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/l1_out_V_U/mem_reg/CLKARDCLK&#xA;Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/dataflow_control_s_axi_U/FSM_onehot_rstate_reg[1]/C&#xA;High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/dataflow_control_s_axi_U/FSM_onehot_rstate_reg[1]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="hls" solutionName="solution1" date="2019-02-05T17:33:13.332+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
