{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 12:55:59 2022 " "Info: Processing started: Fri Nov 04 12:55:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "main EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design main" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "Critical Warning: No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { address[1] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 304 1352 1528 320 "address\[1..0\]" "" } { 296 240 592 312 "address\[1..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { address[0] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 304 1352 1528 320 "address\[1..0\]" "" } { 296 240 592 312 "address\[1..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { data[3] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 256 1352 1528 272 "data\[3..0\]" "" } { 248 240 656 264 "data\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { data[2] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 256 1352 1528 272 "data\[3..0\]" "" } { 248 240 656 264 "data\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { data[1] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 256 1352 1528 272 "data\[3..0\]" "" } { 248 240 656 264 "data\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { data[0] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 256 1352 1528 272 "data\[3..0\]" "" } { 248 240 656 264 "data\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave1\[3\] " "Info: Pin slave1\[3\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave1[3] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 552 928 1104 568 "slave1\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave1\[2\] " "Info: Pin slave1\[2\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave1[2] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 552 928 1104 568 "slave1\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave1\[1\] " "Info: Pin slave1\[1\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave1[1] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 552 928 1104 568 "slave1\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave1\[0\] " "Info: Pin slave1\[0\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave1[0] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 552 928 1104 568 "slave1\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave2\[3\] " "Info: Pin slave2\[3\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave2[3] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 560 1232 1408 576 "slave2\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave2\[2\] " "Info: Pin slave2\[2\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave2[2] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 560 1232 1408 576 "slave2\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave2\[1\] " "Info: Pin slave2\[1\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave2[1] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 560 1232 1408 576 "slave2\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave2\[0\] " "Info: Pin slave2\[0\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave2[0] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 560 1232 1408 576 "slave2\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave3\[3\] " "Info: Pin slave3\[3\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave3[3] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 464 1480 1656 480 "slave3\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave3\[2\] " "Info: Pin slave3\[2\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave3[2] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 464 1480 1656 480 "slave3\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave3\[1\] " "Info: Pin slave3\[1\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave3[1] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 464 1480 1656 480 "slave3\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slave3\[0\] " "Info: Pin slave3\[0\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { slave3[0] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 464 1480 1656 480 "slave3\[3..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req0 " "Info: Pin req0 not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { req0 } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 24 760 936 40 "req0" "" } { 128 192 240 144 "req0" "" } { 72 728 752 88 "req0" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { req0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSYN " "Info: Pin SSYN not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { SSYN } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 376 1472 1648 392 "SSYN" "" } { 368 440 528 384 "SSYN" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSYN " "Info: Pin MSYN not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { MSYN } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 344 1472 1648 360 "MSYN" "" } { 336 472 688 352 "MSYN" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req1 " "Info: Pin req1 not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { req1 } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 24 1064 1240 40 "req1" "" } { 144 168 240 160 "req1" "" } { 72 1016 1048 88 "req1" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { req1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req2 " "Info: Pin req2 not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { req2 } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 24 1392 1568 40 "req2" "" } { 176 168 240 192 "req2" "" } { 72 1304 1360 88 "req2" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { req2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "time_quant\[2\] " "Info: Pin time_quant\[2\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { time_quant[2] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 184 424 600 200 "time_quant\[2..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_quant[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "time_quant\[1\] " "Info: Pin time_quant\[1\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { time_quant[1] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 184 424 600 200 "time_quant\[2..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_quant[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "time_quant\[0\] " "Info: Pin time_quant\[0\] not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { time_quant[0] } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 184 424 600 200 "time_quant\[2..0\]" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_quant[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/sifo/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "C:/sifo5/main.bdf" { { 80 208 376 96 "clk" "" } { 72 376 544 88 "clk" "" } { 160 208 240 176 "clk" "" } { 72 784 832 88 "clk" "" } { 72 1088 1120 88 "clk" "" } } } } { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/sifo5/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 0 26 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 0 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.918 ns register register " "Info: Estimated most critical path is register to register delay of 1.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\] 1 REG LAB_X5_Y11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y11; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[0\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 0.583 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X5_Y11 2 " "Info: 2: + IC(0.233 ns) + CELL(0.350 ns) = 0.583 ns; Loc. = LAB_X5_Y11; Fanout = 2; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.618 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X5_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.618 ns; Loc. = LAB_X5_Y11; Fanout = 2; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.653 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X5_Y11 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.653 ns; Loc. = LAB_X5_Y11; Fanout = 2; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.688 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X5_Y11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.688 ns; Loc. = LAB_X5_Y11; Fanout = 1; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.813 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~1 6 COMB LAB_X5_Y11 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.813 ns; Loc. = LAB_X5_Y11; Fanout = 1; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.214 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|cout_actual 7 COMB LAB_X5_Y11 4 " "Info: 7: + IC(0.247 ns) + CELL(0.154 ns) = 1.214 ns; Loc. = LAB_X5_Y11; Fanout = 4; COMB Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|cout_actual'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.503 ns) 1.918 ns central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\] 8 REG LAB_X5_Y11 6 " "Info: 8: + IC(0.201 ns) + CELL(0.503 ns) = 1.918 ns; Loc. = LAB_X5_Y11; Fanout = 6; REG Node = 'central_arbiter:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_a1j:auto_generated\|safe_q\[1\]'" {  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_a1j.tdf" "" { Text "C:/sifo5/db/cntr_a1j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 64.49 % ) " "Info: Total cell delay = 1.237 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.681 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.681 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/sifo/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0] central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~1 central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave1\[3\] 0 " "Info: Pin \"slave1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave1\[2\] 0 " "Info: Pin \"slave1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave1\[1\] 0 " "Info: Pin \"slave1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave1\[0\] 0 " "Info: Pin \"slave1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave2\[3\] 0 " "Info: Pin \"slave2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave2\[2\] 0 " "Info: Pin \"slave2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave2\[1\] 0 " "Info: Pin \"slave2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave2\[0\] 0 " "Info: Pin \"slave2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave3\[3\] 0 " "Info: Pin \"slave3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave3\[2\] 0 " "Info: Pin \"slave3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave3\[1\] 0 " "Info: Pin \"slave3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slave3\[0\] 0 " "Info: Pin \"slave3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req0 0 " "Info: Pin \"req0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSYN 0 " "Info: Pin \"SSYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSYN 0 " "Info: Pin \"MSYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req1 0 " "Info: Pin \"req1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req2 0 " "Info: Pin \"req2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "time_quant\[2\] 0 " "Info: Pin \"time_quant\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "time_quant\[1\] 0 " "Info: Pin \"time_quant\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "time_quant\[0\] 0 " "Info: Pin \"time_quant\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 12:56:01 2022 " "Info: Processing ended: Fri Nov 04 12:56:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
