{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575339375134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575339375134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 21:16:15 2019 " "Processing started: Mon Dec  2 21:16:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575339375134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339375134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339375135 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575339375183 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1575339375183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575339375288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575339375288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file beamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 beamformer " "Found entity 1: beamformer" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_to_pcm.v 2 2 " "Found 2 design units, including 2 entities, in source file pdm_to_pcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdm_to_pcm " "Found entity 1: pdm_to_pcm" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379782 ""} { "Info" "ISGN_ENTITY_NAME" "2 gen_ACC_clk " "Found entity 2: gen_ACC_clk" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayline.v 1 1 " "Found 1 design units, including 1 entities, in source file delayline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayline " "Found entity 1: delayline" {  } { { "delayline.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micloc.v 1 1 " "Found 1 design units, including 1 entities, in source file micloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 micloc " "Found entity 1: micloc" {  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delline.v 1 1 " "Found 1 design units, including 1 entities, in source file delline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delline " "Found entity 1: delline" {  } { { "delline.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339379785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339379785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_to_pcm " "Elaborating entity \"pdm_to_pcm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575339379827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(140) " "Verilog HDL assignment warning at pdm_to_pcm.v(140): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575339379829 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pdm_to_pcm.v(166) " "Verilog HDL assignment warning at pdm_to_pcm.v(166): truncated value with size 32 to match size of target (5)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575339379829 "|pdm_to_pcm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ACC_clk gen_ACC_clk:gpc " "Elaborating entity \"gen_ACC_clk\" for hierarchy \"gen_ACC_clk:gpc\"" {  } { { "pdm_to_pcm.v" "gpc" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339379829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pdm_to_pcm.v(219) " "Verilog HDL assignment warning at pdm_to_pcm.v(219): truncated value with size 32 to match size of target (8)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575339379830 "|pdm_to_pcm|gen_ACC_clk:gpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum accum:module_gen\[0\].accum_i " "Elaborating entity \"accum\" for hierarchy \"accum:module_gen\[0\].accum_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].accum_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339379830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:module_gen\[0\].fifo_i " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].fifo_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339379836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339380030 ""}  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575339380030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_csi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_csi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_csi1 " "Found entity 1: dcfifo_csi1" {  } { { "db/dcfifo_csi1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_csi1 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated " "Elaborating entity \"dcfifo_csi1\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g26 " "Found entity 1: a_graycounter_g26" {  } { { "db/a_graycounter_g26.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_g26.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g26 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_g26:rdptr_g1p " "Elaborating entity \"a_graycounter_g26\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_g26:rdptr_g1p\"" {  } { { "db/dcfifo_csi1.tdf" "rdptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cgb " "Found entity 1: a_graycounter_cgb" {  } { { "db/a_graycounter_cgb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_cgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cgb fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_cgb:wrptr_g1p " "Elaborating entity \"a_graycounter_cgb\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_cgb:wrptr_g1p\"" {  } { { "db/dcfifo_csi1.tdf" "wrptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lf51 " "Found entity 1: altsyncram_lf51" {  } { { "db/altsyncram_lf51.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_lf51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lf51 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|altsyncram_lf51:fifo_ram " "Elaborating entity \"altsyncram_lf51\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|altsyncram_lf51:fifo_ram\"" {  } { { "db/dcfifo_csi1.tdf" "fifo_ram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp\"" {  } { { "db/dcfifo_csi1.tdf" "rs_dgwp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_6v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp\|dffpipe_6v8:dffpipe6 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp\|dffpipe_6v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe6" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_m9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_m9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_m9l " "Found entity 1: alt_synch_pipe_m9l" {  } { { "db/alt_synch_pipe_m9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_m9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_m9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\"" {  } { { "db/dcfifo_csi1.tdf" "ws_dgrp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_7v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_7v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_7v8 " "Found entity 1: dffpipe_7v8" {  } { { "db/dffpipe_7v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_7v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_7v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\|dffpipe_7v8:dffpipe9 " "Elaborating entity \"dffpipe_7v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\|dffpipe_7v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_m9l.tdf" "dffpipe9" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4h5 " "Found entity 1: cmpr_4h5" {  } { { "db/cmpr_4h5.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_4h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339380177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339380177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4h5 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|cmpr_4h5:rdempty_eq_comp " "Elaborating entity \"cmpr_4h5\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|cmpr_4h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_csi1.tdf" "rdempty_eq_comp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339380178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spislv " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spislv\"" {  } { { "pdm_to_pcm.v" "spislv" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339381577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beamformer beamformer:beaf " "Elaborating entity \"beamformer\" for hierarchy \"beamformer:beaf\"" {  } { { "pdm_to_pcm.v" "beaf" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339381577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 beamformer.v(70) " "Verilog HDL assignment warning at beamformer.v(70): truncated value with size 32 to match size of target (9)" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575339381589 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 beamformer.v(71) " "Verilog HDL assignment warning at beamformer.v(71): truncated value with size 32 to match size of target (9)" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575339381589 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 beamformer.v(90) " "Verilog HDL assignment warning at beamformer.v(90): truncated value with size 32 to match size of target (3)" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575339381589 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "beamformer.v(123) " "Verilog HDL or VHDL warning at the beamformer.v(123): index expression is not wide enough to address all of the elements in the array" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 123 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1575339381590 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 beamformer.v(133) " "Verilog HDL assignment warning at beamformer.v(133): truncated value with size 16 to match size of target (8)" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575339381591 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[0\].ffshiftreg\[0\]\[7..4\] 0 beamformer.v(115) " "Net \"mic_delay\[0\].ffshiftreg\[0\]\[7..4\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381866 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[1\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[1\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381866 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[2\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[2\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381866 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[3\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[3\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381866 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[4\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[4\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381867 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[5\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[5\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381867 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[6\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[6\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381867 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[7\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[7\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381867 "|pdm_to_pcm|beamformer:beaf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mic_delay\[8\].ffshiftreg\[0\] 0 beamformer.v(115) " "Net \"mic_delay\[8\].ffshiftreg\[0\]\" at beamformer.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575339381867 "|pdm_to_pcm|beamformer:beaf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micloc beamformer:beaf\|micloc:miclocROM " "Elaborating entity \"micloc\" for hierarchy \"beamformer:beaf\|micloc:miclocROM\"" {  } { { "beamformer.v" "miclocROM" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339381911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\"" {  } { { "micloc.v" "altsyncram_component" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339381922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\"" {  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339381922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../micAngROM.hex " "Parameter \"init_file\" = \"../micAngROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 320 " "Parameter \"numwords_a\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 320 " "Parameter \"numwords_b\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339381922 ""}  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575339381922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jq22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jq22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jq22 " "Found entity 1: altsyncram_jq22" {  } { { "db/altsyncram_jq22.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_jq22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339381949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339381949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jq22 beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\|altsyncram_jq22:auto_generated " "Elaborating entity \"altsyncram_jq22\" for hierarchy \"beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\|altsyncram_jq22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339381950 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "accum:module_gen\[1\].accum_i\|buffer_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"accum:module_gen\[1\].accum_i\|buffer_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575339382752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 255 " "Parameter TAP_DISTANCE set to 255" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575339382752 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575339382752 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575339382752 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575339382752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accum:module_gen\[1\].accum_i\|altshift_taps:buffer_rtl_0 " "Elaborated megafunction instantiation \"accum:module_gen\[1\].accum_i\|altshift_taps:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339382819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accum:module_gen\[1\].accum_i\|altshift_taps:buffer_rtl_0 " "Instantiated megafunction \"accum:module_gen\[1\].accum_i\|altshift_taps:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339382819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 255 " "Parameter \"TAP_DISTANCE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339382819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575339382819 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575339382819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_til.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_til.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_til " "Found entity 1: shift_taps_til" {  } { { "db/shift_taps_til.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/shift_taps_til.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339382844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339382844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ms71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ms71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ms71 " "Found entity 1: altsyncram_ms71" {  } { { "db/altsyncram_ms71.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ms71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339382872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339382872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_97f " "Found entity 1: cntr_97f" {  } { { "db/cntr_97f.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_97f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339382898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339382898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575339382924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339382924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575339383372 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\|altsyncram_jq22:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\|altsyncram_jq22:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jq22.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_jq22.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 100 0 0 } } { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 60 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 131 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339383940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575339384158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575339384158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575339384273 "|pdm_to_pcm|mosi"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575339384273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1581 " "Implemented 1581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575339384274 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575339384274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1476 " "Implemented 1476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575339384274 ""} { "Info" "ICUT_CUT_TM_RAMS" "89 " "Implemented 89 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575339384274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575339384274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1102 " "Peak virtual memory: 1102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575339384289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:16:24 2019 " "Processing ended: Mon Dec  2 21:16:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575339384289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575339384289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575339384289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575339384289 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575339384916 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1575339384916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575339384920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575339384920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 21:16:24 2019 " "Processing started: Mon Dec  2 21:16:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575339384920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575339384920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575339384920 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575339384944 ""}
{ "Info" "0" "" "Project  = pdm_to_pcm" {  } {  } 0 0 "Project  = pdm_to_pcm" 0 0 "Fitter" 0 0 1575339384944 ""}
{ "Info" "0" "" "Revision = pdm_to_pcm" {  } {  } 0 0 "Revision = pdm_to_pcm" 0 0 "Fitter" 0 0 1575339384944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575339385017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575339385017 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pdm_to_pcm 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"pdm_to_pcm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575339385025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575339385052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575339385052 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\|altsyncram_jq22:auto_generated\|ram_block1a4 " "Atom \"beamformer:beaf\|micloc:miclocROM\|altsyncram:altsyncram_component\|altsyncram_jq22:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1575339385086 "|pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_jq22:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1575339385086 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575339385142 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575339385146 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1575339385200 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575339385202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575339385202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575339385202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575339385202 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575339385202 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575339385206 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575339385206 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575339385207 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575339385207 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575339385207 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575339385207 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575339385208 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575339385230 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_csi1 " "Entity dcfifo_csi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575339385682 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575339385682 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575339385682 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575339385682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575339385691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575339385691 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575339385704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575339385704 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575339385705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575339385854 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575339385854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen_ACC_clk:gpc\|outclk  " "Automatically promoted node gen_ACC_clk:gpc\|outclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575339385854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen_ACC_clk:gpc\|outclk~1 " "Destination node gen_ACC_clk:gpc\|outclk~1" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575339385854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accu_clk_edge\[0\] " "Destination node accu_clk_edge\[0\]" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575339385854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accum_clk~output " "Destination node accum_clk~output" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575339385854 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575339385854 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575339385854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_rdclk  " "Automatically promoted node fifo_rdclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575339385854 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575339385854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pdm_clk_gen  " "Automatically promoted node pdm_clk_gen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575339385854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk_gen~0 " "Destination node pdm_clk_gen~0" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 1769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575339385854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk~output " "Destination node pdm_clk~output" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 4498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575339385854 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575339385854 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575339385854 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575339386209 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575339386211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575339386212 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575339386215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575339386219 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575339386223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575339386223 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575339386225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575339386291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575339386294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575339386294 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[10\] " "Node \"pdm\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[11\] " "Node \"pdm\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[12\] " "Node \"pdm\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[13\] " "Node \"pdm\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[14\] " "Node \"pdm\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[15\] " "Node \"pdm\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[16\] " "Node \"pdm\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[17\] " "Node \"pdm\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[18\] " "Node \"pdm\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[19\] " "Node \"pdm\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[20\] " "Node \"pdm\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[21\] " "Node \"pdm\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[22\] " "Node \"pdm\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[23\] " "Node \"pdm\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[24\] " "Node \"pdm\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pdm\[9\] " "Node \"pdm\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575339386357 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1575339386357 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575339386357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575339386361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575339386799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575339387025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575339387043 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575339388983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575339388983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575339389449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y13 X31_Y25 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25" {  } { { "loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25"} { { 12 { 0 ""} 21 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575339390311 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575339390311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575339391726 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575339391726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575339391728 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575339391898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575339391917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575339392241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575339392242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575339392638 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575339393081 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575339393186 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVCMOS 48 " "Pin mosi uses I/O standard 3.3-V LVCMOS at 48" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { mosi } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ssel 3.3-V LVCMOS 29 " "Pin ssel uses I/O standard 3.3-V LVCMOS at 29" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ssel } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ssel" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sck 3.3-V LVCMOS 57 " "Pin sck uses I/O standard 3.3-V LVCMOS at 57" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { sck } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sck" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[8\] 3.3-V LVCMOS 93 " "Pin pdm\[8\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[8] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[8\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[7\] 3.3-V LVCMOS 92 " "Pin pdm\[7\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[7] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[7\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[6\] 3.3-V LVCMOS 89 " "Pin pdm\[6\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[6] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[6\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[5\] 3.3-V LVCMOS 88 " "Pin pdm\[5\] uses I/O standard 3.3-V LVCMOS at 88" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[5] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[5\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[4\] 3.3-V LVCMOS 110 " "Pin pdm\[4\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[4] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[4\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[3\] 3.3-V LVCMOS 66 " "Pin pdm\[3\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[3] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[3\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[2\] 3.3-V LVCMOS 106 " "Pin pdm\[2\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[2] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[2\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[1\] 3.3-V LVCMOS 105 " "Pin pdm\[1\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[1] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[1\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[0\] 3.3-V LVCMOS 101 " "Pin pdm\[0\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[0] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[0\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575339393191 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575339393191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg " "Generated suppressed messages file /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575339393280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1917 " "Peak virtual memory: 1917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575339393664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:16:33 2019 " "Processing ended: Mon Dec  2 21:16:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575339393664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575339393664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575339393664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575339393664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575339394341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575339394348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 21:16:34 2019 " "Processing started: Mon Dec  2 21:16:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575339394348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575339394348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575339394348 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575339394393 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1575339394393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575339394493 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575339394800 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575339394812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575339395001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:16:34 2019 " "Processing ended: Mon Dec  2 21:16:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575339395001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575339395001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575339395001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575339395001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575339395591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575339395592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 21:16:35 2019 " "Processing started: Mon Dec  2 21:16:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575339395592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1575339395592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_pow --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1575339395592 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575339395633 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1575339395633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1575339395736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1575339395739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1575339395739 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_csi1 " "Entity dcfifo_csi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575339395999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575339395999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575339395999 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1575339395999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1575339396008 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spislv\|dataToSendBuffer\[7\] clk " "Register spi_slave:spislv\|dataToSendBuffer\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575339396011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1575339396011 "|pdm_to_pcm|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fifo_rdclk " "Node: fifo_rdclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo2:module_gen\[4\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|rdptr_g\[2\] fifo_rdclk " "Register fifo2:module_gen\[4\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|rdptr_g\[2\] is being clocked by fifo_rdclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575339396011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1575339396011 "|pdm_to_pcm|fifo_rdclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "gen_ACC_clk:gpc\|outclk " "Node: gen_ACC_clk:gpc\|outclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo2:module_gen\[3\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|delayed_wrptr_g\[2\] gen_ACC_clk:gpc\|outclk " "Register fifo2:module_gen\[3\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|delayed_wrptr_g\[2\] is being clocked by gen_ACC_clk:gpc\|outclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575339396011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1575339396011 "|pdm_to_pcm|gen_ACC_clk:gpc|outclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pdm_clk_gen " "Node: pdm_clk_gen was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register gen_ACC_clk:gpc\|outclk pdm_clk_gen " "Register gen_ACC_clk:gpc\|outclk is being clocked by pdm_clk_gen" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575339396011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1575339396011 "|pdm_to_pcm|pdm_clk_gen"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1575339396011 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1575339396033 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1575339396038 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1575339396055 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1575339396252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1575339396287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1575339396698 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1575339397044 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "135.61 mW " "Total thermal power estimate for the design is 135.61 mW" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1575339397088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1310 " "Peak virtual memory: 1310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575339397235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:16:37 2019 " "Processing ended: Mon Dec  2 21:16:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575339397235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575339397235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575339397235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1575339397235 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575339397812 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1575339397812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1575339397816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575339397816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 21:16:37 2019 " "Processing started: Mon Dec  2 21:16:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575339397816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575339397816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdm_to_pcm -c pdm_to_pcm " "Command: quartus_sta pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575339397816 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575339397842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575339397934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575339397934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339397966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339397966 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_csi1 " "Entity dcfifo_csi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575339398115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575339398115 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575339398115 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1575339398115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575339398123 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398123 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575339398124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk " "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575339398124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen_ACC_clk:gpc\|outclk gen_ACC_clk:gpc\|outclk " "create_clock -period 1.000 -name gen_ACC_clk:gpc\|outclk gen_ACC_clk:gpc\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575339398124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen " "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575339398124 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398132 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575339398133 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575339398138 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1575339398147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575339398151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.958 " "Worst-case setup slack is -16.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.958            -430.167 clk  " "  -16.958            -430.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.289            -380.271 pdm_clk_gen  " "   -5.289            -380.271 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.969            -792.259 fifo_rdclk  " "   -3.969            -792.259 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.468            -659.981 gen_ACC_clk:gpc\|outclk  " "   -3.468            -659.981 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 gen_ACC_clk:gpc\|outclk  " "    0.305               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 fifo_rdclk  " "    0.340               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk  " "    0.359               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 pdm_clk_gen  " "    0.378               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575339398157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575339398157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -784.386 fifo_rdclk  " "   -3.901            -784.386 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk  " "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -325.255 clk  " "   -3.901            -325.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -214.843 pdm_clk_gen  " "   -3.901            -214.843 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398158 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 153 synchronizer chains. " "Report Metastability: Found 153 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575339398177 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575339398179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575339398197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575339398606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575339398691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.531 " "Worst-case setup slack is -15.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.531            -390.138 clk  " "  -15.531            -390.138 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.957            -344.955 pdm_clk_gen  " "   -4.957            -344.955 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.761            -735.915 fifo_rdclk  " "   -3.761            -735.915 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.250            -612.655 gen_ACC_clk:gpc\|outclk  " "   -3.250            -612.655 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 gen_ACC_clk:gpc\|outclk  " "    0.278               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 fifo_rdclk  " "    0.303               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk  " "    0.322               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 pdm_clk_gen  " "    0.345               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575339398697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575339398697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -784.386 fifo_rdclk  " "   -3.901            -784.386 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk  " "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -325.255 clk  " "   -3.901            -325.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -214.843 pdm_clk_gen  " "   -3.901            -214.843 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398698 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 153 synchronizer chains. " "Report Metastability: Found 153 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575339398716 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398716 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575339398718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398853 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575339398857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.410 " "Worst-case setup slack is -5.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.410             -88.937 clk  " "   -5.410             -88.937 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488             -86.922 pdm_clk_gen  " "   -1.488             -86.922 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068            -149.318 fifo_rdclk  " "   -1.068            -149.318 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829            -109.487 gen_ACC_clk:gpc\|outclk  " "   -0.829            -109.487 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 gen_ACC_clk:gpc\|outclk  " "    0.103               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 fifo_rdclk  " "    0.113               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 pdm_clk_gen  " "    0.134               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575339398862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575339398863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -191.165 clk  " "   -3.000            -191.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -414.000 gen_ACC_clk:gpc\|outclk  " "   -1.000            -414.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -396.000 fifo_rdclk  " "   -1.000            -396.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -125.000 pdm_clk_gen  " "   -1.000            -125.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575339398863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575339398863 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 153 synchronizer chains. " "Report Metastability: Found 153 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575339398882 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575339398882 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575339399394 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575339399394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575339399413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:16:39 2019 " "Processing ended: Mon Dec  2 21:16:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575339399413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575339399413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575339399413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575339399413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575339400067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575339400067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 21:16:39 2019 " "Processing started: Mon Dec  2 21:16:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575339400067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575339400067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575339400067 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575339400111 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1575339400111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575339400244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pdm_to_pcm.vo /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/simulation/modelsim/ simulation " "Generated file pdm_to_pcm.vo in folder \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575339400429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575339400451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:16:40 2019 " "Processing ended: Mon Dec  2 21:16:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575339400451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575339400451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575339400451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575339400451 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575339400555 ""}
