V 51
K 115263305400 buf13
Y 0
D 0 0 850 1100
Z 0
i 82
N 46
J 440 770 2
J 640 770 9
J 440 810 2
J 640 810 11
J 440 850 2
J 640 850 11
J 640 890 9
J 750 890 7
B 7 8
L 680 900 20 0 3 0 1 0 O[2:0]
B 6 7
S 5 6
L 600 850 10 0 3 0 1 0 O0
B 4 6
S 3 4
L 600 810 10 0 3 0 1 0 O1
B 2 4
S 1 2
L 600 770 10 0 3 0 1 0 O2
N 47
J 80 390 7
J 170 390 9
J 370 770 2
J 170 770 11
J 370 810 2
J 170 810 11
J 170 850 9
J 370 850 2
S 7 8
L 180 850 10 0 3 0 1 0 I0
B 6 7
S 6 5
L 180 810 10 0 3 0 1 0 I1
B 4 6
S 4 3
L 180 770 10 0 3 0 1 0 I2
B 2 4
B 1 2
L 80 400 20 0 3 0 1 0 I[2:0]
I 41 virtex:BUF 1 370 800 0 1 '
C 46 3 1 0
C 47 5 2 0
I 40 virtex:BUF 1 370 840 0 1 '
C 46 5 1 0
C 47 8 2 0
T 625 50 10 0 9 6th January 2004
T 715 75 30 0 3 JRG
Q 14 0 0
T 30 40 10 0 3 drawn by KS
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 700 30 10 0 3 A
T 710 50 10 0 9 1
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 600 100 10 0 9 VIRTEX Family BUF3 Macro
T 555 80 10 0 9 3-Bit Buffer
I 42 virtex:BUF 1 370 760 0 1 '
C 46 1 1 0
C 47 3 2 0
E
