{"url": "https://www.ics.uci.edu/~aviral/papers/rISACompiler.html", "content": "<title>rISACompiler</title>\n<body bgcolor=#ffffff>\n<h2> An Efficient Compiler Technique for Code Size Reduction \nusing Reduced Bit-width ISAs \n</h2>\n  \n<a href=\"http://www.ics.uci.edu/~aviral/papers/rISACompiler.pdf\"><img\nsrc=\"pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\"></a>\n\n<a href=\"http://www.ics.uci.edu/~aviral/papers/rISACompiler.ppt\"><img\nsrc=\"ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\"></a>\n\n<p><i>\n<a href=\"http://www.informatik.uni-trier.de/~ley/db/indices/a-tree/h/Halambi:Ashok.html\"> Ashok Halambi </a>,\n<a href=\"http://www.ics.uci.edu/~aviral\"> Aviral Shrivastava </a>,\n<a href=\"http://www.ics.uci.edu/~partha\"> Partha Biswas </a>,\n<a href=\"http://www.ics.uci.edu/~dutt\"> Nikil Dutt </a>, and\n<a href=\"http://www.ics.uci.edu/~nicolau\"> Alex Nicolau </a>\n</i>\n\n<p><b>DATE 2002: </b><i>Proceedings of the International Conference on Design \nAutomation and Test in Europe</i>\n\n<p><b>Abstract: </b>\nFor many embedded applications, program code size\nis a critical design factor. One promising approach for\nreducing code size is to employ a \"dual instruction set\", \nwhere processor architectures support a normal (usually\n32 bit) Instruction Set, and a narrow, space efficient\n(usually 16 bit) Instruction Set with a limited set of \nopcodes and access to a limited set of registers. This feature, \nhowever, requires compilers that can reduce code\nsize by compiling for both Instruction Sets. Existing\ncompiler techniques operate at the function-level granularity \nand are unable to make the trade-off between increased register \npressure (resulting in more spills) and\ndecreased code size. We present a profitability based\ncompiler heuristic that operates at the instruction-level\ngranularity and is able to effectively take advantage of\nboth Instruction Sets. We also demonstrate improved\ncode size reduction for the MIPS 32/16 bit ISA, using\nour technique. Our approach more than doubles the\ncode size reduction achieved by existing compilers.\n<p>\n\n\n<hr>\n\n<table cellpadding=\"2\" cellspacing=\"2\" border=\"0\" width=\"100%\">\n  <tbody>\n    <tr>\n      <td valign=\"left\">\n      Center For Embedded Computer Systems,<br> \n      Department of Information and Computer Science,<br>\n      University of California, Irvine.\n      </td>\n    </tr>\n  </tbody>\n</table>\n", "encoding": "ascii"}