<stg><name>row_product</name>


<trans_list>

<trans id="742" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="23" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="23" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="33" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="33" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="45" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="56" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="75" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="77" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="78" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="93" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="95" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="108" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="116" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="125" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="126" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="127" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="320" op_0_bw="32">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:0 %buffer_row_data_M_elems = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:26 %z_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %z_data

]]></Node>
<StgValue><ssdm name="z_data_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:27 %z_colind_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %z_colind

]]></Node>
<StgValue><ssdm name="z_colind_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:28 %z_rowptr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %z_rowptr

]]></Node>
<StgValue><ssdm name="z_rowptr_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:29 %y_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y_data

]]></Node>
<StgValue><ssdm name="y_data_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:30 %y_colind_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y_colind

]]></Node>
<StgValue><ssdm name="y_colind_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:31 %y_rowptr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y_rowptr

]]></Node>
<StgValue><ssdm name="y_rowptr_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:32 %x_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x_data

]]></Node>
<StgValue><ssdm name="x_data_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:33 %x_colind_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x_colind

]]></Node>
<StgValue><ssdm name="x_colind_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:34 %x_rowptr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x_rowptr

]]></Node>
<StgValue><ssdm name="x_rowptr_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:35 %trunc_ln121 = trunc i64 %z_rowptr_read

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:38 %trunc_ln121_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %z_rowptr_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln121_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="3">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:36 %zext_ln121 = zext i3 %trunc_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:37 %shl_ln121 = shl i8 15, i8 %zext_ln121

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="61">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:39 %sext_ln121 = sext i61 %trunc_ln121_1

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:40 %csr_z_addr = getelementptr i64 %csr_z, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="csr_z_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:41 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %csr_z_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="145" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:42 %write_ln121 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %csr_z_addr, i64 0, i8 %shl_ln121

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="146" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:43 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:43 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:43 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:43 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %csr_x, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 1024, void @empty_13, void @empty_12, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %csr_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %csr_y, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 1024, void @empty_2, void @empty_12, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %csr_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %csr_z, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 1024, void @empty_3, void @empty_12, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %csr_z

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_rowptr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_rowptr, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_colind, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_21, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_colind, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_data, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_20, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_data, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_rowptr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_23, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_rowptr, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_colind, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_colind, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_data, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_data, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z_rowptr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z_rowptr, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z_colind, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_15, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z_colind, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z_data, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %z_data, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:43 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader:44 %br_ln0 = br void %_ZN3hls6vectorIdLm5EEC2ERKd.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit:0 %idx208 = phi i3 %add_ln69, void, i3 0, void %_ZN3hls6vectorIdLm5EEC2ERKd.exit.preheader

]]></Node>
<StgValue><ssdm name="idx208"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit:1 %add_ln69 = add i3 %idx208, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit:3 %icmp_ln69 = icmp_eq  i3 %idx208, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit:4 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit:5 %br_ln69 = br i1 %icmp_ln69, void, void %_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:1 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %idx208, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %empty_34 = or i9 %shl_ln, i9 63

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln71 = icmp_ugt  i9 %shl_ln, i9 %empty_34

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="320" op_0_bw="320">
<![CDATA[
:0 %buffer_row_data_M_elems_load_1 = load i320 %buffer_row_data_M_elems

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_load_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:4 %select_ln71 = select i1 %icmp_ln71, i9 %shl_ln, i9 %empty_34

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:5 %select_ln71_1 = select i1 %icmp_ln71, i9 %empty_34, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %sub_ln71 = sub i9 319, i9 %select_ln71

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="320" op_0_bw="9">
<![CDATA[
:7 %zext_ln71 = zext i9 %select_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="320" op_0_bw="9">
<![CDATA[
:8 %zext_ln71_1 = zext i9 %sub_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
:9 %select_ln71_2 = select i1 %icmp_ln71, i320 0, i320 0

]]></Node>
<StgValue><ssdm name="select_ln71_2"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:10 %shl_ln71 = shl i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln71

]]></Node>
<StgValue><ssdm name="shl_ln71"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:11 %lshr_ln71 = lshr i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="lshr_ln71"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:12 %and_ln71 = and i320 %shl_ln71, i320 %lshr_ln71

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:13 %xor_ln71 = xor i320 %and_ln71, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:14 %and_ln71_1 = and i320 %buffer_row_data_M_elems_load_1, i320 %xor_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:15 %and_ln71_2 = and i320 %select_ln71_2, i320 %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_2"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:16 %buffer_row_data_M_elems_4 = or i320 %and_ln71_1, i320 %and_ln71_2

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_4"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
:17 %store_ln69 = store i320 %buffer_row_data_M_elems_4, i320 %buffer_row_data_M_elems

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln69 = br void %_ZN3hls6vectorIdLm5EEC2ERKd.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="320" op_0_bw="320">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:0 %buffer_row_data_M_elems_load = load i320 %buffer_row_data_M_elems

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_load"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="320" op_0_bw="32">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:1 %buffer_row_data_M_elems_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="320" op_0_bw="32">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:2 %p_range_M_elems_071 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_range_M_elems_071"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="320" op_0_bw="32">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:3 %out_row_data_M_elems = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_row_data_M_elems"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:4 %empty_33 = trunc i64 %x_rowptr_read

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:5 %trunc_ln37 = trunc i64 %x_colind_read

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:6 %trunc_ln7 = trunc i64 %y_rowptr_read

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:7 %trunc_ln13 = trunc i64 %y_colind_read

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:8 %trunc_ln74 = trunc i64 %z_colind_read

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:9 %store_ln128 = store i320 %buffer_row_data_M_elems_load, i320 %buffer_row_data_M_elems_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader:10 %br_ln128 = br void %_ZN3hls6vectorIdLm5EEC2ERKd.exit44

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44:0 %i_3 = phi i3 %indvars_iv_next202, void %_ZN3hls6vectorIdLm5EEC2ERKd.exit109, i3 0, void %_ZN3hls6vectorIdLm5EEC2ERKd.exit44.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44:1 %indvars_iv_next202 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next202"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="320" op_0_bw="320" op_1_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44:2 %buffer_row_data_M_elems_1_load = load i320 %buffer_row_data_M_elems_1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_1_load"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44:3 %icmp_ln128 = icmp_eq  i3 %i_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44:4 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit44:5 %br_ln128 = br i1 %icmp_ln128, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split13:1 %tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
.split13:2 %p_cast8 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13:4 %empty_37 = add i64 %p_cast8, i64 %x_rowptr_read

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:5 %trunc_ln32_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %empty_37, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13:11 %add_ln32 = add i64 %empty_37, i64 4

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:12 %trunc_ln4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln32, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0">
<![CDATA[
:0 %ret_ln143 = ret

]]></Node>
<StgValue><ssdm name="ret_ln143"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="61">
<![CDATA[
.split13:6 %sext_ln32 = sext i61 %trunc_ln32_1

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13:7 %csr_x_addr = getelementptr i64 %csr_x, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="csr_x_addr"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:18 %csr_x_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="61">
<![CDATA[
.split13:13 %sext_ln32_1 = sext i61 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13:14 %csr_x_addr_1 = getelementptr i64 %csr_x, i64 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="csr_x_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:18 %csr_x_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_req"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split13:22 %csr_x_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_1_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="233" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:18 %csr_x_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_req"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split13:22 %csr_x_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_1_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:18 %csr_x_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_req"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split13:22 %csr_x_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_1_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="237" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:18 %csr_x_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_req"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split13:22 %csr_x_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="239" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:18 %csr_x_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_req"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split13:22 %csr_x_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="241" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:18 %csr_x_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_req"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split13:22 %csr_x_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split13:19 %csr_x_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_x_addr

]]></Node>
<StgValue><ssdm name="csr_x_addr_read"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split13:22 %csr_x_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13:3 %empty_36 = shl i3 %i_3, i3 2

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13:8 %add_ln32_1 = add i3 %empty_36, i3 %empty_33

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split13:9 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln32_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="6">
<![CDATA[
.split13:10 %zext_ln32 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13:20 %lshr_ln32 = lshr i64 %csr_x_addr_read, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="lshr_ln32"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
.split13:21 %start_idx = trunc i64 %lshr_ln32

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split13:23 %csr_x_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_x_addr_1

]]></Node>
<StgValue><ssdm name="csr_x_addr_1_read"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13:15 %xor_ln32 = xor i3 %add_ln32_1, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split13:16 %shl_ln32_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln32, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln32_1"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="6">
<![CDATA[
.split13:17 %zext_ln32_1 = zext i6 %shl_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13:24 %lshr_ln32_1 = lshr i64 %csr_x_addr_1_read, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="lshr_ln32_1"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
.split13:25 %end_idx = trunc i64 %lshr_ln32_1

]]></Node>
<StgValue><ssdm name="end_idx"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13:26 %icmp_ln35 = icmp_slt  i32 %start_idx, i32 %end_idx

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
.split13:27 %sext_ln35 = sext i32 %start_idx

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
.split13:28 %sext_ln35_1 = sext i32 %end_idx

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split13:29 %br_ln130 = br void

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="320" op_0_bw="320" op_1_bw="0" op_2_bw="320" op_3_bw="0">
<![CDATA[
:0 %buffer_row_data_M_elems_2 = phi i320 %buffer_row_data_M_elems_1_load, void %.split13, i320 %buffer_row_data_M_elems_3, void %_Z15extract_element7csr_t_1ii.exit.thread

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_2"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %k = phi i3 0, void %.split13, i3 %add_ln130, void %_Z15extract_element7csr_t_1ii.exit.thread

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln130 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln130 = icmp_eq  i3 %k, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln130 = br i1 %icmp_ln130, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
.split9:0 %zext_ln130 = zext i3 %k

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split9:2 %br_ln35 = br i1 %icmp_ln35, void %_Z15extract_element7csr_t_1ii.exit.thread, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.preheader:0 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln67 = add i64 %p_cast8, i64 %z_rowptr_read

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln5 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln67, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %j_5 = phi i64 %add_ln35, void, i64 %sext_ln35, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i:2 %icmp_ln35_1 = icmp_slt  i64 %j_5, i64 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="icmp_ln35_1"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i:3 %br_ln35 = br i1 %icmp_ln35_1, void %_Z15extract_element7csr_t_1ii.exit.thread.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:1 %shl_ln37 = shl i64 %j_5, i64 2

]]></Node>
<StgValue><ssdm name="shl_ln37"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="64">
<![CDATA[
.split:2 %trunc_ln37_1 = trunc i64 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4 %add_ln37 = add i64 %shl_ln37, i64 %x_colind_read

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:5 %trunc_ln37_3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln37, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="61">
<![CDATA[
.split:6 %sext_ln37 = sext i61 %trunc_ln37_3

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:7 %csr_x_addr_2 = getelementptr i64 %csr_x, i64 %sext_ln37

]]></Node>
<StgValue><ssdm name="csr_x_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:8 %csr_x_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_2_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="285" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:8 %csr_x_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="286" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:8 %csr_x_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_2_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="287" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:8 %csr_x_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_2_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="288" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:8 %csr_x_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_2_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="289" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:8 %csr_x_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_2_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="290" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:8 %csr_x_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_2_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="291" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:9 %csr_x_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_x_addr_2

]]></Node>
<StgValue><ssdm name="csr_x_addr_2_read"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
.split:3 %trunc_ln37_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln37_1, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:10 %add_ln37_1 = add i3 %trunc_ln37_2, i3 %trunc_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split:11 %shl_ln37_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln37_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln37_1"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="6">
<![CDATA[
.split:12 %zext_ln37 = zext i6 %shl_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:13 %lshr_ln37 = lshr i64 %csr_x_addr_2_read, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="lshr_ln37"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
.split:14 %trunc_ln37_4 = trunc i64 %lshr_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:15 %icmp_ln37 = icmp_eq  i32 %trunc_ln37_4, i32 %zext_ln130

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:16 %br_ln37 = br i1 %icmp_ln37, void, void %_Z15extract_element7csr_t_1ii.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln35 = add i64 %j_5, i64 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:0 %shl_ln39 = shl i64 %j_5, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln39"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:1 %add_ln39 = add i64 %shl_ln39, i64 %x_data_read

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:2 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln39, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="61">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:3 %sext_ln39 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:4 %csr_x_addr_3 = getelementptr i64 %csr_x, i64 %sext_ln39

]]></Node>
<StgValue><ssdm name="csr_x_addr_3"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:5 %csr_x_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_3_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="309" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:5 %csr_x_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_3_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="310" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:5 %csr_x_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_3_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="311" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:5 %csr_x_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_3_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="312" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:5 %csr_x_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_3_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="313" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:5 %csr_x_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_3_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="314" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:5 %csr_x_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_x_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_x_load_3_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="315" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:6 %csr_x_addr_3_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_x_addr_3

]]></Node>
<StgValue><ssdm name="csr_x_addr_3_read"/></StgValue>
</operation>

<operation id="316" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:8 %tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %csr_x_addr_3_read, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="317" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="52" op_0_bw="64">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:9 %trunc_ln133 = trunc i64 %csr_x_addr_3_read

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="318" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:7 %extracted_scalar = bitcast i64 %csr_x_addr_3_read

]]></Node>
<StgValue><ssdm name="extracted_scalar"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:10 %icmp_ln133 = icmp_ne  i11 %tmp_16, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:11 %icmp_ln133_1 = icmp_eq  i52 %trunc_ln133, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln133_1"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:13 %tmp_17 = fcmp_oeq  i64 %extracted_scalar, i64 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="322" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:12 %or_ln133 = or i1 %icmp_ln133_1, i1 %icmp_ln133

]]></Node>
<StgValue><ssdm name="or_ln133"/></StgValue>
</operation>

<operation id="323" st_id="44" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:13 %tmp_17 = fcmp_oeq  i64 %extracted_scalar, i64 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="324" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:14 %and_ln133 = and i1 %or_ln133, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln133"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="325" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit:15 %br_ln133 = br i1 %and_ln133, void, void %_Z15extract_element7csr_t_1ii.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="326" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:0 %shl_ln7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="327" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="5">
<![CDATA[
:1 %zext_ln7 = zext i5 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="328" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %shl_ln7_3 = shl i3 %k, i3 2

]]></Node>
<StgValue><ssdm name="shl_ln7_3"/></StgValue>
</operation>

<operation id="329" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln7 = add i64 %zext_ln7, i64 %y_rowptr_read

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="330" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln7_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln7, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7_2"/></StgValue>
</operation>

<operation id="331" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9 %add_ln7_2 = add i3 %shl_ln7_3, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln7_2"/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14 %add_ln7_1 = add i64 %add_ln7, i64 4

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="333" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln7_4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln7_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="334" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="61">
<![CDATA[
:5 %sext_ln7 = sext i61 %trunc_ln7_2

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="335" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %csr_y_addr = getelementptr i64 %csr_y, i64 %sext_ln7

]]></Node>
<StgValue><ssdm name="csr_y_addr"/></StgValue>
</operation>

<operation id="336" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %csr_y_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="337" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %csr_y_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_req"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="61">
<![CDATA[
:16 %sext_ln7_1 = sext i61 %trunc_ln7_4

]]></Node>
<StgValue><ssdm name="sext_ln7_1"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %csr_y_addr_1 = getelementptr i64 %csr_y, i64 %sext_ln7_1

]]></Node>
<StgValue><ssdm name="csr_y_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18 %csr_y_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_1_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="341" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %csr_y_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_req"/></StgValue>
</operation>

<operation id="342" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18 %csr_y_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_1_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="343" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %csr_y_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_req"/></StgValue>
</operation>

<operation id="344" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18 %csr_y_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_1_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="345" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %csr_y_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_req"/></StgValue>
</operation>

<operation id="346" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18 %csr_y_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_1_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="347" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %csr_y_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_req"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18 %csr_y_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_1_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="349" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %csr_y_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_req"/></StgValue>
</operation>

<operation id="350" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18 %csr_y_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_1_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="351" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:8 %csr_y_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_y_addr

]]></Node>
<StgValue><ssdm name="csr_y_addr_read"/></StgValue>
</operation>

<operation id="352" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18 %csr_y_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_1_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="353" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:10 %shl_ln7_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln7_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln7_1"/></StgValue>
</operation>

<operation id="354" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="6">
<![CDATA[
:11 %zext_ln7_1 = zext i6 %shl_ln7_1

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="355" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %lshr_ln7 = lshr i64 %csr_y_addr_read, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="356" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
:13 %start_idx_1 = trunc i64 %lshr_ln7

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>

<operation id="357" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:19 %csr_y_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_y_addr_1

]]></Node>
<StgValue><ssdm name="csr_y_addr_1_read"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="358" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20 %xor_ln7 = xor i3 %add_ln7_2, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln7"/></StgValue>
</operation>

<operation id="359" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:21 %shl_ln7_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln7_2"/></StgValue>
</operation>

<operation id="360" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="6">
<![CDATA[
:22 %zext_ln7_2 = zext i6 %shl_ln7_2

]]></Node>
<StgValue><ssdm name="zext_ln7_2"/></StgValue>
</operation>

<operation id="361" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %lshr_ln7_1 = lshr i64 %csr_y_addr_1_read, i64 %zext_ln7_2

]]></Node>
<StgValue><ssdm name="lshr_ln7_1"/></StgValue>
</operation>

<operation id="362" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="64">
<![CDATA[
:24 %end_idx_1 = trunc i64 %lshr_ln7_1

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>

<operation id="363" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:25 %br_ln11 = br void

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="364" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i3 0, void, i3 %add_ln11, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="365" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %j_7 = phi i32 %start_idx_1, void, i32 %j_9, void

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="366" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln11 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="367" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="368" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln11 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="369" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="370" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln11 = br i1 %icmp_ln11, void %.split7, void %_Z11extract_row7csr_t_2i.exit

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="371" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:2 %icmp_ln13 = icmp_slt  i32 %j_7, i32 %end_idx_1

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="372" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split7:3 %br_ln13 = br i1 %icmp_ln13, void %.split7._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="373" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:0 %shl_ln9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %j_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="374" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="34">
<![CDATA[
:1 %sext_ln13 = sext i34 %shl_ln9

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="375" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %add_ln13 = add i64 %sext_ln13, i64 %y_colind_read

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="376" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln13_3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln13, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln13_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="377" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="61">
<![CDATA[
:6 %sext_ln13_1 = sext i61 %trunc_ln13_3

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %csr_y_addr_2 = getelementptr i64 %csr_y, i64 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="csr_y_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:8 %csr_y_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_2_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="380" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:8 %csr_y_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_2_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="381" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:8 %csr_y_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_2_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="382" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:8 %csr_y_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_2_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="383" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:8 %csr_y_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_2_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="384" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:8 %csr_y_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_2_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="385" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:8 %csr_y_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_2_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="386" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:9 %csr_y_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_y_addr_2

]]></Node>
<StgValue><ssdm name="csr_y_addr_2_read"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="387" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="3">
<![CDATA[
.split7:0 %i_1_cast = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="388" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="389" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32">
<![CDATA[
:2 %trunc_ln13_1 = trunc i32 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="390" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:3 %trunc_ln13_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln13_1, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln13_2"/></StgValue>
</operation>

<operation id="391" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10 %add_ln13_1 = add i3 %trunc_ln13_2, i3 %trunc_ln13

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="392" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:11 %shl_ln13_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln13_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="393" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="6">
<![CDATA[
:12 %zext_ln13 = zext i6 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="394" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %lshr_ln13 = lshr i64 %csr_y_addr_2_read, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="lshr_ln13"/></StgValue>
</operation>

<operation id="395" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="64">
<![CDATA[
:14 %trunc_ln13_4 = trunc i64 %lshr_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13_4"/></StgValue>
</operation>

<operation id="396" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %icmp_ln13_1 = icmp_eq  i32 %trunc_ln13_4, i32 %i_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="397" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln13 = br i1 %icmp_ln13_1, void %.split7._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="398" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.split7._crit_edge:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="399" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:1 %shl_ln8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %j_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="400" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="35">
<![CDATA[
:2 %sext_ln16_1 = sext i35 %shl_ln8

]]></Node>
<StgValue><ssdm name="sext_ln16_1"/></StgValue>
</operation>

<operation id="401" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln16 = add i64 %sext_ln16_1, i64 %y_data_read

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="402" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln16, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="403" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %j_8 = add i32 %j_7, i32 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="404" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:33 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="405" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %j_9 = phi i32 %j_8, void, i32 %j_7, void %.split7._crit_edge

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="406" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="407" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="61">
<![CDATA[
:5 %sext_ln16 = sext i61 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="408" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %csr_y_addr_3 = getelementptr i64 %csr_y, i64 %sext_ln16

]]></Node>
<StgValue><ssdm name="csr_y_addr_3"/></StgValue>
</operation>

<operation id="409" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7 %csr_y_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_3_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="410" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7 %csr_y_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_3_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="411" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7 %csr_y_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_3_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="412" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7 %csr_y_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_3_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="413" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7 %csr_y_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_3_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="414" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7 %csr_y_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_3_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="415" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7 %csr_y_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_y_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="csr_y_load_3_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="416" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:8 %csr_y_addr_3_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_y_addr_3

]]></Node>
<StgValue><ssdm name="csr_y_addr_3_read"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="417" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.split7._crit_edge:1 %shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="418" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split7._crit_edge:2 %empty_41 = or i9 %shl_ln6, i9 63

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="419" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split7._crit_edge:3 %icmp_ln24 = icmp_ugt  i9 %shl_ln6, i9 %empty_41

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="420" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split7._crit_edge:4 %select_ln24 = select i1 %icmp_ln24, i9 %shl_ln6, i9 %empty_41

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="421" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split7._crit_edge:6 %sub_ln24 = sub i9 319, i9 %select_ln24

]]></Node>
<StgValue><ssdm name="sub_ln24"/></StgValue>
</operation>

<operation id="422" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:9 %shl_ln16_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln16_1"/></StgValue>
</operation>

<operation id="423" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10 %empty_40 = or i9 %shl_ln16_1, i9 63

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="424" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11 %icmp_ln16 = icmp_ugt  i9 %shl_ln16_1, i9 %empty_40

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="425" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="320" op_0_bw="64">
<![CDATA[
:12 %zext_ln16 = zext i64 %csr_y_addr_3_read

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="426" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13 %sub_ln16 = sub i9 319, i9 %shl_ln16_1

]]></Node>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</operation>

<operation id="427" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:14 %select_ln16 = select i1 %icmp_ln16, i9 %shl_ln16_1, i9 %empty_40

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>

<operation id="428" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:16 %select_ln16_2 = select i1 %icmp_ln16, i9 %sub_ln16, i9 %shl_ln16_1

]]></Node>
<StgValue><ssdm name="select_ln16_2"/></StgValue>
</operation>

<operation id="429" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17 %sub_ln16_1 = sub i9 319, i9 %select_ln16

]]></Node>
<StgValue><ssdm name="sub_ln16_1"/></StgValue>
</operation>

<operation id="430" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="320" op_0_bw="9">
<![CDATA[
:18 %zext_ln16_1 = zext i9 %select_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="431" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:21 %shl_ln16 = shl i320 %zext_ln16, i320 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="shl_ln16"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="432" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="320" op_0_bw="320">
<![CDATA[
.split7._crit_edge:0 %out_row_data_M_elems_load_1 = load i320 %out_row_data_M_elems

]]></Node>
<StgValue><ssdm name="out_row_data_M_elems_load_1"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split7._crit_edge:5 %select_ln24_1 = select i1 %icmp_ln24, i9 %empty_41, i9 %shl_ln6

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="434" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="320" op_0_bw="9">
<![CDATA[
.split7._crit_edge:7 %zext_ln24 = zext i9 %select_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="435" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="320" op_0_bw="9">
<![CDATA[
.split7._crit_edge:8 %zext_ln24_1 = zext i9 %sub_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="436" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
.split7._crit_edge:9 %select_ln24_2 = select i1 %icmp_ln24, i320 0, i320 0

]]></Node>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</operation>

<operation id="437" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split7._crit_edge:10 %shl_ln24 = shl i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln24

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="438" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split7._crit_edge:11 %lshr_ln24 = lshr i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>

<operation id="439" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split7._crit_edge:12 %and_ln24 = and i320 %shl_ln24, i320 %lshr_ln24

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="440" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split7._crit_edge:13 %xor_ln24 = xor i320 %and_ln24, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="441" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split7._crit_edge:14 %and_ln24_1 = and i320 %out_row_data_M_elems_load_1, i320 %xor_ln24

]]></Node>
<StgValue><ssdm name="and_ln24_1"/></StgValue>
</operation>

<operation id="442" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split7._crit_edge:15 %and_ln24_2 = and i320 %select_ln24_2, i320 %and_ln24

]]></Node>
<StgValue><ssdm name="and_ln24_2"/></StgValue>
</operation>

<operation id="443" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split7._crit_edge:16 %out_row_data_M_elems_1 = or i320 %and_ln24_1, i320 %and_ln24_2

]]></Node>
<StgValue><ssdm name="out_row_data_M_elems_1"/></StgValue>
</operation>

<operation id="444" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
.split7._crit_edge:17 %store_ln24 = store i320 %out_row_data_M_elems_1, i320 %out_row_data_M_elems

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="445" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="320" op_0_bw="320">
<![CDATA[
:0 %out_row_data_M_elems_load_2 = load i320 %out_row_data_M_elems

]]></Node>
<StgValue><ssdm name="out_row_data_M_elems_load_2"/></StgValue>
</operation>

<operation id="446" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:15 %select_ln16_1 = select i1 %icmp_ln16, i9 %empty_40, i9 %shl_ln16_1

]]></Node>
<StgValue><ssdm name="select_ln16_1"/></StgValue>
</operation>

<operation id="447" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="320" op_0_bw="9">
<![CDATA[
:19 %zext_ln16_2 = zext i9 %select_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="448" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="320" op_0_bw="9">
<![CDATA[
:20 %zext_ln16_3 = zext i9 %sub_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="449" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="320" op_0_bw="320" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %tmp_19 = partselect i320 @llvm.part.select.i320, i320 %shl_ln16, i32 319, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="450" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
:23 %select_ln16_3 = select i1 %icmp_ln16, i320 %tmp_19, i320 %shl_ln16

]]></Node>
<StgValue><ssdm name="select_ln16_3"/></StgValue>
</operation>

<operation id="451" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:24 %shl_ln16_2 = shl i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="shl_ln16_2"/></StgValue>
</operation>

<operation id="452" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:25 %lshr_ln16 = lshr i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="lshr_ln16"/></StgValue>
</operation>

<operation id="453" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:26 %and_ln16 = and i320 %shl_ln16_2, i320 %lshr_ln16

]]></Node>
<StgValue><ssdm name="and_ln16"/></StgValue>
</operation>

<operation id="454" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:27 %xor_ln16 = xor i320 %and_ln16, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="455" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:28 %and_ln16_1 = and i320 %out_row_data_M_elems_load_2, i320 %xor_ln16

]]></Node>
<StgValue><ssdm name="and_ln16_1"/></StgValue>
</operation>

<operation id="456" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:29 %and_ln16_2 = and i320 %select_ln16_3, i320 %and_ln16

]]></Node>
<StgValue><ssdm name="and_ln16_2"/></StgValue>
</operation>

<operation id="457" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:30 %out_row_data_M_elems_2 = or i320 %and_ln16_1, i320 %and_ln16_2

]]></Node>
<StgValue><ssdm name="out_row_data_M_elems_2"/></StgValue>
</operation>

<operation id="458" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
:32 %store_ln21 = store i320 %out_row_data_M_elems_2, i320 %out_row_data_M_elems

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="459" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="320" op_0_bw="320">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:0 %out_row_data_M_elems_load = load i320 %out_row_data_M_elems

]]></Node>
<StgValue><ssdm name="out_row_data_M_elems_load"/></StgValue>
</operation>

<operation id="460" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="320">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:1 %trunc_ln135 = trunc i320 %out_row_data_M_elems_load

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="461" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:2 %bitcast_ln135 = bitcast i64 %trunc_ln135

]]></Node>
<StgValue><ssdm name="bitcast_ln135"/></StgValue>
</operation>

<operation id="462" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:3 %tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %out_row_data_M_elems_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="463" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:4 %bitcast_ln135_1 = bitcast i64 %tmp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln135_1"/></StgValue>
</operation>

<operation id="464" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:5 %tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %out_row_data_M_elems_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="465" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:6 %bitcast_ln135_2 = bitcast i64 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln135_2"/></StgValue>
</operation>

<operation id="466" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:7 %tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %out_row_data_M_elems_load, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="467" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:8 %bitcast_ln135_3 = bitcast i64 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln135_3"/></StgValue>
</operation>

<operation id="468" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:9 %tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %out_row_data_M_elems_load, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="469" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:10 %bitcast_ln135_4 = bitcast i64 %tmp_5

]]></Node>
<StgValue><ssdm name="bitcast_ln135_4"/></StgValue>
</operation>

<operation id="470" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
_Z11extract_row7csr_t_2i.exit:11 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="471" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx212 = phi i3 0, void %_Z11extract_row7csr_t_2i.exit, i3 %add_ln69_2, void

]]></Node>
<StgValue><ssdm name="idx212"/></StgValue>
</operation>

<operation id="472" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln69_2 = add i3 %idx212, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="473" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="474" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln69_2 = icmp_eq  i3 %idx212, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln69_2"/></StgValue>
</operation>

<operation id="475" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="476" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln69 = br i1 %icmp_ln69_2, void, void %_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="477" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:1 %shl_ln71_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %idx212, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln71_2"/></StgValue>
</operation>

<operation id="478" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %empty_43 = or i9 %shl_ln71_2, i9 63

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="479" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln71_2 = icmp_ugt  i9 %shl_ln71_2, i9 %empty_43

]]></Node>
<StgValue><ssdm name="icmp_ln71_2"/></StgValue>
</operation>

<operation id="480" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %sub_ln71_2 = sub i9 319, i9 %shl_ln71_2

]]></Node>
<StgValue><ssdm name="sub_ln71_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="481" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="320" op_0_bw="320">
<![CDATA[
:0 %p_range_M_elems_071_load_1 = load i320 %p_range_M_elems_071

]]></Node>
<StgValue><ssdm name="p_range_M_elems_071_load_1"/></StgValue>
</operation>

<operation id="482" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="320" op_0_bw="64">
<![CDATA[
:4 %zext_ln71_4 = zext i64 %csr_x_addr_3_read

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="483" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:6 %select_ln71_6 = select i1 %icmp_ln71_2, i9 %shl_ln71_2, i9 %empty_43

]]></Node>
<StgValue><ssdm name="select_ln71_6"/></StgValue>
</operation>

<operation id="484" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:7 %select_ln71_7 = select i1 %icmp_ln71_2, i9 %empty_43, i9 %shl_ln71_2

]]></Node>
<StgValue><ssdm name="select_ln71_7"/></StgValue>
</operation>

<operation id="485" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:8 %select_ln71_8 = select i1 %icmp_ln71_2, i9 %sub_ln71_2, i9 %shl_ln71_2

]]></Node>
<StgValue><ssdm name="select_ln71_8"/></StgValue>
</operation>

<operation id="486" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9 %sub_ln71_3 = sub i9 319, i9 %select_ln71_6

]]></Node>
<StgValue><ssdm name="sub_ln71_3"/></StgValue>
</operation>

<operation id="487" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="320" op_0_bw="9">
<![CDATA[
:10 %zext_ln71_5 = zext i9 %select_ln71_8

]]></Node>
<StgValue><ssdm name="zext_ln71_5"/></StgValue>
</operation>

<operation id="488" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="320" op_0_bw="9">
<![CDATA[
:11 %zext_ln71_6 = zext i9 %select_ln71_7

]]></Node>
<StgValue><ssdm name="zext_ln71_6"/></StgValue>
</operation>

<operation id="489" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="320" op_0_bw="9">
<![CDATA[
:12 %zext_ln71_7 = zext i9 %sub_ln71_3

]]></Node>
<StgValue><ssdm name="zext_ln71_7"/></StgValue>
</operation>

<operation id="490" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:13 %shl_ln71_4 = shl i320 %zext_ln71_4, i320 %zext_ln71_5

]]></Node>
<StgValue><ssdm name="shl_ln71_4"/></StgValue>
</operation>

<operation id="491" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="320" op_0_bw="320" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %tmp_18 = partselect i320 @llvm.part.select.i320, i320 %shl_ln71_4, i32 319, i32 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="492" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
:15 %select_ln71_9 = select i1 %icmp_ln71_2, i320 %tmp_18, i320 %shl_ln71_4

]]></Node>
<StgValue><ssdm name="select_ln71_9"/></StgValue>
</operation>

<operation id="493" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:16 %shl_ln71_5 = shl i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="shl_ln71_5"/></StgValue>
</operation>

<operation id="494" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:17 %lshr_ln71_2 = lshr i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln71_7

]]></Node>
<StgValue><ssdm name="lshr_ln71_2"/></StgValue>
</operation>

<operation id="495" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:18 %and_ln71_6 = and i320 %shl_ln71_5, i320 %lshr_ln71_2

]]></Node>
<StgValue><ssdm name="and_ln71_6"/></StgValue>
</operation>

<operation id="496" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:19 %xor_ln71_2 = xor i320 %and_ln71_6, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="xor_ln71_2"/></StgValue>
</operation>

<operation id="497" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:20 %and_ln71_7 = and i320 %p_range_M_elems_071_load_1, i320 %xor_ln71_2

]]></Node>
<StgValue><ssdm name="and_ln71_7"/></StgValue>
</operation>

<operation id="498" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:21 %and_ln71_8 = and i320 %select_ln71_9, i320 %and_ln71_6

]]></Node>
<StgValue><ssdm name="and_ln71_8"/></StgValue>
</operation>

<operation id="499" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:22 %or_ln71_1 = or i320 %and_ln71_7, i320 %and_ln71_8

]]></Node>
<StgValue><ssdm name="or_ln71_1"/></StgValue>
</operation>

<operation id="500" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
:23 %store_ln69 = store i320 %or_ln71_1, i320 %p_range_M_elems_071

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="501" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:24 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="502" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="320" op_0_bw="320">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:0 %p_range_M_elems_071_load = load i320 %p_range_M_elems_071

]]></Node>
<StgValue><ssdm name="p_range_M_elems_071_load"/></StgValue>
</operation>

<operation id="503" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="320">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:1 %trunc_ln139 = trunc i320 %p_range_M_elems_071_load

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="504" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:2 %bitcast_ln139 = bitcast i64 %trunc_ln139

]]></Node>
<StgValue><ssdm name="bitcast_ln139"/></StgValue>
</operation>

<operation id="505" st_id="79" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:3 %mul_i_i = dmul i64 %bitcast_ln135, i64 %bitcast_ln139

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="506" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:4 %tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %p_range_M_elems_071_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="507" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:5 %bitcast_ln139_1 = bitcast i64 %tmp_8

]]></Node>
<StgValue><ssdm name="bitcast_ln139_1"/></StgValue>
</operation>

<operation id="508" st_id="79" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:6 %mul_1_i_i = dmul i64 %bitcast_ln135_1, i64 %bitcast_ln139_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="509" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:7 %tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %p_range_M_elems_071_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="510" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:8 %bitcast_ln139_2 = bitcast i64 %tmp_9

]]></Node>
<StgValue><ssdm name="bitcast_ln139_2"/></StgValue>
</operation>

<operation id="511" st_id="79" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:9 %mul_2_i_i = dmul i64 %bitcast_ln135_2, i64 %bitcast_ln139_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="512" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:10 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %p_range_M_elems_071_load, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="513" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:11 %bitcast_ln139_3 = bitcast i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln139_3"/></StgValue>
</operation>

<operation id="514" st_id="79" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:12 %mul_3_i_i = dmul i64 %bitcast_ln135_3, i64 %bitcast_ln139_3

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="515" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:13 %tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %p_range_M_elems_071_load, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="516" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:14 %bitcast_ln139_4 = bitcast i64 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln139_4"/></StgValue>
</operation>

<operation id="517" st_id="79" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:15 %mul_4_i_i = dmul i64 %bitcast_ln135_4, i64 %bitcast_ln139_4

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="518" st_id="80" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:3 %mul_i_i = dmul i64 %bitcast_ln135, i64 %bitcast_ln139

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="519" st_id="80" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:6 %mul_1_i_i = dmul i64 %bitcast_ln135_1, i64 %bitcast_ln139_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="520" st_id="80" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:9 %mul_2_i_i = dmul i64 %bitcast_ln135_2, i64 %bitcast_ln139_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="521" st_id="80" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:12 %mul_3_i_i = dmul i64 %bitcast_ln135_3, i64 %bitcast_ln139_3

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="522" st_id="80" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:15 %mul_4_i_i = dmul i64 %bitcast_ln135_4, i64 %bitcast_ln139_4

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="523" st_id="81" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:3 %mul_i_i = dmul i64 %bitcast_ln135, i64 %bitcast_ln139

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="524" st_id="81" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:6 %mul_1_i_i = dmul i64 %bitcast_ln135_1, i64 %bitcast_ln139_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="525" st_id="81" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:9 %mul_2_i_i = dmul i64 %bitcast_ln135_2, i64 %bitcast_ln139_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="526" st_id="81" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:12 %mul_3_i_i = dmul i64 %bitcast_ln135_3, i64 %bitcast_ln139_3

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="527" st_id="81" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:15 %mul_4_i_i = dmul i64 %bitcast_ln135_4, i64 %bitcast_ln139_4

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="528" st_id="82" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:3 %mul_i_i = dmul i64 %bitcast_ln135, i64 %bitcast_ln139

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="529" st_id="82" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:6 %mul_1_i_i = dmul i64 %bitcast_ln135_1, i64 %bitcast_ln139_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="530" st_id="82" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:9 %mul_2_i_i = dmul i64 %bitcast_ln135_2, i64 %bitcast_ln139_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="531" st_id="82" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:12 %mul_3_i_i = dmul i64 %bitcast_ln135_3, i64 %bitcast_ln139_3

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="532" st_id="82" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:15 %mul_4_i_i = dmul i64 %bitcast_ln135_4, i64 %bitcast_ln139_4

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="533" st_id="83" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:3 %mul_i_i = dmul i64 %bitcast_ln135, i64 %bitcast_ln139

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="534" st_id="83" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:6 %mul_1_i_i = dmul i64 %bitcast_ln135_1, i64 %bitcast_ln139_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="535" st_id="83" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:9 %mul_2_i_i = dmul i64 %bitcast_ln135_2, i64 %bitcast_ln139_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="536" st_id="83" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:12 %mul_3_i_i = dmul i64 %bitcast_ln135_3, i64 %bitcast_ln139_3

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="537" st_id="83" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:15 %mul_4_i_i = dmul i64 %bitcast_ln135_4, i64 %bitcast_ln139_4

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="538" st_id="84" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:3 %mul_i_i = dmul i64 %bitcast_ln135, i64 %bitcast_ln139

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="539" st_id="84" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:6 %mul_1_i_i = dmul i64 %bitcast_ln135_1, i64 %bitcast_ln139_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="540" st_id="84" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:9 %mul_2_i_i = dmul i64 %bitcast_ln135_2, i64 %bitcast_ln139_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="541" st_id="84" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:12 %mul_3_i_i = dmul i64 %bitcast_ln135_3, i64 %bitcast_ln139_3

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="542" st_id="84" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:15 %mul_4_i_i = dmul i64 %bitcast_ln135_4, i64 %bitcast_ln139_4

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="543" st_id="85" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:3 %mul_i_i = dmul i64 %bitcast_ln135, i64 %bitcast_ln139

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="544" st_id="85" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:6 %mul_1_i_i = dmul i64 %bitcast_ln135_1, i64 %bitcast_ln139_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="545" st_id="85" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:9 %mul_2_i_i = dmul i64 %bitcast_ln135_2, i64 %bitcast_ln139_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="546" st_id="85" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:12 %mul_3_i_i = dmul i64 %bitcast_ln135_3, i64 %bitcast_ln139_3

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="547" st_id="85" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:15 %mul_4_i_i = dmul i64 %bitcast_ln135_4, i64 %bitcast_ln139_4

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="548" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="320">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:16 %trunc_ln137 = trunc i320 %buffer_row_data_M_elems_2

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="549" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:17 %bitcast_ln137 = bitcast i64 %trunc_ln137

]]></Node>
<StgValue><ssdm name="bitcast_ln137"/></StgValue>
</operation>

<operation id="550" st_id="86" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:18 %add_i_i = dadd i64 %bitcast_ln137, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="551" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:20 %tmp_11 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %buffer_row_data_M_elems_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="552" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:21 %bitcast_ln137_2 = bitcast i64 %tmp_11

]]></Node>
<StgValue><ssdm name="bitcast_ln137_2"/></StgValue>
</operation>

<operation id="553" st_id="86" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:22 %add_1_i_i = dadd i64 %bitcast_ln137_2, i64 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="add_1_i_i"/></StgValue>
</operation>

<operation id="554" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:24 %tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %buffer_row_data_M_elems_2, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="555" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:25 %bitcast_ln137_4 = bitcast i64 %tmp_12

]]></Node>
<StgValue><ssdm name="bitcast_ln137_4"/></StgValue>
</operation>

<operation id="556" st_id="86" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:26 %add_2_i_i = dadd i64 %bitcast_ln137_4, i64 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="add_2_i_i"/></StgValue>
</operation>

<operation id="557" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:28 %tmp_13 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %buffer_row_data_M_elems_2, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="558" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:29 %bitcast_ln137_6 = bitcast i64 %tmp_13

]]></Node>
<StgValue><ssdm name="bitcast_ln137_6"/></StgValue>
</operation>

<operation id="559" st_id="86" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:30 %add_3_i_i = dadd i64 %bitcast_ln137_6, i64 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="add_3_i_i"/></StgValue>
</operation>

<operation id="560" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:32 %tmp_14 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %buffer_row_data_M_elems_2, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="561" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:33 %bitcast_ln137_8 = bitcast i64 %tmp_14

]]></Node>
<StgValue><ssdm name="bitcast_ln137_8"/></StgValue>
</operation>

<operation id="562" st_id="86" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:34 %add_4_i_i = dadd i64 %bitcast_ln137_8, i64 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="add_4_i_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="563" st_id="87" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:18 %add_i_i = dadd i64 %bitcast_ln137, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="564" st_id="87" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:22 %add_1_i_i = dadd i64 %bitcast_ln137_2, i64 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="add_1_i_i"/></StgValue>
</operation>

<operation id="565" st_id="87" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:26 %add_2_i_i = dadd i64 %bitcast_ln137_4, i64 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="add_2_i_i"/></StgValue>
</operation>

<operation id="566" st_id="87" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:30 %add_3_i_i = dadd i64 %bitcast_ln137_6, i64 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="add_3_i_i"/></StgValue>
</operation>

<operation id="567" st_id="87" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:34 %add_4_i_i = dadd i64 %bitcast_ln137_8, i64 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="add_4_i_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="568" st_id="88" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:18 %add_i_i = dadd i64 %bitcast_ln137, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="569" st_id="88" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:22 %add_1_i_i = dadd i64 %bitcast_ln137_2, i64 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="add_1_i_i"/></StgValue>
</operation>

<operation id="570" st_id="88" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:26 %add_2_i_i = dadd i64 %bitcast_ln137_4, i64 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="add_2_i_i"/></StgValue>
</operation>

<operation id="571" st_id="88" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:30 %add_3_i_i = dadd i64 %bitcast_ln137_6, i64 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="add_3_i_i"/></StgValue>
</operation>

<operation id="572" st_id="88" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:34 %add_4_i_i = dadd i64 %bitcast_ln137_8, i64 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="add_4_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="573" st_id="89" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:18 %add_i_i = dadd i64 %bitcast_ln137, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="574" st_id="89" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:22 %add_1_i_i = dadd i64 %bitcast_ln137_2, i64 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="add_1_i_i"/></StgValue>
</operation>

<operation id="575" st_id="89" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:26 %add_2_i_i = dadd i64 %bitcast_ln137_4, i64 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="add_2_i_i"/></StgValue>
</operation>

<operation id="576" st_id="89" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:30 %add_3_i_i = dadd i64 %bitcast_ln137_6, i64 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="add_3_i_i"/></StgValue>
</operation>

<operation id="577" st_id="89" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:34 %add_4_i_i = dadd i64 %bitcast_ln137_8, i64 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="add_4_i_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="578" st_id="90" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:18 %add_i_i = dadd i64 %bitcast_ln137, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="579" st_id="90" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:22 %add_1_i_i = dadd i64 %bitcast_ln137_2, i64 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="add_1_i_i"/></StgValue>
</operation>

<operation id="580" st_id="90" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:26 %add_2_i_i = dadd i64 %bitcast_ln137_4, i64 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="add_2_i_i"/></StgValue>
</operation>

<operation id="581" st_id="90" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:30 %add_3_i_i = dadd i64 %bitcast_ln137_6, i64 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="add_3_i_i"/></StgValue>
</operation>

<operation id="582" st_id="90" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:34 %add_4_i_i = dadd i64 %bitcast_ln137_8, i64 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="add_4_i_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="583" st_id="91" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:18 %add_i_i = dadd i64 %bitcast_ln137, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="584" st_id="91" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:22 %add_1_i_i = dadd i64 %bitcast_ln137_2, i64 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="add_1_i_i"/></StgValue>
</operation>

<operation id="585" st_id="91" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:26 %add_2_i_i = dadd i64 %bitcast_ln137_4, i64 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="add_2_i_i"/></StgValue>
</operation>

<operation id="586" st_id="91" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:30 %add_3_i_i = dadd i64 %bitcast_ln137_6, i64 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="add_3_i_i"/></StgValue>
</operation>

<operation id="587" st_id="91" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:34 %add_4_i_i = dadd i64 %bitcast_ln137_8, i64 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="add_4_i_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="588" st_id="92" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:18 %add_i_i = dadd i64 %bitcast_ln137, i64 %mul_i_i

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="589" st_id="92" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:22 %add_1_i_i = dadd i64 %bitcast_ln137_2, i64 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="add_1_i_i"/></StgValue>
</operation>

<operation id="590" st_id="92" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:26 %add_2_i_i = dadd i64 %bitcast_ln137_4, i64 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="add_2_i_i"/></StgValue>
</operation>

<operation id="591" st_id="92" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:30 %add_3_i_i = dadd i64 %bitcast_ln137_6, i64 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="add_3_i_i"/></StgValue>
</operation>

<operation id="592" st_id="92" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:34 %add_4_i_i = dadd i64 %bitcast_ln137_8, i64 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="add_4_i_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="593" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:19 %bitcast_ln137_1 = bitcast i64 %add_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln137_1"/></StgValue>
</operation>

<operation id="594" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:23 %bitcast_ln137_3 = bitcast i64 %add_1_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln137_3"/></StgValue>
</operation>

<operation id="595" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:27 %bitcast_ln137_5 = bitcast i64 %add_2_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln137_5"/></StgValue>
</operation>

<operation id="596" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:31 %bitcast_ln137_7 = bitcast i64 %add_3_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln137_7"/></StgValue>
</operation>

<operation id="597" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:35 %bitcast_ln137_9 = bitcast i64 %add_4_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln137_9"/></StgValue>
</operation>

<operation id="598" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="320" op_0_bw="320" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:36 %buffer_row_data_M_elems_5 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i64.i64.i64.i64.i64, i64 %bitcast_ln137_9, i64 %bitcast_ln137_7, i64 %bitcast_ln137_5, i64 %bitcast_ln137_3, i64 %bitcast_ln137_1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_5"/></StgValue>
</operation>

<operation id="599" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit:37 %br_ln138 = br void %_Z15extract_element7csr_t_1ii.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="600" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit.thread.loopexit:0 %br_ln0 = br void %_Z15extract_element7csr_t_1ii.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="601" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="320" op_0_bw="320" op_1_bw="0" op_2_bw="320" op_3_bw="0" op_4_bw="320" op_5_bw="0" op_6_bw="320" op_7_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit.thread:0 %buffer_row_data_M_elems_3 = phi i320 %buffer_row_data_M_elems_5, void %_Z15row_scalar_multRN3hls6vectorIdLm5EEEd.exit, i320 %buffer_row_data_M_elems_2, void %_Z15extract_element7csr_t_1ii.exit, i320 %buffer_row_data_M_elems_2, void %.split9, i320 %buffer_row_data_M_elems_2, void %_Z15extract_element7csr_t_1ii.exit.thread.loopexit

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_3"/></StgValue>
</operation>

<operation id="602" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1ii.exit.thread:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="603" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="61">
<![CDATA[
:2 %sext_ln67 = sext i61 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="604" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %csr_z_addr_1 = getelementptr i64 %csr_z, i64 %sext_ln67

]]></Node>
<StgValue><ssdm name="csr_z_addr_1"/></StgValue>
</operation>

<operation id="605" st_id="96" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4 %csr_z_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_z_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_load_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="606" st_id="97" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4 %csr_z_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_z_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_load_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="607" st_id="98" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4 %csr_z_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_z_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_load_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="608" st_id="99" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4 %csr_z_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_z_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_load_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="609" st_id="100" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4 %csr_z_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_z_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_load_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="610" st_id="101" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4 %csr_z_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_z_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_load_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="611" st_id="102" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4 %csr_z_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %csr_z_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_load_req"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="612" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %csr_z_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %csr_z_addr_1

]]></Node>
<StgValue><ssdm name="csr_z_addr_1_read"/></StgValue>
</operation>

<operation id="613" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %add_ln67_1 = add i3 %empty_36, i3 %trunc_ln121

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="614" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7 %shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln67_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="615" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="6">
<![CDATA[
:8 %zext_ln67 = zext i6 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="616" st_id="104" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %lshr_ln67 = lshr i64 %csr_z_addr_1_read, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="lshr_ln67"/></StgValue>
</operation>

<operation id="617" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="64">
<![CDATA[
:10 %start_idx_2 = trunc i64 %lshr_ln67

]]></Node>
<StgValue><ssdm name="start_idx_2"/></StgValue>
</operation>

<operation id="618" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln70 = br void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="619" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 %add_ln70, void %.split11._crit_edge, i3 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="620" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln70 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="621" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln70 = br i1 %icmp_ln70, void %.split11, void %_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="622" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.split11:1 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="623" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:2 %empty_45 = or i9 %tmp_7, i9 63

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="624" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:3 %icmp_ln72_2 = icmp_ugt  i9 %tmp_7, i9 %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln72_2"/></StgValue>
</operation>

<operation id="625" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="320" op_0_bw="320" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:4 %tmp = partselect i320 @llvm.part.select.i320, i320 %buffer_row_data_M_elems_2, i32 319, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="626" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:5 %sub_ln72 = sub i9 %tmp_7, i9 %empty_45

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="627" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:6 %sub_ln72_1 = sub i9 319, i9 %tmp_7

]]></Node>
<StgValue><ssdm name="sub_ln72_1"/></StgValue>
</operation>

<operation id="628" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:7 %sub_ln72_2 = sub i9 %empty_45, i9 %tmp_7

]]></Node>
<StgValue><ssdm name="sub_ln72_2"/></StgValue>
</operation>

<operation id="629" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split11:8 %select_ln72 = select i1 %icmp_ln72_2, i9 %sub_ln72, i9 %sub_ln72_2

]]></Node>
<StgValue><ssdm name="select_ln72"/></StgValue>
</operation>

<operation id="630" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
.split11:9 %select_ln72_1 = select i1 %icmp_ln72_2, i320 %tmp, i320 %buffer_row_data_M_elems_2

]]></Node>
<StgValue><ssdm name="select_ln72_1"/></StgValue>
</operation>

<operation id="631" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split11:10 %select_ln72_2 = select i1 %icmp_ln72_2, i9 %sub_ln72_1, i9 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln72_2"/></StgValue>
</operation>

<operation id="632" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:11 %sub_ln72_3 = sub i9 319, i9 %select_ln72

]]></Node>
<StgValue><ssdm name="sub_ln72_3"/></StgValue>
</operation>

<operation id="633" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="320" op_0_bw="9">
<![CDATA[
.split11:12 %zext_ln72 = zext i9 %select_ln72_2

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="634" st_id="105" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split11:14 %lshr_ln72 = lshr i320 %select_ln72_1, i320 %zext_ln72

]]></Node>
<StgValue><ssdm name="lshr_ln72"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="635" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln70 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="636" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="320" op_0_bw="9">
<![CDATA[
.split11:13 %zext_ln72_1 = zext i9 %sub_ln72_3

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="637" st_id="106" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split11:15 %lshr_ln72_1 = lshr i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln72_1

]]></Node>
<StgValue><ssdm name="lshr_ln72_1"/></StgValue>
</operation>

<operation id="638" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
.split11:16 %and_ln72_1 = and i320 %lshr_ln72, i320 %lshr_ln72_1

]]></Node>
<StgValue><ssdm name="and_ln72_1"/></StgValue>
</operation>

<operation id="639" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="320">
<![CDATA[
.split11:17 %trunc_ln72 = trunc i320 %and_ln72_1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="640" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:19 %tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i320.i32.i32, i320 %and_ln72_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="641" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="52" op_0_bw="320">
<![CDATA[
.split11:20 %trunc_ln72_1 = trunc i320 %and_ln72_1

]]></Node>
<StgValue><ssdm name="trunc_ln72_1"/></StgValue>
</operation>

<operation id="642" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:21 %icmp_ln72 = icmp_ne  i11 %tmp_10, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="643" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split11:22 %icmp_ln72_1 = icmp_eq  i52 %trunc_ln72_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln72_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="644" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64">
<![CDATA[
.split11:18 %bitcast_ln72 = bitcast i64 %trunc_ln72

]]></Node>
<StgValue><ssdm name="bitcast_ln72"/></StgValue>
</operation>

<operation id="645" st_id="107" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:24 %tmp_15 = fcmp_oeq  i64 %bitcast_ln72, i64 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="646" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %j_2 = phi i32 %j_4, void %.split11._crit_edge, i32 %start_idx_2, void

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="647" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="648" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="649" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split11:23 %or_ln72 = or i1 %icmp_ln72_1, i1 %icmp_ln72

]]></Node>
<StgValue><ssdm name="or_ln72"/></StgValue>
</operation>

<operation id="650" st_id="108" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:24 %tmp_15 = fcmp_oeq  i64 %bitcast_ln72, i64 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="651" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split11:25 %and_ln72 = and i1 %or_ln72, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln72"/></StgValue>
</operation>

<operation id="652" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:0 %shl_ln4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %j_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="653" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="34">
<![CDATA[
:1 %sext_ln74 = sext i34 %shl_ln4

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="654" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="32">
<![CDATA[
:2 %trunc_ln74_3 = trunc i32 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln74_3"/></StgValue>
</operation>

<operation id="655" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:3 %trunc_ln74_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln74_3, i2 0

]]></Node>
<StgValue><ssdm name="trunc_ln74_1"/></StgValue>
</operation>

<operation id="656" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %add_ln74 = add i64 %sext_ln74, i64 %z_colind_read

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="657" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %add_ln74_1 = add i3 %trunc_ln74_1, i3 %trunc_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="658" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="3">
<![CDATA[
:7 %zext_ln74_1 = zext i3 %add_ln74_1

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="659" st_id="108" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %shl_ln74 = shl i8 15, i8 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="shl_ln74"/></StgValue>
</operation>

<operation id="660" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln74_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln74, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln74_2"/></StgValue>
</operation>

<operation id="661" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %j_3 = add i32 %j_2, i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="662" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:29 %br_ln77 = br void %.split11._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="663" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="664" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split11:26 %br_ln72 = br i1 %and_ln72, void, void %.split11._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="665" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="59" op_0_bw="3">
<![CDATA[
:5 %zext_ln74 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="666" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:9 %shl_ln74_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln74_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln74_2"/></StgValue>
</operation>

<operation id="667" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="59" op_0_bw="6">
<![CDATA[
:10 %zext_ln74_2 = zext i6 %shl_ln74_2

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="668" st_id="109" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:11 %shl_ln74_1 = shl i59 %zext_ln74, i59 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="shl_ln74_1"/></StgValue>
</operation>

<operation id="669" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="61">
<![CDATA[
:14 %sext_ln74_1 = sext i61 %trunc_ln74_2

]]></Node>
<StgValue><ssdm name="sext_ln74_1"/></StgValue>
</operation>

<operation id="670" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %csr_z_addr_3 = getelementptr i64 %csr_z, i64 %sext_ln74_1

]]></Node>
<StgValue><ssdm name="csr_z_addr_3"/></StgValue>
</operation>

<operation id="671" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
:16 %empty_46 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %csr_z_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="672" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
:19 %shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %j_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="673" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="35">
<![CDATA[
:20 %sext_ln75_1 = sext i35 %shl_ln5

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="674" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %add_ln75 = add i64 %sext_ln75_1, i64 %z_data_read

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="675" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %trunc_ln9 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln75, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="676" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split11._crit_edge:0 %j_4 = phi i32 %j_3, void, i32 %j_2, void %.split11

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="677" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
.split11._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="678" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="59">
<![CDATA[
:12 %zext_ln74_3 = zext i59 %shl_ln74_1

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="679" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:17 %write_ln74 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %csr_z_addr_3, i64 %zext_ln74_3, i8 %shl_ln74

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="680" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="61">
<![CDATA[
:23 %sext_ln75 = sext i61 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="681" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %csr_z_addr_4 = getelementptr i64 %csr_z, i64 %sext_ln75

]]></Node>
<StgValue><ssdm name="csr_z_addr_4"/></StgValue>
</operation>

<operation id="682" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:25 %csr_z_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %csr_z_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="csr_z_addr_4_req"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="683" st_id="111" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:18 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="684" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:26 %write_ln75 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %csr_z_addr_4, i64 %trunc_ln72, i8 255

]]></Node>
<StgValue><ssdm name="write_ln75"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="685" st_id="112" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:18 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="686" st_id="112" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:27 %csr_z_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %csr_z_addr_4

]]></Node>
<StgValue><ssdm name="csr_z_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="687" st_id="113" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:18 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="688" st_id="113" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:27 %csr_z_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %csr_z_addr_4

]]></Node>
<StgValue><ssdm name="csr_z_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="689" st_id="114" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:18 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="690" st_id="114" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:27 %csr_z_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %csr_z_addr_4

]]></Node>
<StgValue><ssdm name="csr_z_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="691" st_id="115" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:18 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="692" st_id="115" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:27 %csr_z_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %csr_z_addr_4

]]></Node>
<StgValue><ssdm name="csr_z_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="693" st_id="116" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:27 %csr_z_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %csr_z_addr_4

]]></Node>
<StgValue><ssdm name="csr_z_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="694" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:0 %shl_ln3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %indvars_iv_next202, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="695" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="5">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:1 %zext_ln79_2 = zext i5 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="696" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:2 %shl_ln79_3 = shl i3 %indvars_iv_next202, i3 2

]]></Node>
<StgValue><ssdm name="shl_ln79_3"/></StgValue>
</operation>

<operation id="697" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:3 %add_ln79 = add i64 %zext_ln79_2, i64 %z_rowptr_read

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="698" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="32">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:4 %zext_ln79 = zext i32 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="699" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:5 %add_ln79_1 = add i3 %shl_ln79_3, i3 %trunc_ln121

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="700" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:8 %shl_ln79_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln79_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln79_2"/></StgValue>
</operation>

<operation id="701" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="6">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:9 %zext_ln79_3 = zext i6 %shl_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="702" st_id="117" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:10 %shl_ln79_1 = shl i64 %zext_ln79, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="shl_ln79_1"/></StgValue>
</operation>

<operation id="703" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:11 %trunc_ln6 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln79, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="704" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="3">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:6 %zext_ln79_1 = zext i3 %add_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="705" st_id="118" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:7 %shl_ln79 = shl i8 15, i8 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="shl_ln79"/></StgValue>
</operation>

<operation id="706" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="61">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:12 %sext_ln79 = sext i61 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="707" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:13 %csr_z_addr_2 = getelementptr i64 %csr_z, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="csr_z_addr_2"/></StgValue>
</operation>

<operation id="708" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:14 %empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %csr_z_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="709" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:15 %write_ln79 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %csr_z_addr_2, i64 %shl_ln79_1, i8 %shl_ln79

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="710" st_id="120" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:16 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_2

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="711" st_id="121" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:16 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_2

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="712" st_id="122" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:16 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_2

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="713" st_id="123" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:16 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_2

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="714" st_id="124" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:16 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %csr_z_addr_2

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="715" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit:17 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="716" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx214 = phi i3 0, void %_Z10append_rowP9csr_out_tRN3hls6vectorIdLm5EEEi.exit, i3 %add_ln69_1, void

]]></Node>
<StgValue><ssdm name="idx214"/></StgValue>
</operation>

<operation id="717" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln69_1 = add i3 %idx214, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="718" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="719" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln69_1 = icmp_eq  i3 %idx214, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="720" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="721" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln69 = br i1 %icmp_ln69_1, void, void %_ZN3hls6vectorIdLm5EEC2ERKd.exit109

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="722" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:1 %shl_ln71_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %idx214, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln71_1"/></StgValue>
</operation>

<operation id="723" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %empty_51 = or i9 %shl_ln71_1, i9 63

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="724" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln71_1 = icmp_ugt  i9 %shl_ln71_1, i9 %empty_51

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="725" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:4 %select_ln71_3 = select i1 %icmp_ln71_1, i9 %shl_ln71_1, i9 %empty_51

]]></Node>
<StgValue><ssdm name="select_ln71_3"/></StgValue>
</operation>

<operation id="726" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %sub_ln71_1 = sub i9 319, i9 %select_ln71_3

]]></Node>
<StgValue><ssdm name="sub_ln71_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="727" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="320" op_0_bw="320" op_1_bw="0">
<![CDATA[
:0 %buffer_row_data_M_elems_1_load_1 = load i320 %buffer_row_data_M_elems_1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_1_load_1"/></StgValue>
</operation>

<operation id="728" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:5 %select_ln71_4 = select i1 %icmp_ln71_1, i9 %empty_51, i9 %shl_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln71_4"/></StgValue>
</operation>

<operation id="729" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="320" op_0_bw="9">
<![CDATA[
:7 %zext_ln71_2 = zext i9 %select_ln71_4

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="730" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="320" op_0_bw="9">
<![CDATA[
:8 %zext_ln71_3 = zext i9 %sub_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="731" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
:9 %select_ln71_5 = select i1 %icmp_ln71_1, i320 0, i320 0

]]></Node>
<StgValue><ssdm name="select_ln71_5"/></StgValue>
</operation>

<operation id="732" st_id="126" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:10 %shl_ln71_3 = shl i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="shl_ln71_3"/></StgValue>
</operation>

<operation id="733" st_id="126" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:11 %lshr_ln71_1 = lshr i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575, i320 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="lshr_ln71_1"/></StgValue>
</operation>

<operation id="734" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:12 %and_ln71_3 = and i320 %shl_ln71_3, i320 %lshr_ln71_1

]]></Node>
<StgValue><ssdm name="and_ln71_3"/></StgValue>
</operation>

<operation id="735" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:13 %xor_ln71_1 = xor i320 %and_ln71_3, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="xor_ln71_1"/></StgValue>
</operation>

<operation id="736" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:14 %and_ln71_4 = and i320 %buffer_row_data_M_elems_1_load_1, i320 %xor_ln71_1

]]></Node>
<StgValue><ssdm name="and_ln71_4"/></StgValue>
</operation>

<operation id="737" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:15 %and_ln71_5 = and i320 %select_ln71_5, i320 %and_ln71_3

]]></Node>
<StgValue><ssdm name="and_ln71_5"/></StgValue>
</operation>

<operation id="738" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
:16 %or_ln71 = or i320 %and_ln71_4, i320 %and_ln71_5

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="739" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:17 %store_ln69 = store i320 %or_ln71, i320 %buffer_row_data_M_elems_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="740" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="741" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6vectorIdLm5EEC2ERKd.exit109:0 %br_ln0 = br void %_ZN3hls6vectorIdLm5EEC2ERKd.exit44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
