{
  "processor": "Cypress CY7C601",
  "manufacturer": "Cypress Semiconductor",
  "year": 1988,
  "schema_version": "1.0",
  "source": "CY7C601 SPARC IU datasheet, Cypress Semiconductor 1988",
  "base_architecture": "sparc",
  "base_timing_reference": "models/other/sparc/timing/sparc_timing.json",
  "timing_notes": "First merchant SPARC V7 implementation. Integer unit only; requires companion CY7C602 FPU. 25-40 MHz. Same SPARC V7 ISA and cycle timing as reference SPARC. Register windows with 136 registers (8 windows). Delayed branches.",
  "instruction_count": 32,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x80000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add registers"},
    {"mnemonic": "ADDcc", "opcode": "0x80800000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Add and set condition codes"},
    {"mnemonic": "SUB", "opcode": "0x80200000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract"},
    {"mnemonic": "SUBcc", "opcode": "0x80A00000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Subtract and set cc"},
    {"mnemonic": "AND", "opcode": "0x80080000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise AND"},
    {"mnemonic": "OR", "opcode": "0x80100000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise OR"},
    {"mnemonic": "XOR", "opcode": "0x80180000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise XOR"},
    {"mnemonic": "SLL", "opcode": "0x81280000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "opcode": "0x81300000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "SRA", "opcode": "0x81380000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right arithmetic"},
    {"mnemonic": "SETHI", "opcode": "0x01000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set high 22 bits"},
    {"mnemonic": "LD", "opcode": "0xC0000000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "LDUB", "opcode": "0xC0080000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load unsigned byte"},
    {"mnemonic": "LDSH", "opcode": "0xC0100000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load signed halfword"},
    {"mnemonic": "LDD", "opcode": "0xC0180000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load doubleword"},
    {"mnemonic": "ST", "opcode": "0xC0200000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STB", "opcode": "0xC0280000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "STD", "opcode": "0xC0380000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "BA", "opcode": "0x10800000", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch always (delayed)"},
    {"mnemonic": "Bcc", "opcode": "0x10000000", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional branch (delayed)"},
    {"mnemonic": "CALL", "opcode": "0x40000000", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "r15=PC", "notes": "Call (delayed, saves PC in r15)"},
    {"mnemonic": "JMPL", "opcode": "0x81C00000", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "rd=PC", "notes": "Jump and link (delayed)"},
    {"mnemonic": "RETT", "opcode": "0x81C80000", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Return from trap (delayed)"},
    {"mnemonic": "SAVE", "opcode": "0x81E00000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "CWP", "notes": "Save register window"},
    {"mnemonic": "RESTORE", "opcode": "0x81E80000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "CWP", "notes": "Restore register window"},
    {"mnemonic": "UMUL", "opcode": "0x80500000", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "Y", "notes": "Unsigned multiply, 5 cycles"},
    {"mnemonic": "SMUL", "opcode": "0x80580000", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "Y", "notes": "Signed multiply"},
    {"mnemonic": "UDIV", "opcode": "0x80700000", "bytes": 4, "cycles": 16, "category": "divide", "addressing_mode": "register", "flags_affected": "Y", "notes": "Unsigned divide, 16 cycles"},
    {"mnemonic": "SDIV", "opcode": "0x80780000", "bytes": 4, "cycles": 16, "category": "divide", "addressing_mode": "register", "flags_affected": "Y", "notes": "Signed divide"},
    {"mnemonic": "NOP", "opcode": "0x01000000", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (SETHI %g0,0)"},
    {"mnemonic": "RDPSR", "opcode": "0x81480000", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read processor state register"},
    {"mnemonic": "WRPSR", "opcode": "0x81880000", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "PSR", "notes": "Write processor state register"}
  ]
}
