Release 10.1 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to Z:/Desktop/Xilinx/VGA/Snake_Test/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to Z:/Desktop/Xilinx/VGA/Snake_Test/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Snake_Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Snake_Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Snake_Controller"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Snake_Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Snake_Controller.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA.v" in library work
Compiling verilog file "Snake_VGA.v" in library work
Module <VGA> compiled
Compiling verilog file "../../../Lab5 A/kbctrl.v" in library work
Module <Snake_VGA> compiled
Compiling verilog file "Snake_Controller.v" in library work
Module <kbctrl> compiled
Module <Snake_Controller> compiled
No errors in compilation
Analysis of file <"Snake_Controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Snake_Controller> in library <work>.

Analyzing hierarchy for module <VGA> in library <work>.

Analyzing hierarchy for module <Snake_VGA> in library <work>.

Analyzing hierarchy for module <kbctrl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Snake_Controller>.
Module <Snake_Controller> is correct for synthesis.
 
Analyzing module <VGA> in library <work>.
Module <VGA> is correct for synthesis.
 
Analyzing module <Snake_VGA> in library <work>.
Module <Snake_VGA> is correct for synthesis.
 
Analyzing module <kbctrl> in library <work>.
Module <kbctrl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGA>.
    Related source file is "VGA.v".
    Found 1-bit register for signal <Vsync>.
    Found 1-bit register for signal <Hsync>.
    Found 10-bit up counter for signal <HCount>.
    Found 10-bit comparator greatequal for signal <HCount$cmp_ge0000> created at line 29.
    Found 10-bit comparator greater for signal <Hsync$cmp_gt0000> created at line 37.
    Found 10-bit comparator less for signal <Hsync$cmp_lt0000> created at line 37.
    Found 10-bit comparator less for signal <R$cmp_lt0000> created at line 23.
    Found 10-bit comparator less for signal <R$cmp_lt0001> created at line 23.
    Found 10-bit up counter for signal <VCount>.
    Found 10-bit comparator greatequal for signal <VCount$cmp_ge0000> created at line 47.
    Found 10-bit comparator greater for signal <Vsync$cmp_gt0000> created at line 42.
    Found 10-bit comparator less for signal <Vsync$cmp_lt0000> created at line 42.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <VGA> synthesized.


Synthesizing Unit <Snake_VGA>.
    Related source file is "Snake_VGA.v".
    Using one-hot encoding for signal <snake_movement_direction>.
    Found 8-bit register for signal <pixel_out>.
    Found 19-bit up counter for signal <Counter_50Hz>.
    Found 1-bit register for signal <ESC>.
    Found 8-bit register for signal <keycode_buffer>.
    Found 8-bit comparator not equal for signal <keycode_buffer$cmp_ne0000> created at line 27.
    Found 1-bit register for signal <newKeycode>.
    Found 1-bit register for signal <pause>.
    Found 10-bit comparator greatequal for signal <pixel_out$cmp_ge0000> created at line 227.
    Found 10-bit comparator greatequal for signal <pixel_out$cmp_ge0001> created at line 227.
    Found 10-bit comparator lessequal for signal <pixel_out$cmp_le0000> created at line 227.
    Found 10-bit comparator lessequal for signal <pixel_out$cmp_le0001> created at line 227.
    Found 10-bit register for signal <snake_bottom_row>.
    Found 10-bit adder for signal <snake_bottom_row$share0000>.
    Found 10-bit register for signal <snake_left_column>.
    Found 10-bit subtractor for signal <snake_left_column$share0000>.
    Found 6-bit register for signal <snake_movement_direction>.
    Found 10-bit comparator greatequal for signal <snake_movement_direction$cmp_ge0006> created at line 237.
    Found 10-bit comparator greatequal for signal <snake_movement_direction$cmp_ge0007> created at line 117.
    Found 10-bit comparator greatequal for signal <snake_movement_direction$cmp_ge0008> created at line 251.
    Found 10-bit comparator greatequal for signal <snake_movement_direction$cmp_ge0009> created at line 265.
    Found 10-bit comparator greatequal for signal <snake_movement_direction$cmp_ge0010> created at line 181.
    Found 10-bit comparator greatequal for signal <snake_movement_direction$cmp_ge0011> created at line 279.
    Found 10-bit comparator lessequal for signal <snake_movement_direction$cmp_le0002> created at line 77.
    Found 10-bit comparator lessequal for signal <snake_movement_direction$cmp_le0003> created at line 141.
    Found 10-bit register for signal <snake_right_column>.
    Found 10-bit adder for signal <snake_right_column$share0000>.
    Found 10-bit register for signal <snake_top_row>.
    Found 10-bit addsub for signal <snake_top_row$share0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  13 Comparator(s).
Unit <Snake_VGA> synthesized.


Synthesizing Unit <kbctrl>.
    Related source file is "../../../Lab5 A/kbctrl.v".
WARNING:Xst:646 - Signal <shift<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit register for signal <shift>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <kbctrl> synthesized.


Synthesizing Unit <Snake_Controller>.
    Related source file is "Snake_Controller.v".
WARNING:Xst:646 - Signal <led> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <CLK25MHz>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Snake_Controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 19-bit up counter                                     : 1
# Registers                                            : 14
 1-bit register                                        : 6
 10-bit register                                       : 4
 22-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 21
 10-bit comparator greatequal                          : 10
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 4
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.
INFO:Xst:2261 - The FF/Latch <pixel_out_2> in Unit <Snake_VGA> is equivalent to the following 5 FFs/Latches, which will be removed : <pixel_out_3> <pixel_out_4> <pixel_out_5> <pixel_out_6> <pixel_out_7> 
INFO:Xst:2261 - The FF/Latch <pixel_out_0> in Unit <Snake_VGA> is equivalent to the following FF/Latch, which will be removed : <pixel_out_1> 
WARNING:Xst:2677 - Node <shift_0> of sequential type is unconnected in block <kbctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 19-bit up counter                                     : 1
# Registers                                            : 83
 Flip-Flops                                            : 83
# Comparators                                          : 21
 10-bit comparator greatequal                          : 10
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 4
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Snake_Controller> ...

Optimizing unit <VGA> ...

Optimizing unit <Snake_VGA> ...

Optimizing unit <kbctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Snake_Controller, actual ratio is 5.

Final Macro Processing ...

Processing Unit <Snake_Controller> :
	Found 2-bit shift register for signal <kb1/shift_19>.
	Found 4-bit shift register for signal <kb1/shift_8>.
Unit <Snake_Controller> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 116
 Flip-Flops                                            : 116
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Snake_Controller.ngr
Top Level Output File Name         : Snake_Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 726
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 41
#      LUT2                        : 56
#      LUT2_D                      : 2
#      LUT2_L                      : 10
#      LUT3                        : 60
#      LUT3_D                      : 5
#      LUT3_L                      : 17
#      LUT4                        : 257
#      LUT4_D                      : 20
#      LUT4_L                      : 44
#      MUXCY                       : 117
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 118
#      FD_1                        : 17
#      FDE                         : 56
#      FDR                         : 33
#      FDRE                        : 10
#      FDRS                        : 2
# Shift Registers                  : 2
#      SRL16_1                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      275  out of   4656     5%  
 Number of Slice Flip Flops:            118  out of   9312     1%  
 Number of 4 input LUTs:                517  out of   9312     5%  
    Number used as logic:               515
    Number used as Shift registers:       2
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 1     |
CLK25MHz1                          | BUFG                   | 100   |
keyboard_CLK                       | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.481ns (Maximum Frequency: 105.470MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 6.645ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.689ns (frequency: 592.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.689ns (Levels of Logic = 0)
  Source:            CLK25MHz (FF)
  Destination:       CLK25MHz (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CLK25MHz to CLK25MHz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  CLK25MHz (CLK25MHz1)
     FDR:R                     0.795          CLK25MHz
    ----------------------------------------
    Total                      1.689ns (1.309ns logic, 0.380ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK25MHz1'
  Clock period: 9.481ns (frequency: 105.470MHz)
  Total number of paths / destination ports: 21910 / 199
-------------------------------------------------------------------------
Delay:               9.481ns (Levels of Logic = 20)
  Source:            snakeVGA1/Counter_50Hz_7 (FF)
  Destination:       snakeVGA1/snake_right_column_9 (FF)
  Source Clock:      CLK25MHz1 rising
  Destination Clock: CLK25MHz1 rising

  Data Path: snakeVGA1/Counter_50Hz_7 to snakeVGA1/snake_right_column_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  snakeVGA1/Counter_50Hz_7 (snakeVGA1/Counter_50Hz_7)
     LUT3:I0->O            1   0.612   0.000  snakeVGA1/Counter_50Hz_cmp_eq0000_wg_lut<0> (snakeVGA1/Counter_50Hz_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<0> (snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<1> (snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<2> (snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<3> (snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          44   0.288   1.079  snakeVGA1/Counter_50Hz_cmp_eq0000_wg_cy<4> (snakeVGA1/Counter_50Hz_cmp_eq0000)
     LUT4:I3->O           17   0.612   0.896  snakeVGA1/snake_right_column_mux0002<0>11 (snakeVGA1/N3)
     LUT4:I3->O            1   0.612   0.000  snakeVGA1/Madd_snake_right_column_share0000_lut<0> (snakeVGA1/Madd_snake_right_column_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<0> (snakeVGA1/Madd_snake_right_column_share0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<1> (snakeVGA1/Madd_snake_right_column_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<2> (snakeVGA1/Madd_snake_right_column_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<3> (snakeVGA1/Madd_snake_right_column_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<4> (snakeVGA1/Madd_snake_right_column_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<5> (snakeVGA1/Madd_snake_right_column_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<6> (snakeVGA1/Madd_snake_right_column_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<7> (snakeVGA1/Madd_snake_right_column_share0000_cy<7>)
     MUXCY:CI->O           0   0.052   0.000  snakeVGA1/Madd_snake_right_column_share0000_cy<8> (snakeVGA1/Madd_snake_right_column_share0000_cy<8>)
     XORCY:CI->O           2   0.699   0.383  snakeVGA1/Madd_snake_right_column_share0000_xor<9> (snakeVGA1/snake_right_column_share0000<9>)
     LUT4:I3->O            1   0.612   0.387  snakeVGA1/snake_right_column_mux0000<0>114 (snakeVGA1/snake_right_column_mux0000<0>114)
     LUT3:I2->O            1   0.612   0.000  snakeVGA1/snake_right_column_mux0000<0>124 (snakeVGA1/snake_right_column_mux0000<0>)
     FDE:D                     0.268          snakeVGA1/snake_right_column_9
    ----------------------------------------
    Total                      9.481ns (6.204ns logic, 3.277ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard_CLK'
  Clock period: 3.492ns (frequency: 286.369MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.492ns (Levels of Logic = 0)
  Source:            kb1/Mshreg_shift_19 (FF)
  Destination:       kb1/shift_19 (FF)
  Source Clock:      keyboard_CLK falling
  Destination Clock: keyboard_CLK falling

  Data Path: kb1/Mshreg_shift_19 to kb1/shift_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16_1:CLK->Q        1   3.224   0.000  kb1/Mshreg_shift_19 (kb1/Mshreg_shift_19)
     FD_1:D                    0.268          kb1/shift_19
    ----------------------------------------
    Total                      3.492ns (3.492ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'keyboard_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            data (PAD)
  Destination:       kb1/shift_21 (FF)
  Destination Clock: keyboard_CLK falling

  Data Path: data to kb1/shift_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  data_IBUF (data_IBUF)
     FD_1:D                    0.268          kb1/shift_21
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK25MHz1'
  Total number of paths / destination ports: 74 / 10
-------------------------------------------------------------------------
Offset:              6.645ns (Levels of Logic = 3)
  Source:            VGA_out1/VCount_6 (FF)
  Destination:       G<2> (PAD)
  Source Clock:      CLK25MHz1 rising

  Data Path: VGA_out1/VCount_6 to G<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.514   0.721  VGA_out1/VCount_6 (VGA_out1/VCount_6)
     LUT4:I0->O            2   0.612   0.449  VGA_out1/B<0>221 (VGA_out1/B<0>221)
     LUT4:I1->O            6   0.612   0.569  VGA_out1/R<2>1 (G_0_OBUF)
     OBUF:I->O                 3.169          G_0_OBUF (G<0>)
    ----------------------------------------
    Total                      6.645ns (4.907ns logic, 1.738ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.95 secs
 
--> 

Total memory usage is 206132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

