<body style=max-width:80ch;margin:auto>
<h1 class="entry-title" style="margin-bottom:15px;">The AArch64 processor (aka arm64), part 3: Addressing modes</h1>  <!-- .entry-meta -->

<p>Every addressing mode on AArch64 begins with a base register, which can be any numbered register or <var>sp</var>. On top of that, you can add various sprinkles.</p>
<p>In the discussion, the term <var>size</var> refers to the size of the data being transferred, and <var>sizeshift</var> is the base-2 logarithm of that size:</p>
<table border="1" cellpadding="3" cellspacing="0" class="cp3" style="border-collapse: collapse;">
<tbody>
<tr>
<th>Operand</th>
<th>size</th>
<th>sizeshift</th>
</tr>
<tr>
<td>byte</td>
<td style="text-align: center;">1</td>
<td style="text-align: center;">0</td>
</tr>
<tr>
<td>halfword</td>
<td style="text-align: center;">2</td>
<td style="text-align: center;">1</td>
</tr>
<tr>
<td>word</td>
<td style="text-align: center;">4</td>
<td style="text-align: center;">2</td>
</tr>
<tr>
<td>doubleword</td>
<td style="text-align: center;">8</td>
<td style="text-align: center;">3</td>
</tr>
</tbody>
</table>
<p>For illustration purposes, I’ll use the <code>LDR</code> instruction, which loads a register.</p>
<p><b>Register indirect with offset</b></p>
<pre>    ldr     x0, [Xn/sp, #imm]
    ldr     x0, [Xn/sp]         ; #0 is implied if omitted
</pre>
<p>This loads a value from the address calculated by adding the immediate to the value in the <var>Xn</var> register or <var>sp</var>.</p>
<p>The immediate can be a signed integer offset in the range −256 to +255, or an unsigned multiple of the operand size up to 4095 × <var>size</var>.</p>
<table border="1" cellpadding="3" cellspacing="0" class="cp3" style="border-collapse: collapse;">
<tbody>
<tr>
<th>Size</th>
<th>Signed reach</th>
<th>Unsigned reach</th>
</tr>
<tr>
<td>byte</td>
<td rowspan="4">−256 to +255</td>
<td style="text-align: center;">0 to  4095</td>
</tr>
<tr>
<td>halfword</td>
<td style="text-align: center;">0 to  8190</td>
</tr>
<tr>
<td>word</td>
<td style="text-align: center;">0 to 16380</td>
</tr>
<tr>
<td>doubleword</td>
<td style="text-align: center;">0 to 32760</td>
</tr>
</tbody>
</table>
<p><b>Register indirect with pre-increment</b></p>
<p>Putting an exclamation point after the close-bracket means that the calculated effective address is written back to the base register.</p>
<pre>    ; load from (Xn/sp + imm)
    ; then set Xn/sp = Xn/sp + imm
    ldr     x0, [Xn/sp, #imm]!
</pre>
<p><b>Register indirect with post-increment</b></p>
<p>Putting the immediate offset outside the close-bracket means that the base register is adjusted <i>after</i> the memory is read.</p>
<pre>    ; load from Xn/sp
    ; then set Xn/sp = Xn/sp + imm
    ldr     x0, [Xn/sp], #imm
</pre>
<p><b>PC-relative with offset</b></p>
<pre>    ldr     x0, [pc, #imm]
</pre>
<p>The PC-relative addressing mode reads memory from a position given as a signed offset from the current instruction. The offset must be a multiple of 4, and the reach is ±1MB.</p>
<p>This instruction is typically used to load large constants from memory, and the disassembler does the math for you and decodes it as</p>
<pre>    ldr     x0, =imm
</pre>
<p>by calculating the effective address and fetching the value from that location.</p>
<p>The assembler typically generates literals into the code segment between subroutines, and the large reach of this instruction means that the need to dump literals prematurely is largely a thing of the past. (By comparison, AArch32’s PC-relative addressing mode had a reach of only ±4KB, so it was not uncommon to dump literals in the middle of a function.)</p>
<p><b>Register indirect with index</b></p>
<pre>    ldr     x0, [Xn/sp, Rn/zr, extend]
</pre>
<p>This addressing mode takes the <var>Rn/zr</var>, transforms it according to the extended register operation <i>extend</i>, and adds the result to the <var>Xn/sp</var> register to form the final address.</p>
<p>For memory access, the following extended register operations are available:</p>
<ul>
<li><code>UXTW</code></li>
<li><code>UXTX</code> (aka <code>LSL</code>)</li>
<li><code>SXTW</code></li>
<li><code>SXTX</code></li>
</ul>
<p>The only acceptable shifts are zero and <var>sizeshift</var>. This means that the index register can be treated either as a byte offset or as an element index, where the element is the size of the operand. For example, if you are loading a halfword, then the index register is either a byte offset of a halfword index.</p>
<p>Writing out all the possibilities produces these possible extended registers:</p>
<table border="0" cellpadding="3" cellspacing="0" class="cp3" style="border-collapse: collapse;">
<tbody>
<tr>
<th style="border: solid 1px gray;">Extended</th>
<th style="border: solid 1px gray;">Effective address</th>
<th colspan="3" style="border: solid 1px gray;">Index format</th>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, UXTW #0]</code><br/>
<code>[a, b, UXTW]</code></td>
<td style="border: solid 1px gray;"><code>a + (uint32_t)b</code></td>
<td style="border: solid 1px gray; border-right: none;">32-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">unsigned</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">byte offset.</td>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, UXTW #sizeshift]</code></td>
<td style="border: solid 1px gray;"><code>a + (uint32_t)b * size</code></td>
<td style="border: solid 1px gray; border-right: none;">32-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">unsigned</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">element offset.</td>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, SXTW #0]</code><br/>
<code>[a, b, SXTW]</code></td>
<td style="border: solid 1px gray;"><code>a +  (int32_t)b</code></td>
<td style="border: solid 1px gray; border-right: none;">32-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">signed</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">byte offset.</td>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, SXTW #sizeshift]</code></td>
<td style="border: solid 1px gray;"><code>a +  (int32_t)b * size</code></td>
<td style="border: solid 1px gray; border-right: none;">32-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">signed</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">element offset.</td>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, UXTX #0]</code><br/>
<code>[a, b, UXTX]</code><br/>
<code>[a, b, LSL #0]</code><br/>
<code>[a, b]</code></td>
<td style="border: solid 1px gray;"><code>a + (uint64_t)b</code></td>
<td style="border: solid 1px gray; border-right: none;">64-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">unsigned</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">byte offset.</td>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, UXTX #sizeshift]</code><br/>
<code>[a, b, LSL #sizeshift]</code></td>
<td style="border: solid 1px gray;"><code>a + (uint64_t)b * size</code></td>
<td style="border: solid 1px gray; border-right: none;">64-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">unsigned</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">element offset.</td>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, SXTX #0]</code></td>
<td style="border: solid 1px gray;"><code>a +  (int64_t)b</code></td>
<td style="border: solid 1px gray; border-right: none;">64-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">signed</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">byte offset.</td>
</tr>
<tr>
<td style="border: solid 1px gray;"><code>[a, b, SXTX #sizeshift]</code></td>
<td style="border: solid 1px gray;"><code>a +  (int64_t)b * size</code></td>
<td style="border: solid 1px gray; border-right: none;">64-bit</td>
<td style="border: 1px gray; border-style: solid none; text-align: right;">signed</td>
<td style="border: solid 1px gray; border-left: none; text-align: right;">element offset.</td>
</tr>
</tbody>
</table>
<p>If no extended operation is provided, it defaults to <code>UXTX #0</code>, which means “use the whole register, no shift.”</p>
<p>There is no pre-increment or post-increment option for the indexed addressing modes.</p>
<p>Okay, so those are the addressing modes. Quite a lot to choose from. Next time, we’ll start doing arithmetic.</p>


</body>