$date
	Sat May 24 12:35:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! out [7:0] $end
$var parameter 32 " l $end
$var parameter 32 # w $end
$var reg 4 $ add [3:0] $end
$var reg 1 % clk $end
$var reg 1 & enable $end
$var reg 1 ' reset $end
$var reg 8 ( write [7:0] $end
$var reg 1 ) wrt_read $end
$var integer 32 * dl [31:0] $end
$scope module mem0 $end
$var wire 4 + add [3:0] $end
$var wire 1 % clk $end
$var wire 1 & enable $end
$var wire 8 , out [7:0] $end
$var wire 1 ' reset $end
$var wire 8 - write [7:0] $end
$var wire 1 ) wrt_read $end
$var parameter 32 . l $end
$var parameter 32 / w $end
$var reg 8 0 out_reg [7:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 /
b1010 .
b111 #
b1010 "
$end
#0
$dumpvars
b1010 1
b0 0
b0 -
b0 ,
b0 +
b101 *
0)
b0 (
1'
0&
0%
b0 $
b0 !
$end
#2000
b1010 1
1%
#4000
0%
#5000
b1010 (
b1010 -
1)
1&
0'
#6000
1%
#8000
0%
#10000
1%
b11 $
b11 +
b100001 (
b100001 -
#12000
0%
#14000
1%
#15000
b101 $
b101 +
b1000010 (
b1000010 -
#16000
0%
#18000
1%
#20000
0%
b0 $
b0 +
0)
#22000
b1010 !
b1010 ,
b1010 0
1%
#24000
0%
#25000
b1 $
b1 +
#26000
b0 !
b0 ,
b0 0
1%
#28000
0%
#30000
b100001 !
b100001 ,
b100001 0
1%
b11 $
b11 +
#32000
0%
#34000
1%
#36000
0%
#38000
1%
#40000
0%
#42000
1%
#44000
0%
#45000
