timestamp 1731351332
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "gnd" 49 99.5187 -15 -9 ndc 110 64 0 0 0 0 0 0 0 0 0 0 0 0 125 88 0 0 0 0 0 0 0 0 0 0
node "out" 76 58.1406 14 -9 ndif 55 32 200 90 0 0 0 0 0 0 0 0 0 0 104 74 0 0 0 0 0 0 0 0 0 0
node "a_14_14#" 75 0 14 14 pdif 0 0 160 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n8_14#" 75 0 -8 14 pdif 0 0 160 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 137 -8.88178e-15 -15 14 pdif 0 0 400 180 0 0 0 0 0 0 0 0 0 0 110 78 0 0 0 0 0 0 0 0 0 0
node "a_n8_n9#" 341 155.811 -8 -9 ndif 55 32 200 90 0 0 0 0 0 0 154 150 0 0 117 82 0 0 0 0 0 0 0 0 0 0
node "clk" 432 179.556 -4 11 p 0 0 0 0 0 0 0 0 0 0 248 240 0 0 68 50 0 0 0 0 0 0 0 0 0 0
node "D" 266 124.344 -14 3 pc 0 0 0 0 0 0 0 0 0 0 154 150 0 0 34 28 0 0 0 0 0 0 0 0 0 0
node "w_n21_8#" 929 2715.9 -21 8 nw 0 0 0 0 2704 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VDD" "w_n21_8#" 77.5932
cap "VDD" "D" 50.346
cap "gnd" "D" 24.12
cap "clk" "w_n21_8#" 129.54
cap "w_n21_8#" "out" 22.7202
cap "clk" "D" 33.993
cap "clk" "a_n8_n9#" 33.993
cap "w_n21_8#" "D" 64.77
cap "a_n8_n9#" "w_n21_8#" 87.4902
cap "clk" "VDD" 200.919
fet nfet 12 -9 13 -8 22 26 "Gnd!" "a_n8_n9#" 4 0 "gnd" 11 0 "out" 11 0
fet nfet -10 -9 -9 -8 22 26 "Gnd!" "D" 4 0 "gnd" 11 0 "a_n8_n9#" 11 0
fet pfet 18 14 19 15 80 84 "w_n21_8#" "clk" 4 0 "a_14_14#" 40 0 "out" 40 0
fet pfet 12 14 13 15 80 84 "w_n21_8#" "a_n8_n9#" 4 0 "VDD" 40 0 "a_14_14#" 40 0
fet pfet -4 14 -3 15 80 84 "w_n21_8#" "clk" 4 0 "a_n8_14#" 40 0 "a_n8_n9#" 40 0
fet pfet -10 14 -9 15 80 84 "w_n21_8#" "D" 4 0 "VDD" 40 0 "a_n8_14#" 40 0
subcap "gnd" -9.9015
subcap "out" -5.9034
subcap "clk" -44.0216
subcap "D" -2.9517
