/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  reg [7:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[28] ? in_data[38] : in_data[10];
  assign celloutsig_0_4z = in_data[87] ? in_data[91] : celloutsig_0_2z[1];
  assign celloutsig_1_0z = in_data[141] ? in_data[157] : in_data[146];
  assign celloutsig_1_3z = in_data[161] ? celloutsig_1_0z : in_data[129];
  assign celloutsig_1_5z = in_data[177] ? celloutsig_1_4z[1] : celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_2z[5] ? 1'h0 : celloutsig_0_0z;
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_7z : celloutsig_1_5z;
  assign celloutsig_1_15z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_12z;
  assign celloutsig_0_15z = celloutsig_0_14z[1] ? celloutsig_0_13z : celloutsig_0_1z[2];
  assign celloutsig_0_20z = celloutsig_0_3z ? celloutsig_0_14z[4] : _00_;
  assign celloutsig_0_26z = celloutsig_0_12z[5] ? 1'h0 : celloutsig_0_15z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_1z[2]);
  assign celloutsig_1_10z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_10z = ~(in_data[66] | celloutsig_0_7z);
  assign celloutsig_0_23z = ~(celloutsig_0_9z | celloutsig_0_12z[1]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_2z[4]);
  assign celloutsig_0_35z = ~(celloutsig_0_18z[2] ^ celloutsig_0_7z);
  assign celloutsig_0_42z = ~(celloutsig_0_0z ^ _02_);
  assign celloutsig_0_65z = ~(celloutsig_0_42z ^ celloutsig_0_35z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[2] ^ celloutsig_1_4z[2]);
  assign celloutsig_1_14z = ~(celloutsig_1_6z ^ celloutsig_1_12z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z[2] ^ celloutsig_1_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  reg [5:0] _29_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _29_ <= 6'h00;
    else _29_ <= { celloutsig_0_24z[3], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_7z };
  assign { _03_[5:4], _01_, _03_[2:0] } = _29_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z };
  reg [2:0] _31_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 3'h0;
    else _31_ <= { in_data[36:35], celloutsig_0_3z };
  assign { _00_, _02_, _05_[0] } = _31_;
  assign celloutsig_1_1z = { in_data[187:185], celloutsig_1_0z } / { 1'h1, in_data[117:116], in_data[96] };
  assign celloutsig_1_8z = { celloutsig_1_4z[4:1], 1'h0, celloutsig_1_5z, celloutsig_1_3z } / { 1'h1, celloutsig_1_5z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_18z = { celloutsig_1_8z[3:0], celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_14z } / { 1'h1, celloutsig_1_4z[4:1], 1'h0, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z } && { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z[3:1], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_8z = { celloutsig_0_2z[3:1], in_data[66] } < { celloutsig_0_1z[3:1], 1'h0 };
  assign celloutsig_0_19z = { in_data[18:0], celloutsig_0_6z } < { in_data[16:3], celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_1_11z = - { celloutsig_1_4z[1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_14z = - { 1'h0, celloutsig_0_12z[10:1], celloutsig_0_1z[3:1], 1'h0 };
  assign celloutsig_0_18z = - in_data[8:6];
  assign celloutsig_0_5z = ^ { in_data[46:31], celloutsig_0_3z };
  assign celloutsig_0_66z = ^ { _03_[4], _01_, _03_[2] };
  assign celloutsig_1_7z = ^ { in_data[118:110], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = ~((in_data[107] & celloutsig_1_1z[0]) | celloutsig_1_7z);
  assign celloutsig_0_1z[3:1] = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ in_data[90:88];
  assign { celloutsig_0_12z[8:1], celloutsig_0_12z[9], celloutsig_0_12z[10] } = { _04_, celloutsig_0_10z, celloutsig_0_7z } ^ { celloutsig_0_5z, celloutsig_0_2z[5:1], in_data[66], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_4z[4:1] = in_data[165:162] ^ celloutsig_1_1z;
  assign { celloutsig_0_2z[3:1], celloutsig_0_2z[5:4] } = { celloutsig_0_1z[3:1], in_data[31:30] } ^ { in_data[69:67], in_data[71:70] };
  assign { celloutsig_0_24z[1], celloutsig_0_24z[3], celloutsig_0_24z[0] } = { celloutsig_0_20z, celloutsig_0_14z[3], celloutsig_0_4z } ^ { celloutsig_0_19z, celloutsig_0_12z[1], celloutsig_0_7z };
  assign celloutsig_0_6z = ~celloutsig_0_4z;
  assign _03_[3] = _01_;
  assign _05_[2:1] = { _00_, _02_ };
  assign { celloutsig_0_12z[15:11], celloutsig_0_12z[0] } = 6'h00;
  assign celloutsig_0_1z[0] = 1'h0;
  assign celloutsig_0_24z[2] = celloutsig_0_14z[2];
  assign celloutsig_0_2z[0] = in_data[66];
  assign celloutsig_1_4z[0] = 1'h0;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
