<stg><name>posit16_to_double</name>


<trans_list>

<trans id="774" from="1" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="5" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="20" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %ui_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %ui) nounwind

]]></Node>
<StgValue><ssdm name="ui_read"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln54 = icmp eq i16 %ui_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln54, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln55 = icmp eq i16 %ui_read, -32768

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln55, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %neg = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ui_read, i32 15)

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %neg, label %3, label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="16">
<![CDATA[
:0  %trunc_ln60 = trunc i16 %ui_read to i15

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %xor_ln60 = xor i15 %trunc_ln60, -1

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="15">
<![CDATA[
:2  %zext_ln60 = zext i15 %xor_ln60 to i16

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge2:0  %p_01 = phi i16 [ %zext_ln60, %3 ], [ %ui_read, %2 ]

]]></Node>
<StgValue><ssdm name="p_01"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16">
<![CDATA[
._crit_edge2:1  %trunc_ln68 = trunc i16 %p_01 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge2:2  %regSign = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 14)

]]></Node>
<StgValue><ssdm name="regSign"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge2:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 14)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge2:4  %shl_ln72 = shl i16 %p_01, 2

]]></Node>
<StgValue><ssdm name="shl_ln72"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge2:5  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge2:6  %xor_ln70 = xor i1 %tmp_31, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:7  br i1 %xor_ln70, label %.critedge, label %4

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_1 = shl i16 %p_01, 3

]]></Node>
<StgValue><ssdm name="shl_ln72_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_1 = xor i1 %tmp_32, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_1"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_1, label %.critedge, label %5

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_2 = shl i16 %p_01, 4

]]></Node>
<StgValue><ssdm name="shl_ln72_2"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_2 = xor i1 %tmp_34, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_2"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_2, label %.critedge, label %6

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_3 = shl i16 %p_01, 5

]]></Node>
<StgValue><ssdm name="shl_ln72_3"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_3 = xor i1 %tmp_35, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_3"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_3, label %.critedge, label %7

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_4 = shl i16 %p_01, 6

]]></Node>
<StgValue><ssdm name="shl_ln72_4"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_4 = xor i1 %tmp_36, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_4"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_4, label %.critedge, label %8

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_5 = shl i16 %p_01, 7

]]></Node>
<StgValue><ssdm name="shl_ln72_5"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_5 = xor i1 %tmp_37, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_5"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_5, label %.critedge, label %9

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_6 = shl i16 %p_01, 8

]]></Node>
<StgValue><ssdm name="shl_ln72_6"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_6 = xor i1 %tmp_38, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_6"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_6, label %.critedge, label %10

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_7 = shl i16 %p_01, 9

]]></Node>
<StgValue><ssdm name="shl_ln72_7"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_7 = xor i1 %tmp_39, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_7"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_7, label %.critedge, label %11

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_8 = shl i16 %p_01, 10

]]></Node>
<StgValue><ssdm name="shl_ln72_8"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_8 = xor i1 %tmp_40, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_8"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_8, label %.critedge, label %12

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_9 = shl i16 %p_01, 11

]]></Node>
<StgValue><ssdm name="shl_ln72_9"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_9 = xor i1 %tmp_41, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_9"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_9, label %.critedge, label %13

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_10 = shl i16 %p_01, 12

]]></Node>
<StgValue><ssdm name="shl_ln72_10"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_10 = xor i1 %tmp_42, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_10"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_10, label %.critedge, label %14

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_11 = shl i16 %p_01, 13

]]></Node>
<StgValue><ssdm name="shl_ln72_11"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_11 = xor i1 %tmp_43, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_11"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_11, label %.critedge, label %15

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_12 = shl i16 %p_01, 14

]]></Node>
<StgValue><ssdm name="shl_ln72_12"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln70_12 = xor i1 %tmp_44, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_12"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %xor_ln70_12, label %.critedge, label %16

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
<literal name="xor_ln70_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %shl_ln72_13 = shl i16 %p_01, 15

]]></Node>
<StgValue><ssdm name="shl_ln72_13"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
<literal name="xor_ln70_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln70_13 = xor i1 %trunc_ln68, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln70_13"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
<literal name="xor_ln70_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %p_tmp_4_13 = select i1 %xor_ln70_13, i16 %shl_ln72_13, i16 0

]]></Node>
<StgValue><ssdm name="p_tmp_4_13"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
<literal name="xor_ln70_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="1">
<![CDATA[
:3  %p_10_cast = zext i1 %xor_ln70_13 to i4

]]></Node>
<StgValue><ssdm name="p_10_cast"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
<literal name="xor_ln70_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  %p_11_cast_cast_cast = select i1 %xor_ln70_13, i4 -2, i4 -1

]]></Node>
<StgValue><ssdm name="p_11_cast_cast_cast"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln70" val="0"/>
<literal name="xor_ln70_1" val="0"/>
<literal name="xor_ln70_2" val="0"/>
<literal name="xor_ln70_3" val="0"/>
<literal name="xor_ln70_4" val="0"/>
<literal name="xor_ln70_5" val="0"/>
<literal name="xor_ln70_6" val="0"/>
<literal name="xor_ln70_7" val="0"/>
<literal name="xor_ln70_8" val="0"/>
<literal name="xor_ln70_9" val="0"/>
<literal name="xor_ln70_10" val="0"/>
<literal name="xor_ln70_11" val="0"/>
<literal name="xor_ln70_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
.critedge:0  %icmp_ln70_lcssa = phi i1 [ true, %._crit_edge2 ], [ true, %4 ], [ true, %5 ], [ true, %6 ], [ true, %7 ], [ true, %8 ], [ true, %9 ], [ true, %10 ], [ true, %11 ], [ true, %12 ], [ true, %13 ], [ true, %14 ], [ true, %15 ], [ %xor_ln70_13, %16 ]

]]></Node>
<StgValue><ssdm name="icmp_ln70_lcssa"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
.critedge:1  %tmp_0_lcssa = phi i16 [ %shl_ln72, %._crit_edge2 ], [ %shl_ln72_1, %4 ], [ %shl_ln72_2, %5 ], [ %shl_ln72_3, %6 ], [ %shl_ln72_4, %7 ], [ %shl_ln72_5, %8 ], [ %shl_ln72_6, %9 ], [ %shl_ln72_7, %10 ], [ %shl_ln72_8, %11 ], [ %shl_ln72_9, %12 ], [ %shl_ln72_10, %13 ], [ %shl_ln72_11, %14 ], [ %shl_ln72_12, %15 ], [ %p_tmp_4_13, %16 ]

]]></Node>
<StgValue><ssdm name="tmp_0_lcssa"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0">
<![CDATA[
.critedge:2  %remaining_0_lcssa = phi i4 [ -2, %._crit_edge2 ], [ -3, %4 ], [ -4, %5 ], [ -5, %6 ], [ -6, %7 ], [ -7, %8 ], [ -8, %9 ], [ 7, %10 ], [ 6, %11 ], [ 5, %12 ], [ 4, %13 ], [ 3, %14 ], [ 2, %15 ], [ %p_10_cast, %16 ]

]]></Node>
<StgValue><ssdm name="remaining_0_lcssa"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0">
<![CDATA[
.critedge:3  %regCount_0_lcssa = phi i4 [ 1, %._crit_edge2 ], [ 2, %4 ], [ 3, %5 ], [ 4, %6 ], [ 5, %7 ], [ 6, %8 ], [ 7, %9 ], [ -8, %10 ], [ -7, %11 ], [ -6, %12 ], [ -5, %13 ], [ -4, %14 ], [ -3, %15 ], [ %p_11_cast_cast_cast, %16 ]

]]></Node>
<StgValue><ssdm name="regCount_0_lcssa"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="4">
<![CDATA[
.critedge:4  %zext_ln78 = zext i4 %remaining_0_lcssa to i5

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="regSign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="4">
<![CDATA[
.critedge:5  %zext_ln78_1 = zext i4 %regCount_0_lcssa to i5

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="regSign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge:6  %add_ln78 = add i4 %regCount_0_lcssa, -1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="regSign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="4">
<![CDATA[
.critedge:7  %zext_ln78_2 = zext i4 %add_ln78 to i5

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="regSign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge:8  %sub_ln78 = sub i5 0, %zext_ln78_1

]]></Node>
<StgValue><ssdm name="sub_ln78"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.critedge:9  %k = select i1 %regSign, i5 %zext_ln78_2, i5 %sub_ln78

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:10  br i1 %icmp_ln70_lcssa, label %17, label %.critedge._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_lcssa" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_45 = shl i16 %tmp_0_lcssa, 1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_lcssa" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %remaining = add i5 -1, %zext_ln78

]]></Node>
<StgValue><ssdm name="remaining"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_lcssa" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.critedge._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.critedge._crit_edge_ifconv:0  %remaining_1 = phi i5 [ %remaining, %17 ], [ %zext_ln78, %.critedge ]

]]></Node>
<StgValue><ssdm name="remaining_1"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.critedge._crit_edge_ifconv:1  %tmp_1 = phi i16 [ %tmp_45, %17 ], [ %tmp_0_lcssa, %.critedge ]

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge._crit_edge_ifconv:2  %icmp_ln88 = icmp sgt i5 %remaining_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.critedge._crit_edge_ifconv:3  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge._crit_edge_ifconv:4  %tmp_47 = shl i16 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge._crit_edge_ifconv:5  %remaining_2 = add i5 -1, %remaining_1

]]></Node>
<StgValue><ssdm name="remaining_2"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge._crit_edge_ifconv:6  %and_ln88 = and i1 %icmp_ln88, %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln88"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.critedge._crit_edge_ifconv:7  %remaining_3 = select i1 %icmp_ln88, i5 %remaining_2, i5 %remaining_1

]]></Node>
<StgValue><ssdm name="remaining_3"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge._crit_edge_ifconv:8  %tmp_48 = select i1 %icmp_ln88, i16 %tmp_47, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1">
<![CDATA[
.critedge._crit_edge_ifconv:9  %zext_ln97 = zext i1 %and_ln88 to i32

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.critedge._crit_edge_ifconv:10  br label %18

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %frac_0 = phi double [ 1.000000e+00, %.critedge._crit_edge_ifconv ], [ %frac_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="frac_0"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %bitVal_0 = phi double [ 5.000000e-01, %.critedge._crit_edge_ifconv ], [ %bitVal, %_ifconv ]

]]></Node>
<StgValue><ssdm name="bitVal_0"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  %tmp_3 = phi i16 [ %tmp_48, %.critedge._crit_edge_ifconv ], [ %tmp_50, %_ifconv ]

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3  %i_0 = phi i4 [ 0, %.critedge._crit_edge_ifconv ], [ %i, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="4">
<![CDATA[
:4  %zext_ln97_1 = zext i4 %i_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %icmp_ln97 = icmp slt i5 %zext_ln97_1, %remaining_3

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 14, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln97, label %_ifconv, label %19

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:0  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:4  %tmp_50 = shl i16 %tmp_3, 1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
:0  %sext_ln107 = sext i5 %k to i32

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="343" st_id="6" stage="14" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="345" st_id="7" stage="13" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="347" st_id="8" stage="12" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="349" st_id="9" stage="11" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="351" st_id="10" stage="10" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="353" st_id="11" stage="9" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="355" st_id="12" stage="8" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="357" st_id="13" stage="7" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="359" st_id="14" stage="6" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="361" st_id="15" stage="5" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %bitVal = fmul double %bitVal_0, 5.000000e-01

]]></Node>
<StgValue><ssdm name="bitVal"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="363" st_id="16" stage="4" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="364" st_id="17" stage="3" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="365" st_id="18" stage="2" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="366" st_id="19" stage="1" lat="14">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %frac = fadd double %frac_0, %bitVal_0

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="367" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %frac_1 = select i1 %tmp_49, double %frac, double %frac_0

]]></Node>
<StgValue><ssdm name="frac_1"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:5  br label %18

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="369" st_id="21" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="371" st_id="22" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="373" st_id="23" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="375" st_id="24" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="377" st_id="25" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="379" st_id="26" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="381" st_id="27" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:1  %y_assign = sitofp i32 %sext_ln107 to double

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:3  %y_assign_1 = sitofp i32 %zext_ln97 to double

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="383" st_id="28" stage="182" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="182" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="385" st_id="29" stage="181" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="181" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="387" st_id="30" stage="180" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="180" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="389" st_id="31" stage="179" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="179" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="391" st_id="32" stage="178" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="178" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="393" st_id="33" stage="177" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="394" st_id="33" stage="177" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="395" st_id="34" stage="176" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="176" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="397" st_id="35" stage="175" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="175" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="399" st_id="36" stage="174" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="400" st_id="36" stage="174" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="401" st_id="37" stage="173" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="402" st_id="37" stage="173" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="403" st_id="38" stage="172" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="404" st_id="38" stage="172" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="405" st_id="39" stage="171" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="406" st_id="39" stage="171" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="407" st_id="40" stage="170" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="170" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="409" st_id="41" stage="169" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="410" st_id="41" stage="169" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="411" st_id="42" stage="168" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="412" st_id="42" stage="168" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="413" st_id="43" stage="167" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="414" st_id="43" stage="167" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="415" st_id="44" stage="166" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="416" st_id="44" stage="166" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="417" st_id="45" stage="165" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="165" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="419" st_id="46" stage="164" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="420" st_id="46" stage="164" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="421" st_id="47" stage="163" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="163" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="423" st_id="48" stage="162" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="424" st_id="48" stage="162" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="425" st_id="49" stage="161" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="426" st_id="49" stage="161" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="427" st_id="50" stage="160" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="428" st_id="50" stage="160" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="429" st_id="51" stage="159" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="430" st_id="51" stage="159" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="431" st_id="52" stage="158" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="432" st_id="52" stage="158" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="433" st_id="53" stage="157" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="434" st_id="53" stage="157" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="435" st_id="54" stage="156" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="436" st_id="54" stage="156" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="437" st_id="55" stage="155" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="438" st_id="55" stage="155" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="439" st_id="56" stage="154" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="440" st_id="56" stage="154" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="441" st_id="57" stage="153" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="442" st_id="57" stage="153" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="443" st_id="58" stage="152" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="444" st_id="58" stage="152" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="445" st_id="59" stage="151" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="446" st_id="59" stage="151" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="447" st_id="60" stage="150" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="448" st_id="60" stage="150" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="449" st_id="61" stage="149" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="450" st_id="61" stage="149" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="451" st_id="62" stage="148" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="452" st_id="62" stage="148" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="453" st_id="63" stage="147" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="454" st_id="63" stage="147" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="455" st_id="64" stage="146" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="456" st_id="64" stage="146" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="457" st_id="65" stage="145" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="458" st_id="65" stage="145" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="459" st_id="66" stage="144" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="460" st_id="66" stage="144" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="461" st_id="67" stage="143" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="462" st_id="67" stage="143" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="463" st_id="68" stage="142" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="464" st_id="68" stage="142" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="465" st_id="69" stage="141" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="466" st_id="69" stage="141" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="467" st_id="70" stage="140" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="468" st_id="70" stage="140" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="469" st_id="71" stage="139" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="470" st_id="71" stage="139" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="471" st_id="72" stage="138" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="472" st_id="72" stage="138" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="473" st_id="73" stage="137" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="474" st_id="73" stage="137" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="475" st_id="74" stage="136" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="476" st_id="74" stage="136" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="477" st_id="75" stage="135" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="478" st_id="75" stage="135" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="479" st_id="76" stage="134" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="480" st_id="76" stage="134" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="481" st_id="77" stage="133" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="482" st_id="77" stage="133" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="483" st_id="78" stage="132" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="484" st_id="78" stage="132" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="485" st_id="79" stage="131" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="486" st_id="79" stage="131" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="487" st_id="80" stage="130" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="488" st_id="80" stage="130" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="489" st_id="81" stage="129" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="490" st_id="81" stage="129" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="491" st_id="82" stage="128" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="492" st_id="82" stage="128" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="493" st_id="83" stage="127" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="494" st_id="83" stage="127" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="495" st_id="84" stage="126" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="496" st_id="84" stage="126" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="497" st_id="85" stage="125" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="498" st_id="85" stage="125" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="499" st_id="86" stage="124" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="500" st_id="86" stage="124" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="501" st_id="87" stage="123" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="502" st_id="87" stage="123" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="503" st_id="88" stage="122" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="504" st_id="88" stage="122" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="505" st_id="89" stage="121" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="506" st_id="89" stage="121" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="507" st_id="90" stage="120" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="508" st_id="90" stage="120" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="509" st_id="91" stage="119" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="510" st_id="91" stage="119" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="511" st_id="92" stage="118" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="512" st_id="92" stage="118" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="513" st_id="93" stage="117" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="514" st_id="93" stage="117" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="515" st_id="94" stage="116" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="516" st_id="94" stage="116" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="517" st_id="95" stage="115" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="518" st_id="95" stage="115" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="519" st_id="96" stage="114" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="520" st_id="96" stage="114" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="521" st_id="97" stage="113" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="522" st_id="97" stage="113" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="523" st_id="98" stage="112" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="524" st_id="98" stage="112" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="525" st_id="99" stage="111" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="526" st_id="99" stage="111" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="527" st_id="100" stage="110" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="528" st_id="100" stage="110" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="529" st_id="101" stage="109" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="530" st_id="101" stage="109" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="531" st_id="102" stage="108" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="532" st_id="102" stage="108" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="533" st_id="103" stage="107" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="534" st_id="103" stage="107" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="535" st_id="104" stage="106" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="536" st_id="104" stage="106" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="537" st_id="105" stage="105" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="538" st_id="105" stage="105" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="539" st_id="106" stage="104" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="540" st_id="106" stage="104" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="541" st_id="107" stage="103" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="542" st_id="107" stage="103" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="543" st_id="108" stage="102" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="544" st_id="108" stage="102" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="545" st_id="109" stage="101" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="546" st_id="109" stage="101" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="547" st_id="110" stage="100" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="548" st_id="110" stage="100" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="549" st_id="111" stage="99" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="550" st_id="111" stage="99" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="551" st_id="112" stage="98" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="552" st_id="112" stage="98" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="553" st_id="113" stage="97" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="554" st_id="113" stage="97" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="555" st_id="114" stage="96" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="556" st_id="114" stage="96" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="557" st_id="115" stage="95" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="558" st_id="115" stage="95" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="559" st_id="116" stage="94" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="560" st_id="116" stage="94" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="561" st_id="117" stage="93" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="562" st_id="117" stage="93" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="563" st_id="118" stage="92" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="564" st_id="118" stage="92" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="565" st_id="119" stage="91" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="566" st_id="119" stage="91" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="567" st_id="120" stage="90" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="568" st_id="120" stage="90" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="569" st_id="121" stage="89" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="570" st_id="121" stage="89" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="571" st_id="122" stage="88" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="572" st_id="122" stage="88" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="573" st_id="123" stage="87" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="574" st_id="123" stage="87" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="575" st_id="124" stage="86" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="576" st_id="124" stage="86" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="577" st_id="125" stage="85" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="578" st_id="125" stage="85" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="579" st_id="126" stage="84" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="580" st_id="126" stage="84" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="581" st_id="127" stage="83" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="582" st_id="127" stage="83" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="583" st_id="128" stage="82" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="584" st_id="128" stage="82" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="585" st_id="129" stage="81" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="586" st_id="129" stage="81" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="587" st_id="130" stage="80" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="588" st_id="130" stage="80" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="589" st_id="131" stage="79" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="590" st_id="131" stage="79" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="591" st_id="132" stage="78" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="592" st_id="132" stage="78" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="593" st_id="133" stage="77" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="594" st_id="133" stage="77" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="595" st_id="134" stage="76" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="596" st_id="134" stage="76" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="597" st_id="135" stage="75" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="598" st_id="135" stage="75" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="599" st_id="136" stage="74" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="600" st_id="136" stage="74" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="601" st_id="137" stage="73" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="602" st_id="137" stage="73" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="603" st_id="138" stage="72" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="604" st_id="138" stage="72" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="605" st_id="139" stage="71" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="606" st_id="139" stage="71" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="607" st_id="140" stage="70" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="608" st_id="140" stage="70" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="609" st_id="141" stage="69" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="610" st_id="141" stage="69" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="611" st_id="142" stage="68" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="612" st_id="142" stage="68" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="613" st_id="143" stage="67" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="614" st_id="143" stage="67" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="615" st_id="144" stage="66" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="616" st_id="144" stage="66" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="617" st_id="145" stage="65" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="618" st_id="145" stage="65" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="619" st_id="146" stage="64" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="620" st_id="146" stage="64" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="621" st_id="147" stage="63" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="622" st_id="147" stage="63" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="623" st_id="148" stage="62" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="624" st_id="148" stage="62" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="625" st_id="149" stage="61" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="626" st_id="149" stage="61" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="627" st_id="150" stage="60" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="628" st_id="150" stage="60" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="629" st_id="151" stage="59" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="630" st_id="151" stage="59" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="631" st_id="152" stage="58" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="632" st_id="152" stage="58" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="633" st_id="153" stage="57" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="634" st_id="153" stage="57" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="635" st_id="154" stage="56" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="636" st_id="154" stage="56" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="637" st_id="155" stage="55" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="638" st_id="155" stage="55" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="639" st_id="156" stage="54" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="640" st_id="156" stage="54" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="641" st_id="157" stage="53" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="642" st_id="157" stage="53" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="643" st_id="158" stage="52" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="644" st_id="158" stage="52" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="645" st_id="159" stage="51" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="646" st_id="159" stage="51" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="647" st_id="160" stage="50" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="648" st_id="160" stage="50" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="649" st_id="161" stage="49" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="650" st_id="161" stage="49" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="651" st_id="162" stage="48" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="652" st_id="162" stage="48" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="653" st_id="163" stage="47" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="654" st_id="163" stage="47" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="655" st_id="164" stage="46" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="656" st_id="164" stage="46" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="657" st_id="165" stage="45" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="658" st_id="165" stage="45" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="659" st_id="166" stage="44" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="660" st_id="166" stage="44" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="661" st_id="167" stage="43" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="662" st_id="167" stage="43" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="663" st_id="168" stage="42" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="664" st_id="168" stage="42" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="665" st_id="169" stage="41" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="666" st_id="169" stage="41" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="667" st_id="170" stage="40" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="668" st_id="170" stage="40" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="669" st_id="171" stage="39" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="670" st_id="171" stage="39" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="671" st_id="172" stage="38" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="672" st_id="172" stage="38" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="673" st_id="173" stage="37" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="674" st_id="173" stage="37" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="675" st_id="174" stage="36" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="676" st_id="174" stage="36" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="677" st_id="175" stage="35" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="678" st_id="175" stage="35" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="679" st_id="176" stage="34" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="680" st_id="176" stage="34" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="681" st_id="177" stage="33" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="682" st_id="177" stage="33" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="683" st_id="178" stage="32" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="684" st_id="178" stage="32" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="685" st_id="179" stage="31" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="686" st_id="179" stage="31" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="687" st_id="180" stage="30" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="688" st_id="180" stage="30" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="689" st_id="181" stage="29" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="690" st_id="181" stage="29" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="691" st_id="182" stage="28" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="692" st_id="182" stage="28" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="693" st_id="183" stage="27" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="694" st_id="183" stage="27" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="695" st_id="184" stage="26" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="696" st_id="184" stage="26" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="697" st_id="185" stage="25" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="698" st_id="185" stage="25" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="699" st_id="186" stage="24" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="700" st_id="186" stage="24" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="701" st_id="187" stage="23" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="702" st_id="187" stage="23" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="703" st_id="188" stage="22" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="704" st_id="188" stage="22" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="705" st_id="189" stage="21" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="706" st_id="189" stage="21" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="707" st_id="190" stage="20" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="708" st_id="190" stage="20" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="709" st_id="191" stage="19" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="710" st_id="191" stage="19" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="711" st_id="192" stage="18" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="712" st_id="192" stage="18" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="713" st_id="193" stage="17" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="714" st_id="193" stage="17" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="715" st_id="194" stage="16" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="716" st_id="194" stage="16" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="717" st_id="195" stage="15" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="718" st_id="195" stage="15" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="719" st_id="196" stage="14" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="720" st_id="196" stage="14" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="721" st_id="197" stage="13" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="722" st_id="197" stage="13" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="723" st_id="198" stage="12" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="724" st_id="198" stage="12" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="725" st_id="199" stage="11" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="726" st_id="199" stage="11" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="727" st_id="200" stage="10" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="728" st_id="200" stage="10" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="729" st_id="201" stage="9" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="730" st_id="201" stage="9" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="731" st_id="202" stage="8" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="732" st_id="202" stage="8" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="733" st_id="203" stage="7" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="734" st_id="203" stage="7" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="735" st_id="204" stage="6" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="736" st_id="204" stage="6" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="737" st_id="205" stage="5" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="738" st_id="205" stage="5" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="739" st_id="206" stage="4" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="740" st_id="206" stage="4" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="741" st_id="207" stage="3" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="742" st_id="207" stage="3" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="743" st_id="208" stage="2" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="744" st_id="208" stage="2" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="745" st_id="209" stage="1" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:2  %tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="746" st_id="209" stage="1" lat="182">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
:4  %tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="747" st_id="210" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="748" st_id="211" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="749" st_id="212" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="750" st_id="213" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="751" st_id="214" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="752" st_id="215" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="753" st_id="216" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="754" st_id="217" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="755" st_id="218" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="756" st_id="219" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_s = fmul double %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="757" st_id="220" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="758" st_id="221" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="759" st_id="222" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="760" st_id="223" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="761" st_id="224" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="762" st_id="225" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="763" st_id="226" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="764" st_id="227" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="765" st_id="228" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="766" st_id="229" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %result = fmul double %tmp_s, %frac_0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="767" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %neg, label %20, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="768" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64">
<![CDATA[
:0  %bitcast_ln108 = bitcast double %result to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln108"/></StgValue>
</operation>

<operation id="769" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %xor_ln108 = xor i64 %bitcast_ln108, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="770" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64">
<![CDATA[
:2  %bitcast_ln108_1 = bitcast i64 %xor_ln108 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln108_1"/></StgValue>
</operation>

<operation id="771" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="neg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="772" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi double [ %bitcast_ln108_1, %20 ], [ 0.000000e+00, %0 ], [ %result, %19 ], [ 0x7FF8000000000000, %1 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="773" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge:1  ret double %p_0

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
