-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
-- Date        : Sun Dec  6 20:05:25 2015
-- Host        : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /afs/athena.mit.edu/user/t/a/taniayu/Desktop/6.111-final-project-master/project/project.srcs/sources_1/ip/plane_bram/plane_bram_funcsim.vhdl
-- Design      : plane_bram
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram_bindec is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    ram_ena : out STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of plane_bram_bindec : entity is "bindec";
end plane_bram_bindec;

architecture STRUCTURE of plane_bram_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => O1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => O2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => O3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of plane_bram_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end plane_bram_blk_mem_gen_mux;

architecture STRUCTURE of plane_bram_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(0),
      I1 => I1(0),
      I2 => I2(0),
      I3 => sel_pipe_d1(1),
      I4 => I3(0),
      I5 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(1),
      I1 => I1(1),
      I2 => I2(1),
      I3 => sel_pipe_d1(1),
      I4 => I3(1),
      I5 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(2),
      I1 => I1(2),
      I2 => I2(2),
      I3 => sel_pipe_d1(1),
      I4 => I3(2),
      I5 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(3),
      I1 => I1(3),
      I2 => I2(3),
      I3 => sel_pipe_d1(1),
      I4 => I3(3),
      I5 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(4),
      I1 => I1(4),
      I2 => I2(4),
      I3 => sel_pipe_d1(1),
      I4 => I3(4),
      I5 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(5),
      I1 => I1(5),
      I2 => I2(5),
      I3 => sel_pipe_d1(1),
      I4 => I3(5),
      I5 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(6),
      I1 => I1(6),
      I2 => I2(6),
      I3 => sel_pipe_d1(1),
      I4 => I3(6),
      I5 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      I0 => DOADO(7),
      I1 => I1(7),
      I2 => I2(7),
      I3 => sel_pipe_d1(1),
      I4 => I3(7),
      I5 => sel_pipe_d1(0),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram_blk_mem_gen_prim_wrapper_init is
  port (
    I3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of plane_bram_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end plane_bram_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of plane_bram_blk_mem_gen_prim_wrapper_init is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000EE00EAEAE0EAE0EAEA000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"000000000000000000000000000000000000F1EEEAEADDDDDBDBDBDBDBDDE3EA",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"DBD9D9D9D9D9D9D9DBDDE0EA0000000000000000000000000000000000000000",
      INIT_1E => X"000000000000000000000000000000000000000000000000000000EEEAEADDDD",
      INIT_1F => X"00000000000000EEEEEE00000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"00000000EEEAE0DDD9D9D8D5D2D2D5D9D9DBD9D9DBDDEAEEF100000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"000000000000000000000000000000EAEAE0E0E0EAEA00000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"DBE3EE0000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"000000000000000000000000F1EADDDBDBD8D2C7C1C0C0BEC1C7CDD9DBDBD9DB",
      INIT_28 => X"E0EA000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"00000000000000B49797B5000000000000000000000000EADDDBDBDBDBDBDBDD",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"BBBBBBBEC1C7D2DBDBD9DBDBDDEA00000000000000000000DEC9C90000000000",
      INIT_2C => X"00000000000000000000000000000000000000000000EADDDBD5CDC1BEBEBBBB",
      INIT_2D => X"E3DBDBDBD9D9D9DBDBDBDBDDDD00000000000000000000000000000000000000",
      INIT_2E => X"00000000000000C9A78D735E422A262A45627E835873C90000000000000000EA",
      INIT_2F => X"BD656D767673B400000000000000000000000000000000000000000000000000",
      INIT_30 => X"DBDBCDC7BEB9B9B9B9B9B9B9B9B9B9BBC1CDD9D9DBDBDBDDE300000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000F1EEE0",
      INIT_32 => X"73D4000000000000EADDDBD5D9D9DBDBDBD2CDCDC7C7CDDBE0EA000000000000",
      INIT_33 => X"00000000000000000000000000007F5E5042424245414A4A545D7088ABAD6D3E",
      INIT_34 => X"DBD9DBDDEA0000000000AD141F5D6D4A68970000000000000000000000000000",
      INIT_35 => X"00000000000000EADDDBD2C7BCB9B9BBBBBBBBBBBBBBBBBBBBB9B9BEC7D5DBD9",
      INIT_36 => X"C1C7CDD9E0EE0000000000000000000000000000000000000000000000000000",
      INIT_37 => X"96B3D4EBEBF2F5F5B7583978DA00000000EADDDBD9D9DBDBDBD8CDC7C0BEBEBB",
      INIT_38 => X"0000000000000000000000000000000000000000000000005007021C4E627083",
      INIT_39 => X"BBBBBBBBBBB9BBC7D8D9D9DBD9DBDBDBE3EEEE00C2451976D49127328D000000",
      INIT_3A => X"0000000000000000000000000000EE00EADBD9D5C7BBB9B9BBBBBBBBBBBBBBBB",
      INIT_3B => X"DBDBD2C7BBB9B9B9B9B9B9B9BBC5CDDBEA000000000000000000000000000000",
      INIT_3C => X"000097261F70D3E2DADEE1EBF5F6F9F6F6F9F8AD4A2B88E0F1F1EADDDBD9D9D9",
      INIT_3D => X"4A88EDD088243EAB000000000000000000000000000000000000000000000000",
      INIT_3E => X"BBBBBBBEBEBEBEBEBEBEBEBEBEBEBBBBB9B9C0C7D5DBDBD9D9D9DBDDDDE0BA78",
      INIT_3F => X"000000000000000000000000000000000000000000000000EADDDBD9CDC0BBB9",
      INIT_40 => X"2483E6F1DDD9D9D9DBDBDBCDC0B9B9BBBBB9B9B9B9BBB9B9BBC5CDDDEA000000",
      INIT_41 => X"00000000000000000000000000A7501962B7E2D4D4D3D3D4DADEE1F2F8F8A24A",
      INIT_42 => X"CDD8D8DDDFCFA67454709FBDE2D376244EBD0000000000000000000000000000",
      INIT_43 => X"EEEADDDBCDC7C0B9B9BBBEBEBBBBBBBEBEBEBEBEBEBEBBBBBEBBBBB9B9BBC7C7",
      INIT_44 => X"B9B9BBBBBEC7D8DDEA0000000000000000000000000000000000000000000000",
      INIT_45 => X"CACACBCBCED4EBF8F59F3E2783E0DFDBD9DBDBD5CDC0B9B9B9BBBBBEBBBEBEBB",
      INIT_46 => X"000000000000000000000000000000000000000000000000A7501F58A2DCD1CB",
      INIT_47 => X"BEBBB9BBBEBBB9B9B9BBC3D6D2C7A674554A6291DCF2D3963541910000000000",
      INIT_48 => X"0000000000000000EEEAE0DDD9CDC1BBB9BBBBBBBBBBBEBEBEBBBEBEBEBEBBBE",
      INIT_49 => X"BBBBBEBBBBBBBBBBBEBBBBB9BEC3BBBBC0C7D8DDEA0000000000000000000000",
      INIT_4A => X"000000B450245DABD4D1CBCECECECBCBD4EBF8F29632307BD8DFDBD9D8CDBEB9",
      INIT_4B => X"A24A1F76DE000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"BEBEBEBBBEBEBEBEBBBEBEBBB9BBBEBBB9B9BBC0C3B9A37D55353F70B7E2E1DC",
      INIT_4D => X"00000000000000000000000000000000EEEEEADDDBD2CDC0B9B9B9BBBEBBBBBE",
      INIT_4E => X"242984D8DDDBC7BCB9B9BBBEBEB9BBBEBBBBB9BBBEC3C0B9B9B9B9BBBCC7D5DD",
      INIT_4F => X"0000000000000000000000000000B4422465B7D4D1CBCED1CECBCBD3E1F8F591",
      INIT_50 => X"492930629FCBD4DEEBB35D1455B8000000000000000000000000000000000000",
      INIT_51 => X"BEBBB9B9BBBEBBBBBEBEBEBEBEBEBEBEBEBEBEBBBBBBBBBBB9B9BBBEC3C0AE7A",
      INIT_52 => X"A48AA4BEBBB9B9BBC5C7D9DDEAEA0000000000000000000000EAEADDDBD5CDC1",
      INIT_53 => X"CECECECECACACBE1F5EB882B2286E5DFC1B9B9BBBBBBBBBBBBBBBBBBBBC0C3CC",
      INIT_54 => X"00000000000000000000000000000000000000000000000000A7421F76CADCCE",
      INIT_55 => X"BEBBBBBEC8CCAF7A4923305888ADD0E2DEEBD1651943A6F10000000000000000",
      INIT_56 => X"EAEAE0DDDDD9CDC7C1BBB9B9B9BBBBBEBBBEBEBEBEBEBEBEBEBBBBBEBEBBBBBB",
      INIT_57 => X"BBBBBBB9BBC0C8CCA372402C9BC8BBBBB9B9BBC0C1C7D8DDE3EAEAEAEAEEEAEE",
      INIT_58 => X"0000000097392783CEDCCECECED1CECACAD1DEF5E183322286C5C8B9BBBEBBB9",
      INIT_59 => X"C4C4C6C6EA000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"BEBEBEBEBEB9BBBEBBBBB9BBCCD6AF7A46292B4E78A2CEE1EDF5F8F5702B3492",
      INIT_5B => X"C5C7CDD5DBDDDDE3E3E3DDDDDBD9CDC7C5BEB9B9B9BBBBBBBBB9BBBBBBBEBEBE",
      INIT_5C => X"7E272C81C3C8B9B9BEBBBBBBB9BEC8CCA4725A21082CA4C8BBBBBBBBB9B9B9BE",
      INIT_5D => X"0000000000000000000000000000008C263296DAD3CBCECED1CECECAD1DEF5D4",
      INIT_5E => X"E1C2BDB7AB7E1008357474696B6B767E8897ABC2000000000000000000000000",
      INIT_5F => X"BEBBBBBBBBBBBBBEBEBEBEBEBEBEBEBBBBB9BBBBC3C8AE90612C22417EB3E1F0",
      INIT_60 => X"AEC0BBBBBBBEB9B9B9BBBBBBBEC1C7CDD5D5D5D5D2D2CDC7C1BEBBB9B9B9BBBB",
      INIT_61 => X"CBCED1CECECECBD1E1F5D1781C3C80C8BEBEB9BBBBC0C8C3A4805A4041100A64",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000731A4AABDCCB",
      INIT_63 => X"722C143F7EABBDBDBAAD9F88765E41190808192B303535302218141F416D96C2",
      INIT_64 => X"BEBBBBB9B9B9BBBBBEBEBBBBBEBEBBBEBEBBBEBEBEBEBEBEBEC0C0BEC0C0BEA3",
      INIT_65 => X"AE95612335707624389BC0B9BBBEBBBBBBBBBBBBB9B9B9BBBBBEBEC3C5C5C1C0",
      INIT_66 => X"00000000005E1265CAE0CECED1D1CECECECAD0EBF5CB6D1C3C98C0C0BBBEC0BE",
      INIT_67 => X"9F9F9F9688765D3F1F2773C90000000000000000000000000000000000000000",
      INIT_68 => X"BEBBBBBBBBBBC0AE722C1435709191836D4E301F1F32455465708896969F9F9F",
      INIT_69 => X"BEBEBEBEBEC0C0C0C0C0BEBEC0C0C0C0C0C0BEBEBEBEC0C0C0C0BEBEBEBEBEBE",
      INIT_6A => X"C25D1C49A4C0C3BEB995592C3570A2C25E2B72B9C3BEBEBEBEBEC0C0C0C0C0BE",
      INIT_6B => X"000000000000000000000000000000B5421883E2D0CED1CECECECECBCBD3EBF5",
      INIT_6C => X"91A2ADC2DEEBF2F2F2F2F5F5F8FEF8E1B7967854273273000000000000000000",
      INIT_6D => X"B2AFB2A9A9A9A9A998988A8A817A7272613C0E030412243F414E58626D707888",
      INIT_6E => X"C8C3C3C3C3C3C0BEBEC0BEBEBEC0C0C0C3C3C3C3C3C3C3C3C0BEBEBCBCBCAFB2",
      INIT_6F => X"CBCBD1D1CECECBCBD4EBF2B3581859A4B98149384E7696CBEDAD3549A4C8C3C3",
      INIT_70 => X"325EA70000000000000000000000000000000000000000000000A21C2796E2D4",
      INIT_71 => X"4E5D6D7E91ABCBE1F2EBEBEBEBEBE1EBEBEBEBE1EBEBEBF2F2F5F8F9F5BD763F",
      INIT_72 => X"5A5A5C53535353535353535353535353535353535553555555534C3F323E4E4E",
      INIT_73 => X"9691835819386C6C646A6461616159595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_74 => X"00000000007E1941ADDCD1CBCECECED1CBCBCBD4EBF5A24E1C494B2C22326288",
      INIT_75 => X"CAD0D4E1EBF5F8FEF6B362275097000000000000000000000000000000000000",
      INIT_76 => X"6D7078838896A2B3CBDEDEDEDEDCDCDEDEE1E1E1EBEBEBE1E1DEDAD4D0CECACB",
      INIT_77 => X"3934343434343435353439313131323030323232353E3E3F414A4A4F54585D62",
      INIT_78 => X"EBA24A3026396D838376706D624E414A4E4E4A453E3534353731323234393939",
      INIT_79 => X"000000000000000000000000000000004E1965BDDCD0CBCECECECECECBCAD3EB",
      INIT_7A => X"D0CECECECECACBCBCACBCACBCBCBCED1DEF2F5F8CE78222B7FB4000000000000",
      INIT_7B => X"B7B7B7BDBDBDBDC2C2C2C2CBCBCED1D4DCDCE2E1E1DEDCDADCD3D1CECBCECECE",
      INIT_7C => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7BDB7B7B7B7B7B7B7B7B7B7B7B7B7B7",
      INIT_7D => X"CBCBCECECBCECBCBCAD1E1EBCBABA2ABB7C2C2B7B3B7B7B7BDBDB7B7B7B7B7B7",
      INIT_7E => X"473C384A7FB40000000000000000000000000000000000000000AD411F83D1DA",
      INIT_7F => X"CBCBCACACBCED0D0D0CBCBD0D0D0D0CECECECECECBCECED0CAD0D1C2A2969678",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I3(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E6E6E6E6E6E6E6E1E1E1E1E1E1DEDEE2E2E0E0DEDEDADAE0D4D0D0CECECBCBCB",
      INIT_01 => X"DCDEDEDEDEDEE2DEE1E1E1E1E1E6E6E6E6E1E1E1E1E1E1E1E1E1E1E1E6E6E6E6",
      INIT_02 => X"00000000F18630309FE2D4CBCECECECBCBCBCBCBCBD4E1E1EBE1DED4DAD4D4D4",
      INIT_03 => X"D1CECED1C288411B1C1818465F56474E688DC900000000000000000000000000",
      INIT_04 => X"CECECECECECECBCED1CED1CECBCBD0D0CECECECECECECECECECED1CBD1DEE2DC",
      INIT_05 => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCECECECBCECECECECECECE",
      INIT_06 => X"D4D3D0D3D3D1CECECECECECECECECECECECBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_07 => X"00000000000000000000000000EAEAC4741C4EA2E2D3CBCBD4E2EDF1F0F4E2E2",
      INIT_08 => X"CED1D1CED0D0CEB7ADBACECECED3B36507000609061757573B3837506897B400",
      INIT_09 => X"CECECECECBCBCECECECBCECECBCECECECECED1D1D1CECECED0CED0D1D1D1CECE",
      INIT_0A => X"CECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECE",
      INIT_0B => X"D0E2D0B3A29F9FA2ABB7CBCBCBCBCECBD0D0D1CBCECECBCECECECECECECECECE",
      INIT_0C => X"0F3B6184785D41325EA700000000000000000000000000DDDBDFB1551F65B7DA",
      INIT_0D => X"CECBCBCECECBCBCED1CBCBCBCBCBD1DCB788769FC2D3D1D4AD5807000B2E1706",
      INIT_0E => X"CED1CECBCED1D1D1CECBCED1D1CBCECECECBCBCBCED1CED0CBCBCBCBCBCBCBCB",
      INIT_0F => X"CBCECECECED1D1D1CBCED1D1D1CECBD1D1D1D1CBCBCED1D1CECBCBCED1CECBCB",
      INIT_10 => X"EADBD9DDDB9C3F2776C2E2CE9F765D4E414E6278A2BDD1CECBD0D1CED0D0CECB",
      INIT_11 => X"CED4CA7612000846672F1F629FCBC2AD967024348C00000000000000000000F1",
      INIT_12 => X"CECBCBCACECECBCBCBCECBCBCBCECECBCBCBD1CBCBCBCED0D3B38878837EADDC",
      INIT_13 => X"CED1CECBCBCED1CECBCECED1CECBCECECED1CECBD1CECECECBCECECECBCBCECE",
      INIT_14 => X"D1CED1DCB7ABBADCD1CBCBCED1CECECECED1CECBD1CED1CBCBD1CECECECECBCE",
      INIT_15 => X"000000000000000000EEDDD9D9D9DDD98F293296B762325D91836D62585876AB",
      INIT_16 => X"CBD1CB88709FA26DA2DECBD1D3AB580A00056A9488A2C2D3D4D0CAB391343996",
      INIT_17 => X"CED4DAD1CBCEE2EAD4CBD1EDF0E1D1D1EBF0DACBD1F0F0DCCEF0F1DED1E2F5EB",
      INIT_18 => X"CEDADCD0CBCBCBD4DED4CBCBD3DAD4CECBCEDADCCECBCECECECBCECED4DCD1CB",
      INIT_19 => X"659FC2BDADA29F969FB7CED3BD8870789FABD1EADCCECBCECECECBCED4DCD0CB",
      INIT_1A => X"D1CBCED1D1D0E17F3926000000000000000000E0DBD9D9D9DBD8C7815C4A2430",
      INIT_1B => X"91B3CB9688ABCA9F7696CBD4CB706DB3AD629FDECBCED1D1A26D323588D0D0D0",
      INIT_1C => X"CBDCE2DCCED0BDBDCACECBBDB7CBD1CB9F91B7D0BD9688A2CBCB917EADD0BD88",
      INIT_1D => X"CED0DCD0CECBBDB7BDD0CBB7BDCBCECECBBAB3B7D3CEC2B7B7CECECAB7BDCECE",
      INIT_1E => X"DBD9DBDFD680401C2770ADD0D4D3D3D3D3D0CBD0CED0AD6270918891BDADB3CA",
      INIT_1F => X"CED1D3CBC2C2CBD3D4D3CECBCBCECED1E0C265030000000000000000EADBDBDB",
      INIT_20 => X"3476C2BD411888D0AD3F4196B73F307EBD6D0A54CBDECB7876BDA25496E2CBCB",
      INIT_21 => X"AB767ED1D4B37E88BAD4D3ABA2B3CBD08878A2D4B78376ABD0CB5D419FDCB35D",
      INIT_22 => X"A24E9FD18388AB8888C2CBADA2BDDCC29178A2E2C28370A2DCDCCB967891E0D0",
      INIT_23 => X"0000000000EEE0DBD9DBDDDDD9B281491F4A96CBD4D4D3D3DCD4D4D3D1CED0DA",
      INIT_24 => X"CEA2A2B37E4E96E2CED1D1CECED3DAD4D1CBCED1D0D0CED1D1D0B0D87B080000",
      INIT_25 => X"2491D3CB583596D4BD765D91CBAD4A2483CEB34F62A2A2273488BA831B5DCAD4",
      INIT_26 => X"1270E2DECB7E4A70E2DE913241D0DCA24158BAE2ED4E327ECBDC4E2B83E19F35",
      INIT_27 => X"CECBC2B3ADB7CECECEDCA24E9FCE7E83AB9F9FD0BD7E4E96F0AD624191F0C258",
      INIT_28 => X"D0D3CAB095A37B1800000000000000EADDD9DBDBDBD9A65A182B7EBDDCDCD0D1",
      INIT_29 => X"C2ABADBDCBBDABB3CACED0DCA2583F7EB7D4CED1D1CECBCBCED1CECECECBCED1",
      INIT_2A => X"96BDE2E2A296BDE1D1ABA2C2D3D0B3ABBDCBCBBDB7C2CECBADABB7CBCAB3B7CA",
      INIT_2B => X"ABBDD4C2ABA2B7D0CBAD9FB3D1CECBB7ABB7D1CEBAA2ABCECEBDABADCBD3D496",
      INIT_2C => X"2B2B6DABD3E1DED1C2BDAB8354243E88D3D4CED0B7706D919188C2D3C2D0CAB7",
      INIT_2D => X"CECED0CECED0CED1D1D1CBB8AA9587AF740D000000000000EEE0DBDFDFCFA669",
      INIT_2E => X"CBD1E2EBDACED1E2DED0D3EBE2DCD1DCEBDECECBD3DAB78883B3D1D1D1CECECE",
      INIT_2F => X"E2CBCBD3E2E2D1D3DCC2B3ADA2A2A2ABABADB3C2CBCBCAD3EBF4EDDCDCE2E2D4",
      INIT_30 => X"96A2ADABCBE0D3D0D1DCE2D0CBD1D4DCD0CBD0DEEDDACBCBCEDCE2DECECBDCE2",
      INIT_31 => X"0000F1F1DFC49C74433F5483CBEDD1AD9F88704E3F4E545876ABD4D4D1D1CBAB",
      INIT_32 => X"D0DCE1DCD1D0CECED0CBCBCED1D1D1D1D1CACAB8B1A090878E9C5D0800000000",
      INIT_33 => X"8896A2ADB3B7BDC2D1D4D3CBD1D3D1CECED0D1D1CED0D0D1D1CED4D3D1CECECE",
      INIT_34 => X"CBCECED1D0D1CECECED4D0D0CBD1D4E2DACBBD91705D4F54545D5D626D767E83",
      INIT_35 => X"84B0C6C6CBC6CBCED0DEDED4DCD4D1CECECBCED1D3D1CBCED3D4D0CBCED3D4D1",
      INIT_36 => X"87879569352A000000000000EEC6A67D553F456DABD3B796836D584E4C210E47",
      INIT_37 => X"CECECBCBCBCECECBCBCECED3D3CED0D0D0D1CED0D0D1D1D1D0D0CAB8ACA09587",
      INIT_38 => X"181919181F2427343E414A4E545D65768396ABBDCACECBCBCED1D1CECECECECE",
      INIT_39 => X"D1D1CECBD0D0D1CBCBD0D1CBCECECECED1D1CECBCBCED1D0D0D4C2A288542B1F",
      INIT_3A => X"5D41352938527A6C4B5980A3AAAAACB0B8B8CAD1D4D0D3D1CECED0D0D0CECED1",
      INIT_3B => X"C6B8B8AAA095908989879395591842B40000000000E8B07B4C2B3065ADD3AB83",
      INIT_3C => X"D3CBCED1D1D1D1CED1D1D1D1CBCBCBD1CECECED0CBCBCBCBCBCED0D1D3D4D4D4",
      INIT_3D => X"EDEDAD76585D6D7E889191919191918888837E766D62544A4E545865656D9FC2",
      INIT_3E => X"B8C6C6D3D4D4D4D4D3D1D1CED0CAD0D0D0CBD0D0D0CECED0CED1D1D1CECBCBD0",
      INIT_3F => X"22081265B3C2884F26192349648AA4AEBBAE81402C4B79999995959CA0AAACB0",
      INIT_40 => X"D4D4D4D4D1C6B8B8B0ACA0A09590908987879393713B1C42970000000000CB76",
      INIT_41 => X"A2ABABA28358191265B3DCCED1D1D1D1D1CED0D0D0D0CBCECECECECECED1D3D3",
      INIT_42 => X"D1CED0CECBCBD0DCEDD0916D5D54657E9FB7CEDADAD4D4D3D1CAC2BAB3ADABA2",
      INIT_43 => X"254667879999959595959BA0A0AAACB0B8B8B8CACBD3D4D4D4D4D4D4D3D1D1D1",
      INIT_44 => X"4597000000000000CB762B0D1841654E2B2B38527290A4B9C8C8C3C3AE7A492C",
      INIT_45 => X"D1D3D3D3D4D4D3CECBC6C6B8B8B8ACAAA09E959590908787878E938E79572F1C",
      INIT_46 => X"EBEBEBEBEBEBEBEBEBF2F9F8D4915D30121C70B7D0CED0CECECECED0D1D1D1D1",
      INIT_47 => X"B8B8B8B8C6C6C6CACBD1D1D4D4D4D4E1E2C2916D411C35769FB7D3E1E1E1EBEB",
      INIT_48 => X"C8C3BEBBB9BEC0AE8A5938232F465967798793939395909095959E9EA0AAACB0",
      INIT_49 => X"878E8E8780713B141F68B40000000000000000A2786060584135436181A4AEC3",
      INIT_4A => X"D1D1D1D1D1D1D1CECBCBCBCACACAC6C6B8B8B1AAA0A095959090908987878987",
      INIT_4B => X"3F91D3DED3D0D3D1D3D4DEE1EBEBF2F6F6F5F5F5E1AB6D2B101F5D91B7CED1D1",
      INIT_4C => X"8787878789898990909095959B9EA0AAAAACB0B8B8C6CBCAD0CBAD78341B2B1F",
      INIT_4D => X"C4A68692AAAFBBC3C0BEBBBBBBBBBBB9BEC0C0AE9061230E0F254B6779828287",
      INIT_4E => X"8789898B8787878787879393895F1E061465B400000000000000000000EAD9C4",
      INIT_4F => X"073478ABC2CED3D3D3D3D3D4D4D4D4D1CAC6B8B0B0AAA09E9595909090909090",
      INIT_50 => X"959B955C14104EA2B7761C41A2DCD0CBCBCBD0D0D1D1D1D1D1E1F5FEF8AB540A",
      INIT_51 => X"A48A64381406060E2C5271879393938E87878789878789909090909090909090",
      INIT_52 => X"00000000000000EEE3D9D9D9CFCFD5C5B9BBBBBEB9B9BBBEBBBBB9BBBBBEB9AE",
      INIT_53 => X"90908B87878787878787878787878E8E8E93877152250F14356897C900000000",
      INIT_54 => X"D3E1F2F5D488451A1438698FA5ACB0B0ACACAAAAAAA0A0A99B9B959595959090",
      INIT_55 => X"8E8E8E8E8E878787878E825217182B1F24584F456291BDD3CECBCBCACAD0CBCB",
      INIT_56 => X"BBBBBEBBB9B9B9BBBEC0C3B9A495817259492C170F0F1E3B4B5F718090938E8E",
      INIT_57 => X"426891DA0000000000000000000000000000DDDBDBDBDBDBDBC7B9B9BBBEBBBB",
      INIT_58 => X"898787878787878787878787878787878787878787878980716759463B2C2C30",
      INIT_59 => X"D3CECBCECBCBCAD1DAEBEBEBB783542217234B799B9B9B959595959590909090",
      INIT_5A => X"2C231E171E253C464B595F6767717179797971573B1C2762888365656576ABD3",
      INIT_5B => X"DBDBDBC7B9B9BBBBBBBEBEBBBBBEBBBBBEBBBBBBBBBEC0C3C8C5AE957A644938",
      INIT_5C => X"594B46382B1C1A315E91D40000000000000000000000000000000000E3DBD9DB",
      INIT_5D => X"8787878787878787878787878787878787878989878789828079797171676761",
      INIT_5E => X"96D3E6E2D0BAD4DEDAD1CECECBCBCED3DADEE1DAB7885D1C0B17528293938787",
      INIT_5F => X"C0C7D2D2D6D6CCD7D7AF8A6C472C170D0D0D1417171E232F3C3B3C3B3B1E184A",
      INIT_60 => X"000000000000EADBD9D9D5DBDBCDBEB9B9B9BEBBBBBEBEBBBBBEBBBBB9B9BBB9",
      INIT_61 => X"6767524B463B2C1E180E0A12224E709FCBE80000000000000000000000000000",
      INIT_62 => X"0B25678E938E8787878789878787878987898789898982808079797979717171",
      INIT_63 => X"0D0D080301030A4191D0DED3CBCED1D1D1CECBCECBCBCBD1D4E1EBE1B783410D",
      INIT_64 => X"BBBBBBBEBEBBB9BBBEBBCDEEFEF8F5E0C7BBBBBEC3CCCCBFAF957259402C170E",
      INIT_65 => X"0000000000000000000000000000000000DDD9D9D5DBDBD5C7B9B9B9BBBBBBBE",
      INIT_66 => X"4B4646463B3B3B2F2C211C1C222B3F475369748494A8B0C2CBDBDFE5EEF1F100",
      INIT_67 => X"E1F2F2CEA270350F080D4B79898980797171717167676767675F61575752524B",
      INIT_68 => X"C8C8C8C0B9AFA3A1A1A18A6C380E103E83B3D4DED4CECBCBCBD1CECBCBCBD0D4",
      INIT_69 => X"DBD9CDBBB9B9BEB9BBBEBBB9BBBBBBBBBEC7DBDBEAF8FEFEFEF5D8B9B9BBC0C3",
      INIT_6A => X"E5F1EEDDD5D5DBEAF1000000000000000000000000000000000000E0DBDBD9D9",
      INIT_6B => X"3C3C2F382F2C2F2F38383C3C49494953535C5C6969747E88949AA5ACB2C7D6D7",
      INIT_6C => X"CECECECBCBCBD0DEEBF2E1B791622B0A050911133B525946464646464047403C",
      INIT_6D => X"F8FEFAF8E0BEB9B9B9B9B9B9BBC0C3CCD7D7CC9B7253475478A2D0E2DECECBCE",
      INIT_6E => X"000000000000DDD9D9D9DBDBD2C7BBB9B9BBBBBBBEBBBBBBB9B9C5E0F5F5F5F9",
      INIT_6F => X"E9E9E9DFDFD6C8C3BBB9C3D2DBDBD9D9DBEAF100000000000000000000000000",
      INIT_70 => X"29404747474C4C5453515152515959596164646C72727A818A9CA0AAACC4C7DF",
      INIT_71 => X"6596D1EDDCD0CBCED0D0CAD0CACBD1E1EBEBD4AD8C582B0800020B2D4D361317",
      INIT_72 => X"BBB9B9B9C7EAFEFEFEFEFEFAFEF8EED8C5BBB9B9BBBBBBBBC3C8AE907251434A",
      INIT_73 => X"00000000000000000000000000000000E0DBD9D9DBD9D9CDC1B9B9B9BBBEB9B9",
      INIT_74 => X"CCCCC5D6D6D6D6C8C3C0BBB9B9B9B9B9B9B9B9BBC3D2DBDBD9D9DBEAF1000000",
      INIT_75 => X"01000321444D63632D0F35839294949C9CA0A9A9A4AEAEB9C0CCCCCCCCCCCCCC",
      INIT_76 => X"C0C0BEA47A3C223F6D9FD3E1DAD4D3D1CED0CECECBD0D0D4E1EBEBB37E4A1806",
      INIT_77 => X"DBD9CDC0BBB9B9BBB9B9B9B9BEC5D8EAF8FAFEFEFEFAFAFEFEF2D8BBB9B9BBBB",
      INIT_78 => X"DBDBDBD9DBEAF10000000000000000000000000000000000000000DDDBD5DBD9",
      INIT_79 => X"C0C3C3C3C3C3C3C3C0C0C0C3C0BEC0C0BEBBBBB9B9B9B9B9B9B9BBB9B9B9C1D8",
      INIT_7A => X"F2F6E19F6231120B050200035466634D2836361D4CB8D8C7C5C1C0C0C0C0C0C0",
      INIT_7B => X"FEFEF9F4D8BBB9B9BEC3CCAF7A38213F3F3E65ABD4DCD1D1D4DADEE1E1E1DEE1",
      INIT_7C => X"0000000000EADDD9D9DBDBDBD9CDC0B9B9BBBBBBC5D8EAEEF2F5F9FEFEF8FEFE",
      INIT_7D => X"B9B9BBBBBBBBB9B9C1D9DBD9D9D9DBEAF1000000000000000000000000000000",
      INIT_7E => X"D6C8C3C3C0BEBEBEBEBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B6",
      INIT_7F => X"CECED1D4D4D4DAEBF5F5D37F50260A03050B0F101A438F77482D3A28362047B8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I1(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I2,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEFEFEFEF9F6F5EEEEEAEADDD8CDC5BBBBC3CCBC8140294A78965D24419FCBCE",
      INIT_01 => X"000000000000000000000000000000F1EADDD9D9DBDBDBD9CDC1B9B9B9C5DDF5",
      INIT_02 => X"BEBEB9B9B9B9B9B9C5CDCDBEB9B9B9B9B9BBC7D9DBD9D5D9DDEA000000000000",
      INIT_03 => X"9D5B203A4D2D20154CACC0BBB9BBBBBBBBB9B9BBBBBBBBB9BBBEBBBEBEBEBEBE",
      INIT_04 => X"3F5D8383655470ABCBCBCECACACAD1E1F2F2B57F4F2913050202020629516A85",
      INIT_05 => X"DBDBD8CDC7BBB9C5D8EEF2F1EEEAE0D8D8CDCDC7C7C3BEB9BBC3CCBC8F51292B",
      INIT_06 => X"DBD9DDEA0000000000000000000000000000000000000000000000EADDD9D9D9",
      INIT_07 => X"BBB9BBBBBBBEBEBEBEBEBEBBBBC0C5C5C7CDE0F2EAC1B9B9B9B9B9BBC7D9DBDB",
      INIT_08 => X"2D16090905052E66778B8B4420364D2011215CB2C0BBB9BEBBBBBBBBBBBBBBBB",
      INIT_09 => X"BEC3C0AEA37534123E88916D5D5478ADD1CECBCBCBD0D3DEE1E1CB9658180611",
      INIT_0A => X"000000000000EADDDBD9DBDBD8DBD5C7BEBBC0CDCDC5C5C0BBBBB9B9BBBBBBBB",
      INIT_0B => X"C7C5C3BEBBBBC7D9DBD8D5D9DDEE000000000000000000000000000000000000",
      INIT_0C => X"BBBBBBBBBBBBBBBEB9B9BBBBBBB9BBBBBBBBBBBBBBB9BED8F4F5F8F8F8F5EACD",
      INIT_0D => X"EBF2DA96450A174949152028130C1D282828486F6F662E0C111D0C348FC0BEBB",
      INIT_0E => X"B9BBBBBBBBBBBBBEBEBBB9AEA97529123583B7CECEBABAB7C2D0D3CECED0D1D4",
      INIT_0F => X"0000000000000000000000000000000000EAE3DBD9D9D9DBDBDBD2C1BBB9B9BB",
      INIT_10 => X"BBD8F2F9FEFEFEF9F5F5F5F5F0D8C0BECDDBDBDBDBDBDDEE0000000000000000",
      INIT_11 => X"6E3D110B2975AEC0BBBBBBBBBBBBBBBEBBB9B9B9C0C5BEB9B9B9B9B9BBBBBBB9",
      INIT_12 => X"DEDCD4CECBCED4E1F2F2D3964E19080E599BA48057250B0B152E44485B6F7785",
      INIT_13 => X"D9D9D9DBDBD2CDBEBBBEB9AEAEAEAEB9B9AEAEA47A51211F4576A2D0DED0D0DC",
      INIT_14 => X"EAEE0000000000000000000000000000000000000000000000000000EEEADDDB",
      INIT_15 => X"E0CDBBB9B9B9BBB9B9B9BBBCCDD8E0EAF4F2F5F8F8F8F2D8BEC0CDDBDBDBD5D8",
      INIT_16 => X"61492117172E3D3D3D3C332525477CAFC3BBB9BBBBBEBBBBBBB9B9B9C7D8EAEA",
      INIT_17 => X"4A6D9FD1E1D4CECBCBCBCBCACBD1DEEBF5F2D49F5D291311162E3C64A4C8A37C",
      INIT_18 => X"0000000000000000EAE3DBDBDBD9DBDBD8D2C7A38A72727A8A958A6C49382935",
      INIT_19 => X"D2C5B9C1D9DBDBDBD5DBEA000000000000000000000000000000000000000000",
      INIT_1A => X"BEBBBBB9BECDE00000000000CDCDD8C7BEBBBBBBB9B9B9B9C3C7D8D8D8D8D8D8",
      INIT_1B => X"112D4836161552A4CCD7CC956C51403838382F252C406CA3C5C8BBB9BEBBBEBE",
      INIT_1C => X"60747B86845D3E394E7EB3E2E2D0CECBCBCBCBCED1D4EBF2F5F2C9976830130C",
      INIT_1D => X"0000000000000000000000000000000000000000EADDDBD9D5D8DBDBB16A3843",
      INIT_1E => X"B9B9B9B9B9B9B9B9B9B9B9B9BBC7D9DBDBDBD9DBEA0000000000000000000000",
      INIT_1F => X"BFC8C0BBB9BBBEBBBBBBBBBBB9B9C1EA00000000000000000000CDBBB9B9BBB9",
      INIT_20 => X"F5F6D19F6D2A0402112020202D3636161572AFCCC3C8CCBFAF9B8A8A8A8AA3BF",
      INIT_21 => X"EADDDBD9DBDDA643103470889696A2ABADC2E1EBE1DED4CECECBCBCED3DEEBF2",
      INIT_22 => X"00000000000000000000000000000000000000000000000000000000000000EE",
      INIT_23 => X"000000000000B9B9B9BBBBBBB9B9B9B9B9B9B9B9B9B9C0D2DBDBDBDBD9DDEE00",
      INIT_24 => X"C8CCC8C3C0BEBEC0C8C8C8C0B9B9B9BBBEBBB9B9B9B9B9B9C1EA000000000000",
      INIT_25 => X"E1E1E1DEDEE1F2F5F5ECB48D5E2721150C0916284D481D1311201D40AFCCB9C0",
      INIT_26 => X"00000000000000000000EEEAE0DDDBD5C486553F4A587088A2C2E6F2F2F2EBE1",
      INIT_27 => X"C7D9DBDBDBDBDBE0000000000000000000000000000000000000000000000000",
      INIT_28 => X"B6B9C7EA00000000000000000000000000BBB9B6B9BBBEBEBEBBBBBBBBBBB9BB",
      INIT_29 => X"2D16110C155AAFC8B9B9B9B9BBBEC0C0C0C0BEB9B9BBBEBBBBB9B9B9B9B9BBB9",
      INIT_2A => X"4A4A4A4F5D708396ABC2EBF8FEFEFEFEF5C98D68421F0F0C204D5B57567A986E",
      INIT_2B => X"00000000000000000000000000000000000000000000EEEAE0DDDBCFB186694E",
      INIT_2C => X"BBBBBEBBBBBBBBBBB9C0CDDBDBDBDBD9DDEA0000000000000000000000000000",
      INIT_2D => X"BBBBB9B9BEBEC0C5C1C1C5C5D8000000000000000000000000000000D8C5BEB9",
      INIT_2E => X"13090C2E44566E989872363620254998B9C0B9BBBEBBBBBBBBBBBBBBB9BEBBBE",
      INIT_2F => X"F1F100EAE7EAE7CFA68F745C4C3F3535353F3F4A5E768DA7A78D73624E433825",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000D8BEB9BBBEBBBBBBBBB9BBC7D8DBD9DBD9D9DD0000000000",
      INIT_32 => X"BBBBBBBBBBBBBBBBBBBBB9B9BEC0C7CDCDD2D2D2D8EA00000000000000000000",
      INIT_33 => X"304E583F30405A7A907A511E0B0B0F152F5656443A485F7295B9BEBBBBBBBEBB",
      INIT_34 => X"0000000000000000000000000000EEEEE7E7E7DFC4B19C9274604A301C191218",
      INIT_35 => X"DBDBD9DB00000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"00000000000000000000000000000000000000C7B6BBBEBBB9B9B9B9C7D8DBDB",
      INIT_37 => X"A4AEC0BEBBBBBEBEBEBEBEBEBEBBBBBBBEB9B9B9BBC1C7D2D8D9D9DBD9D9E000",
      INIT_38 => X"DBD9C4B1A69C94846A5A515964758190A4AEBBAEA48A75512C140B0F0F153C7A",
      INIT_39 => X"00000000000000000000000000000000000000000000000000EE00EEEEEADDDD",
      INIT_3A => X"BEBBB9B9B9C1CDDBDBD9D9D9DBDD000000000000000000000000000000000000",
      INIT_3B => X"D9D9D9D9DBDBDDDD0000000000000000000000000000000000000000CDBBB9BB",
      INIT_3C => X"AEA49590817A818195A4B9C0BEB9BBBEBBBBBBBBBBBBBBBBB9B9B9B9BBC0C7D2",
      INIT_3D => X"0000000000EEEEEEEAE7DDD8D5DBDBDBDBCFC4B1ACA9A9AEB9BBBBBEBEBEBEBB",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"CDCDCDCDC7C1BBB9BBBBBBB9B9BBC7CDD9DBDBD9DBD9DB000000000000000000",
      INIT_40 => X"BBBBB9B9B9BEC7CDD8D9D9D9DBE3EAEA0000000000000000EADBD2CDC7C7CDCD",
      INIT_41 => X"D2D2CDC5C3BBB9B9BBBBBEBEC0C0C0C3C3C0C0BEBBBBB9B9BBBBBBBBBBBBBBBB",
      INIT_42 => X"0000000000000000000000000000000000000000EAE0DDDDDBD5DBDBDDDDDBD5",
      INIT_43 => X"E000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"000000DDD2C7BEB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9C0C7D2D9D9DBDBD9D9DB",
      INIT_45 => X"B9B9B9B9B9B9B9B9B9B9B9BBBBC0C5CDD8DBDBDBDDE3EA000000000000000000",
      INIT_46 => X"00EAE3DDDBDBDBDBDBDBDBDBD5D2CDC7C1C0C0C0BEBEBEBEBEBEBEBEBEB9B9B9",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"CDD8DBDBD9D5D9D9DBDD00000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000EADBD5C7C0BEBBBBBBBBBBBBBBBEBEBBC0C7",
      INIT_4A => X"BEBBBBBBBBBBBBBBB9B9BBB9B9BBBBBBBBBBBEBBBEC0C7CDD5DBDBDBDBDDEA00",
      INIT_4B => X"0000000000000000000000F100EAEADDDBDBDBDBDBD9D9DBD9D9D9D2CDC7C1C0",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"C7C7C1C7C7C7CDCDD5D9DBDBDBD9D5D9D9DBDDEE000000000000000000000000",
      INIT_4E => X"D5DBDBDBDBDDEA000000000000000000000000000000000000EEEADBD5D2CDC7",
      INIT_4F => X"DBDBD9D9D9DBDBD9D5D5D5CDCDC7C7C1C1C1C1BEC0C0C0C0C0C3C5C7C7CDD2D9",
      INIT_50 => X"000000000000000000000000000000000000000000000000000000EAE3DDDBD9",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"00000000EEEAE0DDDBD8D5D2D5D5D5D9D9D9DBDBDBD9D9D9D5D9DDE3EA000000",
      INIT_53 => X"D2D2D2D2D2D5D8D9D9D9D9DBDBDD000000000000000000000000000000000000",
      INIT_54 => X"000000000000EEEAEAEAE0DDDBDBDBD9D9D9D9D9D9D9D9D9D5D5D2D5D2D2D2D2",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"D9DBDDE0EA000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"00000000000000000000000000000000EEEAE0DDDDDBDBDBDBDBD9D9D9D9D9DB",
      INIT_58 => X"DBDBD9D9D9D9D9D9D9D9D9D9D9D9D9DBDBDBDBDBDD0000000000000000000000",
      INIT_59 => X"000000000000000000000000000000000000F1EEEAEAEAEAE3DDDDDBDBDBDBDB",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"DDDDDDDDDBDBDBDBDDDDDDE3EAEE000000000000000000000000000000000000",
      INIT_5C => X"00000000000000000000000000000000000000000000000000000000EEEAEAE3",
      INIT_5D => X"0000EEEAEAEAE0DDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDD0000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"000000000000000000EE00EAEAEAEAEAEAEAEAEE000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I2(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \plane_bram_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram_blk_mem_gen_prim_width is
  port (
    I3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of plane_bram_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end plane_bram_blk_mem_gen_prim_width;

architecture STRUCTURE of plane_bram_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.plane_bram_blk_mem_gen_prim_wrapper_init
    port map (
      I1 => I1,
      I3(7 downto 0) => I3(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \plane_bram_blk_mem_gen_prim_width__parameterized0\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \plane_bram_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \plane_bram_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \plane_bram_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\plane_bram_blk_mem_gen_prim_wrapper_init__parameterized0\
    port map (
      I1(7 downto 0) => I1(7 downto 0),
      I2 => I2,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \plane_bram_blk_mem_gen_prim_width__parameterized1\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \plane_bram_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \plane_bram_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \plane_bram_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\plane_bram_blk_mem_gen_prim_wrapper_init__parameterized1\
    port map (
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \plane_bram_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \plane_bram_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \plane_bram_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \plane_bram_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\plane_bram_blk_mem_gen_prim_wrapper_init__parameterized2\
    port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of plane_bram_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end plane_bram_blk_mem_gen_generic_cstr;

architecture STRUCTURE of plane_bram_blk_mem_gen_generic_cstr is
  signal \n_0_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_1_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_2_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta3_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta5_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_ena : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.plane_bram_bindec
    port map (
      O1 => \n_0_bindec_a.bindec_inst_a\,
      O2 => \n_1_bindec_a.bindec_inst_a\,
      O3 => \n_2_bindec_a.bindec_inst_a\,
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ram_ena => ram_ena
    );
\has_mux_a.A\: entity work.plane_bram_blk_mem_gen_mux
    port map (
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      I1(7 downto 0) => ram_douta3_out(7 downto 0),
      I2(7 downto 0) => ram_douta1_out(7 downto 0),
      I3(7 downto 0) => ram_douta5_out(7 downto 0),
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.plane_bram_blk_mem_gen_prim_width
    port map (
      I1 => \n_0_bindec_a.bindec_inst_a\,
      I3(7 downto 0) => ram_douta5_out(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\plane_bram_blk_mem_gen_prim_width__parameterized0\
    port map (
      I1(7 downto 0) => ram_douta3_out(7 downto 0),
      I2 => \n_1_bindec_a.bindec_inst_a\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\plane_bram_blk_mem_gen_prim_width__parameterized1\
    port map (
      I1 => \n_2_bindec_a.bindec_inst_a\,
      I2(7 downto 0) => ram_douta1_out(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\plane_bram_blk_mem_gen_prim_width__parameterized2\
    port map (
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of plane_bram_blk_mem_gen_top : entity is "blk_mem_gen_top";
end plane_bram_blk_mem_gen_top;

architecture STRUCTURE of plane_bram_blk_mem_gen_top is
begin
\valid.cstr\: entity work.plane_bram_blk_mem_gen_generic_cstr
    port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of plane_bram_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end plane_bram_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of plane_bram_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.plane_bram_blk_mem_gen_top
    port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \plane_bram_blk_mem_gen_v8_2__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "./";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "NONE";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 3;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "plane_bram.mif";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "plane_bram.mem";
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 15000;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 15000;
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 14;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 15000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 15000;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 14;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "ALL";
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "4";
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "Estimated Power for IP     :     2.3264 mW";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \plane_bram_blk_mem_gen_v8_2__parameterized0\ : entity is "yes";
end \plane_bram_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \plane_bram_blk_mem_gen_v8_2__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.plane_bram_blk_mem_gen_v8_2_synth
    port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity plane_bram is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of plane_bram : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of plane_bram : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of plane_bram : entity is "blk_mem_gen_v8_2,Vivado 2014.4.1";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of plane_bram : entity is "plane_bram,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of plane_bram : entity is "plane_bram,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=plane_bram.mif,C_INIT_FILE=plane_bram.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=15000,C_READ_DEPTH_A=15000,C_ADDRA_WIDTH=14,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=15000,C_READ_DEPTH_B=15000,C_ADDRB_WIDTH=14,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=4,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     2.3264 mW}";
end plane_bram;

architecture STRUCTURE of plane_bram is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.3264 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "plane_bram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "plane_bram.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 15000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 15000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 15000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 15000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\plane_bram_blk_mem_gen_v8_2__parameterized0\
    port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13) => '0',
      addrb(12) => '0',
      addrb(11) => '0',
      addrb(10) => '0',
      addrb(9) => '0',
      addrb(8) => '0',
      addrb(7) => '0',
      addrb(6) => '0',
      addrb(5) => '0',
      addrb(4) => '0',
      addrb(3) => '0',
      addrb(2) => '0',
      addrb(1) => '0',
      addrb(0) => '0',
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      dina(7) => '0',
      dina(6) => '0',
      dina(5) => '0',
      dina(4) => '0',
      dina(3) => '0',
      dina(2) => '0',
      dina(1) => '0',
      dina(0) => '0',
      dinb(7) => '0',
      dinb(6) => '0',
      dinb(5) => '0',
      dinb(4) => '0',
      dinb(3) => '0',
      dinb(2) => '0',
      dinb(1) => '0',
      dinb(0) => '0',
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
