Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri May 17 16:05:41 2019
| Host         : LAPTOP-DULDV2AB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           23 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------+------------------+------------------+----------------+
|  clkDiv/CLK                  |               | reset_IBUF       |                1 |              1 |
|  clkDiv/fiveHundredHzClk     |               | digit            |                1 |              1 |
|  clkDiv/fiveHundredHzClk     |               | reset_IBUF       |                1 |              1 |
|  clkDiv/CLK                  | v0            | reset_IBUF       |                2 |              5 |
|  clkDiv/CLK                  | v1            | reset_IBUF       |                2 |              5 |
|  clkDiv/fiveHundredHzClk     |               |                  |                5 |              8 |
|  clkDiv/clkWiz/inst/clk_out1 |               |                  |               18 |             66 |
+------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 5      |                     2 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


