lbl_80D07960:
/* 80D07960 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80D07964 00000004  7C 08 02 A6 */	mflr r0
/* 80D07968 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80D0796C 0000000C  3C 60 80 D1 */	lis r3, data_80D085B8@ha
/* 80D07970 00000010  38 63 85 B8 */	addi r3, r3, data_80D085B8@l
/* 80D07974 00000014  4B 55 B7 D8 */	b ModuleConstructorsX
/* 80D07978 00000018  4B 55 B7 10 */	b ModuleProlog
/* 80D0797C 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80D07980 00000020  7C 08 03 A6 */	mtlr r0
/* 80D07984 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 80D07988 00000028  4E 80 00 20 */	blr 
