<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro pll.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro pll.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa435ddf3620015bb1b9cb3557c5fd790" id="r_aa435ddf3620015bb1b9cb3557c5fd790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aa435ddf3620015bb1b9cb3557c5fd790">PLL_CS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8000013f)</td></tr>
<tr class="separator:aa435ddf3620015bb1b9cb3557c5fd790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5757887694b9207a2b29ad713a27e4f9" id="r_a5757887694b9207a2b29ad713a27e4f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a5757887694b9207a2b29ad713a27e4f9">PLL_CS_BYPASS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5757887694b9207a2b29ad713a27e4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe71b901410b5973dcf2fdd4c66f880f" id="r_afe71b901410b5973dcf2fdd4c66f880f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#afe71b901410b5973dcf2fdd4c66f880f">PLL_CS_BYPASS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:afe71b901410b5973dcf2fdd4c66f880f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f48d4c5f10344abdee68a0e991f153" id="r_ac9f48d4c5f10344abdee68a0e991f153"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ac9f48d4c5f10344abdee68a0e991f153">PLL_CS_BYPASS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac9f48d4c5f10344abdee68a0e991f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe84ca0d1a1ecd07cd321a555c2aaae" id="r_affe84ca0d1a1ecd07cd321a555c2aaae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#affe84ca0d1a1ecd07cd321a555c2aaae">PLL_CS_BYPASS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:affe84ca0d1a1ecd07cd321a555c2aaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6871a89af90060a4b0ad66afa54f0aec" id="r_a6871a89af90060a4b0ad66afa54f0aec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a6871a89af90060a4b0ad66afa54f0aec">PLL_CS_BYPASS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6871a89af90060a4b0ad66afa54f0aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f16dd220a24cf0c93bf51f0ef89438" id="r_ad7f16dd220a24cf0c93bf51f0ef89438"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ad7f16dd220a24cf0c93bf51f0ef89438">PLL_CS_LOCK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad7f16dd220a24cf0c93bf51f0ef89438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba3bd64d0b6573a858f3443414a41a3" id="r_a3ba3bd64d0b6573a858f3443414a41a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a3ba3bd64d0b6573a858f3443414a41a3">PLL_CS_LOCK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a3ba3bd64d0b6573a858f3443414a41a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadda60a421e5c6dc36ca29ea68919790" id="r_aadda60a421e5c6dc36ca29ea68919790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aadda60a421e5c6dc36ca29ea68919790">PLL_CS_LOCK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aadda60a421e5c6dc36ca29ea68919790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2758c8df43095087d44e7e07e683980e" id="r_a2758c8df43095087d44e7e07e683980e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a2758c8df43095087d44e7e07e683980e">PLL_CS_LOCK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a2758c8df43095087d44e7e07e683980e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5938e90bad123ef092d6051b9cf1dfd2" id="r_a5938e90bad123ef092d6051b9cf1dfd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a5938e90bad123ef092d6051b9cf1dfd2">PLL_CS_LOCK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5938e90bad123ef092d6051b9cf1dfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfc62d2546d6545f0b435532c0bb40f" id="r_afdfc62d2546d6545f0b435532c0bb40f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#afdfc62d2546d6545f0b435532c0bb40f">PLL_CS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:afdfc62d2546d6545f0b435532c0bb40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:afdfc62d2546d6545f0b435532c0bb40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648b7e7080c197d0aaaf3dfa91adece9" id="r_a648b7e7080c197d0aaaf3dfa91adece9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a648b7e7080c197d0aaaf3dfa91adece9">PLL_CS_REFDIV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a648b7e7080c197d0aaaf3dfa91adece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b3dae48adc3347640801cc1b4712e9" id="r_a25b3dae48adc3347640801cc1b4712e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a25b3dae48adc3347640801cc1b4712e9">PLL_CS_REFDIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a25b3dae48adc3347640801cc1b4712e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d8b6f5130e8c0f0cbf6b31b8d86d5f" id="r_af7d8b6f5130e8c0f0cbf6b31b8d86d5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#af7d8b6f5130e8c0f0cbf6b31b8d86d5f">PLL_CS_REFDIV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af7d8b6f5130e8c0f0cbf6b31b8d86d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2918325b9317862353e47e80096e073" id="r_ac2918325b9317862353e47e80096e073"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ac2918325b9317862353e47e80096e073">PLL_CS_REFDIV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac2918325b9317862353e47e80096e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b65bdd6df1900d462fa52aeeac2c45" id="r_a13b65bdd6df1900d462fa52aeeac2c45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a13b65bdd6df1900d462fa52aeeac2c45">PLL_CS_REFDIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a13b65bdd6df1900d462fa52aeeac2c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6e98bb18253bdf4d62c401391171d8" id="r_aee6e98bb18253bdf4d62c401391171d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aee6e98bb18253bdf4d62c401391171d8">PLL_CS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aee6e98bb18253bdf4d62c401391171d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9bc7e62e7619d68d00f9428e14e9851" id="r_ad9bc7e62e7619d68d00f9428e14e9851"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ad9bc7e62e7619d68d00f9428e14e9851">PLL_FBDIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad9bc7e62e7619d68d00f9428e14e9851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9a2ada0d3aacf287f2c6c3d53277ec" id="r_a1d9a2ada0d3aacf287f2c6c3d53277ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a1d9a2ada0d3aacf287f2c6c3d53277ec">PLL_FBDIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a1d9a2ada0d3aacf287f2c6c3d53277ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c751e0d8fbbbfa5e613b59b0c2cd69" id="r_a28c751e0d8fbbbfa5e613b59b0c2cd69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a28c751e0d8fbbbfa5e613b59b0c2cd69">PLL_FBDIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a28c751e0d8fbbbfa5e613b59b0c2cd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03edc31dadce78115b9bd80b6f658576" id="r_a03edc31dadce78115b9bd80b6f658576"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a03edc31dadce78115b9bd80b6f658576">PLL_FBDIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a03edc31dadce78115b9bd80b6f658576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6831c4584dcaa6e4bf7e669fc1951891" id="r_a6831c4584dcaa6e4bf7e669fc1951891"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a6831c4584dcaa6e4bf7e669fc1951891">PLL_FBDIV_INT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a6831c4584dcaa6e4bf7e669fc1951891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3dbc7383ebc346eb3c8c2b5a5e8d20" id="r_a0e3dbc7383ebc346eb3c8c2b5a5e8d20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a0e3dbc7383ebc346eb3c8c2b5a5e8d20">PLL_FBDIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0e3dbc7383ebc346eb3c8c2b5a5e8d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23b14f0ab706ea9e314bd357b198d31" id="r_ae23b14f0ab706ea9e314bd357b198d31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ae23b14f0ab706ea9e314bd357b198d31">PLL_PRIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00077000)</td></tr>
<tr class="separator:ae23b14f0ab706ea9e314bd357b198d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37568a2a45e42474c9b6158407e7811f" id="r_a37568a2a45e42474c9b6158407e7811f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a37568a2a45e42474c9b6158407e7811f">PLL_PRIM_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a37568a2a45e42474c9b6158407e7811f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aeb2a46c50ac69c01cb2eba6c291bc9" id="r_a6aeb2a46c50ac69c01cb2eba6c291bc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a6aeb2a46c50ac69c01cb2eba6c291bc9">PLL_PRIM_POSTDIV1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6aeb2a46c50ac69c01cb2eba6c291bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af43df55e722f3b21ae157fda0f66a0" id="r_a7af43df55e722f3b21ae157fda0f66a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a7af43df55e722f3b21ae157fda0f66a0">PLL_PRIM_POSTDIV1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00070000)</td></tr>
<tr class="separator:a7af43df55e722f3b21ae157fda0f66a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b5382596b4979d71fb6227c448c71e" id="r_a86b5382596b4979d71fb6227c448c71e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a86b5382596b4979d71fb6227c448c71e">PLL_PRIM_POSTDIV1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a86b5382596b4979d71fb6227c448c71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53eb4375066039134b495261992b3ad" id="r_aa53eb4375066039134b495261992b3ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aa53eb4375066039134b495261992b3ad">PLL_PRIM_POSTDIV1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:aa53eb4375066039134b495261992b3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f5032acf6511eac846aff814751a4f" id="r_a79f5032acf6511eac846aff814751a4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a79f5032acf6511eac846aff814751a4f">PLL_PRIM_POSTDIV1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td></tr>
<tr class="separator:a79f5032acf6511eac846aff814751a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c5654dadbe45652f8169923e977c1f" id="r_a62c5654dadbe45652f8169923e977c1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a62c5654dadbe45652f8169923e977c1f">PLL_PRIM_POSTDIV2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a62c5654dadbe45652f8169923e977c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97ab89f15667a02d62baceef8fc0be2" id="r_ae97ab89f15667a02d62baceef8fc0be2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ae97ab89f15667a02d62baceef8fc0be2">PLL_PRIM_POSTDIV2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007000)</td></tr>
<tr class="separator:ae97ab89f15667a02d62baceef8fc0be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625713123638e51760c74c4543d2bb6d" id="r_a625713123638e51760c74c4543d2bb6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a625713123638e51760c74c4543d2bb6d">PLL_PRIM_POSTDIV2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a625713123638e51760c74c4543d2bb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bfcf206063e5a75d6c7703d20cb3ed" id="r_ab3bfcf206063e5a75d6c7703d20cb3ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ab3bfcf206063e5a75d6c7703d20cb3ed">PLL_PRIM_POSTDIV2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ab3bfcf206063e5a75d6c7703d20cb3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8270fc471fd3579ee0aca0c3f92742a" id="r_ac8270fc471fd3579ee0aca0c3f92742a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ac8270fc471fd3579ee0aca0c3f92742a">PLL_PRIM_POSTDIV2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td></tr>
<tr class="separator:ac8270fc471fd3579ee0aca0c3f92742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74786808b1b8057b57c3fb4f2b6b90e" id="r_af74786808b1b8057b57c3fb4f2b6b90e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#af74786808b1b8057b57c3fb4f2b6b90e">PLL_PRIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00077000)</td></tr>
<tr class="separator:af74786808b1b8057b57c3fb4f2b6b90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7441909f7df5d83b3f074b1a30837943" id="r_a7441909f7df5d83b3f074b1a30837943"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a7441909f7df5d83b3f074b1a30837943">PLL_PWR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002d)</td></tr>
<tr class="separator:a7441909f7df5d83b3f074b1a30837943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0efdc4b6b24634620a877b9b66f2246" id="r_af0efdc4b6b24634620a877b9b66f2246"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#af0efdc4b6b24634620a877b9b66f2246">PLL_PWR_DSMPD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af0efdc4b6b24634620a877b9b66f2246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b42e8f7b0173053d4c06f984cc3ee8" id="r_af9b42e8f7b0173053d4c06f984cc3ee8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#af9b42e8f7b0173053d4c06f984cc3ee8">PLL_PWR_DSMPD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:af9b42e8f7b0173053d4c06f984cc3ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b5479beeca23718311ea17cb54b4d9" id="r_a64b5479beeca23718311ea17cb54b4d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a64b5479beeca23718311ea17cb54b4d9">PLL_PWR_DSMPD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a64b5479beeca23718311ea17cb54b4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78314cc6f883cb9b21e65c54ff9bdd16" id="r_a78314cc6f883cb9b21e65c54ff9bdd16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a78314cc6f883cb9b21e65c54ff9bdd16">PLL_PWR_DSMPD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a78314cc6f883cb9b21e65c54ff9bdd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29813c34b148be8c3f302090bfb3d01" id="r_ad29813c34b148be8c3f302090bfb3d01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ad29813c34b148be8c3f302090bfb3d01">PLL_PWR_DSMPD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad29813c34b148be8c3f302090bfb3d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab665715215a30fd9d91ce73aa3366d5" id="r_aab665715215a30fd9d91ce73aa3366d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aab665715215a30fd9d91ce73aa3366d5">PLL_PWR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aab665715215a30fd9d91ce73aa3366d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4a8e66e8a93917cf88e4d77a74854a" id="r_a8a4a8e66e8a93917cf88e4d77a74854a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a8a4a8e66e8a93917cf88e4d77a74854a">PLL_PWR_PD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8a4a8e66e8a93917cf88e4d77a74854a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac971cfa02f512e53e63f3f125a6f8a4c" id="r_ac971cfa02f512e53e63f3f125a6f8a4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ac971cfa02f512e53e63f3f125a6f8a4c">PLL_PWR_PD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac971cfa02f512e53e63f3f125a6f8a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31844b7a462556a5e572f2e1b1b5083" id="r_af31844b7a462556a5e572f2e1b1b5083"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#af31844b7a462556a5e572f2e1b1b5083">PLL_PWR_PD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af31844b7a462556a5e572f2e1b1b5083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c603ece5cfef04c29d91bd2be61b66" id="r_aa3c603ece5cfef04c29d91bd2be61b66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aa3c603ece5cfef04c29d91bd2be61b66">PLL_PWR_PD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa3c603ece5cfef04c29d91bd2be61b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ab745ee65c4630fa5747eab4d39d64" id="r_a39ab745ee65c4630fa5747eab4d39d64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a39ab745ee65c4630fa5747eab4d39d64">PLL_PWR_PD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a39ab745ee65c4630fa5747eab4d39d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec10374275923a24b55462c02a7ae83" id="r_adec10374275923a24b55462c02a7ae83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#adec10374275923a24b55462c02a7ae83">PLL_PWR_POSTDIVPD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adec10374275923a24b55462c02a7ae83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93071d5608c0781f605041c304217d2" id="r_ad93071d5608c0781f605041c304217d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ad93071d5608c0781f605041c304217d2">PLL_PWR_POSTDIVPD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ad93071d5608c0781f605041c304217d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d23e4bf8f644ac8c8a2b30de3ac41fb" id="r_a0d23e4bf8f644ac8c8a2b30de3ac41fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a0d23e4bf8f644ac8c8a2b30de3ac41fb">PLL_PWR_POSTDIVPD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0d23e4bf8f644ac8c8a2b30de3ac41fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefaa91b8b6ce99e17a9d7c6c496ae22a" id="r_aefaa91b8b6ce99e17a9d7c6c496ae22a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aefaa91b8b6ce99e17a9d7c6c496ae22a">PLL_PWR_POSTDIVPD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aefaa91b8b6ce99e17a9d7c6c496ae22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66062d0ba0124b33a6d7f55c805ed32" id="r_ad66062d0ba0124b33a6d7f55c805ed32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ad66062d0ba0124b33a6d7f55c805ed32">PLL_PWR_POSTDIVPD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad66062d0ba0124b33a6d7f55c805ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f20f425af36e59d9d2063b603e6b672" id="r_a8f20f425af36e59d9d2063b603e6b672"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a8f20f425af36e59d9d2063b603e6b672">PLL_PWR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002d)</td></tr>
<tr class="separator:a8f20f425af36e59d9d2063b603e6b672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8513176e396a9514afd23ce205aeda9" id="r_ad8513176e396a9514afd23ce205aeda9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ad8513176e396a9514afd23ce205aeda9">PLL_PWR_VCOPD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad8513176e396a9514afd23ce205aeda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc85e6636002baecc6fa5fad56ba8867" id="r_acc85e6636002baecc6fa5fad56ba8867"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#acc85e6636002baecc6fa5fad56ba8867">PLL_PWR_VCOPD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:acc85e6636002baecc6fa5fad56ba8867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a24a47d75f7aeb0d15eba650224904" id="r_a37a24a47d75f7aeb0d15eba650224904"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#a37a24a47d75f7aeb0d15eba650224904">PLL_PWR_VCOPD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a37a24a47d75f7aeb0d15eba650224904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f104d8a363c6d42c61632e9c755cc5" id="r_ad8f104d8a363c6d42c61632e9c755cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#ad8f104d8a363c6d42c61632e9c755cc5">PLL_PWR_VCOPD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad8f104d8a363c6d42c61632e9c755cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced75f57d305f1198f692a1998bb765b" id="r_aced75f57d305f1198f692a1998bb765b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html#aced75f57d305f1198f692a1998bb765b">PLL_PWR_VCOPD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aced75f57d305f1198f692a1998bb765b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="aa435ddf3620015bb1b9cb3557c5fd790" name="aa435ddf3620015bb1b9cb3557c5fd790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa435ddf3620015bb1b9cb3557c5fd790">&#9670;&#160;</a></span>PLL_CS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8000013f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5757887694b9207a2b29ad713a27e4f9" name="a5757887694b9207a2b29ad713a27e4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5757887694b9207a2b29ad713a27e4f9">&#9670;&#160;</a></span>PLL_CS_BYPASS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_BYPASS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe71b901410b5973dcf2fdd4c66f880f" name="afe71b901410b5973dcf2fdd4c66f880f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe71b901410b5973dcf2fdd4c66f880f">&#9670;&#160;</a></span>PLL_CS_BYPASS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_BYPASS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9f48d4c5f10344abdee68a0e991f153" name="ac9f48d4c5f10344abdee68a0e991f153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f48d4c5f10344abdee68a0e991f153">&#9670;&#160;</a></span>PLL_CS_BYPASS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_BYPASS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe84ca0d1a1ecd07cd321a555c2aaae" name="affe84ca0d1a1ecd07cd321a555c2aaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe84ca0d1a1ecd07cd321a555c2aaae">&#9670;&#160;</a></span>PLL_CS_BYPASS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_BYPASS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6871a89af90060a4b0ad66afa54f0aec" name="a6871a89af90060a4b0ad66afa54f0aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6871a89af90060a4b0ad66afa54f0aec">&#9670;&#160;</a></span>PLL_CS_BYPASS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_BYPASS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7f16dd220a24cf0c93bf51f0ef89438" name="ad7f16dd220a24cf0c93bf51f0ef89438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7f16dd220a24cf0c93bf51f0ef89438">&#9670;&#160;</a></span>PLL_CS_LOCK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_LOCK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba3bd64d0b6573a858f3443414a41a3" name="a3ba3bd64d0b6573a858f3443414a41a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba3bd64d0b6573a858f3443414a41a3">&#9670;&#160;</a></span>PLL_CS_LOCK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_LOCK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadda60a421e5c6dc36ca29ea68919790" name="aadda60a421e5c6dc36ca29ea68919790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadda60a421e5c6dc36ca29ea68919790">&#9670;&#160;</a></span>PLL_CS_LOCK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_LOCK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2758c8df43095087d44e7e07e683980e" name="a2758c8df43095087d44e7e07e683980e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2758c8df43095087d44e7e07e683980e">&#9670;&#160;</a></span>PLL_CS_LOCK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_LOCK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5938e90bad123ef092d6051b9cf1dfd2" name="a5938e90bad123ef092d6051b9cf1dfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5938e90bad123ef092d6051b9cf1dfd2">&#9670;&#160;</a></span>PLL_CS_LOCK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_LOCK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdfc62d2546d6545f0b435532c0bb40f" name="afdfc62d2546d6545f0b435532c0bb40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfc62d2546d6545f0b435532c0bb40f">&#9670;&#160;</a></span>PLL_CS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a648b7e7080c197d0aaaf3dfa91adece9" name="a648b7e7080c197d0aaaf3dfa91adece9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648b7e7080c197d0aaaf3dfa91adece9">&#9670;&#160;</a></span>PLL_CS_REFDIV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_REFDIV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25b3dae48adc3347640801cc1b4712e9" name="a25b3dae48adc3347640801cc1b4712e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b3dae48adc3347640801cc1b4712e9">&#9670;&#160;</a></span>PLL_CS_REFDIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_REFDIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7d8b6f5130e8c0f0cbf6b31b8d86d5f" name="af7d8b6f5130e8c0f0cbf6b31b8d86d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d8b6f5130e8c0f0cbf6b31b8d86d5f">&#9670;&#160;</a></span>PLL_CS_REFDIV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_REFDIV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2918325b9317862353e47e80096e073" name="ac2918325b9317862353e47e80096e073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2918325b9317862353e47e80096e073">&#9670;&#160;</a></span>PLL_CS_REFDIV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_REFDIV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13b65bdd6df1900d462fa52aeeac2c45" name="a13b65bdd6df1900d462fa52aeeac2c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b65bdd6df1900d462fa52aeeac2c45">&#9670;&#160;</a></span>PLL_CS_REFDIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_REFDIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee6e98bb18253bdf4d62c401391171d8" name="aee6e98bb18253bdf4d62c401391171d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6e98bb18253bdf4d62c401391171d8">&#9670;&#160;</a></span>PLL_CS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_CS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9bc7e62e7619d68d00f9428e14e9851" name="ad9bc7e62e7619d68d00f9428e14e9851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bc7e62e7619d68d00f9428e14e9851">&#9670;&#160;</a></span>PLL_FBDIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_FBDIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d9a2ada0d3aacf287f2c6c3d53277ec" name="a1d9a2ada0d3aacf287f2c6c3d53277ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d9a2ada0d3aacf287f2c6c3d53277ec">&#9670;&#160;</a></span>PLL_FBDIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_FBDIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28c751e0d8fbbbfa5e613b59b0c2cd69" name="a28c751e0d8fbbbfa5e613b59b0c2cd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c751e0d8fbbbfa5e613b59b0c2cd69">&#9670;&#160;</a></span>PLL_FBDIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_FBDIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03edc31dadce78115b9bd80b6f658576" name="a03edc31dadce78115b9bd80b6f658576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03edc31dadce78115b9bd80b6f658576">&#9670;&#160;</a></span>PLL_FBDIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_FBDIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6831c4584dcaa6e4bf7e669fc1951891" name="a6831c4584dcaa6e4bf7e669fc1951891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6831c4584dcaa6e4bf7e669fc1951891">&#9670;&#160;</a></span>PLL_FBDIV_INT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_FBDIV_INT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e3dbc7383ebc346eb3c8c2b5a5e8d20" name="a0e3dbc7383ebc346eb3c8c2b5a5e8d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3dbc7383ebc346eb3c8c2b5a5e8d20">&#9670;&#160;</a></span>PLL_FBDIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_FBDIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23b14f0ab706ea9e314bd357b198d31" name="ae23b14f0ab706ea9e314bd357b198d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23b14f0ab706ea9e314bd357b198d31">&#9670;&#160;</a></span>PLL_PRIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00077000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37568a2a45e42474c9b6158407e7811f" name="a37568a2a45e42474c9b6158407e7811f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37568a2a45e42474c9b6158407e7811f">&#9670;&#160;</a></span>PLL_PRIM_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aeb2a46c50ac69c01cb2eba6c291bc9" name="a6aeb2a46c50ac69c01cb2eba6c291bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aeb2a46c50ac69c01cb2eba6c291bc9">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7af43df55e722f3b21ae157fda0f66a0" name="a7af43df55e722f3b21ae157fda0f66a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af43df55e722f3b21ae157fda0f66a0">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00070000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86b5382596b4979d71fb6227c448c71e" name="a86b5382596b4979d71fb6227c448c71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b5382596b4979d71fb6227c448c71e">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53eb4375066039134b495261992b3ad" name="aa53eb4375066039134b495261992b3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53eb4375066039134b495261992b3ad">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79f5032acf6511eac846aff814751a4f" name="a79f5032acf6511eac846aff814751a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f5032acf6511eac846aff814751a4f">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62c5654dadbe45652f8169923e977c1f" name="a62c5654dadbe45652f8169923e977c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c5654dadbe45652f8169923e977c1f">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae97ab89f15667a02d62baceef8fc0be2" name="ae97ab89f15667a02d62baceef8fc0be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae97ab89f15667a02d62baceef8fc0be2">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a625713123638e51760c74c4543d2bb6d" name="a625713123638e51760c74c4543d2bb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a625713123638e51760c74c4543d2bb6d">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3bfcf206063e5a75d6c7703d20cb3ed" name="ab3bfcf206063e5a75d6c7703d20cb3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3bfcf206063e5a75d6c7703d20cb3ed">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8270fc471fd3579ee0aca0c3f92742a" name="ac8270fc471fd3579ee0aca0c3f92742a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8270fc471fd3579ee0aca0c3f92742a">&#9670;&#160;</a></span>PLL_PRIM_POSTDIV2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_POSTDIV2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af74786808b1b8057b57c3fb4f2b6b90e" name="af74786808b1b8057b57c3fb4f2b6b90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74786808b1b8057b57c3fb4f2b6b90e">&#9670;&#160;</a></span>PLL_PRIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PRIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00077000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7441909f7df5d83b3f074b1a30837943" name="a7441909f7df5d83b3f074b1a30837943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7441909f7df5d83b3f074b1a30837943">&#9670;&#160;</a></span>PLL_PWR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0efdc4b6b24634620a877b9b66f2246" name="af0efdc4b6b24634620a877b9b66f2246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0efdc4b6b24634620a877b9b66f2246">&#9670;&#160;</a></span>PLL_PWR_DSMPD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_DSMPD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9b42e8f7b0173053d4c06f984cc3ee8" name="af9b42e8f7b0173053d4c06f984cc3ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b42e8f7b0173053d4c06f984cc3ee8">&#9670;&#160;</a></span>PLL_PWR_DSMPD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_DSMPD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64b5479beeca23718311ea17cb54b4d9" name="a64b5479beeca23718311ea17cb54b4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b5479beeca23718311ea17cb54b4d9">&#9670;&#160;</a></span>PLL_PWR_DSMPD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_DSMPD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78314cc6f883cb9b21e65c54ff9bdd16" name="a78314cc6f883cb9b21e65c54ff9bdd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78314cc6f883cb9b21e65c54ff9bdd16">&#9670;&#160;</a></span>PLL_PWR_DSMPD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_DSMPD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad29813c34b148be8c3f302090bfb3d01" name="ad29813c34b148be8c3f302090bfb3d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29813c34b148be8c3f302090bfb3d01">&#9670;&#160;</a></span>PLL_PWR_DSMPD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_DSMPD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab665715215a30fd9d91ce73aa3366d5" name="aab665715215a30fd9d91ce73aa3366d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab665715215a30fd9d91ce73aa3366d5">&#9670;&#160;</a></span>PLL_PWR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a4a8e66e8a93917cf88e4d77a74854a" name="a8a4a8e66e8a93917cf88e4d77a74854a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4a8e66e8a93917cf88e4d77a74854a">&#9670;&#160;</a></span>PLL_PWR_PD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_PD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac971cfa02f512e53e63f3f125a6f8a4c" name="ac971cfa02f512e53e63f3f125a6f8a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac971cfa02f512e53e63f3f125a6f8a4c">&#9670;&#160;</a></span>PLL_PWR_PD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_PD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af31844b7a462556a5e572f2e1b1b5083" name="af31844b7a462556a5e572f2e1b1b5083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31844b7a462556a5e572f2e1b1b5083">&#9670;&#160;</a></span>PLL_PWR_PD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_PD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3c603ece5cfef04c29d91bd2be61b66" name="aa3c603ece5cfef04c29d91bd2be61b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c603ece5cfef04c29d91bd2be61b66">&#9670;&#160;</a></span>PLL_PWR_PD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_PD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39ab745ee65c4630fa5747eab4d39d64" name="a39ab745ee65c4630fa5747eab4d39d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ab745ee65c4630fa5747eab4d39d64">&#9670;&#160;</a></span>PLL_PWR_PD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_PD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adec10374275923a24b55462c02a7ae83" name="adec10374275923a24b55462c02a7ae83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec10374275923a24b55462c02a7ae83">&#9670;&#160;</a></span>PLL_PWR_POSTDIVPD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_POSTDIVPD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad93071d5608c0781f605041c304217d2" name="ad93071d5608c0781f605041c304217d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93071d5608c0781f605041c304217d2">&#9670;&#160;</a></span>PLL_PWR_POSTDIVPD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_POSTDIVPD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d23e4bf8f644ac8c8a2b30de3ac41fb" name="a0d23e4bf8f644ac8c8a2b30de3ac41fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d23e4bf8f644ac8c8a2b30de3ac41fb">&#9670;&#160;</a></span>PLL_PWR_POSTDIVPD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_POSTDIVPD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefaa91b8b6ce99e17a9d7c6c496ae22a" name="aefaa91b8b6ce99e17a9d7c6c496ae22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefaa91b8b6ce99e17a9d7c6c496ae22a">&#9670;&#160;</a></span>PLL_PWR_POSTDIVPD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_POSTDIVPD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad66062d0ba0124b33a6d7f55c805ed32" name="ad66062d0ba0124b33a6d7f55c805ed32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66062d0ba0124b33a6d7f55c805ed32">&#9670;&#160;</a></span>PLL_PWR_POSTDIVPD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_POSTDIVPD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f20f425af36e59d9d2063b603e6b672" name="a8f20f425af36e59d9d2063b603e6b672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f20f425af36e59d9d2063b603e6b672">&#9670;&#160;</a></span>PLL_PWR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8513176e396a9514afd23ce205aeda9" name="ad8513176e396a9514afd23ce205aeda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8513176e396a9514afd23ce205aeda9">&#9670;&#160;</a></span>PLL_PWR_VCOPD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_VCOPD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc85e6636002baecc6fa5fad56ba8867" name="acc85e6636002baecc6fa5fad56ba8867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc85e6636002baecc6fa5fad56ba8867">&#9670;&#160;</a></span>PLL_PWR_VCOPD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_VCOPD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37a24a47d75f7aeb0d15eba650224904" name="a37a24a47d75f7aeb0d15eba650224904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a24a47d75f7aeb0d15eba650224904">&#9670;&#160;</a></span>PLL_PWR_VCOPD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_VCOPD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8f104d8a363c6d42c61632e9c755cc5" name="ad8f104d8a363c6d42c61632e9c755cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f104d8a363c6d42c61632e9c755cc5">&#9670;&#160;</a></span>PLL_PWR_VCOPD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_VCOPD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aced75f57d305f1198f692a1998bb765b" name="aced75f57d305f1198f692a1998bb765b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced75f57d305f1198f692a1998bb765b">&#9670;&#160;</a></span>PLL_PWR_VCOPD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PLL_PWR_VCOPD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2pll_8h.html">pll.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
