// Programs
0;CONFIG0.RES0.INSTANCE0;CONTROLE;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;CONTROLE;
1;VAR;CONFIG0.RES0.INSTANCE0.BUTTON;CONFIG0.RES0.INSTANCE0.BUTTON;BOOL;
2;VAR;CONFIG0.RES0.INSTANCE0.BUTTON_SCADA;CONFIG0.RES0.INSTANCE0.BUTTON_SCADA;BOOL;
3;VAR;CONFIG0.RES0.INSTANCE0.LAMP;CONFIG0.RES0.INSTANCE0.LAMP;BOOL;
4;VAR;CONFIG0.RES0.INSTANCE0.LAMP_SCADA;CONFIG0.RES0.INSTANCE0.LAMP_SCADA;BOOL;
5;VAR;CONFIG0.RES0.INSTANCE0.IN;CONFIG0.RES0.INSTANCE0.IN;UINT;
6;VAR;CONFIG0.RES0.INSTANCE0.IN_SCADA;CONFIG0.RES0.INSTANCE0.IN_SCADA;UINT;
7;VAR;CONFIG0.RES0.INSTANCE0.OUT;CONFIG0.RES0.INSTANCE0.OUT;INT;
8;VAR;CONFIG0.RES0.INSTANCE0.OUT_SCADA;CONFIG0.RES0.INSTANCE0.OUT_SCADA;INT;
9;VAR;CONFIG0.RES0.INSTANCE0.SP_SCADA;CONFIG0.RES0.INSTANCE0.SP_SCADA;UINT;
10;FB;CONFIG0.RES0.INSTANCE0.PID0;CONFIG0.RES0.INSTANCE0.PID0;PID;
11;VAR;CONFIG0.RES0.INSTANCE0.PID0.EN;CONFIG0.RES0.INSTANCE0.PID0.EN;BOOL;
12;VAR;CONFIG0.RES0.INSTANCE0.PID0.ENO;CONFIG0.RES0.INSTANCE0.PID0.ENO;BOOL;
13;VAR;CONFIG0.RES0.INSTANCE0.PID0.AUTO;CONFIG0.RES0.INSTANCE0.PID0.AUTO;BOOL;
14;VAR;CONFIG0.RES0.INSTANCE0.PID0.PV;CONFIG0.RES0.INSTANCE0.PID0.PV;REAL;
15;VAR;CONFIG0.RES0.INSTANCE0.PID0.SP;CONFIG0.RES0.INSTANCE0.PID0.SP;REAL;
16;VAR;CONFIG0.RES0.INSTANCE0.PID0.X0;CONFIG0.RES0.INSTANCE0.PID0.X0;REAL;
17;VAR;CONFIG0.RES0.INSTANCE0.PID0.KP;CONFIG0.RES0.INSTANCE0.PID0.KP;REAL;
18;VAR;CONFIG0.RES0.INSTANCE0.PID0.TR;CONFIG0.RES0.INSTANCE0.PID0.TR;REAL;
19;VAR;CONFIG0.RES0.INSTANCE0.PID0.TD;CONFIG0.RES0.INSTANCE0.PID0.TD;REAL;
20;VAR;CONFIG0.RES0.INSTANCE0.PID0.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.CYCLE;TIME;
21;VAR;CONFIG0.RES0.INSTANCE0.PID0.XOUT;CONFIG0.RES0.INSTANCE0.PID0.XOUT;REAL;
22;VAR;CONFIG0.RES0.INSTANCE0.PID0.ERROR;CONFIG0.RES0.INSTANCE0.PID0.ERROR;REAL;
23;FB;CONFIG0.RES0.INSTANCE0.PID0.ITERM;CONFIG0.RES0.INSTANCE0.PID0.ITERM;INTEGRAL;
24;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.EN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.EN;BOOL;
25;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.ENO;CONFIG0.RES0.INSTANCE0.PID0.ITERM.ENO;BOOL;
26;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.RUN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.RUN;BOOL;
27;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.R1;CONFIG0.RES0.INSTANCE0.PID0.ITERM.R1;BOOL;
28;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XIN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XIN;REAL;
29;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.X0;CONFIG0.RES0.INSTANCE0.PID0.ITERM.X0;REAL;
30;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.ITERM.CYCLE;TIME;
31;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.Q;CONFIG0.RES0.INSTANCE0.PID0.ITERM.Q;BOOL;
32;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XOUT;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XOUT;REAL;
33;FB;CONFIG0.RES0.INSTANCE0.PID0.DTERM;CONFIG0.RES0.INSTANCE0.PID0.DTERM;DERIVATIVE;
34;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.EN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.EN;BOOL;
35;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.ENO;CONFIG0.RES0.INSTANCE0.PID0.DTERM.ENO;BOOL;
36;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.RUN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.RUN;BOOL;
37;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XIN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XIN;REAL;
38;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.DTERM.CYCLE;TIME;
39;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XOUT;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XOUT;REAL;
40;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X1;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X1;REAL;
41;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X2;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X2;REAL;
42;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X3;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X3;REAL;
43;VAR;CONFIG0.RES0.INSTANCE0.KP_SCADA;CONFIG0.RES0.INSTANCE0.KP_SCADA;UINT;
44;VAR;CONFIG0.RES0.INSTANCE0.TI_SCADA;CONFIG0.RES0.INSTANCE0.TI_SCADA;UINT;
45;VAR;CONFIG0.RES0.INSTANCE0.TD_SCADA;CONFIG0.RES0.INSTANCE0.TD_SCADA;UINT;
46;VAR;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL31_OUT;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL31_OUT;REAL;
47;VAR;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL5_OUT;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL5_OUT;REAL;
48;VAR;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL6_OUT;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL6_OUT;REAL;
49;VAR;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL7_OUT;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL7_OUT;REAL;
50;VAR;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL8_OUT;CONFIG0.RES0.INSTANCE0.UINT_TO_REAL8_OUT;REAL;
51;VAR;CONFIG0.RES0.INSTANCE0.REAL_TO_INT3_OUT;CONFIG0.RES0.INSTANCE0.REAL_TO_INT3_OUT;INT;
52;VAR;CONFIG0.RES0.INSTANCE0.EQ33_OUT;CONFIG0.RES0.INSTANCE0.EQ33_OUT;BOOL;
53;VAR;CONFIG0.RES0.INSTANCE0.OR37_OUT;CONFIG0.RES0.INSTANCE0.OR37_OUT;BOOL;


// Ticktime
20000000
