Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: debuger_decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "debuger_decoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "debuger_decoder"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : debuger_decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\signExtension.v" into library work
Parsing module <signExtension>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\RegisterBank.v" into library work
Parsing module <RegisterBank>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mux.v" into library work
Parsing module <mux>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\ipcore_dir\rammemory.v" into library work
Parsing module <rammemory>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\ipcore_dir\pmem.v" into library work
Parsing module <pmem>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\GetRegAddr.v" into library work
Parsing module <GetRegAddr>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\ControlModule.v" into library work
Parsing module <ControlModule>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\branch_control.v" into library work
Parsing module <branch_control>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\alu_control.v" into library work
Parsing module <alu_control>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\adder_32b.v" into library work
Parsing module <adder_32b>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\wb.v" into library work
Parsing module <wb>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\stage_if.v" into library work
Parsing module <stage_if>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\stage_id.v" into library work
Parsing module <stage_id>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\stage_exe.v" into library work
Parsing module <stage_exe>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\debuger_decodificator.v" into library work
Parsing module <debuger_decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <debuger_decoder>.
WARNING:HDLCompiler:413 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\debuger_decodificator.v" Line 35: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <stage_if>.

Elaborating module <pc>.

Elaborating module <pmem>.
WARNING:HDLCompiler:1499 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\ipcore_dir\pmem.v" Line 39: Empty module <pmem> remains a black box.
WARNING:HDLCompiler:189 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\stage_if.v" Line 45: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <branch_control>.

Elaborating module <stage_id>.

Elaborating module <ControlModule>.

Elaborating module <RegisterBank>.

Elaborating module <signExtension>.

Elaborating module <GetRegAddr>.

Elaborating module <stage_exe>.

Elaborating module <adder_32b>.

Elaborating module <alu>.

Elaborating module <alu_control>.
WARNING:HDLCompiler:1016 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mem.v" Line 36: Port rsta is not connected to this instance

Elaborating module <mem>.

Elaborating module <rammemory>.
WARNING:HDLCompiler:1499 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\ipcore_dir\rammemory.v" Line 39: Empty module <rammemory> remains a black box.
WARNING:HDLCompiler:189 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mem.v" Line 38: Size mismatch in connection of port <wea>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mem.v" Line 39: Size mismatch in connection of port <addra>. Formal port size is 13-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mem.v" Line 36: Input port rsta is not connected on this instance

Elaborating module <wb>.

Elaborating module <mux>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <debuger_decoder>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\debuger_decodificator.v".
INFO:Xst:3210 - "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\debuger_decodificator.v" line 78: Output port <memRead> of the instance <ins_decoder> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <clkdiv>.
    Found 4-bit adder for signal <clkdiv[3]_GND_1_o_add_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <debuger_decoder> synthesized.

Synthesizing Unit <stage_if>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\stage_if.v".
    Summary:
	no macro.
Unit <stage_if> synthesized.

Synthesizing Unit <pc>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\pc.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc[31]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pc> synthesized.

Synthesizing Unit <branch_control>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\branch_control.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <branch_control> synthesized.

Synthesizing Unit <stage_id>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\stage_id.v".
    Found 1-bit register for signal <isJump>.
    Found 1-bit register for signal <isNotConditional>.
    Found 1-bit register for signal <isEq>.
    Found 1-bit register for signal <memWrite>.
    Found 2-bit register for signal <wbi>.
    Found 1-bit register for signal <memRead>.
    Found 1-bit register for signal <aluSrc>.
    Found 32-bit register for signal <reg1>.
    Found 32-bit register for signal <reg2>.
    Found 32-bit register for signal <extendedInstr>.
    Found 1-bit register for signal <regDst>.
    Found 5-bit register for signal <regAddr1>.
    Found 5-bit register for signal <regAddr2>.
    Found 32-bit register for signal <pc_ex>.
    Found 4-bit register for signal <aluOp>.
    Summary:
	inferred 151 D-type flip-flop(s).
Unit <stage_id> synthesized.

Synthesizing Unit <ControlModule>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\ControlModule.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <ControlModule> synthesized.

Synthesizing Unit <RegisterBank>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\RegisterBank.v".
    Found 32-bit register for signal <registro2>.
    Found 32-bit register for signal <registro1>.
    Found 32x32-bit dual-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <RegisterBank> synthesized.

Synthesizing Unit <signExtension>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\signExtension.v".
    Summary:
	no macro.
Unit <signExtension> synthesized.

Synthesizing Unit <GetRegAddr>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\GetRegAddr.v".
WARNING:Xst:647 - Input <instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <GetRegAddr> synthesized.

Synthesizing Unit <stage_exe>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\stage_exe.v".
    Found 32-bit register for signal <jump_address>.
    Found 1-bit register for signal <is_jump_o>.
    Found 1-bit register for signal <branch_eq_o>.
    Found 1-bit register for signal <branch_inc_o>.
    Found 1-bit register for signal <zero>.
    Found 2-bit register for signal <wbi_o>.
    Found 1-bit register for signal <M_o>.
    Found 32-bit register for signal <data_b_o>.
    Found 5-bit register for signal <regaddr_o>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <stage_exe> synthesized.

Synthesizing Unit <adder_32b>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\adder_32b.v".
    Found 32-bit adder for signal <c> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_32b> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\alu.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_3_OUT> created at line 35.
    Found 32-bit adder for signal <a[31]_b[31]_add_1_OUT> created at line 34.
    Found 32-bit shifter logical left for signal <b[31]_a[31]_shift_left_10_OUT> created at line 41
    Found 32-bit shifter logical right for signal <b[31]_a[31]_shift_right_12_OUT> created at line 43
    Found 32-bit 11-to-1 multiplexer for signal <out> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\alu_control.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <mem>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mem.v".
    Found 32-bit register for signal <datafromimm>.
    Found 32-bit register for signal <datafrommem>.
    Found 5-bit register for signal <regaddrout>.
    Found 2-bit register for signal <wbo>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <mem> synthesized.

Synthesizing Unit <wb>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\wb.v".
    Summary:
	no macro.
Unit <wb> synthesized.

Synthesizing Unit <mux>.
    Related source file is "D:\facu\Arquitecturas de las computadoras\Practico\tpfinal\PracticoFinal_MIPS\MIPS\mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
# Registers                                            : 33
 1-bit register                                        : 12
 2-bit register                                        : 3
 32-bit register                                       : 12
 4-bit register                                        : 2
 5-bit register                                        : 4
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/rammemory.ngc>.
Reading core <ipcore_dir/pmem.ngc>.
Loading core <rammemory> for timing and area information for instance <memory>.
Loading core <pmem> for timing and area information for instance <pmemory>.

Synthesizing (advanced) Unit <debuger_decoder>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
INFO:Xst:3226 - The RAM <ins_decoder/registerBank/Mram_data1> will be implemented as a BLOCK RAM, absorbing the following register(s): <ins_decoder/registerBank/registro2> <ins_decoder/reg2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeAddr>     |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <instr<20:16>>  |          |
    |     doB            | connected to signal <data_b>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <ins_decoder/registerBank/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <ins_decoder/registerBank/registro1> <ins_decoder/reg1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeAddr>     |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <instr<25:21>>  |          |
    |     doB            | connected to signal <data_a>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <debuger_decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 297
 Flip-Flops                                            : 297
# Multiplexers                                         : 19
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ins_decoder/regAddr1_0> in Unit <debuger_decoder> is equivalent to the following FF/Latch, which will be removed : <ins_decoder/extendedInstr_11> 
INFO:Xst:2261 - The FF/Latch <ins_decoder/regAddr1_1> in Unit <debuger_decoder> is equivalent to the following FF/Latch, which will be removed : <ins_decoder/extendedInstr_12> 
INFO:Xst:2261 - The FF/Latch <ins_decoder/regAddr1_2> in Unit <debuger_decoder> is equivalent to the following FF/Latch, which will be removed : <ins_decoder/extendedInstr_13> 
INFO:Xst:2261 - The FF/Latch <ins_decoder/regAddr1_3> in Unit <debuger_decoder> is equivalent to the following FF/Latch, which will be removed : <ins_decoder/extendedInstr_14> 
INFO:Xst:2261 - The FF/Latch <ins_decoder/regAddr1_4> in Unit <debuger_decoder> is equivalent to the following 17 FFs/Latches, which will be removed : <ins_decoder/extendedInstr_15> <ins_decoder/extendedInstr_16> <ins_decoder/extendedInstr_17> <ins_decoder/extendedInstr_18> <ins_decoder/extendedInstr_19> <ins_decoder/extendedInstr_20> <ins_decoder/extendedInstr_21> <ins_decoder/extendedInstr_22> <ins_decoder/extendedInstr_23> <ins_decoder/extendedInstr_24> <ins_decoder/extendedInstr_25> <ins_decoder/extendedInstr_26> <ins_decoder/extendedInstr_27> <ins_decoder/extendedInstr_28> <ins_decoder/extendedInstr_29> <ins_decoder/extendedInstr_30> <ins_decoder/extendedInstr_31> 

Optimizing unit <debuger_decoder> ...

Optimizing unit <stage_exe> ...

Optimizing unit <alu> ...

Optimizing unit <pc> ...
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_11> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_12> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_13> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_14> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_15> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_16> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_17> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_18> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_19> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_20> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_21> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_22> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_23> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_24> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_25> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_26> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_27> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_28> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_29> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_30> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <ins_decoder/pc_ex_31> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_31> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_30> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_29> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_28> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_27> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_26> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_25> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_24> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_23> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_22> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_21> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_20> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_19> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_18> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_17> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_16> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_15> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_14> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_13> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_12> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <exe/jump_address_11> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_31> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_30> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_29> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_28> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_27> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_26> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_25> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_24> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_23> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_22> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_21> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_20> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_19> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_18> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_17> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_16> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_15> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_14> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_13> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_12> of sequential type is unconnected in block <debuger_decoder>.
WARNING:Xst:2677 - Node <instr_fetch/pc_reg/pc_11> of sequential type is unconnected in block <debuger_decoder>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block debuger_decoder, actual ratio is 6.
FlipFlop ins_decoder/aluSrc has been replicated 3 time(s)
FlipFlop ins_decoder/regAddr1_4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <debuger_decoder> :
	Found 2-bit shift register for signal <exe/branch_inc_o>.
	Found 2-bit shift register for signal <exe/branch_eq_o>.
Unit <debuger_decoder> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 218
 Flip-Flops                                            : 218
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : debuger_decoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 734
#      GND                         : 5
#      INV                         : 7
#      LUT1                        : 8
#      LUT2                        : 27
#      LUT3                        : 89
#      LUT4                        : 4
#      LUT5                        : 130
#      LUT6                        : 323
#      MUXCY                       : 49
#      MUXF7                       : 37
#      VCC                         : 3
#      XORCY                       : 52
# FlipFlops/Latches                : 222
#      FD                          : 119
#      FDE                         : 44
#      FDR                         : 48
#      FDR_1                       : 11
# RAMS                             : 22
#      RAMB16BWER                  : 20
#      RAMB8BWER                   : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             222  out of  18224     1%  
 Number of Slice LUTs:                  590  out of   9112     6%  
    Number used as Logic:               588  out of   9112     6%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    704
   Number with an unused Flip Flop:     482  out of    704    68%  
   Number with an unused LUT:           114  out of    704    16%  
   Number of fully used LUT-FF pairs:   108  out of    704    15%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    232     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of     32    65%  
    Number using Block RAM only:         21
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                         | 233   |
clkdiv_3                           | NONE(instr_fetch/pc_reg/pc_10)                                                                                                                | 15    |
module_tested/memory/N1            | NONE(module_tested/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 16    |
instr_fetch/pmemory/N1             | NONE(instr_fetch/pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram) | 4     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.549ns (Maximum Frequency: 104.727MHz)
   Minimum input arrival time before clock: 4.768ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.549ns (frequency: 104.727MHz)
  Total number of paths / destination ports: 50761 / 582
-------------------------------------------------------------------------
Delay:               9.549ns (Levels of Logic = 27)
  Source:            ins_decoder/aluOp_0 (FF)
  Destination:       exe/zero (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ins_decoder/aluOp_0 to exe/zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  ins_decoder/aluOp_0 (ins_decoder/aluOp_0)
     LUT6:I1->O           20   0.203   1.093  exe/ac/Mmux_alu_op221 (exe/ac/Mmux_alu_op22)
     LUT6:I5->O           24   0.205   1.173  exe/ac/Mmux_alu_op1_1 (exe/ac/Mmux_alu_op1)
     LUT5:I4->O            1   0.205   0.000  exe/arith_log_unit/Mmux_out1_rs_lut<0> (exe/arith_log_unit/Mmux_out1_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<0> (exe/arith_log_unit/Mmux_out1_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<1> (exe/arith_log_unit/Mmux_out1_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<2> (exe/arith_log_unit/Mmux_out1_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<3> (exe/arith_log_unit/Mmux_out1_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<4> (exe/arith_log_unit/Mmux_out1_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<5> (exe/arith_log_unit/Mmux_out1_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<6> (exe/arith_log_unit/Mmux_out1_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<7> (exe/arith_log_unit/Mmux_out1_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<8> (exe/arith_log_unit/Mmux_out1_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<9> (exe/arith_log_unit/Mmux_out1_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<10> (exe/arith_log_unit/Mmux_out1_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<11> (exe/arith_log_unit/Mmux_out1_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<12> (exe/arith_log_unit/Mmux_out1_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<13> (exe/arith_log_unit/Mmux_out1_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<14> (exe/arith_log_unit/Mmux_out1_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<15> (exe/arith_log_unit/Mmux_out1_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<16> (exe/arith_log_unit/Mmux_out1_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  exe/arith_log_unit/Mmux_out1_rs_cy<17> (exe/arith_log_unit/Mmux_out1_rs_cy<17>)
     XORCY:CI->O           1   0.180   0.580  exe/arith_log_unit/Mmux_out1_rs_xor<18> (exe/arith_log_unit/Mmux_out1_split<18>)
     LUT6:I5->O            1   0.205   0.808  exe/arith_log_unit/Mmux_out10302 (exe/arith_log_unit/Mmux_out10301)
     LUT6:I3->O            2   0.205   0.845  exe/arith_log_unit/Mmux_out10309 (exe/t_out<18>)
     LUT6:I3->O            1   0.205   0.580  exe/arith_log_unit/zero6 (exe/arith_log_unit/zero5)
     LUT6:I5->O            1   0.205   0.580  exe/arith_log_unit/zero3_SW0 (N72)
     LUT6:I5->O            1   0.205   0.000  exe/arith_log_unit/zero7 (exe/t_zero)
     FD:D                      0.102          exe/zero
    ----------------------------------------
    Total                      9.549ns (2.862ns logic, 6.687ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_3'
  Clock period: 3.082ns (frequency: 324.517MHz)
  Total number of paths / destination ports: 91 / 55
-------------------------------------------------------------------------
Delay:               1.541ns (Levels of Logic = 1)
  Source:            instr_fetch/pc_reg/pc_10 (FF)
  Destination:       instr_fetch/pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clkdiv_3 falling
  Destination Clock: clkdiv_3 rising

  Data Path: instr_fetch/pc_reg/pc_10 to instr_fetch/pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            6   0.447   0.744  instr_fetch/pc_reg/pc_10 (instr_fetch/pc_reg/pc_10)
     begin scope: 'instr_fetch/pmemory:addra<10>'
     begin scope: 'instr_fetch/pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr:ADDRA<10>'
     RAMB16BWER:ADDRA13        0.350          ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      1.541ns (0.797ns logic, 0.744ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 88 / 88
-------------------------------------------------------------------------
Offset:              4.768ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       exe/regaddr_o_4 (FF)
  Destination Clock: clk rising

  Data Path: reset to exe/regaddr_o_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  reset_IBUF (reset_IBUF)
     INV:I->O             40   0.206   1.405  exe/reset_inv1_INV_0 (exe/reset_inv)
     FDE:CE                    0.322          exe/data_b_o_0
    ----------------------------------------
    Total                      4.768ns (1.750ns logic, 3.018ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_3'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       instr_fetch/pc_reg/pc_10 (FF)
  Destination Clock: clkdiv_3 falling

  Data Path: reset to instr_fetch/pc_reg/pc_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  reset_IBUF (reset_IBUF)
     FDR_1:R                   0.430          instr_fetch/pc_reg/pc_0
    ----------------------------------------
    Total                      3.265ns (1.652ns logic, 1.613ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.549|         |    3.088|         |
clkdiv_3       |    3.593|    1.293|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.999|         |
clkdiv_3       |         |    1.541|    2.769|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.66 secs
 
--> 

Total memory usage is 260156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :   10 (   0 filtered)

