

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_init_col_sums'
================================================================
* Date:           Mon Jan 26 18:37:16 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.875 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_col_sums  |       64|       64|         1|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:48]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 0, i7 %j" [top.cpp:48]   --->   Operation 5 'store' 'store_ln48' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body33"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_3 = load i7 %j" [top.cpp:48]   --->   Operation 7 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.89ns)   --->   "%icmp_ln48 = icmp_eq  i7 %j_3, i7 64" [top.cpp:48]   --->   Operation 8 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.89ns)   --->   "%add_ln48 = add i7 %j_3, i7 1" [top.cpp:48]   --->   Operation 9 'add' 'add_ln48' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.body33.split, void %phase2_accum_row.exitStub" [top.cpp:48]   --->   Operation 10 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i7 %j_3" [top.cpp:48]   --->   Operation 11 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:48]   --->   Operation 12 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:48]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:48]   --->   Operation 14 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%switch_ln49 = switch i6 %trunc_ln48, void %arrayidx36.case.63, i6 0, void %arrayidx36.case.0, i6 1, void %arrayidx36.case.1, i6 2, void %arrayidx36.case.2, i6 3, void %arrayidx36.case.3, i6 4, void %arrayidx36.case.4, i6 5, void %arrayidx36.case.5, i6 6, void %arrayidx36.case.6, i6 7, void %arrayidx36.case.7, i6 8, void %arrayidx36.case.8, i6 9, void %arrayidx36.case.9, i6 10, void %arrayidx36.case.10, i6 11, void %arrayidx36.case.11, i6 12, void %arrayidx36.case.12, i6 13, void %arrayidx36.case.13, i6 14, void %arrayidx36.case.14, i6 15, void %arrayidx36.case.15, i6 16, void %arrayidx36.case.16, i6 17, void %arrayidx36.case.17, i6 18, void %arrayidx36.case.18, i6 19, void %arrayidx36.case.19, i6 20, void %arrayidx36.case.20, i6 21, void %arrayidx36.case.21, i6 22, void %arrayidx36.case.22, i6 23, void %arrayidx36.case.23, i6 24, void %arrayidx36.case.24, i6 25, void %arrayidx36.case.25, i6 26, void %arrayidx36.case.26, i6 27, void %arrayidx36.case.27, i6 28, void %arrayidx36.case.28, i6 29, void %arrayidx36.case.29, i6 30, void %arrayidx36.case.30, i6 31, void %arrayidx36.case.31, i6 32, void %arrayidx36.case.32, i6 33, void %arrayidx36.case.33, i6 34, void %arrayidx36.case.34, i6 35, void %arrayidx36.case.35, i6 36, void %arrayidx36.case.36, i6 37, void %arrayidx36.case.37, i6 38, void %arrayidx36.case.38, i6 39, void %arrayidx36.case.39, i6 40, void %arrayidx36.case.40, i6 41, void %arrayidx36.case.41, i6 42, void %arrayidx36.case.42, i6 43, void %arrayidx36.case.43, i6 44, void %arrayidx36.case.44, i6 45, void %arrayidx36.case.45, i6 46, void %arrayidx36.case.46, i6 47, void %arrayidx36.case.47, i6 48, void %arrayidx36.case.48, i6 49, void %arrayidx36.case.49, i6 50, void %arrayidx36.case.50, i6 51, void %arrayidx36.case.51, i6 52, void %arrayidx36.case.52, i6 53, void %arrayidx36.case.53, i6 54, void %arrayidx36.case.54, i6 55, void %arrayidx36.case.55, i6 56, void %arrayidx36.case.56, i6 57, void %arrayidx36.case.57, i6 58, void %arrayidx36.case.58, i6 59, void %arrayidx36.case.59, i6 60, void %arrayidx36.case.60, i6 61, void %arrayidx36.case.61, i6 62, void %arrayidx36.case.62" [top.cpp:49]   --->   Operation 15 'switch' 'switch_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.88>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1" [top.cpp:49]   --->   Operation 16 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 62)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 17 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 62)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2" [top.cpp:49]   --->   Operation 18 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 61)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 19 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 61)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3" [top.cpp:49]   --->   Operation 20 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 60)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 21 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 60)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4" [top.cpp:49]   --->   Operation 22 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 59)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 23 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 59)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5" [top.cpp:49]   --->   Operation 24 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 25 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 58)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6" [top.cpp:49]   --->   Operation 26 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 57)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 27 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 57)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7" [top.cpp:49]   --->   Operation 28 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 56)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 29 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 56)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8" [top.cpp:49]   --->   Operation 30 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 55)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 31 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 55)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9" [top.cpp:49]   --->   Operation 32 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 33 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10" [top.cpp:49]   --->   Operation 34 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 53)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 35 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 53)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11" [top.cpp:49]   --->   Operation 36 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 52)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 37 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 52)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_12" [top.cpp:49]   --->   Operation 38 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 51)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 39 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 51)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_13" [top.cpp:49]   --->   Operation 40 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 50)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 41 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 50)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_14" [top.cpp:49]   --->   Operation 42 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 49)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 43 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 49)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_15" [top.cpp:49]   --->   Operation 44 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 48)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 45 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 48)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_16" [top.cpp:49]   --->   Operation 46 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 47)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 47 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 47)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_17" [top.cpp:49]   --->   Operation 48 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 46)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 49 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 46)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_18" [top.cpp:49]   --->   Operation 50 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 45)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 45)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_19" [top.cpp:49]   --->   Operation 52 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 44)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 44)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_20" [top.cpp:49]   --->   Operation 54 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 43)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 55 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 43)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_21" [top.cpp:49]   --->   Operation 56 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 42)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 57 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 42)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_22" [top.cpp:49]   --->   Operation 58 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 41)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 59 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 41)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_23" [top.cpp:49]   --->   Operation 60 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 40)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 61 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 40)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_24" [top.cpp:49]   --->   Operation 62 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 39)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 63 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 39)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_25" [top.cpp:49]   --->   Operation 64 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 38)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 65 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 38)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_26" [top.cpp:49]   --->   Operation 66 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 37)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 67 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 37)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_27" [top.cpp:49]   --->   Operation 68 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 36)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 69 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 36)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_28" [top.cpp:49]   --->   Operation 70 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 35)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 71 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 35)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_29" [top.cpp:49]   --->   Operation 72 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 34)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 73 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 34)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_30" [top.cpp:49]   --->   Operation 74 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 33)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 75 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 33)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_31" [top.cpp:49]   --->   Operation 76 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 32)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 77 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 32)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_32" [top.cpp:49]   --->   Operation 78 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 31)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 79 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 31)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_33" [top.cpp:49]   --->   Operation 80 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 30)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 81 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 30)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_34" [top.cpp:49]   --->   Operation 82 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 29)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 83 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 29)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_35" [top.cpp:49]   --->   Operation 84 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 28)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 85 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 28)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_36" [top.cpp:49]   --->   Operation 86 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 27)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 87 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 27)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_37" [top.cpp:49]   --->   Operation 88 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 26)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 89 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 26)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_38" [top.cpp:49]   --->   Operation 90 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 25)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 91 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 25)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_39" [top.cpp:49]   --->   Operation 92 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 24)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 93 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 24)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_40" [top.cpp:49]   --->   Operation 94 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 23)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 95 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 23)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_41" [top.cpp:49]   --->   Operation 96 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 22)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 97 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 22)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_42" [top.cpp:49]   --->   Operation 98 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 21)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 99 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 21)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_43" [top.cpp:49]   --->   Operation 100 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 20)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 101 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 20)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_44" [top.cpp:49]   --->   Operation 102 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 19)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 103 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 19)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_45" [top.cpp:49]   --->   Operation 104 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 18)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 105 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 18)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_46" [top.cpp:49]   --->   Operation 106 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 17)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 107 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 17)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_47" [top.cpp:49]   --->   Operation 108 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 16)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 109 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 16)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_48" [top.cpp:49]   --->   Operation 110 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 15)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 111 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 15)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_49" [top.cpp:49]   --->   Operation 112 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 14)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 113 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 14)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_50" [top.cpp:49]   --->   Operation 114 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 13)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 115 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 13)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_51" [top.cpp:49]   --->   Operation 116 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 12)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 117 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 12)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_52" [top.cpp:49]   --->   Operation 118 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 11)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 119 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 11)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_53" [top.cpp:49]   --->   Operation 120 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 10)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 121 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 10)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_8" [top.cpp:49]   --->   Operation 122 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 9)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 123 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 9)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums" [top.cpp:49]   --->   Operation 124 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 8)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 125 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 8)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_1" [top.cpp:49]   --->   Operation 126 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 7)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 127 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 7)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_2" [top.cpp:49]   --->   Operation 128 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 6)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 129 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 6)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_3" [top.cpp:49]   --->   Operation 130 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 5)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 131 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 5)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_4" [top.cpp:49]   --->   Operation 132 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 4)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 133 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 4)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_5" [top.cpp:49]   --->   Operation 134 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 3)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 135 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 3)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_6" [top.cpp:49]   --->   Operation 136 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 2)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 137 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 2)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_7" [top.cpp:49]   --->   Operation 138 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 1)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 139 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 1)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_9" [top.cpp:49]   --->   Operation 140 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 0)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 141 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 0)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln49 = store i24 0, i24 %p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s" [top.cpp:49]   --->   Operation 142 'store' 'store_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 63)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx36.exit" [top.cpp:49]   --->   Operation 143 'br' 'br_ln49' <Predicate = (!icmp_ln48 & trunc_ln48 == 63)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %j" [top.cpp:48]   --->   Operation 144 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.48>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body33" [top.cpp:48]   --->   Operation 145 'br' 'br_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln48', top.cpp:48) of constant 0 on local variable 'j', top.cpp:48 [66]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:48) on local variable 'j', top.cpp:48 [69]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln48', top.cpp:48) [70]  (0.897 ns)
	'store' operation 0 bit ('store_ln48', top.cpp:48) of variable 'add_ln48', top.cpp:48 on local variable 'j', top.cpp:48 [272]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
