Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 16:31:26 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_52_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.844ns (24.831%)  route 2.555ns (75.169%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 6.435 - 4.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.921ns, distribution 1.182ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.836ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=57779, routed)       2.103     3.054    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X116Y405       FDCE                                         r  Delay1No16_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y405       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.133 r  Delay1No16_instance/Y_reg[32]/Q
                         net (fo=6, routed)           1.031     4.164    Delay1No16_instance/Q[31]
    SLICE_X135Y387       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.254 r  Delay1No16_instance/geqOp_carry__0_i_9__4/O
                         net (fo=1, routed)           0.010     4.264    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X135Y387       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.379 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.405    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X135Y388       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.457 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.221     4.678    Delay1No16_instance/CO[0]
    SLICE_X137Y389       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     4.731 f  Delay1No16_instance/shiftedFracY_d1[32]_i_5__4/O
                         net (fo=3, routed)           0.328     5.059    Delay1No16_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X134Y388       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     5.205 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.094     5.299    Delay1No16_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X133Y388       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     5.397 f  Delay1No16_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=33, routed)          0.290     5.687    Delay1No16_instance/shiftVal__5[0]
    SLICE_X137Y387       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     5.798 r  Delay1No16_instance/shiftedFracY_d1[41]_i_2__4/O
                         net (fo=2, routed)           0.187     5.985    Delay1No16_instance/shiftedFracY_d1[41]_i_2__4_n_0
    SLICE_X137Y387       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     6.085 r  Delay1No16_instance/shiftedFracY_d1[41]_i_1__4/O
                         net (fo=2, routed)           0.368     6.453    Sum10_1_impl_instance/FPAddSubOp_instance/level4__4[18]
    SLICE_X138Y390       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=57779, routed)       1.775     6.435    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X138Y390       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]/C
                         clock pessimism              0.433     6.868    
                         clock uncertainty           -0.035     6.833    
    SLICE_X138Y390       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.858    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[41]
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  0.404    




