sdp_ram_ip.v,verilog,xil_defaultlib,../../../../fifo.srcs/sources_1/ip/sdp_ram_ip/sim/sdp_ram_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
