

================================================================
== Vitis HLS Report for 'operator_ge'
================================================================
* Date:           Wed Feb  9 15:34:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.652 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [../src/ban_s3.h:119]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [../src/ban_s3.h:119]   --->   Operation 4 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %p_read_1" [../src/ban_s3.cpp:27]   --->   Operation 5 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_ne  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 6 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 7 'partselect' 'trunc_ln27_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %trunc_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 8 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_1, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 9 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_1, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 10 'partselect' 'trunc_ln27_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i32 %n_read" [../src/ban_s3.cpp:27]   --->   Operation 11 'bitcast' 'bitcast_ln27_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_7, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 12 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 13 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%icmp_ln27_11 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 14 'icmp' 'icmp_ln27_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.05ns)   --->   "%icmp_ln27_12 = icmp_eq  i23 %trunc_ln27_s, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 15 'icmp' 'icmp_ln27_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.28ns)   --->   "%or_ln27_5 = or i1 %icmp_ln27_12, i1 %icmp_ln27_11" [../src/ban_s3.cpp:27]   --->   Operation 16 'or' 'or_ln27_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln27_13 = icmp_ne  i8 %tmp_7, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 17 'icmp' 'icmp_ln27_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.05ns)   --->   "%icmp_ln27_14 = icmp_eq  i23 %trunc_ln27_1, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 18 'icmp' 'icmp_ln27_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.28ns)   --->   "%or_ln27_6 = or i1 %icmp_ln27_14, i1 %icmp_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 19 'or' 'or_ln27_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:27]   --->   Operation 20 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pl = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_read_1, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 21 'bitselect' 'pl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%icmp_ln246 = icmp_slt  i32 %trunc_ln27, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 22 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (2.78ns)   --->   "%tmp_9 = fcmp_olt  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 23 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 24 'partselect' 'trunc_ln27_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln27_5 = bitcast i32 %trunc_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 25 'bitcast' 'bitcast_ln27_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_1, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 26 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_1, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 27 'partselect' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln27_15 = icmp_ne  i8 %tmp_1, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 28 'icmp' 'icmp_ln27_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.05ns)   --->   "%icmp_ln27_16 = icmp_eq  i23 %trunc_ln27_2, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 29 'icmp' 'icmp_ln27_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns)   --->   "%or_ln27_7 = or i1 %icmp_ln27_16, i1 %icmp_ln27_15" [../src/ban_s3.cpp:27]   --->   Operation 30 'or' 'or_ln27_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_oeq  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 31 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 32 'partselect' 'trunc_ln27_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln27_6 = bitcast i32 %trunc_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 33 'bitcast' 'bitcast_ln27_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_1, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 34 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_1, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 35 'partselect' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln27_17 = icmp_ne  i8 %tmp_3, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.05ns)   --->   "%icmp_ln27_18 = icmp_eq  i23 %trunc_ln27_3, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 37 'icmp' 'icmp_ln27_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%or_ln27_8 = or i1 %icmp_ln27_18, i1 %icmp_ln27_17" [../src/ban_s3.cpp:27]   --->   Operation 38 'or' 'or_ln27_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 39 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 40 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 41 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [2/2] (2.78ns)   --->   "%tmp_10 = fcmp_olt  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 42 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 43 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [2/2] (2.78ns)   --->   "%tmp_12 = fcmp_olt  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 44 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_ole  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 45 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 46 [1/1] (0.28ns)   --->   "%and_ln27 = and i1 %or_ln27_5, i1 %or_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 46 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:27]   --->   Operation 47 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.28ns)   --->   "%and_ln27_6 = and i1 %and_ln27, i1 %tmp_8" [../src/ban_s3.cpp:27]   --->   Operation 48 'and' 'and_ln27_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i1 %and_ln27_6, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 49 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27 = or i1 %icmp_ln27, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 50 'or' 'or_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_olt  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 51 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%and_ln246_1 = and i1 %or_ln27_5, i1 %tmp_9" [../src/ban_s3.cpp:246]   --->   Operation 52 'and' 'and_ln246_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%xor_ln246_1 = xor i1 %and_ln246_1, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 53 'xor' 'xor_ln246_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_10)   --->   "%or_ln246 = or i1 %icmp_ln246, i1 %xor_ln246_1" [../src/ban_s3.cpp:246]   --->   Operation 54 'or' 'or_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_oeq  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 55 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.28ns)   --->   "%and_ln27_7 = and i1 %or_ln27_7, i1 %tmp_2" [../src/ban_s3.cpp:27]   --->   Operation 56 'and' 'and_ln27_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.28ns)   --->   "%xor_ln27_1 = xor i1 %and_ln27_7, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 57 'xor' 'xor_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 58 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%and_ln27_8 = and i1 %or_ln27_8, i1 %tmp_4" [../src/ban_s3.cpp:27]   --->   Operation 59 'and' 'and_ln27_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 60 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns)   --->   "%and_ln246_2 = and i1 %or_ln27_6, i1 %tmp_5" [../src/ban_s3.cpp:246]   --->   Operation 61 'and' 'and_ln246_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%xor_ln246_2 = xor i1 %and_ln246_2, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 62 'xor' 'xor_ln246_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 63 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns)   --->   "%and_ln246_3 = and i1 %or_ln27_6, i1 %tmp_6" [../src/ban_s3.cpp:246]   --->   Operation 64 'and' 'and_ln246_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%xor_ln246_3 = xor i1 %and_ln246_3, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 65 'xor' 'xor_ln246_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%or_ln246_1 = or i1 %xor_ln246_1, i1 %xor_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 66 'or' 'or_ln246_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%and_ln246 = and i1 %or_ln246_1, i1 %xor_ln246_2" [../src/ban_s3.cpp:246]   --->   Operation 67 'and' 'and_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_3)   --->   "%and_ln246_4 = and i1 %and_ln246_1, i1 %and_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 68 'and' 'and_ln246_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_3 = or i1 %and_ln246_2, i1 %and_ln246_4" [../src/ban_s3.cpp:246]   --->   Operation 69 'or' 'or_ln246_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln246)   --->   "%or_ln246_2 = or i1 %icmp_ln27, i1 %or_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 70 'or' 'or_ln246_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_olt  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 71 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.28ns)   --->   "%and_ln246_5 = and i1 %and_ln27, i1 %tmp_10" [../src/ban_s3.cpp:246]   --->   Operation 72 'and' 'and_ln246_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 73 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.28ns)   --->   "%and_ln246_6 = and i1 %or_ln27_7, i1 %tmp_11" [../src/ban_s3.cpp:246]   --->   Operation 74 'and' 'and_ln246_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (2.78ns)   --->   "%tmp_12 = fcmp_olt  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 75 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%and_ln246_7 = and i1 %or_ln27_8, i1 %tmp_12" [../src/ban_s3.cpp:246]   --->   Operation 76 'and' 'and_ln246_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.28ns)   --->   "%xor_ln27_2 = xor i1 %icmp_ln27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 77 'xor' 'xor_ln27_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns)   --->   "%and_ln27_9 = and i1 %and_ln27_6, i1 %xor_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 78 'and' 'and_ln27_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_5)   --->   "%and_ln27_10 = and i1 %and_ln27_7, i1 %and_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 79 'and' 'and_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_5)   --->   "%and_ln27_11 = and i1 %and_ln27_8, i1 %and_ln27_10" [../src/ban_s3.cpp:27]   --->   Operation 80 'and' 'and_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%xor_ln246 = xor i1 %icmp_ln246, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 81 'xor' 'xor_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%and_ln246_8 = and i1 %and_ln246_1, i1 %xor_ln246" [../src/ban_s3.cpp:246]   --->   Operation 82 'and' 'and_ln246_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%and_ln246_9 = and i1 %or_ln27, i1 %and_ln246_8" [../src/ban_s3.cpp:246]   --->   Operation 83 'and' 'and_ln246_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_4 = or i1 %and_ln246_7, i1 %and_ln246_9" [../src/ban_s3.cpp:246]   --->   Operation 84 'or' 'or_ln246_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_5 = or i1 %or_ln246_4, i1 %and_ln27_11" [../src/ban_s3.cpp:246]   --->   Operation 85 'or' 'or_ln246_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_10 = and i1 %or_ln27, i1 %or_ln246" [../src/ban_s3.cpp:246]   --->   Operation 86 'and' 'and_ln246_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns)   --->   "%and_ln242 = and i1 %and_ln246_10, i1 %pl" [../src/ban_s3.cpp:242]   --->   Operation 87 'and' 'and_ln242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln246)   --->   "%and_ln246_11 = and i1 %and_ln242, i1 %or_ln246_2" [../src/ban_s3.cpp:246]   --->   Operation 88 'and' 'and_ln246_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln246 = select i1 %and_ln246_11, i1 %or_ln246_3, i1 %or_ln246_5" [../src/ban_s3.cpp:246]   --->   Operation 89 'select' 'select_ln246' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%xor_ln27_3 = xor i1 %and_ln27_8, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 90 'xor' 'xor_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%or_ln27_9 = or i1 %xor_ln27_1, i1 %xor_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 91 'or' 'or_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%and_ln27_12 = and i1 %or_ln27_9, i1 %and_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 92 'and' 'and_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%xor_ln242 = xor i1 %pl, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 93 'xor' 'xor_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%and_ln242_1 = and i1 %and_ln246_10, i1 %xor_ln242" [../src/ban_s3.cpp:242]   --->   Operation 94 'and' 'and_ln242_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln242 = or i1 %and_ln27_12, i1 %and_ln242_1" [../src/ban_s3.cpp:242]   --->   Operation 95 'or' 'or_ln242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%and_ln242_2 = and i1 %icmp_ln27, i1 %or_ln242" [../src/ban_s3.cpp:242]   --->   Operation 96 'and' 'and_ln242_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%xor_ln242_1 = xor i1 %and_ln242_2, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 97 'xor' 'xor_ln242_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%and_ln242_3 = and i1 %select_ln246, i1 %xor_ln242_1" [../src/ban_s3.cpp:242]   --->   Operation 98 'and' 'and_ln242_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_6)   --->   "%and_ln242_4 = and i1 %or_ln242, i1 %xor_ln27_2" [../src/ban_s3.cpp:242]   --->   Operation 99 'and' 'and_ln242_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%and_ln246_12 = and i1 %and_ln242, i1 %xor_ln27_2" [../src/ban_s3.cpp:246]   --->   Operation 100 'and' 'and_ln246_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_13 = and i1 %and_ln246_12, i1 %and_ln246" [../src/ban_s3.cpp:246]   --->   Operation 101 'and' 'and_ln246_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_6 = or i1 %and_ln242_4, i1 %and_ln246_13" [../src/ban_s3.cpp:246]   --->   Operation 102 'or' 'or_ln246_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%and_ln246_14 = and i1 %and_ln246_5, i1 %or_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 103 'and' 'and_ln246_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_7 = or i1 %and_ln246_14, i1 %and_ln242_3" [../src/ban_s3.cpp:246]   --->   Operation 104 'or' 'or_ln246_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ole  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 105 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_16)   --->   "%and_ln246_15 = and i1 %and_ln27, i1 %tmp_13" [../src/ban_s3.cpp:246]   --->   Operation 106 'and' 'and_ln246_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_16)   --->   "%xor_ln246_4 = xor i1 %or_ln246_6, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 107 'xor' 'xor_ln246_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_16)   --->   "%or_ln246_8 = or i1 %and_ln246_15, i1 %xor_ln246_4" [../src/ban_s3.cpp:246]   --->   Operation 108 'or' 'or_ln246_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_16 = and i1 %or_ln246_7, i1 %or_ln246_8" [../src/ban_s3.cpp:246]   --->   Operation 109 'and' 'and_ln246_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_17)   --->   "%xor_ln246_5 = xor i1 %and_ln246_5, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 110 'xor' 'xor_ln246_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_17 = and i1 %and_ln27_6, i1 %xor_ln246_5" [../src/ban_s3.cpp:246]   --->   Operation 111 'and' 'and_ln246_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_9)   --->   "%and_ln246_18 = and i1 %and_ln246_6, i1 %or_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 112 'and' 'and_ln246_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_9)   --->   "%and_ln246_19 = and i1 %and_ln246_18, i1 %and_ln246_17" [../src/ban_s3.cpp:246]   --->   Operation 113 'and' 'and_ln246_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_9 = or i1 %and_ln246_19, i1 %and_ln246_16" [../src/ban_s3.cpp:246]   --->   Operation 114 'or' 'or_ln246_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%xor_ln246_6 = xor i1 %and_ln246_6, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 115 'xor' 'xor_ln246_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%and_ln246_20 = and i1 %and_ln246_17, i1 %xor_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 116 'and' 'and_ln246_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%and_ln246_21 = and i1 %or_ln246_6, i1 %xor_ln27_1" [../src/ban_s3.cpp:246]   --->   Operation 117 'and' 'and_ln246_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%and_ln246_22 = and i1 %and_ln246_21, i1 %and_ln246_20" [../src/ban_s3.cpp:246]   --->   Operation 118 'and' 'and_ln246_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%xor_ln246_7 = xor i1 %and_ln246_22, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 119 'xor' 'xor_ln246_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_23 = and i1 %or_ln246_9, i1 %xor_ln246_7" [../src/ban_s3.cpp:246]   --->   Operation 120 'and' 'and_ln246_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln119 = ret i1 %and_ln246_23" [../src/ban_s3.h:119]   --->   Operation 121 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1       (read      ) [ 000]
n_read         (read      ) [ 001]
trunc_ln27     (trunc     ) [ 000]
icmp_ln27      (icmp      ) [ 001]
trunc_ln27_6   (partselect) [ 000]
bitcast_ln27   (bitcast   ) [ 001]
tmp_s          (partselect) [ 000]
trunc_ln27_s   (partselect) [ 000]
bitcast_ln27_7 (bitcast   ) [ 000]
tmp_7          (partselect) [ 000]
trunc_ln27_1   (trunc     ) [ 000]
icmp_ln27_11   (icmp      ) [ 000]
icmp_ln27_12   (icmp      ) [ 000]
or_ln27_5      (or        ) [ 001]
icmp_ln27_13   (icmp      ) [ 000]
icmp_ln27_14   (icmp      ) [ 000]
or_ln27_6      (or        ) [ 001]
pl             (bitselect ) [ 001]
icmp_ln246     (icmp      ) [ 001]
trunc_ln27_7   (partselect) [ 000]
bitcast_ln27_5 (bitcast   ) [ 001]
tmp_1          (partselect) [ 000]
trunc_ln27_2   (partselect) [ 000]
icmp_ln27_15   (icmp      ) [ 000]
icmp_ln27_16   (icmp      ) [ 000]
or_ln27_7      (or        ) [ 001]
trunc_ln27_8   (partselect) [ 000]
bitcast_ln27_6 (bitcast   ) [ 001]
tmp_3          (partselect) [ 000]
trunc_ln27_3   (partselect) [ 000]
icmp_ln27_17   (icmp      ) [ 000]
icmp_ln27_18   (icmp      ) [ 000]
or_ln27_8      (or        ) [ 001]
and_ln27       (and       ) [ 000]
tmp_8          (fcmp      ) [ 000]
and_ln27_6     (and       ) [ 000]
xor_ln27       (xor       ) [ 000]
or_ln27        (or        ) [ 000]
tmp_9          (fcmp      ) [ 000]
and_ln246_1    (and       ) [ 000]
xor_ln246_1    (xor       ) [ 000]
or_ln246       (or        ) [ 000]
tmp_2          (fcmp      ) [ 000]
and_ln27_7     (and       ) [ 000]
xor_ln27_1     (xor       ) [ 000]
tmp_4          (fcmp      ) [ 000]
and_ln27_8     (and       ) [ 000]
tmp_5          (fcmp      ) [ 000]
and_ln246_2    (and       ) [ 000]
xor_ln246_2    (xor       ) [ 000]
tmp_6          (fcmp      ) [ 000]
and_ln246_3    (and       ) [ 000]
xor_ln246_3    (xor       ) [ 000]
or_ln246_1     (or        ) [ 000]
and_ln246      (and       ) [ 000]
and_ln246_4    (and       ) [ 000]
or_ln246_3     (or        ) [ 000]
or_ln246_2     (or        ) [ 000]
tmp_10         (fcmp      ) [ 000]
and_ln246_5    (and       ) [ 000]
tmp_11         (fcmp      ) [ 000]
and_ln246_6    (and       ) [ 000]
tmp_12         (fcmp      ) [ 000]
and_ln246_7    (and       ) [ 000]
xor_ln27_2     (xor       ) [ 000]
and_ln27_9     (and       ) [ 000]
and_ln27_10    (and       ) [ 000]
and_ln27_11    (and       ) [ 000]
xor_ln246      (xor       ) [ 000]
and_ln246_8    (and       ) [ 000]
and_ln246_9    (and       ) [ 000]
or_ln246_4     (or        ) [ 000]
or_ln246_5     (or        ) [ 000]
and_ln246_10   (and       ) [ 000]
and_ln242      (and       ) [ 000]
and_ln246_11   (and       ) [ 000]
select_ln246   (select    ) [ 000]
xor_ln27_3     (xor       ) [ 000]
or_ln27_9      (or        ) [ 000]
and_ln27_12    (and       ) [ 000]
xor_ln242      (xor       ) [ 000]
and_ln242_1    (and       ) [ 000]
or_ln242       (or        ) [ 000]
and_ln242_2    (and       ) [ 000]
xor_ln242_1    (xor       ) [ 000]
and_ln242_3    (and       ) [ 000]
and_ln242_4    (and       ) [ 000]
and_ln246_12   (and       ) [ 000]
and_ln246_13   (and       ) [ 000]
or_ln246_6     (or        ) [ 000]
and_ln246_14   (and       ) [ 000]
or_ln246_7     (or        ) [ 000]
tmp_13         (fcmp      ) [ 000]
and_ln246_15   (and       ) [ 000]
xor_ln246_4    (xor       ) [ 000]
or_ln246_8     (or        ) [ 000]
and_ln246_16   (and       ) [ 000]
xor_ln246_5    (xor       ) [ 000]
and_ln246_17   (and       ) [ 000]
and_ln246_18   (and       ) [ 000]
and_ln246_19   (and       ) [ 000]
or_ln246_9     (or        ) [ 000]
xor_ln246_6    (xor       ) [ 000]
and_ln246_20   (and       ) [ 000]
and_ln246_21   (and       ) [ 000]
and_ln246_22   (and       ) [ 000]
xor_ln246_7    (xor       ) [ 000]
and_ln246_23   (and       ) [ 000]
ret_ln119      (ret       ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="128" slack="0"/>
<pin id="68" dir="0" index="1" bw="128" slack="0"/>
<pin id="69" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="n_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln27_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln27_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln27_6_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="0" index="3" bw="7" slack="0"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bitcast_ln27_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="128" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln27_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="23" slack="0"/>
<pin id="170" dir="0" index="1" bw="128" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bitcast_ln27_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_7/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="6" slack="0"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln27_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln27_11_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_11/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln27_12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="23" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_12/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln27_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln27_13_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_13/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln27_14_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="23" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_14/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln27_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_6/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="pl_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="pl/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln246_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln27_7_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="128" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_7/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln27_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_5/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="128" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="0" index="3" bw="8" slack="0"/>
<pin id="267" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln27_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="23" slack="0"/>
<pin id="274" dir="0" index="1" bw="128" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln27_15_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_15/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln27_16_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="23" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_16/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln27_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_7/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln27_8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="128" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="0" index="3" bw="8" slack="0"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_8/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln27_6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_6/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="128" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="0" index="3" bw="8" slack="0"/>
<pin id="321" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln27_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="23" slack="0"/>
<pin id="328" dir="0" index="1" bw="128" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="0" index="3" bw="8" slack="0"/>
<pin id="331" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln27_17_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_17/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln27_18_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="23" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_18/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln27_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_8/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln27_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln27_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_6/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln27_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln27_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln246_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln246_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln246_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln27_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_7/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="xor_ln27_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln27_8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_8/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln246_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_2/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln246_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln246_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_3/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln246_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246_3/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln246_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln246_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln246_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_4/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln246_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_3/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="or_ln246_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_2/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln246_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_5/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln246_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_6/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln246_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_7/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln27_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_2/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln27_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_9/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln27_10_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_10/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln27_11_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_11/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln246_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln246_8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_8/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln246_9_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_9/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln246_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_4/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln246_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_5/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln246_10_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_10/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln242_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="1"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln242/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="and_ln246_11_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_11/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln246_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln246/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln27_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln27_9_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_9/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln27_12_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_12/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xor_ln242_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln242/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="and_ln242_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln242_1/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln242_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln242/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln242_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln242_2/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln242_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln242_1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="and_ln242_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln242_3/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="and_ln242_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln242_4/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="and_ln246_12_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_12/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln246_13_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_13/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="or_ln246_6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_6/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="and_ln246_14_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_14/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln246_7_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_7/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="and_ln246_15_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_15/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln246_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246_4/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_ln246_8_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_8/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln246_16_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_16/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xor_ln246_5_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246_5/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln246_17_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_17/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln246_18_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_18/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln246_19_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_19/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="or_ln246_9_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246_9/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="xor_ln246_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246_6/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln246_20_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_20/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln246_21_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_21/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="and_ln246_22_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_22/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="xor_ln246_7_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln246_7/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="and_ln246_23_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln246_23/2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="n_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln27_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="746" class="1005" name="bitcast_ln27_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27 "/>
</bind>
</comp>

<comp id="754" class="1005" name="or_ln27_5_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27_5 "/>
</bind>
</comp>

<comp id="760" class="1005" name="or_ln27_6_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27_6 "/>
</bind>
</comp>

<comp id="767" class="1005" name="pl_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pl "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln246_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln246 "/>
</bind>
</comp>

<comp id="779" class="1005" name="bitcast_ln27_5_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_5 "/>
</bind>
</comp>

<comp id="785" class="1005" name="or_ln27_7_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27_7 "/>
</bind>
</comp>

<comp id="791" class="1005" name="bitcast_ln27_6_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_6 "/>
</bind>
</comp>

<comp id="797" class="1005" name="or_ln27_8_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="72" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="72" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="72" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="72" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="66" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="66" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="66" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="72" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="178" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="158" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="168" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="196" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="182" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="192" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="214" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="66" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="130" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="66" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="259"><net_src comp="246" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="66" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="66" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="262" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="272" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="66" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="66" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="66" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="340"><net_src comp="316" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="326" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="336" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="78" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="83" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="88" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="93" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="98" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="104" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="380" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="412" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="375" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="418" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="407" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="354" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="110" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="115" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="120" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="64" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="358" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="391" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="402" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="375" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="370" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="469" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="491" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="370" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="386" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="453" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="447" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="520" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="402" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="396" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="479" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="526" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="563" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="64" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="543" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="580" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="474" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="532" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="474" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="435" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="603" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="458" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="597" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="354" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="125" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="621" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="64" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="639" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="633" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="458" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="64" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="358" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="464" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="621" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="669" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="657" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="464" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="64" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="669" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="621" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="396" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="699" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="64" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="687" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="72" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="741"><net_src comp="134" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="749"><net_src comp="150" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="757"><net_src comp="208" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="763"><net_src comp="226" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="770"><net_src comp="232" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="776"><net_src comp="240" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="782"><net_src comp="256" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="788"><net_src comp="294" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="794"><net_src comp="310" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="800"><net_src comp="348" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="469" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator>= : n | {1 }
	Port: operator>= : p_read | {1 }
  - Chain level:
	State 1
		icmp_ln27 : 1
		bitcast_ln27 : 1
		tmp_7 : 1
		trunc_ln27_1 : 1
		icmp_ln27_11 : 1
		icmp_ln27_12 : 1
		or_ln27_5 : 2
		icmp_ln27_13 : 2
		icmp_ln27_14 : 2
		or_ln27_6 : 3
		tmp_8 : 2
		icmp_ln246 : 1
		tmp_9 : 2
		bitcast_ln27_5 : 1
		icmp_ln27_15 : 1
		icmp_ln27_16 : 1
		or_ln27_7 : 2
		tmp_2 : 2
		bitcast_ln27_6 : 1
		icmp_ln27_17 : 1
		icmp_ln27_18 : 1
		or_ln27_8 : 2
		tmp_4 : 2
		tmp_10 : 2
		tmp_11 : 2
		tmp_12 : 2
		tmp_13 : 2
	State 2
		and_ln27_6 : 1
		xor_ln27 : 1
		or_ln27 : 1
		and_ln246_1 : 1
		xor_ln246_1 : 1
		or_ln246 : 1
		and_ln27_7 : 1
		xor_ln27_1 : 1
		and_ln27_8 : 1
		and_ln246_2 : 1
		xor_ln246_2 : 1
		and_ln246_3 : 1
		xor_ln246_3 : 1
		or_ln246_1 : 1
		and_ln246 : 1
		and_ln246_4 : 1
		or_ln246_3 : 1
		or_ln246_2 : 1
		and_ln246_5 : 1
		and_ln246_6 : 1
		and_ln246_7 : 1
		and_ln27_9 : 1
		and_ln27_10 : 1
		and_ln27_11 : 1
		and_ln246_8 : 1
		and_ln246_9 : 1
		or_ln246_4 : 1
		or_ln246_5 : 1
		and_ln246_10 : 1
		and_ln242 : 1
		and_ln246_11 : 1
		select_ln246 : 1
		xor_ln27_3 : 1
		or_ln27_9 : 1
		and_ln27_12 : 1
		and_ln242_1 : 1
		or_ln242 : 1
		and_ln242_2 : 1
		xor_ln242_1 : 1
		and_ln242_3 : 1
		and_ln242_4 : 1
		and_ln246_12 : 1
		and_ln246_13 : 1
		or_ln246_6 : 1
		and_ln246_14 : 1
		or_ln246_7 : 1
		and_ln246_15 : 1
		xor_ln246_4 : 1
		or_ln246_8 : 1
		and_ln246_16 : 1
		xor_ln246_5 : 1
		and_ln246_17 : 1
		and_ln246_18 : 1
		and_ln246_19 : 1
		or_ln246_9 : 1
		xor_ln246_6 : 1
		and_ln246_20 : 1
		and_ln246_21 : 1
		and_ln246_22 : 1
		xor_ln246_7 : 1
		and_ln246_23 : 1
		ret_ln119 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   icmp_ln27_fu_134  |    0    |    20   |
|          | icmp_ln27_11_fu_196 |    0    |    11   |
|          | icmp_ln27_12_fu_202 |    0    |    16   |
|          | icmp_ln27_13_fu_214 |    0    |    11   |
|   icmp   | icmp_ln27_14_fu_220 |    0    |    16   |
|          |  icmp_ln246_fu_240  |    0    |    20   |
|          | icmp_ln27_15_fu_282 |    0    |    11   |
|          | icmp_ln27_16_fu_288 |    0    |    16   |
|          | icmp_ln27_17_fu_336 |    0    |    11   |
|          | icmp_ln27_18_fu_342 |    0    |    16   |
|----------|---------------------|---------|---------|
|          |   and_ln27_fu_354   |    0    |    2    |
|          |  and_ln27_6_fu_358  |    0    |    2    |
|          |  and_ln246_1_fu_375 |    0    |    2    |
|          |  and_ln27_7_fu_391  |    0    |    2    |
|          |  and_ln27_8_fu_402  |    0    |    2    |
|          |  and_ln246_2_fu_407 |    0    |    2    |
|          |  and_ln246_3_fu_418 |    0    |    2    |
|          |   and_ln246_fu_435  |    0    |    2    |
|          |  and_ln246_4_fu_441 |    0    |    2    |
|          |  and_ln246_5_fu_458 |    0    |    2    |
|          |  and_ln246_6_fu_464 |    0    |    2    |
|          |  and_ln246_7_fu_469 |    0    |    2    |
|          |  and_ln27_9_fu_479  |    0    |    2    |
|          |  and_ln27_10_fu_485 |    0    |    2    |
|          |  and_ln27_11_fu_491 |    0    |    2    |
|          |  and_ln246_8_fu_502 |    0    |    2    |
|          |  and_ln246_9_fu_508 |    0    |    2    |
|          | and_ln246_10_fu_526 |    0    |    2    |
|    and   |   and_ln242_fu_532  |    0    |    2    |
|          | and_ln246_11_fu_537 |    0    |    2    |
|          |  and_ln27_12_fu_563 |    0    |    2    |
|          |  and_ln242_1_fu_574 |    0    |    2    |
|          |  and_ln242_2_fu_586 |    0    |    2    |
|          |  and_ln242_3_fu_597 |    0    |    2    |
|          |  and_ln242_4_fu_603 |    0    |    2    |
|          | and_ln246_12_fu_609 |    0    |    2    |
|          | and_ln246_13_fu_615 |    0    |    2    |
|          | and_ln246_14_fu_627 |    0    |    2    |
|          | and_ln246_15_fu_639 |    0    |    2    |
|          | and_ln246_16_fu_657 |    0    |    2    |
|          | and_ln246_17_fu_669 |    0    |    2    |
|          | and_ln246_18_fu_675 |    0    |    2    |
|          | and_ln246_19_fu_681 |    0    |    2    |
|          | and_ln246_20_fu_699 |    0    |    2    |
|          | and_ln246_21_fu_705 |    0    |    2    |
|          | and_ln246_22_fu_711 |    0    |    2    |
|          | and_ln246_23_fu_723 |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   or_ln27_5_fu_208  |    0    |    2    |
|          |   or_ln27_6_fu_226  |    0    |    2    |
|          |   or_ln27_7_fu_294  |    0    |    2    |
|          |   or_ln27_8_fu_348  |    0    |    2    |
|          |    or_ln27_fu_370   |    0    |    2    |
|          |   or_ln246_fu_386   |    0    |    2    |
|          |  or_ln246_1_fu_429  |    0    |    2    |
|          |  or_ln246_3_fu_447  |    0    |    2    |
|    or    |  or_ln246_2_fu_453  |    0    |    2    |
|          |  or_ln246_4_fu_514  |    0    |    2    |
|          |  or_ln246_5_fu_520  |    0    |    2    |
|          |   or_ln27_9_fu_557  |    0    |    2    |
|          |   or_ln242_fu_580   |    0    |    2    |
|          |  or_ln246_6_fu_621  |    0    |    2    |
|          |  or_ln246_7_fu_633  |    0    |    2    |
|          |  or_ln246_8_fu_651  |    0    |    2    |
|          |  or_ln246_9_fu_687  |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   xor_ln27_fu_364   |    0    |    2    |
|          |  xor_ln246_1_fu_380 |    0    |    2    |
|          |  xor_ln27_1_fu_396  |    0    |    2    |
|          |  xor_ln246_2_fu_412 |    0    |    2    |
|          |  xor_ln246_3_fu_423 |    0    |    2    |
|          |  xor_ln27_2_fu_474  |    0    |    2    |
|    xor   |   xor_ln246_fu_497  |    0    |    2    |
|          |  xor_ln27_3_fu_551  |    0    |    2    |
|          |   xor_ln242_fu_569  |    0    |    2    |
|          |  xor_ln242_1_fu_591 |    0    |    2    |
|          |  xor_ln246_4_fu_645 |    0    |    2    |
|          |  xor_ln246_5_fu_663 |    0    |    2    |
|          |  xor_ln246_6_fu_693 |    0    |    2    |
|          |  xor_ln246_7_fu_717 |    0    |    2    |
|----------|---------------------|---------|---------|
|  select  | select_ln246_fu_543 |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   | p_read_1_read_fu_66 |    0    |    0    |
|          |  n_read_read_fu_72  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      grp_fu_78      |    0    |    0    |
|          |      grp_fu_83      |    0    |    0    |
|          |      grp_fu_88      |    0    |    0    |
|          |      grp_fu_93      |    0    |    0    |
|   fcmp   |      grp_fu_98      |    0    |    0    |
|          |      grp_fu_104     |    0    |    0    |
|          |      grp_fu_110     |    0    |    0    |
|          |      grp_fu_115     |    0    |    0    |
|          |      grp_fu_120     |    0    |    0    |
|          |      grp_fu_125     |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln27_fu_130  |    0    |    0    |
|          | trunc_ln27_1_fu_192 |    0    |    0    |
|----------|---------------------|---------|---------|
|          | trunc_ln27_6_fu_140 |    0    |    0    |
|          |     tmp_s_fu_158    |    0    |    0    |
|          | trunc_ln27_s_fu_168 |    0    |    0    |
|          |     tmp_7_fu_182    |    0    |    0    |
|partselect| trunc_ln27_7_fu_246 |    0    |    0    |
|          |     tmp_1_fu_262    |    0    |    0    |
|          | trunc_ln27_2_fu_272 |    0    |    0    |
|          | trunc_ln27_8_fu_300 |    0    |    0    |
|          |     tmp_3_fu_316    |    0    |    0    |
|          | trunc_ln27_3_fu_326 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      pl_fu_232      |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   286   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln27_5_reg_779|   32   |
|bitcast_ln27_6_reg_791|   32   |
| bitcast_ln27_reg_746 |   32   |
|  icmp_ln246_reg_773  |    1   |
|   icmp_ln27_reg_738  |    1   |
|    n_read_reg_729    |   32   |
|   or_ln27_5_reg_754  |    1   |
|   or_ln27_6_reg_760  |    1   |
|   or_ln27_7_reg_785  |    1   |
|   or_ln27_8_reg_797  |    1   |
|      pl_reg_767      |    1   |
+----------------------+--------+
|         Total        |   135  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_78 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_78 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_83 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_88 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_93 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_98 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_110 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_110 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_115 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_120 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_125 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_125 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   832  ||  5.551  ||   117   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   286  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   117  |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   135  |   403  |
+-----------+--------+--------+--------+
