-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity vid_sync is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_a_24_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_a_24_TVALID : IN STD_LOGIC;
    stream_in_a_24_TREADY : OUT STD_LOGIC;
    stream_in_a_24_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_a_24_TUSER : IN STD_LOGIC_VECTOR (65 downto 0);
    stream_in_b_24_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_b_24_TVALID : IN STD_LOGIC;
    stream_in_b_24_TREADY : OUT STD_LOGIC;
    stream_in_b_24_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_b_24_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_a_24_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_out_a_24_TVALID : OUT STD_LOGIC;
    stream_out_a_24_TREADY : IN STD_LOGIC;
    stream_out_a_24_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_a_24_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_b_24_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_out_b_24_TVALID : OUT STD_LOGIC;
    stream_out_b_24_TREADY : IN STD_LOGIC;
    stream_out_b_24_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_b_24_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of vid_sync is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "vid_sync,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=6.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.473000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=490,HLS_SYN_LUT=789}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter3_fsm_state4 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter4_fsm_state5 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter3_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter4_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal stream_in_a_24_data_0_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_a_24_data_0_vld_in : STD_LOGIC;
    signal stream_in_a_24_data_0_vld_out : STD_LOGIC;
    signal stream_in_a_24_data_0_ack_in : STD_LOGIC;
    signal stream_in_a_24_data_0_ack_out : STD_LOGIC;
    signal stream_in_a_24_data_0_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_a_24_data_0_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_a_24_data_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_a_24_data_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_a_24_data_0_sel : STD_LOGIC;
    signal stream_in_a_24_data_0_load_A : STD_LOGIC;
    signal stream_in_a_24_data_0_load_B : STD_LOGIC;
    signal stream_in_a_24_data_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_a_24_data_0_state_cmp_full : STD_LOGIC;
    signal stream_in_a_24_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_a_24_last_V_0_vld_in : STD_LOGIC;
    signal stream_in_a_24_last_V_0_vld_out : STD_LOGIC;
    signal stream_in_a_24_last_V_0_ack_in : STD_LOGIC;
    signal stream_in_a_24_last_V_0_ack_out : STD_LOGIC;
    signal stream_in_a_24_last_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_a_24_last_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_a_24_last_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_a_24_last_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_a_24_last_V_0_sel : STD_LOGIC;
    signal stream_in_a_24_last_V_0_load_A : STD_LOGIC;
    signal stream_in_a_24_last_V_0_load_B : STD_LOGIC;
    signal stream_in_a_24_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_a_24_last_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_a_24_user_V_0_data_out : STD_LOGIC_VECTOR (65 downto 0);
    signal stream_in_a_24_user_V_0_vld_in : STD_LOGIC;
    signal stream_in_a_24_user_V_0_vld_out : STD_LOGIC;
    signal stream_in_a_24_user_V_0_ack_in : STD_LOGIC;
    signal stream_in_a_24_user_V_0_ack_out : STD_LOGIC;
    signal stream_in_a_24_user_V_0_payload_A : STD_LOGIC_VECTOR (65 downto 0);
    signal stream_in_a_24_user_V_0_payload_B : STD_LOGIC_VECTOR (65 downto 0);
    signal stream_in_a_24_user_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_a_24_user_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_a_24_user_V_0_sel : STD_LOGIC;
    signal stream_in_a_24_user_V_0_load_A : STD_LOGIC;
    signal stream_in_a_24_user_V_0_load_B : STD_LOGIC;
    signal stream_in_a_24_user_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_a_24_user_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_b_24_data_0_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_b_24_data_0_vld_in : STD_LOGIC;
    signal stream_in_b_24_data_0_vld_out : STD_LOGIC;
    signal stream_in_b_24_data_0_ack_in : STD_LOGIC;
    signal stream_in_b_24_data_0_ack_out : STD_LOGIC;
    signal stream_in_b_24_data_0_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_b_24_data_0_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_b_24_data_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_b_24_data_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_b_24_data_0_sel : STD_LOGIC;
    signal stream_in_b_24_data_0_load_A : STD_LOGIC;
    signal stream_in_b_24_data_0_load_B : STD_LOGIC;
    signal stream_in_b_24_data_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_b_24_data_0_state_cmp_full : STD_LOGIC;
    signal stream_in_b_24_last_V_0_vld_in : STD_LOGIC;
    signal stream_in_b_24_last_V_0_ack_out : STD_LOGIC;
    signal stream_in_b_24_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_a_24_data_1_data_in : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_a_24_data_1_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_a_24_data_1_vld_in : STD_LOGIC;
    signal stream_out_a_24_data_1_vld_out : STD_LOGIC;
    signal stream_out_a_24_data_1_ack_in : STD_LOGIC;
    signal stream_out_a_24_data_1_ack_out : STD_LOGIC;
    signal stream_out_a_24_data_1_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_a_24_data_1_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_a_24_data_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_a_24_data_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_a_24_data_1_sel : STD_LOGIC;
    signal stream_out_a_24_data_1_load_A : STD_LOGIC;
    signal stream_out_a_24_data_1_load_B : STD_LOGIC;
    signal stream_out_a_24_data_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_a_24_data_1_state_cmp_full : STD_LOGIC;
    signal stream_out_a_24_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_a_24_user_V_1_vld_in : STD_LOGIC;
    signal stream_out_a_24_user_V_1_vld_out : STD_LOGIC;
    signal stream_out_a_24_user_V_1_ack_in : STD_LOGIC;
    signal stream_out_a_24_user_V_1_ack_out : STD_LOGIC;
    signal stream_out_a_24_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_a_24_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_a_24_user_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_a_24_user_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_a_24_user_V_1_sel : STD_LOGIC;
    signal stream_out_a_24_user_V_1_load_A : STD_LOGIC;
    signal stream_out_a_24_user_V_1_load_B : STD_LOGIC;
    signal stream_out_a_24_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_a_24_user_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_a_24_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_a_24_last_V_1_vld_in : STD_LOGIC;
    signal stream_out_a_24_last_V_1_vld_out : STD_LOGIC;
    signal stream_out_a_24_last_V_1_ack_in : STD_LOGIC;
    signal stream_out_a_24_last_V_1_ack_out : STD_LOGIC;
    signal stream_out_a_24_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_a_24_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_a_24_last_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_a_24_last_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_a_24_last_V_1_sel : STD_LOGIC;
    signal stream_out_a_24_last_V_1_load_A : STD_LOGIC;
    signal stream_out_a_24_last_V_1_load_B : STD_LOGIC;
    signal stream_out_a_24_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_a_24_last_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_b_24_data_1_data_in : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_b_24_data_1_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_b_24_data_1_vld_in : STD_LOGIC;
    signal stream_out_b_24_data_1_vld_out : STD_LOGIC;
    signal stream_out_b_24_data_1_ack_in : STD_LOGIC;
    signal stream_out_b_24_data_1_ack_out : STD_LOGIC;
    signal stream_out_b_24_data_1_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_b_24_data_1_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_b_24_data_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_b_24_data_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_b_24_data_1_sel : STD_LOGIC;
    signal stream_out_b_24_data_1_load_A : STD_LOGIC;
    signal stream_out_b_24_data_1_load_B : STD_LOGIC;
    signal stream_out_b_24_data_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_b_24_data_1_state_cmp_full : STD_LOGIC;
    signal stream_out_b_24_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_b_24_user_V_1_vld_in : STD_LOGIC;
    signal stream_out_b_24_user_V_1_vld_out : STD_LOGIC;
    signal stream_out_b_24_user_V_1_ack_in : STD_LOGIC;
    signal stream_out_b_24_user_V_1_ack_out : STD_LOGIC;
    signal stream_out_b_24_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_b_24_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_b_24_user_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_b_24_user_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_b_24_user_V_1_sel : STD_LOGIC;
    signal stream_out_b_24_user_V_1_load_A : STD_LOGIC;
    signal stream_out_b_24_user_V_1_load_B : STD_LOGIC;
    signal stream_out_b_24_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_b_24_user_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_b_24_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_b_24_last_V_1_vld_in : STD_LOGIC;
    signal stream_out_b_24_last_V_1_vld_out : STD_LOGIC;
    signal stream_out_b_24_last_V_1_ack_in : STD_LOGIC;
    signal stream_out_b_24_last_V_1_ack_out : STD_LOGIC;
    signal stream_out_b_24_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_b_24_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_b_24_last_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_b_24_last_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_b_24_last_V_1_sel : STD_LOGIC;
    signal stream_out_b_24_last_V_1_load_A : STD_LOGIC;
    signal stream_out_b_24_last_V_1_load_B : STD_LOGIC;
    signal stream_out_b_24_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_b_24_last_V_1_state_cmp_full : STD_LOGIC;
    signal video_a : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal split : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal vid_id : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal stream_in_a_24_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
    signal ap_CS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
    signal ap_CS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
    signal stream_in_b_24_TDATA_blk_n : STD_LOGIC;
    signal stream_out_a_24_TDATA_blk_n : STD_LOGIC;
    signal split_load_reg_398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_split_load_reg_398 : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_b_24_TDATA_blk_n : STD_LOGIC;
    signal stream_in_a_24_data_s_reg_345 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal LAST_V_reg_352 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_LAST_V_reg_352 : STD_LOGIC_VECTOR (0 downto 0);
    signal SOF_V_reg_358 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_SOF_V_reg_358 : STD_LOGIC_VECTOR (0 downto 0);
    signal WR_EN_V_fu_159_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal B_R_V_reg_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_G_V_reg_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_B_V_fu_236_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_B_V_reg_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal split_load_load_fu_261_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal A_R_V_1_fu_269_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_R_V_1_reg_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_G_V_1_fu_276_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_G_V_1_reg_407 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_B_V_1_fu_283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_B_V_1_reg_412 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_R_V_A_R_V_fu_300_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_R_V_A_R_V_reg_417 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_G_V_A_G_V_fu_307_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_G_V_A_G_V_reg_422 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_B_V_A_B_V_fu_314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_B_V_A_B_V_reg_427 : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_a_24_data_3_fu_327_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_out_a_24_data_2_fu_336_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal DATA_V_fu_177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal CMD_V_fu_167_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_R_V_fu_240_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_G_V_fu_249_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_B_V_fu_258_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_condition_950 : BOOLEAN;


begin




    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter3_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
            else
                ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter4_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
            else
                ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
            end if;
        end if;
    end process;


    stream_in_a_24_data_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_data_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_a_24_data_0_ack_out = ap_const_logic_1) and (stream_in_a_24_data_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_a_24_data_0_sel_rd <= not(stream_in_a_24_data_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_data_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_data_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_a_24_data_0_ack_in = ap_const_logic_1) and (stream_in_a_24_data_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_a_24_data_0_sel_wr <= not(stream_in_a_24_data_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_data_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_data_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_a_24_data_0_vld_in = ap_const_logic_0) and (stream_in_a_24_data_0_state = ap_const_lv2_2)) or ((stream_in_a_24_data_0_vld_in = ap_const_logic_0) and (stream_in_a_24_data_0_ack_out = ap_const_logic_1) and (stream_in_a_24_data_0_state = ap_const_lv2_3)))) then 
                    stream_in_a_24_data_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_a_24_data_0_ack_out = ap_const_logic_0) and (stream_in_a_24_data_0_state = ap_const_lv2_1)) or ((stream_in_a_24_data_0_ack_out = ap_const_logic_0) and (stream_in_a_24_data_0_vld_in = ap_const_logic_1) and (stream_in_a_24_data_0_state = ap_const_lv2_3)))) then 
                    stream_in_a_24_data_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_a_24_data_0_vld_in = ap_const_logic_0) and (stream_in_a_24_data_0_ack_out = ap_const_logic_1))) and not(((stream_in_a_24_data_0_ack_out = ap_const_logic_0) and (stream_in_a_24_data_0_vld_in = ap_const_logic_1))) and (stream_in_a_24_data_0_state = ap_const_lv2_3)) or ((stream_in_a_24_data_0_ack_out = ap_const_logic_1) and (stream_in_a_24_data_0_state = ap_const_lv2_1)) or ((stream_in_a_24_data_0_vld_in = ap_const_logic_1) and (stream_in_a_24_data_0_state = ap_const_lv2_2)))) then 
                    stream_in_a_24_data_0_state <= ap_const_lv2_3;
                else 
                    stream_in_a_24_data_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_last_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_last_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_a_24_last_V_0_ack_out = ap_const_logic_1) and (stream_in_a_24_last_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_a_24_last_V_0_sel_rd <= not(stream_in_a_24_last_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_last_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_last_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_a_24_last_V_0_ack_in = ap_const_logic_1) and (stream_in_a_24_last_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_a_24_last_V_0_sel_wr <= not(stream_in_a_24_last_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_a_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_a_24_last_V_0_state = ap_const_lv2_2)) or ((stream_in_a_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_a_24_last_V_0_ack_out = ap_const_logic_1) and (stream_in_a_24_last_V_0_state = ap_const_lv2_3)))) then 
                    stream_in_a_24_last_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_a_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_a_24_last_V_0_state = ap_const_lv2_1)) or ((stream_in_a_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_a_24_last_V_0_vld_in = ap_const_logic_1) and (stream_in_a_24_last_V_0_state = ap_const_lv2_3)))) then 
                    stream_in_a_24_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_a_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_a_24_last_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_a_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_a_24_last_V_0_vld_in = ap_const_logic_1))) and (stream_in_a_24_last_V_0_state = ap_const_lv2_3)) or ((stream_in_a_24_last_V_0_ack_out = ap_const_logic_1) and (stream_in_a_24_last_V_0_state = ap_const_lv2_1)) or ((stream_in_a_24_last_V_0_vld_in = ap_const_logic_1) and (stream_in_a_24_last_V_0_state = ap_const_lv2_2)))) then 
                    stream_in_a_24_last_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_a_24_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_user_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_user_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_a_24_user_V_0_ack_out = ap_const_logic_1) and (stream_in_a_24_user_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_a_24_user_V_0_sel_rd <= not(stream_in_a_24_user_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_user_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_user_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_a_24_user_V_0_ack_in = ap_const_logic_1) and (stream_in_a_24_user_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_a_24_user_V_0_sel_wr <= not(stream_in_a_24_user_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_a_24_user_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_a_24_user_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_a_24_user_V_0_vld_in = ap_const_logic_0) and (stream_in_a_24_user_V_0_state = ap_const_lv2_2)) or ((stream_in_a_24_user_V_0_vld_in = ap_const_logic_0) and (stream_in_a_24_user_V_0_ack_out = ap_const_logic_1) and (stream_in_a_24_user_V_0_state = ap_const_lv2_3)))) then 
                    stream_in_a_24_user_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_a_24_user_V_0_ack_out = ap_const_logic_0) and (stream_in_a_24_user_V_0_state = ap_const_lv2_1)) or ((stream_in_a_24_user_V_0_ack_out = ap_const_logic_0) and (stream_in_a_24_user_V_0_vld_in = ap_const_logic_1) and (stream_in_a_24_user_V_0_state = ap_const_lv2_3)))) then 
                    stream_in_a_24_user_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_a_24_user_V_0_vld_in = ap_const_logic_0) and (stream_in_a_24_user_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_a_24_user_V_0_ack_out = ap_const_logic_0) and (stream_in_a_24_user_V_0_vld_in = ap_const_logic_1))) and (stream_in_a_24_user_V_0_state = ap_const_lv2_3)) or ((stream_in_a_24_user_V_0_ack_out = ap_const_logic_1) and (stream_in_a_24_user_V_0_state = ap_const_lv2_1)) or ((stream_in_a_24_user_V_0_vld_in = ap_const_logic_1) and (stream_in_a_24_user_V_0_state = ap_const_lv2_2)))) then 
                    stream_in_a_24_user_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_a_24_user_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_b_24_data_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_b_24_data_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_b_24_data_0_ack_out = ap_const_logic_1) and (stream_in_b_24_data_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_b_24_data_0_sel_rd <= not(stream_in_b_24_data_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_b_24_data_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_b_24_data_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_b_24_data_0_ack_in = ap_const_logic_1) and (stream_in_b_24_data_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_b_24_data_0_sel_wr <= not(stream_in_b_24_data_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_b_24_data_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_b_24_data_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_b_24_data_0_vld_in = ap_const_logic_0) and (stream_in_b_24_data_0_state = ap_const_lv2_2)) or ((stream_in_b_24_data_0_vld_in = ap_const_logic_0) and (stream_in_b_24_data_0_ack_out = ap_const_logic_1) and (stream_in_b_24_data_0_state = ap_const_lv2_3)))) then 
                    stream_in_b_24_data_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_b_24_data_0_ack_out = ap_const_logic_0) and (stream_in_b_24_data_0_state = ap_const_lv2_1)) or ((stream_in_b_24_data_0_ack_out = ap_const_logic_0) and (stream_in_b_24_data_0_vld_in = ap_const_logic_1) and (stream_in_b_24_data_0_state = ap_const_lv2_3)))) then 
                    stream_in_b_24_data_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_b_24_data_0_vld_in = ap_const_logic_0) and (stream_in_b_24_data_0_ack_out = ap_const_logic_1))) and not(((stream_in_b_24_data_0_ack_out = ap_const_logic_0) and (stream_in_b_24_data_0_vld_in = ap_const_logic_1))) and (stream_in_b_24_data_0_state = ap_const_lv2_3)) or ((stream_in_b_24_data_0_ack_out = ap_const_logic_1) and (stream_in_b_24_data_0_state = ap_const_lv2_1)) or ((stream_in_b_24_data_0_vld_in = ap_const_logic_1) and (stream_in_b_24_data_0_state = ap_const_lv2_2)))) then 
                    stream_in_b_24_data_0_state <= ap_const_lv2_3;
                else 
                    stream_in_b_24_data_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_b_24_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_b_24_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_b_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_b_24_last_V_0_state = ap_const_lv2_2)) or ((stream_in_b_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_b_24_last_V_0_ack_out = ap_const_logic_1) and (stream_in_b_24_last_V_0_state = ap_const_lv2_3)))) then 
                    stream_in_b_24_last_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_b_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_b_24_last_V_0_state = ap_const_lv2_1)) or ((stream_in_b_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_b_24_last_V_0_vld_in = ap_const_logic_1) and (stream_in_b_24_last_V_0_state = ap_const_lv2_3)))) then 
                    stream_in_b_24_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_b_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_b_24_last_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_b_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_b_24_last_V_0_vld_in = ap_const_logic_1))) and (stream_in_b_24_last_V_0_state = ap_const_lv2_3)) or ((stream_in_b_24_last_V_0_ack_out = ap_const_logic_1) and (stream_in_b_24_last_V_0_state = ap_const_lv2_1)) or ((stream_in_b_24_last_V_0_vld_in = ap_const_logic_1) and (stream_in_b_24_last_V_0_state = ap_const_lv2_2)))) then 
                    stream_in_b_24_last_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_b_24_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_data_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_data_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_a_24_data_1_ack_out = ap_const_logic_1) and (stream_out_a_24_data_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_a_24_data_1_sel_rd <= not(stream_out_a_24_data_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_data_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_data_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_a_24_data_1_ack_in = ap_const_logic_1) and (stream_out_a_24_data_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_a_24_data_1_sel_wr <= not(stream_out_a_24_data_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_data_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_data_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_a_24_data_1_vld_in = ap_const_logic_0) and (stream_out_a_24_data_1_state = ap_const_lv2_2)) or ((stream_out_a_24_data_1_vld_in = ap_const_logic_0) and (stream_out_a_24_data_1_ack_out = ap_const_logic_1) and (stream_out_a_24_data_1_state = ap_const_lv2_3)))) then 
                    stream_out_a_24_data_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_a_24_data_1_ack_out = ap_const_logic_0) and (stream_out_a_24_data_1_state = ap_const_lv2_1)) or ((stream_out_a_24_data_1_ack_out = ap_const_logic_0) and (stream_out_a_24_data_1_vld_in = ap_const_logic_1) and (stream_out_a_24_data_1_state = ap_const_lv2_3)))) then 
                    stream_out_a_24_data_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_a_24_data_1_vld_in = ap_const_logic_0) and (stream_out_a_24_data_1_ack_out = ap_const_logic_1))) and not(((stream_out_a_24_data_1_ack_out = ap_const_logic_0) and (stream_out_a_24_data_1_vld_in = ap_const_logic_1))) and (stream_out_a_24_data_1_state = ap_const_lv2_3)) or ((stream_out_a_24_data_1_ack_out = ap_const_logic_1) and (stream_out_a_24_data_1_state = ap_const_lv2_1)) or ((stream_out_a_24_data_1_vld_in = ap_const_logic_1) and (stream_out_a_24_data_1_state = ap_const_lv2_2)))) then 
                    stream_out_a_24_data_1_state <= ap_const_lv2_3;
                else 
                    stream_out_a_24_data_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_a_24_last_V_1_ack_out = ap_const_logic_1) and (stream_out_a_24_last_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_a_24_last_V_1_sel_rd <= not(stream_out_a_24_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_a_24_last_V_1_ack_in = ap_const_logic_1) and (stream_out_a_24_last_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_a_24_last_V_1_sel_wr <= not(stream_out_a_24_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_a_24_last_V_1_vld_in = ap_const_logic_0) and (stream_out_a_24_last_V_1_state = ap_const_lv2_2)) or ((stream_out_a_24_last_V_1_vld_in = ap_const_logic_0) and (stream_out_a_24_last_V_1_ack_out = ap_const_logic_1) and (stream_out_a_24_last_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_a_24_last_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_a_24_last_V_1_ack_out = ap_const_logic_0) and (stream_out_a_24_last_V_1_state = ap_const_lv2_1)) or ((stream_out_a_24_last_V_1_ack_out = ap_const_logic_0) and (stream_out_a_24_last_V_1_vld_in = ap_const_logic_1) and (stream_out_a_24_last_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_a_24_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_a_24_last_V_1_vld_in = ap_const_logic_0) and (stream_out_a_24_last_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_a_24_last_V_1_ack_out = ap_const_logic_0) and (stream_out_a_24_last_V_1_vld_in = ap_const_logic_1))) and (stream_out_a_24_last_V_1_state = ap_const_lv2_3)) or ((stream_out_a_24_last_V_1_ack_out = ap_const_logic_1) and (stream_out_a_24_last_V_1_state = ap_const_lv2_1)) or ((stream_out_a_24_last_V_1_vld_in = ap_const_logic_1) and (stream_out_a_24_last_V_1_state = ap_const_lv2_2)))) then 
                    stream_out_a_24_last_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_a_24_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_a_24_user_V_1_ack_out = ap_const_logic_1) and (stream_out_a_24_user_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_a_24_user_V_1_sel_rd <= not(stream_out_a_24_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_a_24_user_V_1_ack_in = ap_const_logic_1) and (stream_out_a_24_user_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_a_24_user_V_1_sel_wr <= not(stream_out_a_24_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_a_24_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_a_24_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_a_24_user_V_1_vld_in = ap_const_logic_0) and (stream_out_a_24_user_V_1_state = ap_const_lv2_2)) or ((stream_out_a_24_user_V_1_vld_in = ap_const_logic_0) and (stream_out_a_24_user_V_1_ack_out = ap_const_logic_1) and (stream_out_a_24_user_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_a_24_user_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_a_24_user_V_1_ack_out = ap_const_logic_0) and (stream_out_a_24_user_V_1_state = ap_const_lv2_1)) or ((stream_out_a_24_user_V_1_ack_out = ap_const_logic_0) and (stream_out_a_24_user_V_1_vld_in = ap_const_logic_1) and (stream_out_a_24_user_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_a_24_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_a_24_user_V_1_vld_in = ap_const_logic_0) and (stream_out_a_24_user_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_a_24_user_V_1_ack_out = ap_const_logic_0) and (stream_out_a_24_user_V_1_vld_in = ap_const_logic_1))) and (stream_out_a_24_user_V_1_state = ap_const_lv2_3)) or ((stream_out_a_24_user_V_1_ack_out = ap_const_logic_1) and (stream_out_a_24_user_V_1_state = ap_const_lv2_1)) or ((stream_out_a_24_user_V_1_vld_in = ap_const_logic_1) and (stream_out_a_24_user_V_1_state = ap_const_lv2_2)))) then 
                    stream_out_a_24_user_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_a_24_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_data_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_data_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_b_24_data_1_ack_out = ap_const_logic_1) and (stream_out_b_24_data_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_b_24_data_1_sel_rd <= not(stream_out_b_24_data_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_data_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_data_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_b_24_data_1_ack_in = ap_const_logic_1) and (stream_out_b_24_data_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_b_24_data_1_sel_wr <= not(stream_out_b_24_data_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_data_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_data_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_b_24_data_1_vld_in = ap_const_logic_0) and (stream_out_b_24_data_1_state = ap_const_lv2_2)) or ((stream_out_b_24_data_1_vld_in = ap_const_logic_0) and (stream_out_b_24_data_1_ack_out = ap_const_logic_1) and (stream_out_b_24_data_1_state = ap_const_lv2_3)))) then 
                    stream_out_b_24_data_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_b_24_data_1_ack_out = ap_const_logic_0) and (stream_out_b_24_data_1_state = ap_const_lv2_1)) or ((stream_out_b_24_data_1_ack_out = ap_const_logic_0) and (stream_out_b_24_data_1_vld_in = ap_const_logic_1) and (stream_out_b_24_data_1_state = ap_const_lv2_3)))) then 
                    stream_out_b_24_data_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_b_24_data_1_vld_in = ap_const_logic_0) and (stream_out_b_24_data_1_ack_out = ap_const_logic_1))) and not(((stream_out_b_24_data_1_ack_out = ap_const_logic_0) and (stream_out_b_24_data_1_vld_in = ap_const_logic_1))) and (stream_out_b_24_data_1_state = ap_const_lv2_3)) or ((stream_out_b_24_data_1_ack_out = ap_const_logic_1) and (stream_out_b_24_data_1_state = ap_const_lv2_1)) or ((stream_out_b_24_data_1_vld_in = ap_const_logic_1) and (stream_out_b_24_data_1_state = ap_const_lv2_2)))) then 
                    stream_out_b_24_data_1_state <= ap_const_lv2_3;
                else 
                    stream_out_b_24_data_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_b_24_last_V_1_ack_out = ap_const_logic_1) and (stream_out_b_24_last_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_b_24_last_V_1_sel_rd <= not(stream_out_b_24_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_b_24_last_V_1_ack_in = ap_const_logic_1) and (stream_out_b_24_last_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_b_24_last_V_1_sel_wr <= not(stream_out_b_24_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_b_24_last_V_1_vld_in = ap_const_logic_0) and (stream_out_b_24_last_V_1_state = ap_const_lv2_2)) or ((stream_out_b_24_last_V_1_vld_in = ap_const_logic_0) and (stream_out_b_24_last_V_1_ack_out = ap_const_logic_1) and (stream_out_b_24_last_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_b_24_last_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_b_24_last_V_1_ack_out = ap_const_logic_0) and (stream_out_b_24_last_V_1_state = ap_const_lv2_1)) or ((stream_out_b_24_last_V_1_ack_out = ap_const_logic_0) and (stream_out_b_24_last_V_1_vld_in = ap_const_logic_1) and (stream_out_b_24_last_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_b_24_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_b_24_last_V_1_vld_in = ap_const_logic_0) and (stream_out_b_24_last_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_b_24_last_V_1_ack_out = ap_const_logic_0) and (stream_out_b_24_last_V_1_vld_in = ap_const_logic_1))) and (stream_out_b_24_last_V_1_state = ap_const_lv2_3)) or ((stream_out_b_24_last_V_1_ack_out = ap_const_logic_1) and (stream_out_b_24_last_V_1_state = ap_const_lv2_1)) or ((stream_out_b_24_last_V_1_vld_in = ap_const_logic_1) and (stream_out_b_24_last_V_1_state = ap_const_lv2_2)))) then 
                    stream_out_b_24_last_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_b_24_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_b_24_user_V_1_ack_out = ap_const_logic_1) and (stream_out_b_24_user_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_b_24_user_V_1_sel_rd <= not(stream_out_b_24_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_b_24_user_V_1_ack_in = ap_const_logic_1) and (stream_out_b_24_user_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_b_24_user_V_1_sel_wr <= not(stream_out_b_24_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_b_24_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_b_24_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_b_24_user_V_1_vld_in = ap_const_logic_0) and (stream_out_b_24_user_V_1_state = ap_const_lv2_2)) or ((stream_out_b_24_user_V_1_vld_in = ap_const_logic_0) and (stream_out_b_24_user_V_1_ack_out = ap_const_logic_1) and (stream_out_b_24_user_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_b_24_user_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_b_24_user_V_1_ack_out = ap_const_logic_0) and (stream_out_b_24_user_V_1_state = ap_const_lv2_1)) or ((stream_out_b_24_user_V_1_ack_out = ap_const_logic_0) and (stream_out_b_24_user_V_1_vld_in = ap_const_logic_1) and (stream_out_b_24_user_V_1_state = ap_const_lv2_3)))) then 
                    stream_out_b_24_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_b_24_user_V_1_vld_in = ap_const_logic_0) and (stream_out_b_24_user_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_b_24_user_V_1_ack_out = ap_const_logic_0) and (stream_out_b_24_user_V_1_vld_in = ap_const_logic_1))) and (stream_out_b_24_user_V_1_state = ap_const_lv2_3)) or ((stream_out_b_24_user_V_1_ack_out = ap_const_logic_1) and (stream_out_b_24_user_V_1_state = ap_const_lv2_1)) or ((stream_out_b_24_user_V_1_vld_in = ap_const_logic_1) and (stream_out_b_24_user_V_1_state = ap_const_lv2_2)))) then 
                    stream_out_b_24_user_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_b_24_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (split_load_load_fu_261_p1 = ap_const_lv1_0))) then
                A_B_V_1_reg_412 <= A_B_V_1_fu_283_p3;
                A_G_V_1_reg_407 <= A_G_V_1_fu_276_p3;
                A_R_V_1_reg_402 <= A_R_V_1_fu_269_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (split_load_load_fu_261_p1 = ap_const_lv1_1))) then
                B_B_V_A_B_V_reg_427 <= B_B_V_A_B_V_fu_314_p3;
                B_G_V_A_G_V_reg_422 <= B_G_V_A_G_V_fu_307_p3;
                B_R_V_A_R_V_reg_417 <= B_R_V_A_R_V_fu_300_p3;
                vid_id <= tmp_5_fu_294_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                B_B_V_reg_392 <= B_B_V_fu_236_p1;
                B_G_V_reg_386 <= stream_in_b_24_data_0_data_out(15 downto 8);
                B_R_V_reg_380 <= stream_in_b_24_data_0_data_out(23 downto 16);
                LAST_V_reg_352 <= stream_in_a_24_last_V_0_data_out;
                SOF_V_reg_358 <= stream_in_a_24_user_V_0_data_out(65 downto 65);
                stream_in_a_24_data_s_reg_345 <= stream_in_a_24_data_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                ap_reg_pp0_iter2_LAST_V_reg_352 <= LAST_V_reg_352;
                ap_reg_pp0_iter2_SOF_V_reg_358 <= SOF_V_reg_358;
                split_load_reg_398 <= split;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                ap_reg_pp0_iter3_split_load_reg_398 <= split_load_reg_398;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (tmp_3_fu_194_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = WR_EN_V_fu_159_p3) and (tmp_2_fu_188_p2 = ap_const_lv1_0) and (tmp_fu_182_p2 = ap_const_lv1_0))) then
                split <= grp_fu_134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_a_24_data_0_load_A = ap_const_logic_1)) then
                stream_in_a_24_data_0_payload_A <= stream_in_a_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_a_24_data_0_load_B = ap_const_logic_1)) then
                stream_in_a_24_data_0_payload_B <= stream_in_a_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_a_24_last_V_0_load_A = ap_const_logic_1)) then
                stream_in_a_24_last_V_0_payload_A <= stream_in_a_24_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_a_24_last_V_0_load_B = ap_const_logic_1)) then
                stream_in_a_24_last_V_0_payload_B <= stream_in_a_24_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_a_24_user_V_0_load_A = ap_const_logic_1)) then
                stream_in_a_24_user_V_0_payload_A <= stream_in_a_24_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_a_24_user_V_0_load_B = ap_const_logic_1)) then
                stream_in_a_24_user_V_0_payload_B <= stream_in_a_24_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_b_24_data_0_load_A = ap_const_logic_1)) then
                stream_in_b_24_data_0_payload_A <= stream_in_b_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_b_24_data_0_load_B = ap_const_logic_1)) then
                stream_in_b_24_data_0_payload_B <= stream_in_b_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_a_24_data_1_load_A = ap_const_logic_1)) then
                stream_out_a_24_data_1_payload_A <= stream_out_a_24_data_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_a_24_data_1_load_B = ap_const_logic_1)) then
                stream_out_a_24_data_1_payload_B <= stream_out_a_24_data_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_a_24_last_V_1_load_A = ap_const_logic_1)) then
                stream_out_a_24_last_V_1_payload_A <= ap_reg_pp0_iter2_LAST_V_reg_352;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_a_24_last_V_1_load_B = ap_const_logic_1)) then
                stream_out_a_24_last_V_1_payload_B <= ap_reg_pp0_iter2_LAST_V_reg_352;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_a_24_user_V_1_load_A = ap_const_logic_1)) then
                stream_out_a_24_user_V_1_payload_A <= ap_reg_pp0_iter2_SOF_V_reg_358;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_a_24_user_V_1_load_B = ap_const_logic_1)) then
                stream_out_a_24_user_V_1_payload_B <= ap_reg_pp0_iter2_SOF_V_reg_358;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_b_24_data_1_load_A = ap_const_logic_1)) then
                stream_out_b_24_data_1_payload_A <= stream_out_b_24_data_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_b_24_data_1_load_B = ap_const_logic_1)) then
                stream_out_b_24_data_1_payload_B <= stream_out_b_24_data_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_b_24_last_V_1_load_A = ap_const_logic_1)) then
                stream_out_b_24_last_V_1_payload_A <= ap_reg_pp0_iter2_LAST_V_reg_352;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_b_24_last_V_1_load_B = ap_const_logic_1)) then
                stream_out_b_24_last_V_1_payload_B <= ap_reg_pp0_iter2_LAST_V_reg_352;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_b_24_user_V_1_load_A = ap_const_logic_1)) then
                stream_out_b_24_user_V_1_payload_A <= ap_reg_pp0_iter2_SOF_V_reg_358;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_b_24_user_V_1_load_B = ap_const_logic_1)) then
                stream_out_b_24_user_V_1_payload_B <= ap_reg_pp0_iter2_SOF_V_reg_358;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (tmp_fu_182_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = WR_EN_V_fu_159_p3))) then
                video_a <= grp_fu_134_p2;
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io, ap_CS_iter0_fsm)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm, ap_CS_iter1_fsm_state2, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io, ap_CS_iter0_fsm_state1)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_0 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and ((ap_const_logic_0 = ap_CS_iter1_fsm_state2) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0)))))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter3_fsm_assign_proc : process (stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter2_fsm_state3, ap_CS_iter3_fsm, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        case ap_CS_iter3_fsm is
            when ap_ST_iter3_fsm_state4 => 
                if ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                elsif ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_0 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                end if;
            when ap_ST_iter3_fsm_state0 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter3_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter4_fsm_assign_proc : process (stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        case ap_CS_iter4_fsm is
            when ap_ST_iter4_fsm_state5 => 
                if ((not(((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) and (ap_const_boolean_0 = ap_block_state4_io) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                elsif ((not(((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) and ((ap_const_logic_0 = ap_CS_iter3_fsm_state4) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io))))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                end if;
            when ap_ST_iter4_fsm_state0 => 
                if ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter4_fsm <= "XX";
        end case;
    end process;
    A_B_V_1_fu_283_p3 <= 
        A_B_V_fu_258_p1 when (video_a(0) = '1') else 
        B_B_V_reg_392;
    A_B_V_fu_258_p1 <= stream_in_a_24_data_s_reg_345(8 - 1 downto 0);
    A_G_V_1_fu_276_p3 <= 
        A_G_V_fu_249_p4 when (video_a(0) = '1') else 
        B_G_V_reg_386;
    A_G_V_fu_249_p4 <= stream_in_a_24_data_s_reg_345(15 downto 8);
    A_R_V_1_fu_269_p3 <= 
        A_R_V_fu_240_p4 when (video_a(0) = '1') else 
        B_R_V_reg_380;
    A_R_V_fu_240_p4 <= stream_in_a_24_data_s_reg_345(23 downto 16);
    B_B_V_A_B_V_fu_314_p3 <= 
        A_B_V_fu_258_p1 when (vid_id(0) = '1') else 
        B_B_V_reg_392;
    B_B_V_fu_236_p1 <= stream_in_b_24_data_0_data_out(8 - 1 downto 0);
    B_G_V_A_G_V_fu_307_p3 <= 
        A_G_V_fu_249_p4 when (vid_id(0) = '1') else 
        B_G_V_reg_386;
    B_R_V_A_R_V_fu_300_p3 <= 
        A_R_V_fu_240_p4 when (vid_id(0) = '1') else 
        B_R_V_reg_380;
    CMD_V_fu_167_p4 <= stream_in_a_24_user_V_0_data_out(63 downto 32);
    DATA_V_fu_177_p1 <= stream_in_a_24_user_V_0_data_out(32 - 1 downto 0);
    WR_EN_V_fu_159_p3 <= stream_in_a_24_user_V_0_data_out(64 downto 64);
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);
    ap_CS_iter2_fsm_state3 <= ap_CS_iter2_fsm(1);
    ap_CS_iter3_fsm_state4 <= ap_CS_iter3_fsm(1);
    ap_CS_iter4_fsm_state5 <= ap_CS_iter4_fsm(1);
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_b_24_data_1_ack_in, split_load_reg_398)
    begin
                ap_block_state4_io <= (((stream_out_b_24_data_1_ack_in = ap_const_logic_0) and (split_load_reg_398 = ap_const_lv1_0)) or ((stream_out_a_24_data_1_ack_in = ap_const_logic_0) and (split_load_reg_398 = ap_const_lv1_0)) or ((stream_out_b_24_data_1_ack_in = ap_const_logic_0) and (split_load_reg_398 = ap_const_lv1_1)) or ((stream_out_a_24_data_1_ack_in = ap_const_logic_0) and (split_load_reg_398 = ap_const_lv1_1)));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_b_24_data_1_ack_in, ap_reg_pp0_iter3_split_load_reg_398)
    begin
                ap_block_state5_io <= (((stream_out_b_24_data_1_ack_in = ap_const_logic_0) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_0)) or ((stream_out_a_24_data_1_ack_in = ap_const_logic_0) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_0)) or ((stream_out_b_24_data_1_ack_in = ap_const_logic_0) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_1)) or ((stream_out_a_24_data_1_ack_in = ap_const_logic_0) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_1)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_950_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5)
    begin
                ap_condition_950 <= (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_fu_134_p2 <= "0" when (DATA_V_fu_177_p1 = ap_const_lv32_0) else "1";
    split_load_load_fu_261_p1 <= split;

    stream_in_a_24_TDATA_blk_n_assign_proc : process(stream_in_a_24_data_0_state, ap_CS_iter1_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_iter1_fsm_state2)) then 
            stream_in_a_24_TDATA_blk_n <= stream_in_a_24_data_0_state(0);
        else 
            stream_in_a_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_a_24_TREADY <= stream_in_a_24_user_V_0_state(1);
    stream_in_a_24_data_0_ack_in <= stream_in_a_24_data_0_state(1);

    stream_in_a_24_data_0_ack_out_assign_proc : process(stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            stream_in_a_24_data_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_a_24_data_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_a_24_data_0_data_out_assign_proc : process(stream_in_a_24_data_0_payload_A, stream_in_a_24_data_0_payload_B, stream_in_a_24_data_0_sel)
    begin
        if ((stream_in_a_24_data_0_sel = ap_const_logic_1)) then 
            stream_in_a_24_data_0_data_out <= stream_in_a_24_data_0_payload_B;
        else 
            stream_in_a_24_data_0_data_out <= stream_in_a_24_data_0_payload_A;
        end if; 
    end process;

    stream_in_a_24_data_0_load_A <= (stream_in_a_24_data_0_state_cmp_full and not(stream_in_a_24_data_0_sel_wr));
    stream_in_a_24_data_0_load_B <= (stream_in_a_24_data_0_state_cmp_full and stream_in_a_24_data_0_sel_wr);
    stream_in_a_24_data_0_sel <= stream_in_a_24_data_0_sel_rd;
    stream_in_a_24_data_0_state_cmp_full <= '0' when (stream_in_a_24_data_0_state = ap_const_lv2_1) else '1';
    stream_in_a_24_data_0_vld_in <= stream_in_a_24_TVALID;
    stream_in_a_24_data_0_vld_out <= stream_in_a_24_data_0_state(0);
    stream_in_a_24_last_V_0_ack_in <= stream_in_a_24_last_V_0_state(1);

    stream_in_a_24_last_V_0_ack_out_assign_proc : process(stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            stream_in_a_24_last_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_a_24_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_a_24_last_V_0_data_out_assign_proc : process(stream_in_a_24_last_V_0_payload_A, stream_in_a_24_last_V_0_payload_B, stream_in_a_24_last_V_0_sel)
    begin
        if ((stream_in_a_24_last_V_0_sel = ap_const_logic_1)) then 
            stream_in_a_24_last_V_0_data_out <= stream_in_a_24_last_V_0_payload_B;
        else 
            stream_in_a_24_last_V_0_data_out <= stream_in_a_24_last_V_0_payload_A;
        end if; 
    end process;

    stream_in_a_24_last_V_0_load_A <= (stream_in_a_24_last_V_0_state_cmp_full and not(stream_in_a_24_last_V_0_sel_wr));
    stream_in_a_24_last_V_0_load_B <= (stream_in_a_24_last_V_0_state_cmp_full and stream_in_a_24_last_V_0_sel_wr);
    stream_in_a_24_last_V_0_sel <= stream_in_a_24_last_V_0_sel_rd;
    stream_in_a_24_last_V_0_state_cmp_full <= '0' when (stream_in_a_24_last_V_0_state = ap_const_lv2_1) else '1';
    stream_in_a_24_last_V_0_vld_in <= stream_in_a_24_TVALID;
    stream_in_a_24_last_V_0_vld_out <= stream_in_a_24_last_V_0_state(0);
    stream_in_a_24_user_V_0_ack_in <= stream_in_a_24_user_V_0_state(1);

    stream_in_a_24_user_V_0_ack_out_assign_proc : process(stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            stream_in_a_24_user_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_a_24_user_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_a_24_user_V_0_data_out_assign_proc : process(stream_in_a_24_user_V_0_payload_A, stream_in_a_24_user_V_0_payload_B, stream_in_a_24_user_V_0_sel)
    begin
        if ((stream_in_a_24_user_V_0_sel = ap_const_logic_1)) then 
            stream_in_a_24_user_V_0_data_out <= stream_in_a_24_user_V_0_payload_B;
        else 
            stream_in_a_24_user_V_0_data_out <= stream_in_a_24_user_V_0_payload_A;
        end if; 
    end process;

    stream_in_a_24_user_V_0_load_A <= (stream_in_a_24_user_V_0_state_cmp_full and not(stream_in_a_24_user_V_0_sel_wr));
    stream_in_a_24_user_V_0_load_B <= (stream_in_a_24_user_V_0_state_cmp_full and stream_in_a_24_user_V_0_sel_wr);
    stream_in_a_24_user_V_0_sel <= stream_in_a_24_user_V_0_sel_rd;
    stream_in_a_24_user_V_0_state_cmp_full <= '0' when (stream_in_a_24_user_V_0_state = ap_const_lv2_1) else '1';
    stream_in_a_24_user_V_0_vld_in <= stream_in_a_24_TVALID;
    stream_in_a_24_user_V_0_vld_out <= stream_in_a_24_user_V_0_state(0);

    stream_in_b_24_TDATA_blk_n_assign_proc : process(stream_in_b_24_data_0_state, ap_CS_iter1_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_iter1_fsm_state2)) then 
            stream_in_b_24_TDATA_blk_n <= stream_in_b_24_data_0_state(0);
        else 
            stream_in_b_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_b_24_TREADY <= stream_in_b_24_last_V_0_state(1);
    stream_in_b_24_data_0_ack_in <= stream_in_b_24_data_0_state(1);

    stream_in_b_24_data_0_ack_out_assign_proc : process(stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            stream_in_b_24_data_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_b_24_data_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_b_24_data_0_data_out_assign_proc : process(stream_in_b_24_data_0_payload_A, stream_in_b_24_data_0_payload_B, stream_in_b_24_data_0_sel)
    begin
        if ((stream_in_b_24_data_0_sel = ap_const_logic_1)) then 
            stream_in_b_24_data_0_data_out <= stream_in_b_24_data_0_payload_B;
        else 
            stream_in_b_24_data_0_data_out <= stream_in_b_24_data_0_payload_A;
        end if; 
    end process;

    stream_in_b_24_data_0_load_A <= (stream_in_b_24_data_0_state_cmp_full and not(stream_in_b_24_data_0_sel_wr));
    stream_in_b_24_data_0_load_B <= (stream_in_b_24_data_0_state_cmp_full and stream_in_b_24_data_0_sel_wr);
    stream_in_b_24_data_0_sel <= stream_in_b_24_data_0_sel_rd;
    stream_in_b_24_data_0_state_cmp_full <= '0' when (stream_in_b_24_data_0_state = ap_const_lv2_1) else '1';
    stream_in_b_24_data_0_vld_in <= stream_in_b_24_TVALID;
    stream_in_b_24_data_0_vld_out <= stream_in_b_24_data_0_state(0);

    stream_in_b_24_last_V_0_ack_out_assign_proc : process(stream_in_a_24_data_0_vld_out, stream_in_b_24_data_0_vld_out, stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, ap_block_state4_io, ap_block_state5_io)
    begin
        if ((not(((stream_in_a_24_data_0_vld_out = ap_const_logic_0) or (stream_in_b_24_data_0_vld_out = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (ap_const_boolean_1 = ap_block_state4_io)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            stream_in_b_24_last_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_b_24_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    stream_in_b_24_last_V_0_vld_in <= stream_in_b_24_TVALID;
    stream_out_a_24_TDATA <= stream_out_a_24_data_1_data_out;

    stream_out_a_24_TDATA_blk_n_assign_proc : process(stream_out_a_24_data_1_state, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_reg_pp0_iter3_split_load_reg_398)
    begin
        if ((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_a_24_TDATA_blk_n <= stream_out_a_24_data_1_state(1);
        else 
            stream_out_a_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_a_24_TLAST <= stream_out_a_24_last_V_1_data_out;
    stream_out_a_24_TUSER <= stream_out_a_24_user_V_1_data_out;
    stream_out_a_24_TVALID <= stream_out_a_24_last_V_1_state(0);
    stream_out_a_24_data_1_ack_in <= stream_out_a_24_data_1_state(1);
    stream_out_a_24_data_1_ack_out <= stream_out_a_24_TREADY;

    stream_out_a_24_data_1_data_in_assign_proc : process(split_load_reg_398, stream_out_a_24_data_3_fu_327_p4, stream_out_a_24_data_2_fu_336_p4, ap_condition_950)
    begin
        if ((ap_const_boolean_1 = ap_condition_950)) then
            if ((split_load_reg_398 = ap_const_lv1_1)) then 
                stream_out_a_24_data_1_data_in <= stream_out_a_24_data_2_fu_336_p4;
            elsif ((split_load_reg_398 = ap_const_lv1_0)) then 
                stream_out_a_24_data_1_data_in <= stream_out_a_24_data_3_fu_327_p4;
            else 
                stream_out_a_24_data_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            stream_out_a_24_data_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_a_24_data_1_data_out_assign_proc : process(stream_out_a_24_data_1_payload_A, stream_out_a_24_data_1_payload_B, stream_out_a_24_data_1_sel)
    begin
        if ((stream_out_a_24_data_1_sel = ap_const_logic_1)) then 
            stream_out_a_24_data_1_data_out <= stream_out_a_24_data_1_payload_B;
        else 
            stream_out_a_24_data_1_data_out <= stream_out_a_24_data_1_payload_A;
        end if; 
    end process;

    stream_out_a_24_data_1_load_A <= (stream_out_a_24_data_1_state_cmp_full and not(stream_out_a_24_data_1_sel_wr));
    stream_out_a_24_data_1_load_B <= (stream_out_a_24_data_1_state_cmp_full and stream_out_a_24_data_1_sel_wr);
    stream_out_a_24_data_1_sel <= stream_out_a_24_data_1_sel_rd;
    stream_out_a_24_data_1_state_cmp_full <= '0' when (stream_out_a_24_data_1_state = ap_const_lv2_1) else '1';

    stream_out_a_24_data_1_vld_in_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_block_state4_io, ap_block_state5_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or (not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_a_24_data_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_a_24_data_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_a_24_data_1_vld_out <= stream_out_a_24_data_1_state(0);
    stream_out_a_24_data_2_fu_336_p4 <= ((B_R_V_A_R_V_reg_417 & B_G_V_A_G_V_reg_422) & B_B_V_A_B_V_reg_427);
    stream_out_a_24_data_3_fu_327_p4 <= ((A_R_V_1_reg_402 & A_G_V_1_reg_407) & A_B_V_1_reg_412);
    stream_out_a_24_last_V_1_ack_in <= stream_out_a_24_last_V_1_state(1);
    stream_out_a_24_last_V_1_ack_out <= stream_out_a_24_TREADY;

    stream_out_a_24_last_V_1_data_out_assign_proc : process(stream_out_a_24_last_V_1_payload_A, stream_out_a_24_last_V_1_payload_B, stream_out_a_24_last_V_1_sel)
    begin
        if ((stream_out_a_24_last_V_1_sel = ap_const_logic_1)) then 
            stream_out_a_24_last_V_1_data_out <= stream_out_a_24_last_V_1_payload_B;
        else 
            stream_out_a_24_last_V_1_data_out <= stream_out_a_24_last_V_1_payload_A;
        end if; 
    end process;

    stream_out_a_24_last_V_1_load_A <= (stream_out_a_24_last_V_1_state_cmp_full and not(stream_out_a_24_last_V_1_sel_wr));
    stream_out_a_24_last_V_1_load_B <= (stream_out_a_24_last_V_1_state_cmp_full and stream_out_a_24_last_V_1_sel_wr);
    stream_out_a_24_last_V_1_sel <= stream_out_a_24_last_V_1_sel_rd;
    stream_out_a_24_last_V_1_state_cmp_full <= '0' when (stream_out_a_24_last_V_1_state = ap_const_lv2_1) else '1';

    stream_out_a_24_last_V_1_vld_in_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_block_state4_io, ap_block_state5_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or (not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_a_24_last_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_a_24_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_a_24_last_V_1_vld_out <= stream_out_a_24_last_V_1_state(0);
    stream_out_a_24_user_V_1_ack_in <= stream_out_a_24_user_V_1_state(1);
    stream_out_a_24_user_V_1_ack_out <= stream_out_a_24_TREADY;

    stream_out_a_24_user_V_1_data_out_assign_proc : process(stream_out_a_24_user_V_1_payload_A, stream_out_a_24_user_V_1_payload_B, stream_out_a_24_user_V_1_sel)
    begin
        if ((stream_out_a_24_user_V_1_sel = ap_const_logic_1)) then 
            stream_out_a_24_user_V_1_data_out <= stream_out_a_24_user_V_1_payload_B;
        else 
            stream_out_a_24_user_V_1_data_out <= stream_out_a_24_user_V_1_payload_A;
        end if; 
    end process;

    stream_out_a_24_user_V_1_load_A <= (stream_out_a_24_user_V_1_state_cmp_full and not(stream_out_a_24_user_V_1_sel_wr));
    stream_out_a_24_user_V_1_load_B <= (stream_out_a_24_user_V_1_state_cmp_full and stream_out_a_24_user_V_1_sel_wr);
    stream_out_a_24_user_V_1_sel <= stream_out_a_24_user_V_1_sel_rd;
    stream_out_a_24_user_V_1_state_cmp_full <= '0' when (stream_out_a_24_user_V_1_state = ap_const_lv2_1) else '1';

    stream_out_a_24_user_V_1_vld_in_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_block_state4_io, ap_block_state5_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or (not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_a_24_user_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_a_24_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_a_24_user_V_1_vld_out <= stream_out_a_24_user_V_1_state(0);
    stream_out_b_24_TDATA <= stream_out_b_24_data_1_data_out;

    stream_out_b_24_TDATA_blk_n_assign_proc : process(stream_out_b_24_data_1_state, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_reg_pp0_iter3_split_load_reg_398)
    begin
        if ((((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (ap_reg_pp0_iter3_split_load_reg_398 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_b_24_TDATA_blk_n <= stream_out_b_24_data_1_state(1);
        else 
            stream_out_b_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_b_24_TLAST <= stream_out_b_24_last_V_1_data_out;
    stream_out_b_24_TUSER <= stream_out_b_24_user_V_1_data_out;
    stream_out_b_24_TVALID <= stream_out_b_24_last_V_1_state(0);
    stream_out_b_24_data_1_ack_in <= stream_out_b_24_data_1_state(1);
    stream_out_b_24_data_1_ack_out <= stream_out_b_24_TREADY;

    stream_out_b_24_data_1_data_in_assign_proc : process(split_load_reg_398, stream_out_a_24_data_3_fu_327_p4, stream_out_a_24_data_2_fu_336_p4, ap_condition_950)
    begin
        if ((ap_const_boolean_1 = ap_condition_950)) then
            if ((split_load_reg_398 = ap_const_lv1_1)) then 
                stream_out_b_24_data_1_data_in <= stream_out_a_24_data_2_fu_336_p4;
            elsif ((split_load_reg_398 = ap_const_lv1_0)) then 
                stream_out_b_24_data_1_data_in <= stream_out_a_24_data_3_fu_327_p4;
            else 
                stream_out_b_24_data_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            stream_out_b_24_data_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_b_24_data_1_data_out_assign_proc : process(stream_out_b_24_data_1_payload_A, stream_out_b_24_data_1_payload_B, stream_out_b_24_data_1_sel)
    begin
        if ((stream_out_b_24_data_1_sel = ap_const_logic_1)) then 
            stream_out_b_24_data_1_data_out <= stream_out_b_24_data_1_payload_B;
        else 
            stream_out_b_24_data_1_data_out <= stream_out_b_24_data_1_payload_A;
        end if; 
    end process;

    stream_out_b_24_data_1_load_A <= (stream_out_b_24_data_1_state_cmp_full and not(stream_out_b_24_data_1_sel_wr));
    stream_out_b_24_data_1_load_B <= (stream_out_b_24_data_1_state_cmp_full and stream_out_b_24_data_1_sel_wr);
    stream_out_b_24_data_1_sel <= stream_out_b_24_data_1_sel_rd;
    stream_out_b_24_data_1_state_cmp_full <= '0' when (stream_out_b_24_data_1_state = ap_const_lv2_1) else '1';

    stream_out_b_24_data_1_vld_in_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_block_state4_io, ap_block_state5_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or (not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_b_24_data_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_b_24_data_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_b_24_data_1_vld_out <= stream_out_b_24_data_1_state(0);
    stream_out_b_24_last_V_1_ack_in <= stream_out_b_24_last_V_1_state(1);
    stream_out_b_24_last_V_1_ack_out <= stream_out_b_24_TREADY;

    stream_out_b_24_last_V_1_data_out_assign_proc : process(stream_out_b_24_last_V_1_payload_A, stream_out_b_24_last_V_1_payload_B, stream_out_b_24_last_V_1_sel)
    begin
        if ((stream_out_b_24_last_V_1_sel = ap_const_logic_1)) then 
            stream_out_b_24_last_V_1_data_out <= stream_out_b_24_last_V_1_payload_B;
        else 
            stream_out_b_24_last_V_1_data_out <= stream_out_b_24_last_V_1_payload_A;
        end if; 
    end process;

    stream_out_b_24_last_V_1_load_A <= (stream_out_b_24_last_V_1_state_cmp_full and not(stream_out_b_24_last_V_1_sel_wr));
    stream_out_b_24_last_V_1_load_B <= (stream_out_b_24_last_V_1_state_cmp_full and stream_out_b_24_last_V_1_sel_wr);
    stream_out_b_24_last_V_1_sel <= stream_out_b_24_last_V_1_sel_rd;
    stream_out_b_24_last_V_1_state_cmp_full <= '0' when (stream_out_b_24_last_V_1_state = ap_const_lv2_1) else '1';

    stream_out_b_24_last_V_1_vld_in_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_block_state4_io, ap_block_state5_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or (not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_b_24_last_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_b_24_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_b_24_last_V_1_vld_out <= stream_out_b_24_last_V_1_state(0);
    stream_out_b_24_user_V_1_ack_in <= stream_out_b_24_user_V_1_state(1);
    stream_out_b_24_user_V_1_ack_out <= stream_out_b_24_TREADY;

    stream_out_b_24_user_V_1_data_out_assign_proc : process(stream_out_b_24_user_V_1_payload_A, stream_out_b_24_user_V_1_payload_B, stream_out_b_24_user_V_1_sel)
    begin
        if ((stream_out_b_24_user_V_1_sel = ap_const_logic_1)) then 
            stream_out_b_24_user_V_1_data_out <= stream_out_b_24_user_V_1_payload_B;
        else 
            stream_out_b_24_user_V_1_data_out <= stream_out_b_24_user_V_1_payload_A;
        end if; 
    end process;

    stream_out_b_24_user_V_1_load_A <= (stream_out_b_24_user_V_1_state_cmp_full and not(stream_out_b_24_user_V_1_sel_wr));
    stream_out_b_24_user_V_1_load_B <= (stream_out_b_24_user_V_1_state_cmp_full and stream_out_b_24_user_V_1_sel_wr);
    stream_out_b_24_user_V_1_sel <= stream_out_b_24_user_V_1_sel_rd;
    stream_out_b_24_user_V_1_state_cmp_full <= '0' when (stream_out_b_24_user_V_1_state = ap_const_lv2_1) else '1';

    stream_out_b_24_user_V_1_vld_in_assign_proc : process(stream_out_a_24_data_1_ack_in, stream_out_a_24_user_V_1_ack_in, stream_out_a_24_last_V_1_ack_in, stream_out_b_24_data_1_ack_in, stream_out_b_24_user_V_1_ack_in, stream_out_b_24_last_V_1_ack_in, ap_CS_iter3_fsm_state4, ap_CS_iter4_fsm_state5, split_load_reg_398, ap_block_state4_io, ap_block_state5_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_0)) or (not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state5) and ((stream_out_b_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_b_24_data_1_ack_in = ap_const_logic_0) or (stream_out_a_24_last_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_user_V_1_ack_in = ap_const_logic_0) or (stream_out_a_24_data_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5_io))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4) and (split_load_reg_398 = ap_const_lv1_1)))) then 
            stream_out_b_24_user_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_b_24_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_b_24_user_V_1_vld_out <= stream_out_b_24_user_V_1_state(0);
    tmp_2_fu_188_p2 <= "1" when (CMD_V_fu_167_p4 = ap_const_lv32_1) else "0";
    tmp_3_fu_194_p2 <= "1" when (CMD_V_fu_167_p4 = ap_const_lv32_2) else "0";
    tmp_5_fu_294_p2 <= (vid_id xor ap_const_lv1_1);
    tmp_fu_182_p2 <= "1" when (CMD_V_fu_167_p4 = ap_const_lv32_0) else "0";
end behav;
