<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/arm64/cortex_r/arm_mpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.0-rc3</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('4_2cortex__r_2arm__mpu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">arm_mpu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="4_2cortex__r_2arm__mpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2018 Linaro Limited.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * Copyright (c) 2018 Nordic Semiconductor ASA.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Copyright (c) 2021 Arm Limited (or its affiliates). All rights reserved.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_ARCH_ARM64_CORTEX_R_MPU_ARM_MPU_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define ZEPHYR_INCLUDE_ARCH_ARM64_CORTEX_R_MPU_ARM_MPU_H_</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Convenience macros to represent the ARMv8-R64-specific configuration</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * for memory access permission and cache-ability attribution.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* MPU MPUIR Register Definitions */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a734d7c223353e973a104581b6e87d227">   16</a></span><span class="preprocessor">#define MPU_IR_REGION_Msk       (0xFFU)</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/* MPU RBAR Register attribute msk Definitions */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a73dbc6dcdf74ba9a411bc2670c17b7d0">   18</a></span><span class="preprocessor">#define MPU_RBAR_BASE_Pos       6U</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a57f2217a12342e8e43c7ad6949a9a65b">   19</a></span><span class="preprocessor">#define MPU_RBAR_BASE_Msk       (0x3FFFFFFFFFFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a3150317eff21434c7ca4b24516603615">   20</a></span><span class="preprocessor">#define MPU_RBAR_SH_Pos         4U</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#aa014b1c92266313a3c1dc06e37e39aef">   21</a></span><span class="preprocessor">#define MPU_RBAR_SH_Msk         (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a33723f1259fdb840b50a6e34786755aa">   22</a></span><span class="preprocessor">#define MPU_RBAR_AP_Pos         2U</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a76c759e3484530af0b2806ecf0018f75">   23</a></span><span class="preprocessor">#define MPU_RBAR_AP_Msk         (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* RBAR_EL1 XN */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a6db81ec93c662cb563f18ef61e4df669">   25</a></span><span class="preprocessor">#define MPU_RBAR_XN_Pos         1U</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ae960690ad7849b21e6cd0c414075de1b">   26</a></span><span class="preprocessor">#define MPU_RBAR_XN_Msk         (0x1UL &lt;&lt; MPU_RBAR_XN_Pos)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* MPU PLBAR_ELx Register Definitions */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a6e827ab46bc85f283867819889865a23">   29</a></span><span class="preprocessor">#define MPU_RLAR_LIMIT_Pos      6U</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a9612abff664c827b36844fe42d8ee5cb">   30</a></span><span class="preprocessor">#define MPU_RLAR_LIMIT_Msk      (0x3FFFFFFFFFFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a467ebe320762d7d1067ffec939119bcd">   31</a></span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos   1U</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ab5ac20d186a58cc39a8d02a554d0868d">   32</a></span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk   (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#af1da1b8c76ac4a21ee44dbe8268073dd">   33</a></span><span class="preprocessor">#define MPU_RLAR_EN_Msk         (0x1UL)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* PRBAR_ELx: Attribute flag for not-allowing execution (eXecute Never) */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">   36</a></span><span class="preprocessor">#define NOT_EXEC        MPU_RBAR_XN_Msk </span><span class="comment">/* PRBAR_EL1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* PRBAR_ELx: Attribute flag for access permissions */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Privileged Read Write, Unprivileged No Access */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a6632f2c0eba4d5aee046a86258100215">   40</a></span><span class="preprocessor">#define P_RW_U_NA       0x0U</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">   41</a></span><span class="preprocessor">#define P_RW_U_NA_Msk   ((P_RW_U_NA &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Privileged Read Write, Unprivileged Read Write */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a8faee650ae8cc79e1d3605f251c3df34">   43</a></span><span class="preprocessor">#define P_RW_U_RW       0x1U</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#adc9ba826d1bf9a013724b7a24e9535db">   44</a></span><span class="preprocessor">#define P_RW_U_RW_Msk   ((P_RW_U_RW &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Privileged Read Only, Unprivileged No Access */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ad3012e82dde223bbe84c9e4d7c46e7fd">   46</a></span><span class="preprocessor">#define P_RO_U_NA       0x2U</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#aeec24407a5fffaf967a841a26ccf46ed">   47</a></span><span class="preprocessor">#define P_RO_U_NA_Msk   ((P_RO_U_NA &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Privileged Read Only, Unprivileged Read Only */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a75fd88fb93da28e84017d4ba6fcb4211">   49</a></span><span class="preprocessor">#define P_RO_U_RO       0x3U</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">   50</a></span><span class="preprocessor">#define P_RO_U_RO_Msk   ((P_RO_U_RO &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* PRBAR_ELx: Attribute flags for share-ability */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ad2047a4b8dae13c488a331b1691000b5">   53</a></span><span class="preprocessor">#define NON_SHAREABLE   0x0U</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a5c302dfed348f344a036701d4b9c7ec8">   54</a></span><span class="preprocessor">#define NON_SHAREABLE_Msk       \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">        ((NON_SHAREABLE &lt;&lt; MPU_RBAR_SH_Pos) &amp; MPU_RBAR_SH_Msk)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a6d48175f63f47fcbe1fedbbdfcd56a85">   56</a></span><span class="preprocessor">#define OUTER_SHAREABLE 0x2U</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#aa4f924c424fc141ffa32a9b5c1180d56">   57</a></span><span class="preprocessor">#define OUTER_SHAREABLE_Msk     \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">        ((OUTER_SHAREABLE &lt;&lt; MPU_RBAR_SH_Pos) &amp; MPU_RBAR_SH_Msk)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a8c245b5c485b439790459255fc645131">   59</a></span><span class="preprocessor">#define INNER_SHAREABLE 0x3U</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ab0d195350222b02d2d83ecd94a9ca395">   60</a></span><span class="preprocessor">#define INNER_SHAREABLE_Msk     \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">        ((INNER_SHAREABLE &lt;&lt; MPU_RBAR_SH_Pos) &amp; MPU_RBAR_SH_Msk)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* MPIR_ELx Attribute flags for cache-ability */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* Memory Attributes for Device Memory</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * 1.Gathering (G/nG)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> *   Determines whether multiple accesses can be merged into a single</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> *   bus transaction.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> *   nG: Number/size of accesses on the bus = number/size of accesses</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> *   in code.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> *</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * 2.Reordering (R/nR)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> *   Determines whether accesses to the same device can be reordered.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> *   nR: Accesses to the same IMPLEMENTATION DEFINED block size will</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> *   appear on the bus in program order.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> *</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * 3 Early Write Acknowledgment (E/nE)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> *   Indicates to the memory system whether a buffer can send</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *   acknowledgements.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *   nE: The response should come from the end slave, not buffering in</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> *   the interconnect.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a7e8d641f98b092387124bd1ecf2fdb53">   83</a></span><span class="preprocessor">#define DEVICE_nGnRnE   0x0U</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a1fb228a36a14d8679f6d038c47f5f2e1">   84</a></span><span class="preprocessor">#define DEVICE_nGnRE    0x4U</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a50d2ee15f01cc5379a74d23efd969051">   85</a></span><span class="preprocessor">#define DEVICE_nGRE     0x8U</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a3d0243c563668b7358ce29d54f7f1afa">   86</a></span><span class="preprocessor">#define DEVICE_GRE      0xCU</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Read/Write Allocation Configurations for Cacheable Memory */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a1160c997a66c9fd58dbc3dcfd65982a8">   89</a></span><span class="preprocessor">#define R_NON_W_NON     0x0U    </span><span class="comment">/* Do not allocate Read/Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a0696dfbe29563622fe76970f9d146ff5">   90</a></span><span class="preprocessor">#define R_NON_W_ALLOC   0x1U    </span><span class="comment">/* Do not allocate Read, Allocate Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a8476bb45227afc0236bc9f427793d6a9">   91</a></span><span class="preprocessor">#define R_ALLOC_W_NON   0x2U    </span><span class="comment">/* Allocate Read, Do not allocate Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a1815e3622467845af3b3083fa76f3314">   92</a></span><span class="preprocessor">#define R_ALLOC_W_ALLOC 0x3U    </span><span class="comment">/* Allocate Read/Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Memory Attributes for Normal Memory */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a4720c776e51ea52fc8cfa2c1dc935d47">   95</a></span><span class="preprocessor">#define NORMAL_O_WT_NT  0x80U   </span><span class="comment">/* Normal, Outer Write-through non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a7d87ec111ffd79cddb9ce9f23e9f20d9">   96</a></span><span class="preprocessor">#define NORMAL_O_WB_NT  0xC0U   </span><span class="comment">/* Normal, Outer Write-back non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ae36bc21dc922e88f8d5d4ff0657d80b6">   97</a></span><span class="preprocessor">#define NORMAL_O_NON_C  0x40U   </span><span class="comment">/* Normal, Outer Non-Cacheable  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a2d60ab7f15ac71d451a73758315eff07">   99</a></span><span class="preprocessor">#define NORMAL_I_WT_NT  0x08U   </span><span class="comment">/* Normal, Inner Write-through non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a28f31a1e2a47e2cafa7f41260780fd5f">  100</a></span><span class="preprocessor">#define NORMAL_I_WB_NT  0x0CU   </span><span class="comment">/* Normal, Inner Write-back non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a8dda4d3d5f372f8ef3070fb492448992">  101</a></span><span class="preprocessor">#define NORMAL_I_NON_C  0x04U   </span><span class="comment">/* Normal, Inner Non-Cacheable  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* Global MAIR configurations */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a6ae855ff0c11d85dc72a1c45edaa7f75">  104</a></span><span class="preprocessor">#define MPU_MAIR_INDEX_DEVICE           0U</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#acfdb4baf0d7ec48fdc77e8e2973a1487">  105</a></span><span class="preprocessor">#define MPU_MAIR_ATTR_DEVICE            (DEVICE_nGnRnE)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ab1521fd2deea0bd6b88c73aed7159f8a">  107</a></span><span class="preprocessor">#define MPU_MAIR_INDEX_FLASH            1U</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ad384c906ae7e1f4841c8ea98754acc1c">  108</a></span><span class="preprocessor">#define MPU_MAIR_ATTR_FLASH                             \</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">        ((NORMAL_O_WT_NT | (R_ALLOC_W_NON &lt;&lt; 4)) |      \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">         (NORMAL_I_WT_NT | R_ALLOC_W_NON))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a386bbcc650a8313774651212bda40d03">  112</a></span><span class="preprocessor">#define MPU_MAIR_INDEX_SRAM             2U</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#aca50d2bc85d65c0ad231ecd7deb40c50">  113</a></span><span class="preprocessor">#define MPU_MAIR_ATTR_SRAM                              \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">        ((NORMAL_O_WB_NT | (R_ALLOC_W_ALLOC &lt;&lt; 4)) |    \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">         (NORMAL_I_WB_NT | R_ALLOC_W_ALLOC))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a03e37d7769647008655338fe8359d946">  117</a></span><span class="preprocessor">#define MPU_MAIR_INDEX_SRAM_NOCACHE     3U</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ab6bce12dbd72d216cbb6bc748d801ce0">  118</a></span><span class="preprocessor">#define MPU_MAIR_ATTR_SRAM_NOCACHE                      \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">        ((NORMAL_O_NON_C | (R_NON_W_NON &lt;&lt; 4)) |        \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">         (NORMAL_I_NON_C | R_NON_W_NON))</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a497d0db2bf062be1a466a1c7cab6a260">  122</a></span><span class="preprocessor">#define MPU_MAIR_ATTRS                                           \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">        ((MPU_MAIR_ATTR_DEVICE &lt;&lt; (MPU_MAIR_INDEX_DEVICE * 8)) | \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">         (MPU_MAIR_ATTR_FLASH &lt;&lt; (MPU_MAIR_INDEX_FLASH * 8)) |   \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">         (MPU_MAIR_ATTR_SRAM &lt;&lt; (MPU_MAIR_INDEX_SRAM * 8)) |     \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">         (MPU_MAIR_ATTR_SRAM_NOCACHE &lt;&lt; (MPU_MAIR_INDEX_SRAM_NOCACHE * 8)))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* Some helper defines for common regions.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> *</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * Note that the ARMv8-R MPU architecture requires that the</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * enabled MPU regions are non-overlapping. Therefore, it is</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * recommended to use these helper defines only for configuring</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * fixed MPU regions at build-time.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#ab017e163458f515c9637399b5388c2f7">  135</a></span><span class="preprocessor">#define REGION_DEVICE_ATTR                                            \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">        {                                                             \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">                </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor">                                      \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">                .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor">                                   \</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_DEVICE,                    \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a859d811feecb32c788b16a413e1b4781">  143</a></span><span class="preprocessor">#define REGION_RAM_ATTR                                               \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">        {                                                             \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">                </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor">                                      \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">                .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor">                                   \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_SRAM,                      \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a00fb6882c3ff5d043e319be2ac04ea01">  151</a></span><span class="preprocessor">#define REGION_RAM_TEXT_ATTR                               \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">        {                                                  \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor">                           \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">                .rbar = P_RO_U_RO_Msk | NON_SHAREABLE_Msk, \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor">                        \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_SRAM,           \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a677d1642d4a105f9d5f81404e58b2cf4">  159</a></span><span class="preprocessor">#define REGION_RAM_RO_ATTR                                            \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">        {                                                             \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">                </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor">                                      \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">                .rbar = NOT_EXEC | P_RO_U_RO_Msk | NON_SHAREABLE_Msk, \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor">                                   \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_SRAM,                      \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#if defined(CONFIG_MPU_ALLOW_FLASH_WRITE)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* Note that the access permissions allow for un-privileged writes</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define REGION_FLASH_ATTR                                                   \</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">        {                                                                   \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">                .rbar = P_RW_U_RW_Msk | NON_SHAREABLE_Msk, </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_FLASH,                           \</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#else </span><span class="comment">/* CONFIG_MPU_ALLOW_FLASH_WRITE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#aef333777108782979d84344af4bc51d6">  177</a></span><span class="preprocessor">#define REGION_FLASH_ATTR                                                   \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">        {                                                                   \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">                .rbar = P_RO_U_RO_Msk | NON_SHAREABLE_Msk, </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_FLASH,                           \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_MPU_ALLOW_FLASH_WRITE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#ifndef _ASMLANGUAGE</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>        <span class="comment">/* Attributes belonging to PRBAR */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> <a class="code hl_variable" href="structarm__mpu__region__attr.html#a02565921f84b5f03f9f86c67a935b17a">rbar</a> : 5;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        <span class="comment">/* MAIR index for attribute indirection */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> <a class="code hl_variable" href="structarm__mpu__region__attr.html#a791b4f41df0ed0cb3eb5e69d944f038e">mair_idx</a> : 3;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>};</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* Region definition data structure */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region.html">arm_mpu_region</a> {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        <span class="comment">/* Region Base Address */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="structarm__mpu__region.html#a8713828bd9eab634f86b520a95ab102b">  197</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a> <a class="code hl_variable" href="structarm__mpu__region.html#a8713828bd9eab634f86b520a95ab102b">base</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>        <span class="comment">/* Region limit Address */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="structarm__mpu__region.html#a2a906f6ec90b76da7851016f706dd2d9">  199</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a> <a class="code hl_variable" href="structarm__mpu__region.html#a2a906f6ec90b76da7851016f706dd2d9">limit</a>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        <span class="comment">/* Region Name */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="structarm__mpu__region.html#a18f2dc7696fd55c1fdcce57ae16b46e4">name</a>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>        <span class="comment">/* Region Attributes */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structarm__mpu__region.html#a1214b828c6ceedd70c31e9e251b661c8">  203</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> <a class="code hl_variable" href="structarm__mpu__region.html#aa94b10ac6e6780c154c25cee91e7921e">attr</a>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>};</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/* MPU configuration data structure */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__config.html">arm_mpu_config</a> {</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        <span class="comment">/* Number of regions */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structarm__mpu__config.html#a13216be94d5dfea0e4eb069f24400fdc">num_regions</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        <span class="comment">/* Regions */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region.html">arm_mpu_region</a> *<a class="code hl_variable" href="structarm__mpu__config.html#ac25f09decb52172736a1ab1e0327a6bc">mpu_regions</a>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>};</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a05f77a35978ad9b60c8ba099d9a915f0">  214</a></span><span class="preprocessor">#define MPU_REGION_ENTRY(_name, _base, _limit, _attr) \</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">        {                                             \</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">                .name = _name,                        \</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">                .base = _base,                        \</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">                .limit = _limit,                      \</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">                .attr = _attr,                        \</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a9b7cc3c51f518517031d76807470aa10">  222</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RW ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">        {(P_RW_U_RW_Msk), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a3c52d13e42a66beb72d088ac56388951">  224</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_NA ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">        {(P_RW_U_NA_Msk), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a708338371e91b5a3f2d44f9ae48849db">  226</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_RO ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">        {(P_RO_U_RO_Msk), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a706eaa9c515f1cc859d97ef8455b2f2f">  228</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_NA ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">        {(P_RO_U_NA_Msk), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="4_2cortex__r_2arm__mpu_8h.html#a6b3c416482c4d01cc12db5269886bb05">  231</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> <a class="code hl_struct" href="structk__mem__partition__attr__t.html">k_mem_partition_attr_t</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/* Reference to the MPU configuration.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> *</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * This struct is defined and populated for each SoC (in the SoC definition),</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * and holds the build-time configuration information for the fixed MPU</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * regions enabled during kernel initialization. Dynamic MPU regions (e.g.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * for Thread Stack, Stack Guards, etc.) are programmed during runtime, thus,</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * not kept here.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__config.html">arm_mpu_config</a> <a class="code hl_variable" href="aarch32_2mpu_2arm__mpu_8h.html#ab4f9746862097dfdc048d75c9c08b795">mpu_config</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#endif  </span><span class="comment">/* _ASMLANGUAGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#endif  </span><span class="comment">/* ZEPHYR_INCLUDE_ARCH_ARM64_CORTEX_R_MPU_ARM_MPU_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aaarch32_2mpu_2arm__mpu_8h_html_ab4f9746862097dfdc048d75c9c08b795"><div class="ttname"><a href="aarch32_2mpu_2arm__mpu_8h.html#ab4f9746862097dfdc048d75c9c08b795">mpu_config</a></div><div class="ttdeci">const struct arm_mpu_config mpu_config</div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astdint_8h_html_a2095b9bffea4b2656950c6c0419edbf1"><div class="ttname"><a href="stdint_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></div><div class="ttdeci">__UINT64_TYPE__ uint64_t</div><div class="ttdef"><b>Definition:</b> stdint.h:61</div></div>
<div class="ttc" id="astdint_8h_html_a3cb4a16b0e8d6af0af86d4fd6ba5fd9d"><div class="ttname"><a href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></div><div class="ttdeci">__UINT8_TYPE__ uint8_t</div><div class="ttdef"><b>Definition:</b> stdint.h:58</div></div>
<div class="ttc" id="astructarm__mpu__config_html"><div class="ttname"><a href="structarm__mpu__config.html">arm_mpu_config</a></div><div class="ttdef"><b>Definition:</b> arm_mpu.h:40</div></div>
<div class="ttc" id="astructarm__mpu__config_html_a13216be94d5dfea0e4eb069f24400fdc"><div class="ttname"><a href="structarm__mpu__config.html#a13216be94d5dfea0e4eb069f24400fdc">arm_mpu_config::num_regions</a></div><div class="ttdeci">uint32_t num_regions</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:42</div></div>
<div class="ttc" id="astructarm__mpu__config_html_ac25f09decb52172736a1ab1e0327a6bc"><div class="ttname"><a href="structarm__mpu__config.html#ac25f09decb52172736a1ab1e0327a6bc">arm_mpu_config::mpu_regions</a></div><div class="ttdeci">const struct arm_mpu_region * mpu_regions</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:44</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html"><div class="ttname"><a href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a></div><div class="ttdef"><b>Definition:</b> arm_mpu_v7m.h:141</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html_a02565921f84b5f03f9f86c67a935b17a"><div class="ttname"><a href="structarm__mpu__region__attr.html#a02565921f84b5f03f9f86c67a935b17a">arm_mpu_region_attr::rbar</a></div><div class="ttdeci">uint8_t rbar</div><div class="ttdef"><b>Definition:</b> arm_mpu_v8m.h:154</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html_a791b4f41df0ed0cb3eb5e69d944f038e"><div class="ttname"><a href="structarm__mpu__region__attr.html#a791b4f41df0ed0cb3eb5e69d944f038e">arm_mpu_region_attr::mair_idx</a></div><div class="ttdeci">uint8_t mair_idx</div><div class="ttdef"><b>Definition:</b> arm_mpu_v8m.h:156</div></div>
<div class="ttc" id="astructarm__mpu__region_html"><div class="ttname"><a href="structarm__mpu__region.html">arm_mpu_region</a></div><div class="ttdef"><b>Definition:</b> arm_mpu.h:26</div></div>
<div class="ttc" id="astructarm__mpu__region_html_a18f2dc7696fd55c1fdcce57ae16b46e4"><div class="ttname"><a href="structarm__mpu__region.html#a18f2dc7696fd55c1fdcce57ae16b46e4">arm_mpu_region::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:30</div></div>
<div class="ttc" id="astructarm__mpu__region_html_a2a906f6ec90b76da7851016f706dd2d9"><div class="ttname"><a href="structarm__mpu__region.html#a2a906f6ec90b76da7851016f706dd2d9">arm_mpu_region::limit</a></div><div class="ttdeci">uint64_t limit</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:199</div></div>
<div class="ttc" id="astructarm__mpu__region_html_a8713828bd9eab634f86b520a95ab102b"><div class="ttname"><a href="structarm__mpu__region.html#a8713828bd9eab634f86b520a95ab102b">arm_mpu_region::base</a></div><div class="ttdeci">uint64_t base</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:197</div></div>
<div class="ttc" id="astructarm__mpu__region_html_aa94b10ac6e6780c154c25cee91e7921e"><div class="ttname"><a href="structarm__mpu__region.html#aa94b10ac6e6780c154c25cee91e7921e">arm_mpu_region::attr</a></div><div class="ttdeci">arm_mpu_region_attr_t attr</div><div class="ttdef"><b>Definition:</b> arm_mpu.h:36</div></div>
<div class="ttc" id="astructk__mem__partition__attr__t_html"><div class="ttname"><a href="structk__mem__partition__attr__t.html">k_mem_partition_attr_t</a></div><div class="ttdef"><b>Definition:</b> arm_mpu_v7m.h:149</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_898dd7f84f315be1194b604515599c1b.html">arm64</a></li><li class="navelem"><a class="el" href="dir_976d27e19eca8aaa2e29f27d3454d265.html">cortex_r</a></li><li class="navelem"><a class="el" href="4_2cortex__r_2arm__mpu_8h.html">arm_mpu.h</a></li>
    <li class="footer">Generated on Mon Feb 21 2022 04:59:38 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
