
*** Running vivado
    with args -log IntegralImage.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source IntegralImage.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source IntegralImage.tcl -notrace
Command: link_design -top IntegralImage -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2729.477 ; gain = 0.000 ; free physical = 1167 ; free virtual = 2649
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new/c.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.457 ; gain = 0.000 ; free physical = 981 ; free virtual = 2516
Finished Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new/c.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.457 ; gain = 0.000 ; free physical = 978 ; free virtual = 2513
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 85 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2785.457 ; gain = 338.527 ; free physical = 978 ; free virtual = 2513
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2914.895 ; gain = 129.438 ; free physical = 936 ; free virtual = 2473

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d57937a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3081.105 ; gain = 166.211 ; free physical = 787 ; free virtual = 2324

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9e4063eb

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 89e6d1f4

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1623bd6fd

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1623bd6fd

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1623bd6fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dfd1da7c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154
Ending Logic Optimization Task | Checksum: 151741d00

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3274.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 2154

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 120 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 120 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 120 Total Ports: 240
Ending PowerOpt Patch Enables Task | Checksum: b2c56219

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3990.586 ; gain = 0.000 ; free physical = 303 ; free virtual = 1794
Ending Power Optimization Task | Checksum: b2c56219

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3990.586 ; gain = 715.637 ; free physical = 324 ; free virtual = 1814

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b2c56219

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3990.586 ; gain = 0.000 ; free physical = 324 ; free virtual = 1814

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3990.586 ; gain = 0.000 ; free physical = 324 ; free virtual = 1815
Ending Netlist Obfuscation Task | Checksum: 10a5f1cf9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3990.586 ; gain = 0.000 ; free physical = 324 ; free virtual = 1815
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3990.586 ; gain = 1205.129 ; free physical = 324 ; free virtual = 1815
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/IntegralImage_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IntegralImage_drc_opted.rpt -pb IntegralImage_drc_opted.pb -rpx IntegralImage_drc_opted.rpx
Command: report_drc -file IntegralImage_drc_opted.rpt -pb IntegralImage_drc_opted.pb -rpx IntegralImage_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/IntegralImage_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 4574.754 ; gain = 584.168 ; free physical = 154 ; free virtual = 1219
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 131 ; free virtual = 1198
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10100729

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 131 ; free virtual = 1198
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 131 ; free virtual = 1198

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1274303e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 148 ; free virtual = 1223

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2017e5957

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 207 ; free virtual = 1196

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2017e5957

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 207 ; free virtual = 1196
Phase 1 Placer Initialization | Checksum: 2017e5957

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 206 ; free virtual = 1195

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 14a1b3da5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 197 ; free virtual = 1188

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1555f5a76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 195 ; free virtual = 1186

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 2094de185

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 198 ; free virtual = 1190

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 2094de185

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 197 ; free virtual = 1166

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1df05be48

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 197 ; free virtual = 1167

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 24cd941f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 196 ; free virtual = 1167

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 24cd941f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 196 ; free virtual = 1167
Phase 2.1.1 Partition Driven Placement | Checksum: 24cd941f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 196 ; free virtual = 1167
Phase 2.1 Floorplanning | Checksum: 1f4b70849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 196 ; free virtual = 1167

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f4b70849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 196 ; free virtual = 1167

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f4b70849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4574.754 ; gain = 0.000 ; free physical = 196 ; free virtual = 1167

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 198 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 96 nets or LUTs. Breaked 0 LUT, combined 96 existing LUTs and moved 0 existing LUT
