INFO: [VRFC 10-2263] Analyzing Verilog file "G:/CAO/caryy_look_ahead_Adder/caryy_look_ahead_Adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/CAO/caryy_look_ahead_Adder/caryy_look_ahead_Adder.srcs/sources_1/new/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-2845] overwriting previous definition of module full_adder [G:/CAO/caryy_look_ahead_Adder/caryy_look_ahead_Adder.srcs/sources_1/new/full_adder.v:23]
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/CAO/caryy_look_ahead_Adder/caryy_look_ahead_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
