Protel Design System Design Rule Check
PCB File : C:\Users\Admin\Documents\GitHub\Altium-Designs\CPRacing Designs\PDC\Final_PDC.PcbDoc
Date     : 1/9/2019
Time     : 9:28:05 PM

WARNING: Multilayer Pads with 0 size Hole found
   Pad U5-6(2260.369mil,923.812mil) on Multi-Layer

Processing Rule : Clearance Constraint (Gap=6.5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=787.402mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Pad C19-2(1534.002mil,961.605mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C20-1(1534.002mil,1111.605mil) on Top Layer And Pad C20-2(1534.002mil,1164.755mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Pad C22-2(1534.002mil,768.101mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C24-1(1257.837mil,4514.764mil) on Top Layer And Pad C24-2(1257.837mil,4461.614mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C26-1(1929.731mil,4260.869mil) on Top Layer And Pad C26-2(1876.581mil,4260.869mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC1-1(1532.088mil,3706.467mil) on Top Layer And Pad IC1-2(1532.088mil,3669.065mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.778mil < 10mil) Between Pad IC1-2(1532.088mil,3669.065mil) on Top Layer And Pad IC1-3(1532.088mil,3631.665mil) on Top Layer [Top Solder] Mask Sliver [5.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.081mil < 10mil) Between Pad IC1-4(1640.356mil,3631.665mil) on Top Layer And Via (1642.459mil,3593.773mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.081mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.704mil < 10mil) Between Pad IC1-5(1640.356mil,3706.467mil) on Top Layer And Via (1690.745mil,3709.606mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.704mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-1(1870.985mil,3718.099mil) on Top Layer And Pad IC2-2(1870.985mil,3680.697mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.778mil < 10mil) Between Pad IC2-2(1870.985mil,3680.697mil) on Top Layer And Pad IC2-3(1870.985mil,3643.297mil) on Top Layer [Top Solder] Mask Sliver [5.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.961mil < 10mil) Between Pad IC2-5(1979.253mil,3718.099mil) on Top Layer And Via (2027.899mil,3718.841mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC3-1(2122.638mil,3706.467mil) on Top Layer And Pad IC3-2(2122.638mil,3669.065mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.778mil < 10mil) Between Pad IC3-2(2122.638mil,3669.065mil) on Top Layer And Pad IC3-3(2122.638mil,3631.665mil) on Top Layer [Top Solder] Mask Sliver [5.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC4-1(2437.6mil,3706.467mil) on Top Layer And Pad IC4-2(2437.6mil,3669.065mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-1(1866.284mil,4776.576mil) on Top Layer And Pad J1-2(1840.694mil,4776.576mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-2(1840.694mil,4776.576mil) on Top Layer And Pad J1-3(1815.104mil,4776.576mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.844mil < 10mil) Between Pad J1-3(1815.104mil,4776.576mil) on Top Layer And Pad J1-4(1789.512mil,4776.576mil) on Top Layer [Top Solder] Mask Sliver [1.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-4(1789.512mil,4776.576mil) on Top Layer And Pad J1-5(1763.922mil,4776.576mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.806mil < 10mil) Between Pad J1-7(1689.118mil,4785.434mil) on Top Layer And Via (1715.044mil,4719.069mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.509mil < 10mil) Between Pad P1-2(4333.975mil,4705.681mil) on Top Layer And Via (4333.976mil,4785.434mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.509mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad R10-1(2491.734mil,3852.139mil) on Top Layer And Pad R10-2(2491.734mil,3800.957mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad R1-1(1625.592mil,3852.139mil) on Top Layer And Pad R1-2(1625.592mil,3800.957mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad R12-1(2412.995mil,3800.957mil) on Top Layer And Pad R12-2(2412.995mil,3852.139mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.715mil < 10mil) Between Pad R14-1(2659.861mil,732.697mil) on Top Layer And Pad R14-2(2711.041mil,732.697mil) on Top Layer [Top Solder] Mask Sliver [9.715mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Pad R27-2(1960.184mil,2081.989mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.746mil < 10mil) Between Pad R30-1(1369.725mil,2089.617mil) on Top Layer And Pad R30-2(1414.999mil,2089.617mil) on Top Layer [Top Solder] Mask Sliver [7.746mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R33-1(2458.688mil,2086.614mil) on Top Layer And Pad R33-2(2503.964mil,2086.614mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.746mil < 10mil) Between Pad R36-1(3002.642mil,2085.297mil) on Top Layer And Pad R36-2(3047.916mil,2085.297mil) on Top Layer [Top Solder] Mask Sliver [7.746mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.591mil < 10mil) Between Pad R37-2(3704.318mil,970.767mil) on Top Layer And Via (3634.436mil,990.453mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad R37-2(3704.318mil,970.767mil) on Top Layer And Via (3736.487mil,888.562mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.618mil < 10mil) Between Pad R40-2(4466.72mil,978.954mil) on Top Layer And Via (4396.811mil,1003.966mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.618mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Pad R4-2(1901.182mil,3800.957mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad R43-2(4846.051mil,978.954mil) on Top Layer And Via (4774.948mil,1003.966mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.591mil < 10mil) Between Pad R46-2(4098.018mil,970.767mil) on Top Layer And Via (4028.136mil,990.453mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.517mil < 10mil) Between Pad R46-2(4098.018mil,970.767mil) on Top Layer And Via (4115.418mil,887.069mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.517mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.591mil < 10mil) Between Pad R49-2(4087.914mil,2331.397mil) on Top Layer And Via (4018.032mil,2322.835mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.59mil < 10mil) Between Pad R52-2(4440.472mil,2319.193mil) on Top Layer And Via (4370.591mil,2319.192mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.589mil < 10mil) Between Pad R55-2(4845.458mil,2319.193mil) on Top Layer And Via (4775.578mil,2309.349mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.589mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.591mil < 10mil) Between Pad R58-2(3729.318mil,2331.397mil) on Top Layer And Via (3659.436mil,2311.713mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.711mil < 10mil) Between Pad R58-2(3729.318mil,2331.397mil) on Top Layer And Via (3743.902mil,2248.505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.711mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad R7-1(2214.976mil,3852.139mil) on Top Layer And Pad R7-2(2214.976mil,3800.957mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Pad R9-2(2140.363mil,3852.139mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.242mil < 10mil) Between Pad T11-mb(4776.168mil,734.549mil) on Top Layer And Via (4659.407mil,814.409mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.242mil]
Rule Violations :44

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,783.879mil)(2616.551mil,795.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,783.879mil)(2726.787mil,783.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,827.185mil)(2616.551mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,838.997mil)(2726.787mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2671.669mil,783.879mil)(2671.669mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2616.551mil,783.879mil)(2726.787mil,783.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2616.551mil,838.997mil)(2726.787mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2671.669mil,783.879mil)(2671.669mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2726.787mil,783.879mil)(2726.787mil,795.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2726.787mil,827.185mil)(2726.787mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4213.176mil,854.233mil)(4213.176mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4213.176mil,932.973mil)(4221.05mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4244.672mil,932.973mil)(4252.546mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4252.546mil,854.233mil)(4252.546mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Text "R42" (4257.531mil,839mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4213.176mil,854.233mil)(4213.176mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4213.176mil,854.233mil)(4221.05mil,854.233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4244.672mil,854.233mil)(4252.546mil,854.233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4252.546mil,854.233mil)(4252.546mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4913.964mil,2269.981mil)(4913.964mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4913.964mil,2269.981mil)(4921.838mil,2269.981mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4945.46mil,2269.981mil)(4953.334mil,2269.981mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4953.334mil,2269.981mil)(4953.334mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4913.964mil,2269.981mil)(4913.964mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4913.964mil,2348.721mil)(4921.838mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4945.46mil,2348.721mil)(4953.334mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4953.334mil,2269.981mil)(4953.334mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1506.444mil,1043.299mil)(1518.254mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1506.444mil,933.063mil)(1506.444mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1506.444mil,988.181mil)(1561.562mil,988.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1549.75mil,1043.299mil)(1561.562mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1561.562mil,933.063mil)(1561.562mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1506.444mil,933.063mil)(1506.444mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1506.444mil,933.063mil)(1518.254mil,933.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1506.444mil,988.181mil)(1561.562mil,988.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1549.75mil,933.063mil)(1561.562mil,933.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1561.562mil,933.063mil)(1561.562mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C20-1(1534.002mil,1111.605mil) on Top Layer And Track (1506.444mil,1083.063mil)(1506.444mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C20-1(1534.002mil,1111.605mil) on Top Layer And Track (1506.444mil,1083.063mil)(1518.254mil,1083.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C20-1(1534.002mil,1111.605mil) on Top Layer And Track (1506.444mil,1138.181mil)(1561.562mil,1138.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C20-1(1534.002mil,1111.605mil) on Top Layer And Track (1549.75mil,1083.063mil)(1561.562mil,1083.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C20-1(1534.002mil,1111.605mil) on Top Layer And Track (1561.562mil,1083.063mil)(1561.562mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1506.444mil,1083.063mil)(1506.444mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1506.444mil,1138.181mil)(1561.562mil,1138.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1506.444mil,1193.299mil)(1518.254mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1549.75mil,1193.299mil)(1561.562mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1561.562mil,1083.063mil)(1561.562mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C2-1(2553.559mil,798.643mil) on Top Layer And Track (2526.001mil,716.949mil)(2526.001mil,827.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C2-1(2553.559mil,798.643mil) on Top Layer And Track (2526.001mil,772.067mil)(2581.119mil,772.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C2-1(2553.559mil,798.643mil) on Top Layer And Track (2526.001mil,827.185mil)(2537.811mil,827.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C2-1(2553.559mil,798.643mil) on Top Layer And Track (2569.307mil,827.185mil)(2581.119mil,827.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C2-1(2553.559mil,798.643mil) on Top Layer And Track (2581.119mil,716.949mil)(2581.119mil,827.185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,1028.929mil)(1625.144mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,1040.739mil)(1735.38mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,985.621mil)(1625.144mil,997.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,985.621mil)(1735.38mil,985.621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1680.262mil,985.621mil)(1680.262mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1625.144mil,1040.739mil)(1735.38mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1625.144mil,985.621mil)(1735.38mil,985.621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1680.262mil,985.621mil)(1680.262mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1735.38mil,1028.929mil)(1735.38mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1735.38mil,985.621mil)(1735.38mil,997.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1506.444mil,739.559mil)(1506.444mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1506.444mil,794.677mil)(1561.562mil,794.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1506.444mil,849.795mil)(1518.254mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1549.75mil,849.795mil)(1561.562mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1561.562mil,739.559mil)(1561.562mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C24-1(1257.837mil,4514.764mil) on Top Layer And Track (1230.277mil,4433.072mil)(1230.277mil,4543.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C24-1(1257.837mil,4514.764mil) on Top Layer And Track (1230.277mil,4488.19mil)(1285.395mil,4488.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C24-1(1257.837mil,4514.764mil) on Top Layer And Track (1230.277mil,4543.308mil)(1242.089mil,4543.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C24-1(1257.837mil,4514.764mil) on Top Layer And Track (1273.585mil,4543.308mil)(1285.395mil,4543.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C24-1(1257.837mil,4514.764mil) on Top Layer And Track (1285.395mil,4433.072mil)(1285.395mil,4543.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C24-2(1257.837mil,4461.614mil) on Top Layer And Track (1230.277mil,4433.072mil)(1230.277mil,4543.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C24-2(1257.837mil,4461.614mil) on Top Layer And Track (1230.277mil,4433.072mil)(1242.089mil,4433.072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C24-2(1257.837mil,4461.614mil) on Top Layer And Track (1230.277mil,4488.19mil)(1285.395mil,4488.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C24-2(1257.837mil,4461.614mil) on Top Layer And Track (1273.585mil,4433.072mil)(1285.395mil,4433.072mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C24-2(1257.837mil,4461.614mil) on Top Layer And Track (1285.395mil,4433.072mil)(1285.395mil,4543.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C26-1(1929.731mil,4260.869mil) on Top Layer And Track (1848.037mil,4233.309mil)(1958.273mil,4233.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C26-1(1929.731mil,4260.869mil) on Top Layer And Track (1848.037mil,4288.427mil)(1958.273mil,4288.427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C26-1(1929.731mil,4260.869mil) on Top Layer And Track (1903.155mil,4233.309mil)(1903.155mil,4288.427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C26-1(1929.731mil,4260.869mil) on Top Layer And Track (1958.273mil,4233.309mil)(1958.273mil,4245.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C26-1(1929.731mil,4260.869mil) on Top Layer And Track (1958.273mil,4276.617mil)(1958.273mil,4288.427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C26-2(1876.581mil,4260.869mil) on Top Layer And Track (1848.037mil,4233.309mil)(1848.037mil,4245.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C26-2(1876.581mil,4260.869mil) on Top Layer And Track (1848.037mil,4233.309mil)(1958.273mil,4233.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C26-2(1876.581mil,4260.869mil) on Top Layer And Track (1848.037mil,4276.617mil)(1848.037mil,4288.427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C26-2(1876.581mil,4260.869mil) on Top Layer And Track (1848.037mil,4288.427mil)(1958.273mil,4288.427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C26-2(1876.581mil,4260.869mil) on Top Layer And Track (1903.155mil,4233.309mil)(1903.155mil,4288.427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C3-1(3970.445mil,4689.675mil) on Top Layer And Track (3942.885mil,4607.981mil)(3942.885mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C3-1(3970.445mil,4689.675mil) on Top Layer And Track (3942.885mil,4663.099mil)(3998.003mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C3-1(3970.445mil,4689.675mil) on Top Layer And Track (3942.885mil,4718.217mil)(3954.697mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C3-1(3970.445mil,4689.675mil) on Top Layer And Track (3986.193mil,4718.217mil)(3998.003mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C3-1(3970.445mil,4689.675mil) on Top Layer And Track (3998.003mil,4607.981mil)(3998.003mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3806.703mil,4607.981mil)(3806.703mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3806.703mil,4663.099mil)(3861.823mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3806.703mil,4718.217mil)(3818.515mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3850.011mil,4718.217mil)(3861.823mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3861.823mil,4607.981mil)(3861.823mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3806.703mil,4607.981mil)(3806.703mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3806.703mil,4607.981mil)(3818.515mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3806.703mil,4663.099mil)(3861.823mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3850.011mil,4607.981mil)(3861.823mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3861.823mil,4607.981mil)(3861.823mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4013.397mil,4607.981mil)(4013.397mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4013.397mil,4607.981mil)(4025.207mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4013.397mil,4663.099mil)(4068.515mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4056.703mil,4607.981mil)(4068.515mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4068.515mil,4607.981mil)(4068.515mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2331.076mil,2070.169mil)(2331.076mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2331.076mil,2148.909mil)(2338.95mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2362.572mil,2148.909mil)(2370.446mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2370.446mil,2070.169mil)(2370.446mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2331.076mil,2070.169mil)(2331.076mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2331.076mil,2070.169mil)(2338.95mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2362.572mil,2070.169mil)(2370.446mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2370.446mil,2070.169mil)(2370.446mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C8-1(1784.431mil,2126.863mil) on Top Layer And Track (1764.745mil,2070.169mil)(1764.745mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C8-1(1784.431mil,2126.863mil) on Top Layer And Track (1764.745mil,2148.909mil)(1772.619mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C8-1(1784.431mil,2126.863mil) on Top Layer And Track (1796.241mil,2148.909mil)(1804.115mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C8-1(1784.431mil,2126.863mil) on Top Layer And Track (1804.115mil,2070.169mil)(1804.115mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1764.745mil,2070.169mil)(1764.745mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1764.745mil,2070.169mil)(1772.619mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1796.241mil,2070.169mil)(1804.115mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1804.115mil,2070.169mil)(1804.115mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.542mil < 10mil) Between Pad D3-1(715.044mil,4182.129mil) on Bottom Layer And Track (736.698mil,4209.689mil)(736.698mil,4249.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(640.24mil,4182.129mil) on Bottom Layer And Text "R18" (667.8mil,4150.563mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.542mil < 10mil) Between Pad D3-2(640.24mil,4182.129mil) on Bottom Layer And Track (618.586mil,4209.689mil)(618.586mil,4249.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad D4-1(518.194mil,4182.129mil) on Bottom Layer And Track (539.846mil,4209.689mil)(539.846mil,4249.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.884mil < 10mil) Between Pad D9-2(1861.895mil,4366.508mil) on Top Layer And Text "*" (1847.171mil,4346.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.363mil < 10mil) Between Pad D9-2(1861.895mil,4366.508mil) on Top Layer And Text "C26" (1845.571mil,4311.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad D9-2(1861.895mil,4366.508mil) on Top Layer And Track (1827.17mil,4331.508mil)(1827.17mil,4401.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D9-2(1861.895mil,4366.508mil) on Top Layer And Track (1827.17mil,4331.508mil)(1988.195mil,4331.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D9-2(1861.895mil,4366.508mil) on Top Layer And Track (1827.17mil,4401.508mil)(1988.195mil,4401.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.579mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Text "*" (1054.411mil,3837.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.579mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Track (1039.41mil,3696.694mil)(1039.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Track (1039.41mil,3857.718mil)(1109.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Track (1109.41mil,3696.694mil)(1109.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R1-1(1625.592mil,3852.139mil) on Top Layer And Track (1598.034mil,3776.547mil)(1598.034mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R1-1(1625.592mil,3852.139mil) on Top Layer And Track (1598.034mil,3826.547mil)(1653.152mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R1-1(1625.592mil,3852.139mil) on Top Layer And Track (1598.034mil,3876.547mil)(1605.592mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R1-1(1625.592mil,3852.139mil) on Top Layer And Track (1645.592mil,3876.547mil)(1653.152mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R1-1(1625.592mil,3852.139mil) on Top Layer And Track (1653.152mil,3776.547mil)(1653.152mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2535.042mil,3759.619mil)(2535.042mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2535.042mil,3759.619mil)(2542.916mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2535.042mil,3826.547mil)(2605.908mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2598.034mil,3759.619mil)(2605.908mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2605.908mil,3759.619mil)(2605.908mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2535.042mil,3759.619mil)(2535.042mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2535.042mil,3826.547mil)(2605.908mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2535.042mil,3893.477mil)(2542.916mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2598.034mil,3893.477mil)(2605.908mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2605.908mil,3759.619mil)(2605.908mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1236.305mil)(2792.931mil,1243.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1236.305mil)(2892.931mil,1236.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1283.863mil)(2792.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1291.423mil)(2892.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2842.931mil,1236.305mil)(2842.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R16-1(2532.006mil,4280.879mil) on Top Layer And Track (2496.572mil,4179.501mil)(2496.572mil,4313.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R16-1(2532.006mil,4280.879mil) on Top Layer And Track (2496.572mil,4246.431mil)(2567.438mil,4246.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R16-1(2532.006mil,4280.879mil) on Top Layer And Track (2496.572mil,4313.359mil)(2504.446mil,4313.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R16-1(2532.006mil,4280.879mil) on Top Layer And Track (2559.564mil,4313.359mil)(2567.438mil,4313.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R16-1(2532.006mil,4280.879mil) on Top Layer And Track (2567.438mil,4179.501mil)(2567.438mil,4313.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (413.862mil,4014.019mil)(413.862mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (413.862mil,4014.019mil)(421.422mil,4014.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (413.862mil,4064.019mil)(468.98mil,4064.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (461.422mil,4014.019mil)(468.98mil,4014.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (468.98mil,4014.019mil)(468.98mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (470.162mil,4036.459mil)(470.162mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (470.162mil,4036.459mil)(570.162mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (470.162mil,4036.459mil)(570.162mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (470.162mil,4091.579mil)(570.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (520.162mil,4036.459mil)(520.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (570.162mil,4036.459mil)(570.162mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (570.162mil,4084.019mil)(570.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (413.862mil,4064.019mil)(468.98mil,4064.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (468.98mil,4014.019mil)(468.98mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4036.459mil)(470.162mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4036.459mil)(570.162mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4084.019mil)(470.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4091.579mil)(570.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (520.162mil,4036.459mil)(520.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1668.901mil,3759.619mil)(1668.901mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1668.901mil,3759.619mil)(1676.775mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1668.901mil,3826.547mil)(1739.767mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1731.893mil,3759.619mil)(1739.767mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1739.767mil,3759.619mil)(1739.767mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R21-1(781.972mil,4064.019mil) on Bottom Layer And Track (706.382mil,4036.459mil)(806.382mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R21-1(781.972mil,4064.019mil) on Bottom Layer And Track (706.382mil,4091.579mil)(806.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R21-1(781.972mil,4064.019mil) on Bottom Layer And Track (756.382mil,4036.459mil)(756.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-1(781.972mil,4064.019mil) on Bottom Layer And Track (806.382mil,4036.459mil)(806.382mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-1(781.972mil,4064.019mil) on Bottom Layer And Track (806.382mil,4084.019mil)(806.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4036.459mil)(706.382mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4036.459mil)(806.382mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4084.019mil)(706.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4091.579mil)(806.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (756.382mil,4036.459mil)(756.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4168.121mil,4592.017mil)(4268.121mil,4592.017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4168.121mil,4647.135mil)(4268.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4218.121mil,4592.017mil)(4218.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4268.121mil,4592.017mil)(4268.121mil,4599.577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4268.121mil,4639.577mil)(4268.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1858.634mil,2125.816mil)(1992.492mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1858.634mil,2196.682mil)(1992.492mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1925.564mil,2125.816mil)(1925.564mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1992.492mil,2125.816mil)(1992.492mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1992.492mil,2188.808mil)(1992.492mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2125.816mil)(1858.634mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2125.816mil)(1992.492mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2188.808mil)(1858.634mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2196.682mil)(1992.492mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1925.564mil,2125.816mil)(1925.564mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2061.989mil)(1892.546mil,2066.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2061.989mil)(1982.546mil,2061.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2096.989mil)(1892.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2101.989mil)(1982.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1937.546mil,2061.989mil)(1937.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1892.546mil,2061.989mil)(1982.546mil,2061.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1892.546mil,2101.989mil)(1982.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1937.546mil,2061.989mil)(1937.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1982.546mil,2061.989mil)(1982.546mil,2066.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1982.546mil,2096.989mil)(1982.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R32-1(2503.964mil,2161.25mil) on Top Layer And Track (2402.586mil,2125.816mil)(2536.444mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R32-1(2503.964mil,2161.25mil) on Top Layer And Track (2402.586mil,2196.682mil)(2536.444mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R32-1(2503.964mil,2161.25mil) on Top Layer And Track (2469.516mil,2125.816mil)(2469.516mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-1(2503.964mil,2161.25mil) on Top Layer And Track (2536.444mil,2125.816mil)(2536.444mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-1(2503.964mil,2161.25mil) on Top Layer And Track (2536.444mil,2188.808mil)(2536.444mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2125.816mil)(2402.586mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2125.816mil)(2536.444mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2188.808mil)(2402.586mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2196.682mil)(2536.444mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2469.516mil,2125.816mil)(2469.516mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (2946.538mil,2125.818mil)(3080.396mil,2125.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (2946.538mil,2196.684mil)(3080.396mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (3013.468mil,2125.818mil)(3013.468mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (3080.396mil,2125.818mil)(3080.396mil,2133.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (3080.396mil,2188.81mil)(3080.396mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2125.818mil)(2946.538mil,2133.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2125.818mil)(3080.396mil,2125.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2188.81mil)(2946.538mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2196.684mil)(3080.396mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (3013.468mil,2125.818mil)(3013.468mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3441.522mil,588.879mil)(3441.522mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3441.522mil,655.807mil)(3512.388mil,655.807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3441.522mil,722.737mil)(3449.396mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.408mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3442.192mil,723.799mil)(3447.192mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3477.192mil,723.799mil)(3482.192mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3482.192mil,723.799mil)(3482.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3504.514mil,722.737mil)(3512.388mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3512.388mil,588.879mil)(3512.388mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R38-2(3476.956mil,621.359mil) on Bottom Layer And Track (3441.522mil,588.879mil)(3441.522mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R38-2(3476.956mil,621.359mil) on Bottom Layer And Track (3441.522mil,588.879mil)(3449.396mil,588.879mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R38-2(3476.956mil,621.359mil) on Bottom Layer And Track (3441.522mil,655.807mil)(3512.388mil,655.807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R38-2(3476.956mil,621.359mil) on Bottom Layer And Track (3504.514mil,588.879mil)(3512.388mil,588.879mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R38-2(3476.956mil,621.359mil) on Bottom Layer And Track (3512.388mil,588.879mil)(3512.388mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.772mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Text "R38" (3515.531mil,746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3442.192mil,723.799mil)(3442.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3442.192mil,768.799mil)(3482.192mil,768.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3442.192mil,813.799mil)(3447.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3477.192mil,813.799mil)(3482.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3482.192mil,723.799mil)(3482.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Text "R38" (3515.531mil,746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.436mil < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Track (3441.522mil,588.879mil)(3441.522mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.763mil < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Track (3441.522mil,722.737mil)(3449.396mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Track (3442.192mil,723.799mil)(3442.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Track (3442.192mil,723.799mil)(3447.192mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Track (3442.192mil,768.799mil)(3482.192mil,768.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Track (3477.192mil,723.799mil)(3482.192mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R39-2(3462.192mil,746.161mil) on Bottom Layer And Track (3482.192mil,723.799mil)(3482.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1873.622mil,3776.549mil)(1873.622mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1873.622mil,3826.549mil)(1928.74mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1873.622mil,3876.549mil)(1881.182mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1921.182mil,3876.549mil)(1928.74mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1928.74mil,3776.549mil)(1928.74mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1873.622mil,3776.549mil)(1873.622mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1873.622mil,3776.549mil)(1881.182mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1873.622mil,3826.549mil)(1928.74mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1921.182mil,3776.549mil)(1928.74mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1928.74mil,3776.549mil)(1928.74mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.587mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Text "R41" (4286.531mil,746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4213.844mil,723.799mil)(4213.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4213.844mil,768.799mil)(4253.844mil,768.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4213.844mil,813.799mil)(4218.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4248.844mil,813.799mil)(4253.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4253.844mil,723.799mil)(4253.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Text "R41" (4286.531mil,746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.435mil < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Track (4213.176mil,588.879mil)(4213.176mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.763mil < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Track (4213.176mil,722.737mil)(4221.05mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Track (4213.844mil,723.799mil)(4213.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Track (4213.844mil,723.799mil)(4218.844mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Track (4213.844mil,768.799mil)(4253.844mil,768.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Track (4248.844mil,723.799mil)(4253.844mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R42-2(4233.844mil,746.161mil) on Bottom Layer And Track (4253.844mil,723.799mil)(4253.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.002mil,588.879mil)(4599.002mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.002mil,655.807mil)(4669.868mil,655.807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.002mil,722.737mil)(4606.876mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.408mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.672mil,723.799mil)(4604.672mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4634.672mil,723.799mil)(4639.672mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4639.672mil,723.799mil)(4639.672mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4661.994mil,722.737mil)(4669.868mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4669.868mil,588.879mil)(4669.868mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R44-2(4634.436mil,621.359mil) on Bottom Layer And Track (4599.002mil,588.879mil)(4599.002mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R44-2(4634.436mil,621.359mil) on Bottom Layer And Track (4599.002mil,588.879mil)(4606.876mil,588.879mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R44-2(4634.436mil,621.359mil) on Bottom Layer And Track (4599.002mil,655.807mil)(4669.868mil,655.807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R44-2(4634.436mil,621.359mil) on Bottom Layer And Track (4661.994mil,588.879mil)(4669.868mil,588.879mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R44-2(4634.436mil,621.359mil) on Bottom Layer And Track (4669.868mil,588.879mil)(4669.868mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Text "R51" (4209.531mil,2471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4150.184mil,2466.241mil)(4150.184mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4150.184mil,2466.241mil)(4158.058mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4150.184mil,2533.169mil)(4221.05mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4213.176mil,2466.241mil)(4221.05mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4221.05mil,2466.241mil)(4221.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R50-2(4185.616mil,2567.619mil) on Bottom Layer And Track (4150.184mil,2466.241mil)(4150.184mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R50-2(4185.616mil,2567.619mil) on Bottom Layer And Track (4150.184mil,2533.169mil)(4221.05mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R50-2(4185.616mil,2567.619mil) on Bottom Layer And Track (4150.184mil,2600.099mil)(4158.058mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R50-2(4185.616mil,2567.619mil) on Bottom Layer And Track (4213.176mil,2600.099mil)(4221.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R50-2(4185.616mil,2567.619mil) on Bottom Layer And Track (4221.05mil,2466.241mil)(4221.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (1983.86mil,3759.617mil)(1983.86mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (1983.86mil,3759.617mil)(1991.734mil,3759.617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (1983.86mil,3826.547mil)(2054.726mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (2046.852mil,3759.617mil)(2054.726mil,3759.617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (2054.726mil,3759.617mil)(2054.726mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Text "C15" (4208.531mil,2372mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4165.616mil,2354.901mil)(4165.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4165.616mil,2354.901mil)(4170.616mil,2354.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4165.616mil,2399.901mil)(4205.616mil,2399.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4200.616mil,2354.901mil)(4205.616mil,2354.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4205.616mil,2354.901mil)(4205.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Text "C15" (4208.531mil,2372mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4165.616mil,2354.901mil)(4165.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4165.616mil,2399.901mil)(4205.616mil,2399.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4165.616mil,2444.901mil)(4170.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4200.616mil,2444.901mil)(4205.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4205.616mil,2354.901mil)(4205.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (1983.86mil,3759.617mil)(1983.86mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (1983.86mil,3826.547mil)(2054.726mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (1983.86mil,3893.475mil)(1991.734mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (2046.852mil,3893.475mil)(2054.726mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (2054.726mil,3759.617mil)(2054.726mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Text "R54" (4579.531mil,2486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4525.184mil,2466.239mil)(4525.184mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4525.184mil,2466.239mil)(4533.058mil,2466.239mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4525.184mil,2533.169mil)(4596.05mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4588.176mil,2466.239mil)(4596.05mil,2466.239mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4596.05mil,2466.239mil)(4596.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R53-2(4560.616mil,2567.617mil) on Bottom Layer And Track (4525.184mil,2466.239mil)(4525.184mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R53-2(4560.616mil,2567.617mil) on Bottom Layer And Track (4525.184mil,2533.169mil)(4596.05mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R53-2(4560.616mil,2567.617mil) on Bottom Layer And Track (4525.184mil,2600.099mil)(4533.058mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R53-2(4560.616mil,2567.617mil) on Bottom Layer And Track (4588.176mil,2600.099mil)(4596.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R53-2(4560.616mil,2567.617mil) on Bottom Layer And Track (4596.05mil,2466.239mil)(4596.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.435mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Text "C16" (4578.531mil,2377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4536.088mil,2370.059mil)(4536.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4536.088mil,2370.059mil)(4541.088mil,2370.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4536.088mil,2415.059mil)(4576.088mil,2415.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4571.088mil,2370.059mil)(4576.088mil,2370.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4576.088mil,2370.059mil)(4576.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4536.088mil,2370.059mil)(4536.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4536.088mil,2415.059mil)(4576.088mil,2415.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4536.088mil,2460.059mil)(4541.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4571.088mil,2460.059mil)(4576.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4576.088mil,2370.059mil)(4576.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Text "R60" (3839.531mil,2459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3761.013mil,2466.241mil)(3761.013mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3761.013mil,2466.241mil)(3768.887mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3761.013mil,2533.169mil)(3831.879mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3824.005mil,2466.241mil)(3831.879mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3831.879mil,2466.241mil)(3831.879mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3761.013mil,2466.241mil)(3761.013mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3761.013mil,2533.169mil)(3831.879mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3761.013mil,2600.099mil)(3768.887mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3824.005mil,2600.099mil)(3831.879mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3831.879mil,2466.241mil)(3831.879mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1866.68mil,1045.071mil)(1866.68mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1866.68mil,1111.999mil)(1937.546mil,1111.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1866.68mil,1178.929mil)(1874.554mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1929.672mil,1178.929mil)(1937.546mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1937.546mil,1045.071mil)(1937.546mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R63-1(1446.993mil,786.804mil) on Top Layer And Track (1411.561mil,754.322mil)(1411.561mil,888.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R63-1(1446.993mil,786.804mil) on Top Layer And Track (1411.561mil,754.322mil)(1419.435mil,754.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R63-1(1446.993mil,786.804mil) on Top Layer And Track (1411.561mil,821.252mil)(1482.427mil,821.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R63-1(1446.993mil,786.804mil) on Top Layer And Track (1474.553mil,754.322mil)(1482.427mil,754.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R63-1(1446.993mil,786.804mil) on Top Layer And Track (1482.427mil,754.322mil)(1482.427mil,888.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (688.939mil,4417.491mil)(688.939mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (688.939mil,4417.491mil)(696.813mil,4417.491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (688.939mil,4484.421mil)(759.805mil,4484.421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (751.931mil,4417.491mil)(759.805mil,4417.491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (759.805mil,4417.491mil)(759.805mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (688.939mil,4417.491mil)(688.939mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (688.939mil,4484.421mil)(759.805mil,4484.421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (688.939mil,4551.349mil)(696.813mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (751.931mil,4551.349mil)(759.805mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (759.805mil,4417.491mil)(759.805mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R66-2(1180.907mil,4053.938mil) on Top Layer And Track (1148.427mil,4018.504mil)(1148.427mil,4026.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R66-2(1180.907mil,4053.938mil) on Top Layer And Track (1148.427mil,4018.504mil)(1282.284mil,4018.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R66-2(1180.907mil,4053.938mil) on Top Layer And Track (1148.427mil,4081.498mil)(1148.427mil,4089.372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R66-2(1180.907mil,4053.938mil) on Top Layer And Track (1148.427mil,4089.372mil)(1282.284mil,4089.372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R66-2(1180.907mil,4053.938mil) on Top Layer And Track (1215.357mil,4018.504mil)(1215.357mil,4089.372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1038.978mil,3907.638mil)(1038.978mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1038.978mil,3974.568mil)(1109.844mil,3974.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1038.978mil,4041.498mil)(1046.852mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1101.97mil,4041.498mil)(1109.844mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1109.844mil,3907.638mil)(1109.844mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1038.978mil,3907.638mil)(1038.978mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1038.978mil,3907.638mil)(1046.852mil,3907.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1038.978mil,3974.568mil)(1109.844mil,3974.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1101.97mil,3907.638mil)(1109.844mil,3907.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1109.844mil,3907.638mil)(1109.844mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R69-1(1301.773mil,4625.569mil) on Top Layer And Track (1266.341mil,4593.088mil)(1266.341mil,4726.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R69-1(1301.773mil,4625.569mil) on Top Layer And Track (1266.341mil,4593.088mil)(1274.215mil,4593.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R69-1(1301.773mil,4625.569mil) on Top Layer And Track (1266.341mil,4660.016mil)(1337.207mil,4660.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R69-1(1301.773mil,4625.569mil) on Top Layer And Track (1329.333mil,4593.088mil)(1337.207mil,4593.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R69-1(1301.773mil,4625.569mil) on Top Layer And Track (1337.207mil,4593.088mil)(1337.207mil,4726.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R69-2(1301.773mil,4694.467mil) on Top Layer And Track (1266.341mil,4593.088mil)(1266.341mil,4726.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R69-2(1301.773mil,4694.467mil) on Top Layer And Track (1266.341mil,4660.016mil)(1337.207mil,4660.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R69-2(1301.773mil,4694.467mil) on Top Layer And Track (1266.341mil,4726.947mil)(1274.215mil,4726.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R69-2(1301.773mil,4694.467mil) on Top Layer And Track (1329.333mil,4726.947mil)(1337.207mil,4726.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R69-2(1301.773mil,4694.467mil) on Top Layer And Track (1337.207mil,4593.088mil)(1337.207mil,4726.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R70-2(1944.572mil,4519.069mil) on Top Layer And Track (1909.14mil,4417.691mil)(1909.14mil,4551.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R70-2(1944.572mil,4519.069mil) on Top Layer And Track (1909.14mil,4484.619mil)(1980.006mil,4484.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R70-2(1944.572mil,4519.069mil) on Top Layer And Track (1909.14mil,4551.549mil)(1917.014mil,4551.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R70-2(1944.572mil,4519.069mil) on Top Layer And Track (1972.132mil,4551.549mil)(1980.006mil,4551.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R70-2(1944.572mil,4519.069mil) on Top Layer And Track (1980.006mil,4417.691mil)(1980.006mil,4551.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R7-1(2214.976mil,3852.139mil) on Top Layer And Track (2187.418mil,3776.549mil)(2187.418mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-1(2214.976mil,3852.139mil) on Top Layer And Track (2187.418mil,3826.549mil)(2242.535mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-1(2214.976mil,3852.139mil) on Top Layer And Track (2187.418mil,3876.549mil)(2194.976mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-1(2214.976mil,3852.139mil) on Top Layer And Track (2234.976mil,3876.549mil)(2242.535mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R7-1(2214.976mil,3852.139mil) on Top Layer And Track (2242.535mil,3776.549mil)(2242.535mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R71-1(1467.014mil,4824.381mil) on Top Layer And Track (1431.582mil,4723.003mil)(1431.582mil,4856.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R71-1(1467.014mil,4824.381mil) on Top Layer And Track (1431.582mil,4789.933mil)(1502.448mil,4789.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-1(1467.014mil,4824.381mil) on Top Layer And Track (1431.582mil,4856.863mil)(1439.456mil,4856.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-1(1467.014mil,4824.381mil) on Top Layer And Track (1494.574mil,4856.863mil)(1502.448mil,4856.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R71-1(1467.014mil,4824.381mil) on Top Layer And Track (1502.448mil,4723.003mil)(1502.448mil,4856.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R71-2(1467.014mil,4755.485mil) on Top Layer And Track (1431.582mil,4723.003mil)(1431.582mil,4856.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-2(1467.014mil,4755.485mil) on Top Layer And Track (1431.582mil,4723.003mil)(1439.456mil,4723.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R71-2(1467.014mil,4755.485mil) on Top Layer And Track (1431.582mil,4789.933mil)(1502.448mil,4789.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-2(1467.014mil,4755.485mil) on Top Layer And Track (1494.574mil,4723.003mil)(1502.448mil,4723.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R71-2(1467.014mil,4755.485mil) on Top Layer And Track (1502.448mil,4723.003mil)(1502.448mil,4856.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R8-1(2294.885mil,3792.099mil) on Top Layer And Track (2259.451mil,3759.619mil)(2259.451mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-1(2294.885mil,3792.099mil) on Top Layer And Track (2259.451mil,3759.619mil)(2267.325mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R8-1(2294.885mil,3792.099mil) on Top Layer And Track (2259.451mil,3826.547mil)(2330.317mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-1(2294.885mil,3792.099mil) on Top Layer And Track (2322.443mil,3759.619mil)(2330.317mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R8-1(2294.885mil,3792.099mil) on Top Layer And Track (2330.317mil,3759.619mil)(2330.317mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2259.451mil,3759.619mil)(2259.451mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2259.451mil,3826.547mil)(2330.317mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2259.451mil,3893.477mil)(2267.325mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2322.443mil,3893.477mil)(2330.317mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2330.317mil,3759.619mil)(2330.317mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2112.805mil,3776.549mil)(2112.805mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2112.805mil,3776.549mil)(2120.363mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2112.805mil,3826.549mil)(2167.923mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2160.363mil,3776.549mil)(2167.923mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2167.923mil,3776.549mil)(2167.923mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2112.805mil,3776.549mil)(2112.805mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2112.805mil,3826.549mil)(2167.923mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2112.805mil,3876.549mil)(2120.363mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2160.363mil,3876.549mil)(2167.923mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2167.923mil,3776.549mil)(2167.923mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.54mil < 10mil) Between Pad U9-2(2700.312mil,3654.595mil) on Top Layer And Track (2727.87mil,3632.943mil)(2767.24mil,3632.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.54mil]
Rule Violations :456

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=3937.008mil) (Prefered=1968.504mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01