#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat May 28 14:54:31 2016
# Process ID: 1772
# Log file: C:/Users/pc/Desktop/lab3/lab5_2_5/vivado.log
# Journal file: C:/Users/pc/Desktop/lab3/lab5_2_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 501.246 ; gain = 74.887
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library work [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v:1]
[Sat May 28 14:58:24 2016] Launched synth_1...
Run output will be captured here: C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library work [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v:1]
[Sat May 28 15:04:18 2016] Launched synth_1...
Run output will be captured here: C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.runs/synth_1/runme.log
launch_simulation
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:02:56 . Memory (MB): peak = 1019.500 ; gain = 479.945
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1146.336 ; gain = 68.254
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1572.125 ; gain = 425.789
INFO: [USF-XSim-34] Netlist generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.609 ; gain = 9.258
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot T_ff_enable_behavior_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 55.914 ; gain = 0.039

    while executing
"webtalk_transmit -clientid 255799625 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 15:16:32 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 1583.609 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_time_synth -key {Post-Synthesis:sim_1:Timing:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.965 ; gain = 1.355
# run 300ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1588.645 ; gain = 5.035
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:01:12 ; elapsed = 00:10:29 . Memory (MB): peak = 1588.645 ; gain = 1049.090
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library work [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v:1]
[Sat May 28 15:21:15 2016] Launched synth_1...
Run output will be captured here: C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1643.957 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1643.957 ; gain = 0.000
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1643.957 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot T_ff_enable_behavior_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.934 ; gain = 0.035

    while executing
"webtalk_transmit -clientid 1074435092 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_t..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 15:27:45 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1643.957 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_time_synth -key {Post-Synthesis:sim_1:Timing:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1643.957 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 55.996 ; gain = 0.047

    while executing
"webtalk_transmit -clientid 3556108494 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 15:30:18 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1643.957 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1646.863 ; gain = 2.906
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1646.863 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_ff_enable_behavior_tb_behav xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.918 ; gain = 0.047

    while executing
"webtalk_transmit -clientid 4213322652 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav/xsim.dir/T_ff_enable_behavior_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 15:31:41 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1646.863 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_behav -key {Behavioral:sim_1:Functional:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1646.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1649.297 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot T_ff_enable_behavior_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 56.051 ; gain = 0.059

    while executing
"webtalk_transmit -clientid 1213926903 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_t..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 15:33:36 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1649.297 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_time_synth -key {Post-Synthesis:sim_1:Timing:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1649.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1653.293 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'T_ff_enable_behavior_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj T_ff_enable_behavior_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/T_ff_enable_behavior_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 155002fc394446178c9a8453fd6809b8 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot T_ff_enable_behavior_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.T_ff_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "T_ff_enable_behavior_tb_time_synth.sdf", for root module "T_ff_enable_behavior_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.T_ff_enable_behavior
Compiling module xil_defaultlib.T_ff_enable_behavior_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot T_ff_enable_behavior_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.941 ; gain = 0.055

    while executing
"webtalk_transmit -clientid 1366186262 -regid "" -xml C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_t..."
    (file "C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing/xsim.dir/T_ff_enable_behavior_tb_time_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 15:35:06 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1653.293 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_ff_enable_behavior_tb_time_synth -key {Post-Synthesis:sim_1:Timing:T_ff_enable_behavior_tb} -tclbatch {T_ff_enable_behavior_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source T_ff_enable_behavior_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_ff_enable_behavior_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1677.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1677.320 ; gain = 0.000
exit
