verilog work "half_adder.v"
verilog work "one_bit_comp.v"
verilog work "full_adder.v"
verilog work "eight_bit_comp.v"
verilog work "add_sub.v"
verilog work "mohasebe_mantegh.v"
verilog work "control.v"
verilog work "final_test.v"
verilog work "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v"
