[["CAD for displays!", ["Mary Lou Jepsen"], "https://doi.org/10.1109/ICCAD.2008.4681532", 0], ["What can brain researchers learn from computer engineers and vice versa?", ["Dmitri Mitya Chklovskii"], "https://doi.org/10.1109/ICCAD.2008.4681533", 0], ["Reliable system design: models, metrics and design techniques.", ["Subhasish Mitra", "Ravishankar K. Iyer", "Kishor S. Trivedi", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2008.4681534", 0], ["Architecting parallel programs.", ["Joel R. Phillips", "Kurt Keutzer", "Michael Wrinn"], "https://doi.org/10.1109/ICCAD.2008.4681535", 0], ["Embedded software verification: challenges and solutions.", ["Chao Wang", "Malay K. Ganai", "Shuvendu K. Lahiri", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681536", 0], ["Nanolithography and CAD challenges for 32nm/22nm and beyond.", ["David Z. Pan", "Stephen Renwick", "Vivek Singh", "Judy Huckabay"], "https://doi.org/10.1109/ICCAD.2008.4681537", 0], ["Challenges at 45nm and beyond.", ["Dan Bailey", "Eric Soenen", "Puneet Gupta", "Paul G. Villarrubia", "Sang H. Dhong"], "https://doi.org/10.1109/ICCAD.2008.4681538", 0], ["Mixed-signal simulation challenges and solutions.", ["Henry Chang", "William Walker", "John G. Maneatis", "John F. Croix"], "https://doi.org/10.1109/ICCAD.2008.4681539", 0], ["More Moore: foolish, feasible, or fundamentally different?", ["Rob Aitken", "Jerry Bautista", "Wojciech Maly", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.2008.4681540", 0], ["Network flow-based power optimization under timing constraints in MSV-driven floorplanning.", ["Qiang Ma", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2008.4681544", 8], ["Linear constraint graph for floorplan optimization with soft blocks.", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2008.4681545", 7], ["A novel fixed-outline floorplanner with zero deadspace for hierarchical design.", ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681546", 8], ["Synthesis from multi-cycle atomic actions as a solution to the timing closure problem.", ["Michal Karczmarek", "Arvind"], "https://doi.org/10.1109/ICCAD.2008.4681547", 8], ["To SAT or not to SAT: Ashenhurst decomposition in a large scale.", ["Hsuan-Po Lin", "Jie-Hong Roland Jiang", "Ruei-Rung Lee"], "https://doi.org/10.1109/ICCAD.2008.4681548", 6], ["Boolean factoring and decomposition of logic networks.", ["Alan Mishchenko", "Robert K. Brayton", "Satrajit Chatterjee"], "https://doi.org/10.1109/ICCAD.2008.4681549", 7], ["On the numbers of variables to represent sparse logic functions.", ["Tsutomu Sasao"], "https://doi.org/10.1109/ICCAD.2008.4681550", 7], ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification.", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", 7], ["Temperature-aware test scheduling for multiprocessor systems-on-chip.", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", 8], ["On capture power-aware test data compression for scan-based testing.", ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2008.4681553", 6], ["MAPS: multi-algorithm parallel circuit simulation.", ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2008.4681554", 6], ["Yield-aware hierarchical optimization of large analog integrated circuits.", ["Guo Yu", "Peng Li"], "https://doi.org/10.1109/ICCAD.2008.4681555", 6], ["Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems.", ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681556", 8], ["Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure.", ["Huan Ren", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2008.4681557", 8], ["Delay-optimal simultaneous technology mapping and placement with applications to timing optimization.", ["Yifang Liu", "Rupesh S. Shelar", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2008.4681558", 6], ["PaRS: fast and near-optimal grid-based cell sizing for library-based design.", ["Tai-Hsuan Wu", "Azadeh Davoodi"], "https://doi.org/10.1109/ICCAD.2008.4681559", 5], ["A polynomial time approximation scheme for timing constrained minimum cost layer assignment.", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2008.4681560", 4], ["On the decreasing significance of large standard cells in technology mapping.", ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681561", 6], ["Verification of arithmetic datapaths using polynomial function models and congruence solving.", ["Neal Tew", "Priyank Kalla", "Namrata Shekhar", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681562", 7], ["Automated abstraction by incremental refinement in interpolant-based model checking.", ["Gianpiero Cabodi", "Paolo Camurati", "Marco Murciano"], "https://doi.org/10.1109/ICCAD.2008.4681563", 8], ["A succinct memory model for automated design debugging.", ["Brian Keng", "Hratch Mangassarian", "Andreas G. Veneris"], "https://doi.org/10.1109/ICCAD.2008.4681564", 6], ["The analysis of cyclic circuits with Boolean satisfiability.", ["John D. Backes", "Brian Fett", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2008.4681565", 6], ["System-level power estimation using an on-chip bus performance monitoring unit.", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", 6], ["Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing.", ["Mohammad Ghasemazar", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2008.4681567", 6], ["Accurate energy breakeven time estimation for run-time power gating.", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2008.4681568", 8], ["Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits.", ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681569", 4], ["Efficient block-based parameterized timing analysis covering all potentially critical paths.", ["Khaled R. Heloue", "Sari Onaissi", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2008.4681570", 8], ["Adjustment-based modeling for statistical static timing analysis with high dimension of variability.", ["Lin Xie", "Azadeh Davoodi", "Jun Zhang", "Tai-Hsuan Wu"], "https://doi.org/10.1109/ICCAD.2008.4681571", 4], ["Post-silicon timing characterization by compressed sensing.", ["Farinaz Koushanfar", "Petros Boufounos", "Davood Shamsi"], "https://doi.org/10.1109/ICCAD.2008.4681572", 5], ["Practical, fast Monte Carlo statistical static timing analysis: why and how.", ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2008.4681573", 6], ["On efficient Monte Carlo-based statistical static timing analysis of digital circuits.", ["Javid Jaffari", "Mohab Anis"], "https://doi.org/10.1109/ICCAD.2008.4681574", 8], ["Pyramids: an efficient computational geometry-based approach for timing-driven placement.", ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681575", 8], ["Guiding global placement with wire density.", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681576", 6], ["Constraint graph-based macro placement for modern mixed-size circuit designs.", ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "https://doi.org/10.1109/ICCAD.2008.4681577", 6], ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits.", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", 6], ["A novel sequential circuit optimization with clock gating logic.", ["Yu-Min Kuo", "Shih-Hung Weng", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2008.4681579", 4], ["Scalable and scalably-verifiable sequential synthesis.", ["Alan Mishchenko", "Michael L. Case", "Robert K. Brayton", "Stephen Jang"], "https://doi.org/10.1109/ICCAD.2008.4681580", 8], ["System-level thermal aware design of applications with uncertain execution time.", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2008.4681581", 8], ["Proactive temperature balancing for low cost thermal management in MPSoCs.", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1109/ICCAD.2008.4681582", 8], ["A framework for predictive dynamic temperature management of microprocessor systems.", ["Omer Khan", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2008.4681583", 6], ["A voltage-frequency island aware energy optimization framework for networks-on-chip.", ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681584", 6], ["Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design.", ["Hamed F. Dadgour", "Vivek De", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2008.4681585", 8], ["Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits.", ["Yiming Li", "Chih-Hong Hwang", "Ta-Ching Yeh", "Tien-Yeh Li"], "https://doi.org/10.1109/ICCAD.2008.4681586", 8], ["A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects.", ["Kuen-Yu Tsai", "Meng-Fu You", "Yi-Chang Lu", "Philip C. W. Ng"], "https://doi.org/10.1109/ICCAD.2008.4681587", 6], ["Linear analysis of random process variability.", ["Victoria Wang", "Dejan Markovic"], "https://doi.org/10.1109/ICCAD.2008.4681588", 5], ["Design and optimization of a digital microfluidic biochip for protein crystallization.", ["Tao Xu", "Krishnendu Chakrabarty", "Vamsee K. Pamula"], "https://doi.org/10.1109/ICCAD.2008.4681589", 5], ["Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction.", ["Hushrav Mogal", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2008.4681590", 4], ["Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions.", ["Martin Strasser", "Michael Eick", "Helmut Grab", "Ulf Schlichtmann", "Frank M. Johannes"], "https://doi.org/10.1109/ICCAD.2008.4681591", 8], ["Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example.", ["Ranko Sredojevic", "Vladimir Stojanovic"], "https://doi.org/10.1109/ICCAD.2008.4681592", 8], ["Breaking the simulation barrier: SRAM evaluation through norm minimization.", ["Lara Dolecek", "Masood Qazi", "Devavrat Shah", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2008.4681593", 8], ["Power supply noise aware workload assignment for multi-core systems.", ["Aida Todri", "Malgorzata Marek-Sadowska", "Joseph N. Kozhaya"], "https://doi.org/10.1109/ICCAD.2008.4681594", 8], ["NTHU-Route 2.0: a fast and stable global router.", ["Yen-Jung Chang", "Yu-Ting Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2008.4681595", 6], ["FastRoute3.0: a fast and high quality global router based on virtual capacity.", ["Yanheng Zhang", "Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2008.4681596", 6], ["Multi-layer global routing considering via and wire capacities.", ["Chin-Hsiung Hsu", "Huang-Yu Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681597", 6], ["Race analysis for SystemC using model checking.", ["Nicolas Blanc", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681598", 8], ["MC-Sim: an efficient simulation tool for MPSoC designs.", ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "https://doi.org/10.1109/ICCAD.2008.4681599", 8], ["Verifying external interrupts of embedded microprocessor in SoC with on-chip bus.", ["Fu-Ching Yang", "Jing-Kun Zhong", "Ing-Jer Huang"], "https://doi.org/10.1109/ICCAD.2008.4681600", 6], ["SRAM dynamic stability: theory, variability and analysis.", ["Wei Dong", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1109/ICCAD.2008.4681601", 8], ["Impulse sensitivity function analysis of periodic circuits.", ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "https://doi.org/10.1109/ICCAD.2008.4681602", 6], ["Automated extraction of expert knowledge in analog topology selection and sizing.", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1109/ICCAD.2008.4681603", 4], ["Importance sampled circuit learning ensembles for robust analog IC design.", ["Peng Gao", "Trent McConaghy", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2008.4681604", 4], ["Physical models for electron transport in graphene nanoribbons and their junctions.", ["Azad Naeemi", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2008.4681605", 6], ["Characterization and modeling of graphene field-effect devices.", ["Kenneth L. Shepard", "Inanc Meric", "Philip Kim"], "https://doi.org/10.1109/ICCAD.2008.4681606", 6], ["Graphene nanoribbon FETs: technology exploration and CAD.", ["Kartik Mohanram", "Jing Guo"], "https://doi.org/10.1109/ICCAD.2008.4681607", 4], ["Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization.", ["Yesin Ryu", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681608", 4], ["Decoupling capacitance allocation for timing with statistical noise model and timing analysis.", ["Takashi Enami", "Masanori Hashimoto", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2008.4681609", 6], ["Transition-aware decoupling-capacitor allocation in power noise reduction.", ["Po-Yuan Chen", "Che-Yu Liu", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2008.4681610", 4], ["Placement based multiplier rewiring for cell-based designs.", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2008.4681611", 4], ["Correct-by-construction microarchitectural pipelining.", ["Timothy Kam", "Michael Kishinevsky", "Jordi Cortadella", "Marc Galceran Oms"], "https://doi.org/10.1109/ICCAD.2008.4681612", 8], ["Performance optimization of elastic systems using buffer resizing and buffer insertion.", ["Dmitry Bufistov", "Jorge Julvez", "Jordi Cortadella"], "https://doi.org/10.1109/ICCAD.2008.4681613", 7], ["Performance estimation and slack matching for pipelined asynchronous architectures with choice.", ["Gennette Gill", "Vishal Gupta", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2008.4681614", 8], ["Diastolic arrays: throughput-driven reconfigurable computing.", ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.2008.4681615", 8], ["Layout decomposition for double patterning lithography.", ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "https://doi.org/10.1109/ICCAD.2008.4681616", 8], ["Electrically driven optical proximity correction based on linear programming.", ["Shayak Banerjee", "Praveen Elakkumanan", "Lars Liebmann", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2008.4681617", 7], ["A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique.", ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "https://doi.org/10.1109/ICCAD.2008.4681618", 8], ["Overlay aware interconnect and timing variation modeling for double patterning technology.", ["Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681619", 6], ["Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates.", ["Alexey Lvov", "Ulrich Finkler"], "https://doi.org/10.1109/ICCAD.2008.4681620", 5], ["BSG-Route: a length-matching router for general topology.", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2008.4681621", 7], ["Double patterning technology friendly detailed routing.", ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681622", 6], ["Routing for chip-package-board co-design considering differential pairs.", ["Jia-Wei Fang", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681623", 6], ["Area-I/O flip-chip routing for chip-package co-design.", ["Jia-Wei Fang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681624", 5], ["Obstacle-avoiding rectilinear Steiner tree construction.", ["Liang Li", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2008.4681625", 6], ["Evaluation of voltage interpolation to address process variations.", ["Kevin Brownell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2008.4681626", 8], ["Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors.", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2008.4681627", 6], ["ROAdNoC: runtime observability for an adaptive network on chip architecture.", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2008.4681628", 6], ["FBT: filled buffer technique to reduce code size for VLIW processors.", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2008.4681629", 6], ["Advancing supercomputer performance through interconnection topology synthesis.", ["Yi Zhu", "Michael Bedford Taylor", "Scott B. Baden", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681630", 4], ["Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors.", ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "https://doi.org/10.1109/ICCAD.2008.4681631", 6], ["SPM management using Markov chain based data access prediction.", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Ozcan Ozturk"], "https://doi.org/10.1109/ICCAD.2008.4681632", 5], ["Process variation aware system-level task allocation using stochastic ordering of delay distributions.", ["Love Singhal", "Elaheh Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2008.4681633", 5], ["Game-theoretic timing analysis.", ["Sanjit A. Seshia", "Alexander Rakhlin"], "https://doi.org/10.1109/ICCAD.2008.4681634", 8], ["Integrated code and data placement in two-dimensional mesh based chip multiprocessors.", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karakoy", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2008.4681635", 6], ["Hybrid CMOS-STTRAM non-volatile FPGA: design challenges and optimization approaches.", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2008.4681636", 4], ["On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications.", ["Tamer Ragheb", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2008.4681637", 5], ["A low-overhead fault tolerance scheme for TSV-based 3D network on chip links.", ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "https://doi.org/10.1109/ICCAD.2008.4681638", 5], ["ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits.", ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "https://doi.org/10.1109/ICCAD.2008.4681639", 8], ["Parameterized transient thermal behavioral modeling for chip multiprocessors.", ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "https://doi.org/10.1109/ICCAD.2008.4681640", 7], ["Temperature aware task sequencing and voltage scaling.", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1109/ICCAD.2008.4681641", 6], ["Statistical path selection for at-speed test.", ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2008.4681642", 8], ["Power supply signal calibration techniques for improving detection resolution to hardware Trojans.", ["Reza M. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"], "https://doi.org/10.1109/ICCAD.2008.4681643", 8], ["Path-RO: a novel on-chip critical path delay measurement under process variations.", ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "https://doi.org/10.1109/ICCAD.2008.4681644", 7], ["Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms.", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2008.4681645", 8], ["Efficient and accurate eye diagram prediction for high speed signaling.", ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.2008.4681646", 7], ["A capacitance solver for incremental variation-aware extraction.", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2008.4681647", 8], ["Lightweight secure PUFs.", ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2008.4681648", 4], ["Hardware protection and authentication through netlist level obfuscation.", ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2008.4681649", 4], ["MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm.", ["Jude Angelo Ambrose", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2008.4681650", 7], ["Process variability-aware transient fault modeling and analysis.", ["Natasa Miskov-Zivanov", "Kai-Chiang Wu", "Diana Marculescu"], "https://doi.org/10.1109/ICCAD.2008.4681651", 6], ["STEEL: a technique for stress-enhanced standard cell library design.", ["Brian Cline", "Vivek Joshi", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681652", 7], ["A statistical approach for full-chip gate-oxide reliability analysis.", ["Kaviraj Chopra", "Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2008.4681653", 8], ["Robust FPGA resynthesis based on fault-tolerant Boolean matching.", ["Yu Hu", "Zhe Feng", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2008.4681654", 8], ["Fault tolerant placement and defect reconfiguration for nano-FPGAs.", ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "https://doi.org/10.1109/ICCAD.2008.4681655", 8], ["Thermal-aware reliability analysis for platform FPGAs.", ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2008.4681656", 6], ["Guaranteed stable projection-based model reduction for indefinite and unstable linear systems.", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2008.4681657", 8], ["Sparse implicit projection (SIP) for reduction of general many-terminal networks.", ["Zuochang Ye", "Dmitry Vasilyev", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1109/ICCAD.2008.4681658", 8], ["Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method.", ["Boyuan Yan", "Sheldon X.-D. Tan", "Gengsheng Chen", "Lifeng Wu"], "https://doi.org/10.1109/ICCAD.2008.4681659", 6], ["Integrated circuit design with NEM relays.", ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2008.4681660", 8], ["Module locking in biochemical synthesis.", ["Brian Fett", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2008.4681661", 7], ["Robust reconfigurable filter design using analytic variability quantification techniques.", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2008.4681662", 6], ["Using test data to improve IC quality and yield.", ["Anne Gattiker"], "https://doi.org/10.1109/ICCAD.2008.4681663", 7], ["Silicon feedback to improve frequency of high-performance microprocessors: an overview.", ["Chandramouli V. Kashyap", "Pouria Bastani", "Kip Killpack", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2008.4681664", 5], ["Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method.", ["Ruiming Li", "An-Jui Shey", "Michel Laudes"], "https://doi.org/10.1109/ICCAD.2008.4681665", 7], ["Constrained aggressor set selection for maximum coupling noise.", ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "https://doi.org/10.1109/ICCAD.2008.4681666", 7], ["Context-sensitive static transistor-level IR analysis.", ["Weiqing Guo", "Yu Zhong", "Tom Burd"], "https://doi.org/10.1109/ICCAD.2008.4681667", 6], ["Frequency-aware PPV: a robust phase macromodel for accurate oscillator noise analysis.", ["Xiaolue Lai"], "https://doi.org/10.1109/ICCAD.2008.4681668", 4], ["Smoothed form of nonlinear phase macromodel for oscillators.", ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "https://doi.org/10.1109/ICCAD.2008.4681669", 8], ["Comprehensive procedure for fast and accurate coupled oscillator network simulation.", ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681670", 6]]