CPU_CYCLES
L1I_CACHE_REFILL
L1I_TLB_REFILL
L1D_TLB_REFILL
INST_RETIRED
BR_MIS_PRED
BR_PRED
MEM_ACCESS
L1I_CACHE
L1D_CACHE_WB
L2D_CACHE
L2D_CACHE_REFILL
L2D_CACHE_WB
BUS_ACCESS
MEMORY_ERROR
BUS_CYCLES
BR_RETIRED
BR_MIS_PRED_RETIRED
STALL_FRONTEND
STALL_BACKEND
L1D_TLB
L1I_TLB
L2I_CACHE
L2I_CACHE_REFILL
L2D_TLB_REFILL
L2I_TLB_REFILL
L2D_TLB
L2I_TLB
REMOTE_ACCESS
LL_CACHE
LL_CACHE_MISS
DTLB_WALK
ITLB_WALK
LL_CACHE_RD
LL_CACHE_MISS_RD
REMOTE_ACCESS_RD
L1D_CACHE_RD
L1D_CACHE_WR
L1D_CACHE_REFILL_RD
L1D_CACHE_REFILL_WR
L1D_CACHE_REFILL_INNER
L1D_CACHE_REFILL_OUTER
L1D_CACHE_WB_VICTIM
L1D_CACHE_WB_CLEAN
L1D_CACHE_INVAL
L1D_TLB_REFILL_RD
L1D_TLB_REFILL_WR
L1D_TLB_RD
L1D_TLB_WR
L2D_CACHE_RD
L2D_CACHE_WR
L2D_CACHE_REFILL_RD
L2D_CACHE_REFILL_WR
L2D_CACHE_WB_VICTIM
L2D_CACHE_WB_CLEAN
L2D_CACHE_INVAL
L2D_TLB_REFILL_RD
L2D_TLB_REFILL_WR
L2D_TLB_RD
L2D_TLB_WR
BUS_ACCESS_RD
BUS_ACCESS_WR
BUS_ACCESS_SHARED
BUS_ACCESS_NOT_SHARED
BUS_ACCESS_NORMAL
BUS_ACCESS_PERIPH
MEM_ACCESS_RD
MEM_ACCESS_WR
UNALIGNED_LD_SPEC
UNALIGNED_ST_SPEC
UNALIGNED_LDST_SPEC
LDREX_SPEC
STREX_PASS_SPEC
STREX_FAIL_SPEC
STREX_SPEC
LD_SPEC
ST_SPEC
LDST_SPEC
DP_SPEC
ASE_SPEC