// Seed: 3262118534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_13;
  wire  id_14;
  uwire id_15 = 1'h0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    input  wire id_2,
    input  wor  id_3
    , id_6,
    input  tri  id_4
);
  always @(*);
  tri0 id_7;
  assign id_6 = 1;
  wor id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_8
  );
  wire id_9;
endmodule
