Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/Proj/grlib-gpl-2020.2-b4254/designs/signlecycle/tb_top_isim_beh.exe" -prj "D:/Proj/grlib-gpl-2020.2-b4254/designs/signlecycle/tb_top_beh.prj" "work.tb_top" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Proj/grlib-gpl-2020.2-b4254/designs/signlecycle/top.v" into library work
Analyzing Verilog file "D:/Proj/grlib-gpl-2020.2-b4254/designs/signlecycle/tb_top.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module InstructionTypeDecode
Compiling module ControlDecode
Compiling module Control
Compiling module RegisterFile
Compiling module Alu
Compiling module AluControl
Compiling module ImmediateGeneration
Compiling module Jalr
Compiling module Pc
Compiling module InstructionMem
Compiling module DataMem
Compiling module Top
Compiling module tb_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\tb_top_isim_beh.exe.sim\libPortability.dll".
Compiled 14 Verilog Units
Built simulation executable D:/Proj/grlib-gpl-2020.2-b4254/designs/signlecycle/tb_top_isim_beh.exe
Fuse Memory Usage: 34400 KB
Fuse CPU Usage: 671 ms
