Module: nios_system_sram_addr
Clock Signal: clk
Input: address (width: 2)
Input: chipselect (width: 1)
Input: clk (width: 1)
Input: reset_n (width: 1)
Input: write_n (width: 1)
Input: writedata (width: 32)
Output: out_port (width: 11)
Output: readdata (width: 32)
Sensitive: clk
Reg: data_out
Wire: _00_
Wire: _02_
Wire: _04_
Wire: _01_
Wire: _05_
Wire: read_mux_out
Wire: _03_
Wire: _06_
Wire: clk_en
Wire: _07_
Operator: And
Operator: Concat
Operator: Eq
Operator: Eq
Operator: Eq
Operator: Land
Operator: Land
Operator: Unot
Operator: Or
Operator: Cond
Operator: Partselect
Operator: Cond
