set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[8]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[9]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[8]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[9]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {C0_DDR4_CK_C[0]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {C0_DDR4_CK_T[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports C0_DDR4_RESET_N]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[64]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[65]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[66]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[67]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[68]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[69]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[70]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[71]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[72]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[73]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[74]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[75]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[76]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[77]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[78]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[79]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports C0_DDR4_ACT_N]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_BA[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_BA[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_BG[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_CKE[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_CS_N[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ODT[0]}]
set_property SLEW FAST [get_ports C0_DDR4_ACT_N]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[10]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[11]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[12]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[13]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[14]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[15]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[16]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[2]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[3]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[4]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[5]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[6]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[7]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[8]}]
set_property SLEW FAST [get_ports {C0_DDR4_ADR[9]}]
set_property SLEW FAST [get_ports {C0_DDR4_BA[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_BA[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_BG[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_CK_C[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_CK_T[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_CKE[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_CS_N[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[7]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[8]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[10]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[11]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[12]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[13]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[14]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[15]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[16]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[17]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[18]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[19]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[20]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[21]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[22]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[23]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[24]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[25]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[26]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[27]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[28]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[29]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[2]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[30]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[31]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[32]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[33]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[34]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[35]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[36]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[37]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[38]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[39]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[3]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[40]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[41]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[42]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[43]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[44]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[45]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[46]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[47]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[48]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[49]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[4]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[50]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[51]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[52]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[53]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[54]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[55]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[56]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[57]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[58]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[59]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[5]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[60]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[61]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[62]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[63]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[64]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[65]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[66]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[67]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[68]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[69]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[6]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[70]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[71]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[72]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[73]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[74]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[75]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[76]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[77]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[78]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[79]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[7]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[8]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQ[9]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[2]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[3]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[4]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[5]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[6]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[7]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[8]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[9]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[0]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[2]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[3]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[4]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[5]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[6]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[7]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[8]}]
set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[9]}]
set_property SLEW FAST [get_ports {C0_DDR4_ODT[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports C0_DDR4_ACT_N]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_BA[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_BA[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_BG[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CK_C[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CK_T[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CKE[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CS_N[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[64]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[65]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[66]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[67]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[68]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[69]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[70]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[71]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[72]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[73]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[74]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[75]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[76]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[77]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[78]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[79]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ODT[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[10]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[11]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[12]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[13]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[14]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[15]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[16]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[17]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[18]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[19]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[20]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[21]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[22]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[23]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[24]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[25]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[26]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[27]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[28]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[29]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[30]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[31]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[32]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[33]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[34]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[35]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[36]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[37]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[38]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[39]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[40]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[41]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[42]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[43]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[44]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[45]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[46]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[47]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[48]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[49]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[50]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[51]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[52]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[53]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[54]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[55]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[56]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[57]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[58]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[59]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[60]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[61]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[62]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[63]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[64]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[65]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[66]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[67]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[68]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[69]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[70]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[71]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[72]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[73]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[74]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[75]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[76]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[77]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[78]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[79]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[9]}]
set_property PACKAGE_PIN Y25 [get_ports C0_DDR4_ACT_N]
set_property PACKAGE_PIN Y26 [get_ports {C0_DDR4_ADR[0]}]
set_property PACKAGE_PIN AA22 [get_ports {C0_DDR4_ADR[10]}]
set_property PACKAGE_PIN AB22 [get_ports {C0_DDR4_ADR[11]}]
set_property PACKAGE_PIN AC22 [get_ports {C0_DDR4_ADR[12]}]
set_property PACKAGE_PIN AC23 [get_ports {C0_DDR4_ADR[13]}]
set_property PACKAGE_PIN AA20 [get_ports {C0_DDR4_ADR[14]}]
set_property PACKAGE_PIN AB20 [get_ports {C0_DDR4_ADR[15]}]
set_property PACKAGE_PIN AB21 [get_ports {C0_DDR4_ADR[16]}]
set_property PACKAGE_PIN Y27 [get_ports {C0_DDR4_ADR[1]}]
set_property PACKAGE_PIN AD25 [get_ports {C0_DDR4_ADR[2]}]
set_property PACKAGE_PIN AD26 [get_ports {C0_DDR4_ADR[3]}]
set_property PACKAGE_PIN AB24 [get_ports {C0_DDR4_ADR[4]}]
set_property PACKAGE_PIN AC24 [get_ports {C0_DDR4_ADR[5]}]
set_property PACKAGE_PIN AA27 [get_ports {C0_DDR4_ADR[6]}]
set_property PACKAGE_PIN AB27 [get_ports {C0_DDR4_ADR[7]}]
set_property PACKAGE_PIN AB25 [get_ports {C0_DDR4_ADR[8]}]
set_property PACKAGE_PIN AB26 [get_ports {C0_DDR4_ADR[9]}]
set_property PACKAGE_PIN AC21 [get_ports {C0_DDR4_BA[0]}]
set_property PACKAGE_PIN AA24 [get_ports {C0_DDR4_BA[1]}]
set_property PACKAGE_PIN AA25 [get_ports {C0_DDR4_BG[0]}]
set_property PACKAGE_PIN AC26 [get_ports {C0_DDR4_CK_T[0]}]
set_property PACKAGE_PIN AC27 [get_ports {C0_DDR4_CK_C[0]}]
set_property PACKAGE_PIN W24 [get_ports {C0_DDR4_CKE[0]}]
set_property PACKAGE_PIN W23 [get_ports {C0_DDR4_CS_N[0]}]
set_property PACKAGE_PIN AN14 [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property PACKAGE_PIN AL14 [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property PACKAGE_PIN AH18 [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property PACKAGE_PIN AD19 [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property PACKAGE_PIN AD21 [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property PACKAGE_PIN AE25 [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property PACKAGE_PIN AJ21 [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property PACKAGE_PIN AM21 [get_ports {C0_DDR4_DM_DBI_N[7]}]
set_property PACKAGE_PIN AJ29 [get_ports {C0_DDR4_DM_DBI_N[8]}]
set_property PACKAGE_PIN AL32 [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property PACKAGE_PIN AN19 [get_ports {C0_DDR4_DQ[0]}]
set_property PACKAGE_PIN AK15 [get_ports {C0_DDR4_DQ[10]}]
set_property PACKAGE_PIN AL15 [get_ports {C0_DDR4_DQ[11]}]
set_property PACKAGE_PIN AJ18 [get_ports {C0_DDR4_DQ[12]}]
set_property PACKAGE_PIN AK18 [get_ports {C0_DDR4_DQ[13]}]
set_property PACKAGE_PIN AK17 [get_ports {C0_DDR4_DQ[14]}]
set_property PACKAGE_PIN AK16 [get_ports {C0_DDR4_DQ[15]}]
set_property PACKAGE_PIN AH16 [get_ports {C0_DDR4_DQ[16]}]
set_property PACKAGE_PIN AJ16 [get_ports {C0_DDR4_DQ[17]}]
set_property PACKAGE_PIN AG17 [get_ports {C0_DDR4_DQ[18]}]
set_property PACKAGE_PIN AG16 [get_ports {C0_DDR4_DQ[19]}]
set_property PACKAGE_PIN AP18 [get_ports {C0_DDR4_DQ[1]}]
set_property PACKAGE_PIN AG19 [get_ports {C0_DDR4_DQ[20]}]
set_property PACKAGE_PIN AH19 [get_ports {C0_DDR4_DQ[21]}]
set_property PACKAGE_PIN AG15 [get_ports {C0_DDR4_DQ[22]}]
set_property PACKAGE_PIN AG14 [get_ports {C0_DDR4_DQ[23]}]
set_property PACKAGE_PIN AF15 [get_ports {C0_DDR4_DQ[24]}]
set_property PACKAGE_PIN AF14 [get_ports {C0_DDR4_DQ[25]}]
set_property PACKAGE_PIN AE18 [get_ports {C0_DDR4_DQ[26]}]
set_property PACKAGE_PIN AF18 [get_ports {C0_DDR4_DQ[27]}]
set_property PACKAGE_PIN AE17 [get_ports {C0_DDR4_DQ[28]}]
set_property PACKAGE_PIN AF17 [get_ports {C0_DDR4_DQ[29]}]
set_property PACKAGE_PIN AM17 [get_ports {C0_DDR4_DQ[2]}]
set_property PACKAGE_PIN AD16 [get_ports {C0_DDR4_DQ[30]}]
set_property PACKAGE_PIN AD15 [get_ports {C0_DDR4_DQ[31]}]
set_property PACKAGE_PIN AF20 [get_ports {C0_DDR4_DQ[32]}]
set_property PACKAGE_PIN AG20 [get_ports {C0_DDR4_DQ[33]}]
set_property PACKAGE_PIN AD20 [get_ports {C0_DDR4_DQ[34]}]
set_property PACKAGE_PIN AE20 [get_ports {C0_DDR4_DQ[35]}]
set_property PACKAGE_PIN AE22 [get_ports {C0_DDR4_DQ[36]}]
set_property PACKAGE_PIN AE23 [get_ports {C0_DDR4_DQ[37]}]
set_property PACKAGE_PIN AF22 [get_ports {C0_DDR4_DQ[38]}]
set_property PACKAGE_PIN AG22 [get_ports {C0_DDR4_DQ[39]}]
set_property PACKAGE_PIN AN16 [get_ports {C0_DDR4_DQ[3]}]
set_property PACKAGE_PIN AF23 [get_ports {C0_DDR4_DQ[40]}]
set_property PACKAGE_PIN AF24 [get_ports {C0_DDR4_DQ[41]}]
set_property PACKAGE_PIN AG24 [get_ports {C0_DDR4_DQ[42]}]
set_property PACKAGE_PIN AG25 [get_ports {C0_DDR4_DQ[43]}]
set_property PACKAGE_PIN AJ23 [get_ports {C0_DDR4_DQ[44]}]
set_property PACKAGE_PIN AJ24 [get_ports {C0_DDR4_DQ[45]}]
set_property PACKAGE_PIN AH22 [get_ports {C0_DDR4_DQ[46]}]
set_property PACKAGE_PIN AH23 [get_ports {C0_DDR4_DQ[47]}]
set_property PACKAGE_PIN AK22 [get_ports {C0_DDR4_DQ[48]}]
set_property PACKAGE_PIN AK23 [get_ports {C0_DDR4_DQ[49]}]
set_property PACKAGE_PIN AM16 [get_ports {C0_DDR4_DQ[4]}]
set_property PACKAGE_PIN AL20 [get_ports {C0_DDR4_DQ[50]}]
set_property PACKAGE_PIN AM20 [get_ports {C0_DDR4_DQ[51]}]
set_property PACKAGE_PIN AL22 [get_ports {C0_DDR4_DQ[52]}]
set_property PACKAGE_PIN AL23 [get_ports {C0_DDR4_DQ[53]}]
set_property PACKAGE_PIN AL24 [get_ports {C0_DDR4_DQ[54]}]
set_property PACKAGE_PIN AL25 [get_ports {C0_DDR4_DQ[55]}]
set_property PACKAGE_PIN AM22 [get_ports {C0_DDR4_DQ[56]}]
set_property PACKAGE_PIN AN22 [get_ports {C0_DDR4_DQ[57]}]
set_property PACKAGE_PIN AM24 [get_ports {C0_DDR4_DQ[58]}]
set_property PACKAGE_PIN AN24 [get_ports {C0_DDR4_DQ[59]}]
set_property PACKAGE_PIN AM15 [get_ports {C0_DDR4_DQ[5]}]
set_property PACKAGE_PIN AP24 [get_ports {C0_DDR4_DQ[60]}]
set_property PACKAGE_PIN AP25 [get_ports {C0_DDR4_DQ[61]}]
set_property PACKAGE_PIN AN23 [get_ports {C0_DDR4_DQ[62]}]
set_property PACKAGE_PIN AP23 [get_ports {C0_DDR4_DQ[63]}]
set_property PACKAGE_PIN AK31 [get_ports {C0_DDR4_DQ[64]}]
set_property PACKAGE_PIN AK32 [get_ports {C0_DDR4_DQ[65]}]
set_property PACKAGE_PIN AJ30 [get_ports {C0_DDR4_DQ[66]}]
set_property PACKAGE_PIN AJ31 [get_ports {C0_DDR4_DQ[67]}]
set_property PACKAGE_PIN AH31 [get_ports {C0_DDR4_DQ[68]}]
set_property PACKAGE_PIN AH32 [get_ports {C0_DDR4_DQ[69]}]
set_property PACKAGE_PIN AP16 [get_ports {C0_DDR4_DQ[6]}]
set_property PACKAGE_PIN AH34 [get_ports {C0_DDR4_DQ[70]}]
set_property PACKAGE_PIN AJ34 [get_ports {C0_DDR4_DQ[71]}]
set_property PACKAGE_PIN AN33 [get_ports {C0_DDR4_DQ[72]}]
set_property PACKAGE_PIN AP33 [get_ports {C0_DDR4_DQ[73]}]
set_property PACKAGE_PIN AN31 [get_ports {C0_DDR4_DQ[74]}]
set_property PACKAGE_PIN AP31 [get_ports {C0_DDR4_DQ[75]}]
set_property PACKAGE_PIN AM32 [get_ports {C0_DDR4_DQ[76]}]
set_property PACKAGE_PIN AN32 [get_ports {C0_DDR4_DQ[77]}]
set_property PACKAGE_PIN AL34 [get_ports {C0_DDR4_DQ[78]}]
set_property PACKAGE_PIN AM34 [get_ports {C0_DDR4_DQ[79]}]
set_property PACKAGE_PIN AP15 [get_ports {C0_DDR4_DQ[7]}]
set_property PACKAGE_PIN AL19 [get_ports {C0_DDR4_DQ[8]}]
set_property PACKAGE_PIN AM19 [get_ports {C0_DDR4_DQ[9]}]
set_property PACKAGE_PIN AN18 [get_ports {C0_DDR4_DQS_T[0]}]
set_property PACKAGE_PIN AN17 [get_ports {C0_DDR4_DQS_C[0]}]
set_property PACKAGE_PIN AL18 [get_ports {C0_DDR4_DQS_T[1]}]
set_property PACKAGE_PIN AL17 [get_ports {C0_DDR4_DQS_C[1]}]
set_property PACKAGE_PIN AJ15 [get_ports {C0_DDR4_DQS_T[2]}]
set_property PACKAGE_PIN AJ14 [get_ports {C0_DDR4_DQS_C[2]}]
set_property PACKAGE_PIN AE16 [get_ports {C0_DDR4_DQS_T[3]}]
set_property PACKAGE_PIN AE15 [get_ports {C0_DDR4_DQS_C[3]}]
set_property PACKAGE_PIN AG21 [get_ports {C0_DDR4_DQS_T[4]}]
set_property PACKAGE_PIN AH21 [get_ports {C0_DDR4_DQS_C[4]}]
set_property PACKAGE_PIN AH24 [get_ports {C0_DDR4_DQS_T[5]}]
set_property PACKAGE_PIN AJ25 [get_ports {C0_DDR4_DQS_C[5]}]
set_property PACKAGE_PIN AJ20 [get_ports {C0_DDR4_DQS_T[6]}]
set_property PACKAGE_PIN AK20 [get_ports {C0_DDR4_DQS_C[6]}]
set_property PACKAGE_PIN AP20 [get_ports {C0_DDR4_DQS_T[7]}]
set_property PACKAGE_PIN AP21 [get_ports {C0_DDR4_DQS_C[7]}]
set_property PACKAGE_PIN AH33 [get_ports {C0_DDR4_DQS_T[8]}]
set_property PACKAGE_PIN AJ33 [get_ports {C0_DDR4_DQS_C[8]}]
set_property PACKAGE_PIN AN34 [get_ports {C0_DDR4_DQS_T[9]}]
set_property PACKAGE_PIN AP34 [get_ports {C0_DDR4_DQS_C[9]}]
set_property PACKAGE_PIN W25 [get_ports {C0_DDR4_ODT[0]}]
set_property PACKAGE_PIN U21 [get_ports C0_DDR4_RESET_N]
set_property IOSTANDARD LVDS [get_ports C0_SYS_CLK_P]
set_property IOSTANDARD LVDS [get_ports C0_SYS_CLK_N]
set_property PACKAGE_PIN AA32 [get_ports C0_SYS_CLK_P]
set_property PACKAGE_PIN AB32 [get_ports C0_SYS_CLK_N]
set_property DIFF_TERM_ADV TERM_100 [get_ports C0_SYS_CLK_P]
set_property DIFF_TERM_ADV TERM_100 [get_ports C0_SYS_CLK_N]

create_clock -period 4.165 -name C0_SYS_CLK_P -waveform {0.000 2.083} [get_ports C0_SYS_CLK_P]

set_clock_groups -asynchronous -group [get_clocks REF_CLK_P] -group [get_clocks -include_generated_clocks C0_SYS_CLK_P]
set_clock_groups -asynchronous -group [get_clocks axi_csr_aclk] -group [get_clocks -include_generated_clocks C0_SYS_CLK_P]
set_clock_groups -asynchronous -group [get_clocks DAC_CLKO_P] -group [get_clocks -include_generated_clocks C0_SYS_CLK_P]
set_clock_groups -asynchronous -group [get_clocks CLKA_GLBL_P] -group [get_clocks -include_generated_clocks C0_SYS_CLK_P]

set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks C0_SYS_CLK_P] -group [get_clocks DAC_CLKO_P]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks C0_SYS_CLK_P] -group [get_clocks REF_CLK_P]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks C0_SYS_CLK_P] -group [get_clocks CLKA_GLBL_P]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks C0_SYS_CLK_P] -group [get_clocks axi_csr_aclk]
