// Seed: 3454075309
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  reg  id_7;
  static id_8(
      .id_0(1'b0)
  );
  initial begin : LABEL_0
    id_1 <= id_7;
  end
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri0 id_5,
    output tri0 id_6
);
  always id_6 = 1'b0;
  module_0 modCall_1 ();
endmodule
