<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L27'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- AMDGPUInstPrinter.cpp - AMDGPU MC Inst -&gt; ASM ---------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// \file</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUInstPrinter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIDefines.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/AMDGPUAsmUtils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/AMDGPUBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCExpr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInst.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/TargetParser.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm::AMDGPU;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void AMDGPUInstPrinter::printRegName(raw_ostream &amp;OS, MCRegister Reg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: The current implementation of</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AsmParser::parseRegisterOrRegisterNumber in MC implies we either emit this</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // as an integer or we provide a name which represents a physical register.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For CFI instructions we really want to emit a name for the DWARF register</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instead, because there may be multiple DWARF registers corresponding to a</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // single physical register. One case where this problem manifests is with</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // wave32/wave64 where using the physical register name is ambiguous: if we</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // write e.g. `.cfi_undefined v0` we lose information about the wavefront</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // size which we need to encode the register in the final DWARF. Ideally we</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // would extend MC to support parsing DWARF register names so we could do</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // something like `.cfi_undefined dwarf_wave32_v0`. For now we just live with</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // non-pretty DWARF register names in assembly text.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  OS &lt;&lt; Reg.id();</span></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printInst(const MCInst *MI, uint64_t Address,</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  StringRef Annot, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>                                  raw_ostream &amp;OS) {</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>  OS.flush();</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>  printInstruction(MI, Address, STI, OS);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>  printAnnotation(OS, Annot);</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printU4ImmOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(MI-&gt;getOperand(OpNo).getImm() &amp; 0xf);</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printU16ImmOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It&apos;s possible to end up with a 32-bit literal used with a 16-bit operand</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with ignored high bits. Print as 32-bit anyway in that case.</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>  int64_t Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>  if (isInt&lt;16&gt;(Imm) || <div class='tooltip'>isUInt&lt;16&gt;(Imm)<span class='tooltip-content'>1.82k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>750</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L63'><span>63:7</span></a></span>) to (<span class='line-number'><a href='#L63'><span>63:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (63:7)
     Condition C2 --> (63:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>46.9k</pre></td><td class='code'><pre>    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm &amp; 0xffff));</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>    printU32ImmOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printU4ImmDecOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>65.9k</pre></td><td class='code'><pre>                                             raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>65.9k</pre></td><td class='code'><pre>  O &lt;&lt; formatDec(MI-&gt;getOperand(OpNo).getImm() &amp; 0xf);</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>65.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printU8ImmDecOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>                                             raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>  O &lt;&lt; formatDec(MI-&gt;getOperand(OpNo).getImm() &amp; 0xff);</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printU16ImmDecOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>89.1k</pre></td><td class='code'><pre>                                              raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>89.1k</pre></td><td class='code'><pre>  O &lt;&lt; formatDec(MI-&gt;getOperand(OpNo).getImm() &amp; 0xffff);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>89.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printU32ImmOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>27.9k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>27.9k</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(MI-&gt;getOperand(OpNo).getImm() &amp; 0xffffffff);</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>27.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printNamedBit(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>448k</pre></td><td class='code'><pre>                                      raw_ostream &amp;O, StringRef BitName) {</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>448k</pre></td><td class='code'><pre>  if (MI-&gt;getOperand(OpNo).getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.0k</span>, <span class='None'>False</span>: <span class='covered-line'>416k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>32.0k</pre></td><td class='code'><pre>    O &lt;&lt; &apos; &apos; &lt;&lt; BitName;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>32.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>448k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOffset(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>136k</pre></td><td class='code'><pre>                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>136k</pre></td><td class='code'><pre>  uint32_t Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>136k</pre></td><td class='code'><pre>  if (Imm != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.0k</span>, <span class='None'>False</span>: <span class='covered-line'>48.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>88.0k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; offset:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // GFX12 uses a 24-bit signed offset for VBUFFER.</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>88.0k</pre></td><td class='code'><pre>    const MCInstrDesc &amp;Desc = MII.get(MI-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>88.0k</pre></td><td class='code'><pre>    bool IsVBuffer = Desc.TSFlags &amp; (SIInstrFlags::MUBUF | SIInstrFlags::MTBUF);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>88.0k</pre></td><td class='code'><pre>    if (AMDGPU::isGFX12(STI) &amp;&amp; <div class='tooltip'>IsVBuffer<span class='tooltip-content'>5.01k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.01k</span>, <span class='None'>False</span>: <span class='covered-line'>83.0k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.47k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L107'><span>107:9</span></a></span>) to (<span class='line-number'><a href='#L107'><span>107:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (107:9)
     Condition C2 --> (107:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>3.47k</pre></td><td class='code'><pre>      O &lt;&lt; formatDec(SignExtend32&lt;24&gt;(Imm));</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>84.5k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>84.5k</pre></td><td class='code'><pre>      printU16ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>88.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>136k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printFlatOffset(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>89.4k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>89.4k</pre></td><td class='code'><pre>  uint32_t Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>89.4k</pre></td><td class='code'><pre>  if (Imm != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.3k</span>, <span class='None'>False</span>: <span class='covered-line'>61.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; offset:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>    const MCInstrDesc &amp;Desc = MII.get(MI-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>    bool AllowNegative = (Desc.TSFlags &amp; (SIInstrFlags::FlatGlobal |</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.7k</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>                                          SIInstrFlags::FlatScratch)) ||</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>                         <div class='tooltip'>AMDGPU::isGFX12(STI)<span class='tooltip-content'>5.61k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>4.54k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L122'><span>122:26</span></a></span>) to (<span class='line-number'><a href='#L122'><span>124:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (122:26)
     Condition C2 --> (124:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>    if (AllowNegative) // Signed offset</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.8k</span>, <span class='None'>False</span>: <span class='covered-line'>4.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>      O &lt;&lt; formatDec(SignExtend32(Imm, AMDGPU::getNumFlatOffsetBits(STI)));</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>    else // Unsigned offset</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>      printU16ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>28.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>89.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOffset0(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>7.08k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>7.08k</pre></td><td class='code'><pre>  if (MI-&gt;getOperand(OpNo).getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.30k</span>, <span class='None'>False</span>: <span class='covered-line'>1.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>5.30k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; offset0:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>5.30k</pre></td><td class='code'><pre>    printU8ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>5.30k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>7.08k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOffset1(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>7.08k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>7.08k</pre></td><td class='code'><pre>  if (MI-&gt;getOperand(OpNo).getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.39k</span>, <span class='None'>False</span>: <span class='covered-line'>688</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>6.39k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; offset1:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>6.39k</pre></td><td class='code'><pre>    printU8ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>6.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>7.08k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSMRDOffset8(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>  printU32ImmOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSMEMOffset(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(MI-&gt;getOperand(OpNo).getImm());</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSMEMOffsetMod(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; offset:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  printSMEMOffset(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSMRDLiteralOffset(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  printU32ImmOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printCPol(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>  auto Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>  if (AMDGPU::isGFX12Plus(STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>265k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    const int64_t TH = Imm &amp; CPol::TH;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    const int64_t Scope = Imm &amp; CPol::SCOPE;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    printTH(MI, TH, Scope, O);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    printScope(Scope, O);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  if (Imm &amp; CPol::GLC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.5k</span>, <span class='None'>False</span>: <span class='covered-line'>239k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>25.5k</pre></td><td class='code'><pre>    O &lt;&lt; ((AMDGPU::isGFX940(STI) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.07k</span>, <span class='None'>False</span>: <span class='covered-line'>21.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>25.5k</pre></td><td class='code'><pre>           <div class='tooltip'>!(MII.get(MI-&gt;getOpcode()).TSFlags &amp; SIInstrFlags::SMRD)<span class='tooltip-content'>4.07k</span></div>) ? <div class='tooltip'>&quot; sc0&quot;<span class='tooltip-content'>4.07k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.07k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L191'><span>191:12</span></a></span>) to (<span class='line-number'><a href='#L191'><span>192:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (191:12)
     Condition C2 --> (192:12)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>25.5k</pre></td><td class='code'><pre>                                                                     : <div class='tooltip'>&quot; glc&quot;<span class='tooltip-content'>21.4k</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  if (Imm &amp; CPol::SLC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.08k</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>4.08k</pre></td><td class='code'><pre>    O &lt;&lt; (AMDGPU::isGFX940(STI) ? <div class='tooltip'>&quot; nt&quot;<span class='tooltip-content'>56</span></div> : <div class='tooltip'>&quot; slc&quot;<span class='tooltip-content'>4.02k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>4.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  if ((Imm &amp; CPol::DLC) &amp;&amp; <div class='tooltip'>AMDGPU::isGFX10Plus(STI)<span class='tooltip-content'>5.26k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.26k</span>, <span class='None'>False</span>: <span class='covered-line'>260k</span>]
  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.23k</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L196'><span>196:7</span></a></span>) to (<span class='line-number'><a href='#L196'><span>196:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (196:7)
     Condition C2 --> (196:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>5.23k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; dlc&quot;;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  if ((Imm &amp; CPol::SCC) &amp;&amp; <div class='tooltip'>AMDGPU::isGFX90A(STI)<span class='tooltip-content'>3.94k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.94k</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.93k</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L198'><span>198:7</span></a></span>) to (<span class='line-number'><a href='#L198'><span>198:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (198:7)
     Condition C2 --> (198:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>    O &lt;&lt; (AMDGPU::isGFX940(STI) ? <div class='tooltip'>&quot; sc1&quot;<span class='tooltip-content'>3.91k</span></div> : <div class='tooltip'>&quot; scc&quot;<span class='tooltip-content'>18</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.91k</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  if (Imm &amp; ~CPol::ALL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>265k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>O &lt;&lt; &quot; /* unexpected cache policy bit */&quot;</span>;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printTH(const MCInst *MI, int64_t TH, int64_t Scope,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For th = 0 do not print this field</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  if (TH == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>  const unsigned Opcode = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;TID = MII.get(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>  bool IsStore = TID.mayStore();</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>  bool IsAtomic =</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>      TID.TSFlags &amp; (SIInstrFlags::IsAtomicNoRet | SIInstrFlags::IsAtomicRet);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; th:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>  if (IsAtomic) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.94k</span>, <span class='None'>False</span>: <span class='covered-line'>902</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;TH_ATOMIC_&quot;;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>    if (TH &amp; AMDGPU::CPol::TH_ATOMIC_CASCADE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>      if (Scope &gt;= AMDGPU::CPol::SCOPE_DEV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>        O &lt;&lt; &quot;CASCADE&quot; &lt;&lt; (TH &amp; AMDGPU::CPol::TH_ATOMIC_NT ? <div class='tooltip'>&quot;_NT&quot;<span class='tooltip-content'>120</span></div> : <div class='tooltip'>&quot;_RT&quot;<span class='tooltip-content'>2</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L222' href='#L222'><span>222:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>O &lt;&lt; formatHex(TH)</span>;</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>    } else if (TH &amp; AMDGPU::CPol::TH_ATOMIC_NT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>1.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      O &lt;&lt; &quot;NT&quot; &lt;&lt; (TH &amp; AMDGPU::CPol::TH_ATOMIC_RETURN ? <div class='tooltip'>&quot;_RETURN&quot;<span class='tooltip-content'>12</span></div> : <div class='tooltip'>&quot;&quot;<span class='tooltip-content'>37</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L226' href='#L226'><span>226:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>1.77k</pre></td><td class='code'><pre>    else if (TH &amp; AMDGPU::CPol::TH_ATOMIC_RETURN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.77k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>1.77k</pre></td><td class='code'><pre>      O &lt;&lt; &quot;RETURN&quot;;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>O &lt;&lt; formatHex(TH)</span>;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>902</pre></td><td class='code'><pre>    if (!IsStore &amp;&amp; <div class='tooltip'>TH == AMDGPU::CPol::TH_RESERVED<span class='tooltip-content'>700</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>700</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>699</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L232'><span>232:9</span></a></span>) to (<span class='line-number'><a href='#L232'><span>232:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (232:9)
     Condition C2 --> (232:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      O &lt;&lt; formatHex(TH);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This will default to printing load variants when neither MayStore nor</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // MayLoad flag is present which is the case with instructions like</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // image_get_resinfo.</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>      O &lt;&lt; (IsStore ? <div class='tooltip'>&quot;TH_STORE_&quot;<span class='tooltip-content'>202</span></div> : <div class='tooltip'>&quot;TH_LOAD_&quot;<span class='tooltip-content'>699</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>202</span>, <span class='None'>False</span>: <span class='covered-line'>699</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>      switch (TH) {</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>      case AMDGPU::CPol::TH_NT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>205</span>, <span class='None'>False</span>: <span class='covered-line'>696</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>        O &lt;&lt; &quot;NT&quot;;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      case AMDGPU::CPol::TH_HT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>742</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>        O &lt;&lt; &quot;HT&quot;;</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>      case AMDGPU::CPol::TH_BYPASS: // or LU or RT_WB</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>322</span>, <span class='None'>False</span>: <span class='covered-line'>579</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>        O &lt;&lt; (Scope == AMDGPU::CPol::SCOPE_SYS ? <div class='tooltip'>&quot;BYPASS&quot;<span class='tooltip-content'>186</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>                                               : <div class='tooltip'>(<span class='tooltip-content'>136</span></div><div class='tooltip'>IsStore<span class='tooltip-content'>136</span></div> ? <div class='tooltip'>&quot;RT_WB&quot;<span class='tooltip-content'>5</span></div> : <div class='tooltip'>&quot;LU&quot;<span class='tooltip-content'>131</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>131</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      case AMDGPU::CPol::TH_NT_RT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>889</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        O &lt;&lt; &quot;NT_RT&quot;;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      case AMDGPU::CPol::TH_RT_NT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>882</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        O &lt;&lt; &quot;RT_NT&quot;;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>      case AMDGPU::CPol::TH_NT_HT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>719</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        O &lt;&lt; &quot;NT_HT&quot;;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      case AMDGPU::CPol::TH_NT_WB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>899</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        O &lt;&lt; &quot;NT_WB&quot;;</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>901</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>llvm_unreachable</span>(&quot;unexpected th value&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>902</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>void AMDGPUInstPrinter::printScope(int64_t Scope, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  if (Scope == CPol::SCOPE_CU)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>2.58k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; scope:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>2.58k</pre></td><td class='code'><pre>  if (Scope == CPol::SCOPE_SE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>641</span>, <span class='None'>False</span>: <span class='covered-line'>1.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>641</pre></td><td class='code'><pre>    O &lt;&lt; &quot;SCOPE_SE&quot;;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>  else if (Scope == CPol::SCOPE_DEV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>805</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>805</pre></td><td class='code'><pre>    O &lt;&lt; &quot;SCOPE_DEV&quot;;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  else if (Scope == CPol::SCOPE_SYS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;SCOPE_SYS&quot;;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;unexpected scope policy value&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>2.58k</pre></td><td class='code'><pre>  return;</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDMask(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                   const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  if (MI-&gt;getOperand(OpNo).getImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.7k</span>, <span class='None'>False</span>: <span class='covered-line'>430</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; dmask:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>    printU16ImmOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDim(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>8.53k</pre></td><td class='code'><pre>                                 const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>8.53k</pre></td><td class='code'><pre>  unsigned Dim = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>8.53k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; dim:SQ_RSRC_IMG_&quot;;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>8.53k</pre></td><td class='code'><pre>  const AMDGPU::MIMGDimInfo *DimInfo = AMDGPU::getMIMGDimInfoByEncoding(Dim);</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>8.53k</pre></td><td class='code'><pre>  if (DimInfo)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.53k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>8.53k</pre></td><td class='code'><pre>    O &lt;&lt; DimInfo-&gt;AsmSuffix;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>O &lt;&lt; Dim</span>;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>8.53k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printR128A16(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  if (STI.hasFeature(AMDGPU::FeatureR128A16))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.59k</span>, <span class='None'>False</span>: <span class='covered-line'>15.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>4.59k</pre></td><td class='code'><pre>    printNamedBit(MI, OpNo, O, &quot;a16&quot;);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>    printNamedBit(MI, OpNo, O, &quot;r128&quot;);</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printFORMAT(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSymbolicFormat(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::MTBUFFormat;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>  int OpNo =</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>    AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::OpName::format);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>  assert(OpNo != -1);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>  unsigned Val = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>  if (AMDGPU::isGFX10Plus(STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.21k</span>, <span class='None'>False</span>: <span class='covered-line'>3.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>2.21k</pre></td><td class='code'><pre>    if (Val == UFMT_DEFAULT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>2.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>    if (isValidUnifiedFormat(Val, STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.97k</span>, <span class='None'>False</span>: <span class='covered-line'>198</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>      O &lt;&lt; &quot; format:[&quot; &lt;&lt; getUnifiedFormatName(Val, STI) &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>      O &lt;&lt; &quot; format:&quot; &lt;&lt; Val;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>3.04k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>3.04k</pre></td><td class='code'><pre>    if (Val == DFMT_NFMT_DEFAULT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    if (isValidDfmtNfmt(Val, STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      unsigned Dfmt;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      unsigned Nfmt;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      decodeDfmtNfmt(Val, Dfmt, Nfmt);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      O &lt;&lt; &quot; format:[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      if (Dfmt != DFMT_DEFAULT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>397</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        O &lt;&lt; getDfmtName(Dfmt);</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        if (Nfmt != NFMT_DEFAULT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>616</span>, <span class='None'>False</span>: <span class='covered-line'>709</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>          O &lt;&lt; &apos;,&apos;;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      if (Nfmt != NFMT_DEFAULT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>709</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>        O &lt;&lt; getNfmtName(Nfmt, STI);</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot; format:&quot; &lt;&lt; Val;</span></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printRegOperand(unsigned RegNo, raw_ostream &amp;O,</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>                                        const MCRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>#if !defined(NDEBUG)</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>  switch (RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case AMDGPU::FP_REG:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case AMDGPU::SP_REG:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case AMDGPU::PRIVATE_RSRC_REG:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L368' href='#L368'><span>368:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;pseudo-register should not ever be emitted&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case AMDGPU::SCC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;pseudo scc should not ever be emitted&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre><span class='red'>  </span>default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.29M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>  O &lt;&lt; getRegisterName(RegNo);</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>4.29M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printVOPDst(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>  auto Opcode = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>  auto Flags = MII.get(Opcode).TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>  if (OpNo == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>914k</span>, <span class='None'>False</span>: <span class='covered-line'>17.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>914k</pre></td><td class='code'><pre>    if (Flags &amp; SIInstrFlags::VOP3 &amp;&amp; <div class='tooltip'>Flags &amp; SIInstrFlags::DPP<span class='tooltip-content'>397k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>397k</span>, <span class='None'>False</span>: <span class='covered-line'>517k</span>]
  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.8k</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L385'><span>385:9</span></a></span>) to (<span class='line-number'><a href='#L385'><span>385:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (385:9)
     Condition C2 --> (385:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>62.8k</pre></td><td class='code'><pre>      O &lt;&lt; &quot;_e64_dpp&quot;;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>851k</pre></td><td class='code'><pre>    else if (Flags &amp; SIInstrFlags::VOP3) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334k</span>, <span class='None'>False</span>: <span class='covered-line'>517k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>      if (!getVOP3IsSingle(Opcode))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159k</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>        O &lt;&lt; &quot;_e64&quot;;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>517k</pre></td><td class='code'><pre>    } else if (Flags &amp; SIInstrFlags::DPP)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.8k</span>, <span class='None'>False</span>: <span class='covered-line'>469k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>47.8k</pre></td><td class='code'><pre>      O &lt;&lt; &quot;_dpp&quot;;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>469k</pre></td><td class='code'><pre>    else if (Flags &amp; SIInstrFlags::SDWA)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57.7k</span>, <span class='None'>False</span>: <span class='covered-line'>411k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>57.7k</pre></td><td class='code'><pre>      O &lt;&lt; &quot;_sdwa&quot;;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>411k</pre></td><td class='code'><pre>    else if (((Flags &amp; SIInstrFlags::VOP1) &amp;&amp; <div class='tooltip'>!getVOP1IsSingle(Opcode)<span class='tooltip-content'>217k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217k</span>, <span class='None'>False</span>: <span class='covered-line'>194k</span>]
  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217k</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>411k</pre></td><td class='code'><pre>             <div class='tooltip'>(<span class='tooltip-content'>194k</span></div><div class='tooltip'>(Flags &amp; SIInstrFlags::VOP2)<span class='tooltip-content'>194k</span></div> &amp;&amp; <div class='tooltip'>!getVOP2IsSingle(Opcode)<span class='tooltip-content'>194k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L395' href='#L395'><span>395:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194k</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L395' href='#L395'><span>395:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>189k</span>, <span class='None'>False</span>: <span class='covered-line'>4.49k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L394'><span>394:14</span></a></span>) to (<span class='line-number'><a href='#L394'><span>395:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (394:15)
     Condition C2 --> (394:47)
     Condition C3 --> (395:15)
     Condition C4 --> (395:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>407k</pre></td><td class='code'><pre>      O &lt;&lt; &quot;_e32&quot;;</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>914k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; &quot;;</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>914k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>  printRegularOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print default vcc/vcc_lo operand.</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>929k</pre></td><td class='code'><pre>  default: break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>929k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>929k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_e32_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>649</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>766</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_e32_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>886</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L408' href='#L408'><span>408:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_sdwa_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_sdwa_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L410' href='#L410'><span>410:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_sdwa_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L414' href='#L414'><span>414:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L416' href='#L416'><span>416:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_e32_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>479</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_e32_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L422' href='#L422'><span>422:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L426' href='#L426'><span>426:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_e32_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_e32_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2.44k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L429' href='#L429'><span>429:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L432' href='#L432'><span>432:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>    printDefaultVccOperand(false, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>931k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printVINTRPDst(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>  if (AMDGPU::isSI(STI) || <div class='tooltip'>AMDGPU::isCI(STI)<span class='tooltip-content'>601</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>200</span>, <span class='None'>False</span>: <span class='covered-line'>601</span>]
  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>504</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L443'><span>443:7</span></a></span>) to (<span class='line-number'><a href='#L443'><span>443:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (443:7)
     Condition C2 --> (443:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>297</pre></td><td class='code'><pre>    O &lt;&lt; &quot; &quot;;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>504</pre></td><td class='code'><pre>    O &lt;&lt; &quot;_e32 &quot;;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>  printRegularOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printImmediateInt16(uint32_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>  int32_t SImm = static_cast&lt;int32_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>  if (isInlinableIntLiteral(SImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>6.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    O &lt;&lt; SImm;</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>6.56k</pre></td><td class='code'><pre>  if (printImmediateFloat32(Imm, STI, O))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L460' href='#L460'><span>460:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>4.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>4.55k</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm &amp; 0xffff));</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>4.55k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool printImmediateFP16(uint32_t Imm, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>  if (Imm == 0x3C00)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>    O &lt;&lt; &quot;1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  else if (Imm == 0xBC00)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  else if (Imm == 0x3800)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.85k</span>, <span class='None'>False</span>: <span class='covered-line'>7.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>7.18k</pre></td><td class='code'><pre>  else if (Imm == 0xB800)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>7.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>7.15k</pre></td><td class='code'><pre>  else if (Imm == 0x4000)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>539</span>, <span class='None'>False</span>: <span class='covered-line'>6.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>    O &lt;&lt; &quot;2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>  else if (Imm == 0xC000)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>6.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>6.56k</pre></td><td class='code'><pre>  else if (Imm == 0x4400)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L480' href='#L480'><span>480:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>6.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>    O &lt;&lt; &quot;4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>6.39k</pre></td><td class='code'><pre>  else if (Imm == 0xC400)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L482' href='#L482'><span>482:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>4.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>4.39k</pre></td><td class='code'><pre>  else if (Imm == 0x3118 &amp;&amp; <div class='tooltip'>STI.hasFeature(AMDGPU::FeatureInv2PiInlineImm)<span class='tooltip-content'>68</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L484'><span>484:12</span></a></span>) to (<span class='line-number'><a href='#L484'><span>484:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (484:12)
     Condition C2 --> (484:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.15915494&quot;;</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>8.35k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool printImmediateBFloat16(uint32_t Imm, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>                                   raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  if (Imm == 0x3F80)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L494' href='#L494'><span>494:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    O &lt;&lt; &quot;1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  else if (Imm == 0xBF80)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>  else if (Imm == 0x3F00)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  else if (Imm == 0xBF00)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  else if (Imm == 0x4000)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    O &lt;&lt; &quot;2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>  else if (Imm == 0xC000)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  else if (Imm == 0x4080)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    O &lt;&lt; &quot;4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  else if (Imm == 0xC080)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  else if (Imm == 0x3E22 &amp;&amp; <div class='tooltip'>STI.hasFeature(AMDGPU::FeatureInv2PiInlineImm)<span class='tooltip-content'>18</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L510'><span>510:12</span></a></span>) to (<span class='line-number'><a href='#L510'><span>510:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (510:12)
     Condition C2 --> (510:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.15915494&quot;;</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printImmediateBF16(uint32_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  int16_t SImm = static_cast&lt;int16_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  if (isInlinableIntLiteral(SImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    O &lt;&lt; SImm;</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (printImmediateBFloat16(static_cast&lt;uint16_t&gt;(Imm), STI, O))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L527' href='#L527'><span>527:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm));</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printImmediateF16(uint32_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  int16_t SImm = static_cast&lt;int16_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  if (isInlinableIntLiteral(SImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.34k</span>, <span class='None'>False</span>: <span class='covered-line'>11.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>7.34k</pre></td><td class='code'><pre>    O &lt;&lt; SImm;</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>7.34k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>7.34k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>  uint16_t HImm = static_cast&lt;uint16_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>  if (printImmediateFP16(HImm, STI, O))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.81k</span>, <span class='None'>False</span>: <span class='covered-line'>4.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>7.81k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>  uint64_t Imm16 = static_cast&lt;uint16_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(Imm16);</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printImmediateV216(uint32_t Imm, uint8_t OpType,</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>  int32_t SImm = static_cast&lt;int32_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>  if (isInlinableIntLiteral(SImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    O &lt;&lt; SImm;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  switch (OpType) {</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_IMM_V2INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>595</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_INLINE_C_V2INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L561' href='#L561'><span>561:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_INLINE_AC_V2INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>    if (printImmediateFloat32(Imm, STI, O))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>267</span>, <span class='None'>False</span>: <span class='covered-line'>328</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>328</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_IMM_V2FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>925</span>, <span class='None'>False</span>: <span class='covered-line'>770</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_INLINE_C_V2FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_INLINE_AC_V2FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>    if (isUInt&lt;16&gt;(Imm) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>812</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>        <div class='tooltip'>printImmediateFP16(static_cast&lt;uint16_t&gt;(Imm), STI, O)<span class='tooltip-content'>812</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>541</span>, <span class='None'>False</span>: <span class='covered-line'>271</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L569'><span>569:9</span></a></span>) to (<span class='line-number'><a href='#L569'><span>570:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (569:9)
     Condition C2 --> (570:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>541</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_IMM_V2BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>175</span>, <span class='None'>False</span>: <span class='covered-line'>1.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_INLINE_C_V2BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  case AMDGPU::OPERAND_REG_INLINE_AC_V2BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L575' href='#L575'><span>575:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    if (isUInt&lt;16&gt;(Imm) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L576' href='#L576'><span>576:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>        <div class='tooltip'>printImmediateBFloat16(static_cast&lt;uint16_t&gt;(Imm), STI, O)<span class='tooltip-content'>162</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L577' href='#L577'><span>577:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L576'><span>576:9</span></a></span>) to (<span class='line-number'><a href='#L576'><span>577:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (576:9)
     Condition C2 --> (577:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L580' href='#L580'><span>580:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;bad operand type&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm));</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUInstPrinter::printImmediateFloat32(uint32_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>                                              raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>  if (Imm == llvm::bit_cast&lt;uint32_t&gt;(0.0f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>139k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>O &lt;&lt; &quot;0.0&quot;</span>;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(1.0f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.93k</span>, <span class='None'>False</span>: <span class='covered-line'>129k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>9.93k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(-1.0f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>521</span>, <span class='None'>False</span>: <span class='covered-line'>129k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>521</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(0.5f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.0k</span>, <span class='None'>False</span>: <span class='covered-line'>108k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(-0.5f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>108k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(2.0f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.69k</span>, <span class='None'>False</span>: <span class='covered-line'>106k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(-2.0f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>951</span>, <span class='None'>False</span>: <span class='covered-line'>105k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>951</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(4.0f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L604' href='#L604'><span>604:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint32_t&gt;(-4.0f))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.72k</span>, <span class='None'>False</span>: <span class='covered-line'>94.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>9.72k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>  else if (Imm == 0x3e22f983 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L608' href='#L608'><span>608:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160</span>, <span class='None'>False</span>: <span class='covered-line'>94.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>           <div class='tooltip'>STI.hasFeature(AMDGPU::FeatureInv2PiInlineImm)<span class='tooltip-content'>160</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L608'><span>608:12</span></a></span>) to (<span class='line-number'><a href='#L608'><span>609:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (608:12)
     Condition C2 --> (609:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.15915494&quot;;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>94.5k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>94.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printImmediate32(uint32_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>  int32_t SImm = static_cast&lt;int32_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>  if (isInlinableIntLiteral(SImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>322k</span>, <span class='None'>False</span>: <span class='covered-line'>132k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>322k</pre></td><td class='code'><pre>    O &lt;&lt; SImm;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>322k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>322k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>  if (printImmediateFloat32(Imm, STI, O))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L626' href='#L626'><span>626:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.8k</span>, <span class='None'>False</span>: <span class='covered-line'>89.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>42.8k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>89.6k</pre></td><td class='code'><pre>  O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm));</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>89.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printImmediate64(uint64_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>39.8k</pre></td><td class='code'><pre>                                         raw_ostream &amp;O, bool IsFP) {</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>39.8k</pre></td><td class='code'><pre>  int64_t SImm = static_cast&lt;int64_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>39.8k</pre></td><td class='code'><pre>  if (SImm &gt;= -16 &amp;&amp; <div class='tooltip'>SImm &lt;= 64<span class='tooltip-content'>34.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.0k</span>, <span class='None'>False</span>: <span class='covered-line'>5.84k</span>]
  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.6k</span>, <span class='None'>False</span>: <span class='covered-line'>13.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L636'><span>636:7</span></a></span>) to (<span class='line-number'><a href='#L636'><span>636:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (636:7)
     Condition C2 --> (636:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>    O &lt;&lt; SImm;</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  if (Imm == llvm::bit_cast&lt;uint64_t&gt;(0.0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L641' href='#L641'><span>641:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>O &lt;&lt; &quot;0.0&quot;</span>;</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(1.0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.95k</span>, <span class='None'>False</span>: <span class='covered-line'>17.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(-1.0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L645' href='#L645'><span>645:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-1.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(0.5))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.51k</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>6.51k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(-0.5))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L649' href='#L649'><span>649:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-0.5&quot;;</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(2.0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    O &lt;&lt; &quot;2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(-2.0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-2.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(4.0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L655' href='#L655'><span>655:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>351</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>351</pre></td><td class='code'><pre>    O &lt;&lt; &quot;4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  else if (Imm == llvm::bit_cast&lt;uint64_t&gt;(-4.0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.44k</span>, <span class='None'>False</span>: <span class='covered-line'>6.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;-4.0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>  else if (Imm == 0x3fc45f306dc9c882 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>6.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>           <div class='tooltip'>STI.hasFeature(AMDGPU::FeatureInv2PiInlineImm)<span class='tooltip-content'>32</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L659'><span>659:12</span></a></span>) to (<span class='line-number'><a href='#L659'><span>660:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (659:12)
     Condition C2 --> (660:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0.15915494309189532&quot;;</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>6.57k</pre></td><td class='code'><pre>  else if (IsFP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L662' href='#L662'><span>662:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.02k</span>, <span class='None'>False</span>: <span class='covered-line'>3.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>3.02k</pre></td><td class='code'><pre>    assert(AMDGPU::isValid32BitLiteral(Imm, true));</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>3.02k</pre></td><td class='code'><pre>    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Hi_32(Imm)));</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>    assert(isUInt&lt;32&gt;(Imm) || isInt&lt;32&gt;(Imm));</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In rare situations, we will have a 32-bit literal in a 64-bit</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operand. This is technically allowed for the encoding of s_mov_b64.</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm));</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printBLGP(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>3.55k</pre></td><td class='code'><pre>                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>3.55k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>3.55k</pre></td><td class='code'><pre>  if (!Imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L678' href='#L678'><span>678:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>  if (AMDGPU::isGFX940(STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>1.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    switch (MI-&gt;getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    case AMDGPU::V_MFMA_F64_16X16X4F64_gfx940_acd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case AMDGPU::V_MFMA_F64_16X16X4F64_gfx940_vcd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    case AMDGPU::V_MFMA_F64_4X4X4F64_gfx940_acd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>149</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    case AMDGPU::V_MFMA_F64_4X4X4F64_gfx940_vcd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      O &lt;&lt; &quot; neg:[&quot; &lt;&lt; (Imm &amp; 1) &lt;&lt; &apos;,&apos; &lt;&lt; ((Imm &gt;&gt; 1) &amp; 1) &lt;&lt; &apos;,&apos;</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        &lt;&lt; ((Imm &gt;&gt; 2) &amp; 1) &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; blgp:&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printCBSZ(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  if (!Imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.34k</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; cbsz:&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printABID(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  if (!Imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.34k</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; abid:&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDefaultVccOperand(bool FirstOperand,</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>                                               raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>  if (!FirstOperand)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.9k</span>, <span class='None'>False</span>: <span class='covered-line'>67.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>  printRegOperand(STI.hasFeature(AMDGPU::FeatureWavefrontSize64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L721' href='#L721'><span>721:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64.8k</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>                      ? <div class='tooltip'>AMDGPU::VCC<span class='tooltip-content'>64.8k</span></div></pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>                      : <div class='tooltip'>AMDGPU::VCC_LO<span class='tooltip-content'>25.7k</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>                  O, MRI);</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>  if (FirstOperand)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.6k</span>, <span class='None'>False</span>: <span class='covered-line'>22.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>67.6k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot;;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>90.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printWaitVDST(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>                                      raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  O &lt;&lt; &quot; wait_vdst:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printWaitVAVDst(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  O &lt;&lt; &quot; wait_va_vdst:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printWaitVMVSrc(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  O &lt;&lt; &quot; wait_vm_vsrc:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printWaitEXP(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>  O &lt;&lt; &quot; wait_exp:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>  printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUInstPrinter::needsImpliedVcc(const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>                                        unsigned OpNo) const {</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>  return OpNo == 0 &amp;&amp; <div class='tooltip'>(Desc.TSFlags &amp; SIInstrFlags::DPP)<span class='tooltip-content'>31.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.3k</span>, <span class='None'>False</span>: <span class='covered-line'>578k</span>]
  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.3k</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>         <div class='tooltip'>(Desc.TSFlags &amp; SIInstrFlags::VOPC)<span class='tooltip-content'>14.3k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.13k</span>, <span class='None'>False</span>: <span class='covered-line'>5.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>         <div class='tooltip'>!isVOPCAsmOnly(Desc.getOpcode())<span class='tooltip-content'>9.13k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.43k</span>, <span class='None'>False</span>: <span class='covered-line'>3.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>5.43k</span></div><div class='tooltip'>Desc.hasImplicitDefOfPhysReg(AMDGPU::VCC)<span class='tooltip-content'>5.43k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L762' href='#L762'><span>762:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>3.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>          <div class='tooltip'>Desc.hasImplicitDefOfPhysReg(AMDGPU::VCC_LO)<span class='tooltip-content'>3.64k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.64k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L759'><span>759:10</span></a></span>) to (<span class='line-number'><a href='#L759'><span>763:56</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (759:10)
     Condition C2 --> (759:23)
     Condition C3 --> (760:10)
     Condition C4 --> (761:10)
     Condition C5 --> (762:11)
     Condition C6 --> (763:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -,  -  = F      }
  3 { T,  T,  F,  -,  -,  -  = F      }
  4 { T,  T,  T,  F,  -,  -  = F      }
  5 { T,  T,  T,  T,  F,  F  = F      }
  6 { T,  T,  T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,6)
  C2-Pair: covered: (2,6)
  C3-Pair: covered: (3,6)
  C4-Pair: covered: (4,6)
  C5-Pair: covered: (5,6)
  C6-Pair: not covered
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Print default vcc/vcc_lo operand of VOPC.</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MII.get(Opc);</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>  int ModIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src0_modifiers);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0, 1 and 2 are the first printed operands in different cases</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there are printed modifiers, printOperandAndFPInputMods or</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // printOperandAndIntInputMods will be called instead</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>  if ((OpNo == 0 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L776' href='#L776'><span>776:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>828k</span>, <span class='None'>False</span>: <span class='covered-line'>2.32M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>2.32M</span></div><div class='tooltip'>OpNo == 1<span class='tooltip-content'>2.32M</span></div> &amp;&amp; <div class='tooltip'>(Desc.TSFlags &amp; SIInstrFlags::DPP)<span class='tooltip-content'>1.27M</span></div> &amp;&amp; <div class='tooltip'>ModIdx != -1<span class='tooltip-content'>21.1k</span></div>)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='None'>False</span>: <span class='covered-line'>1.04M</span>]
  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.25M</span>]
  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>19.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>      <div class='tooltip'>(Desc.TSFlags &amp; SIInstrFlags::VOPC)<span class='tooltip-content'>830k</span></div> &amp;&amp; <div class='tooltip'>!isVOPCAsmOnly(Desc.getOpcode())<span class='tooltip-content'>90.4k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90.4k</span>, <span class='None'>False</span>: <span class='covered-line'>739k</span>]
  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86.1k</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>86.1k</span></div><div class='tooltip'>Desc.hasImplicitDefOfPhysReg(AMDGPU::VCC)<span class='tooltip-content'>86.1k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L779' href='#L779'><span>779:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.8k</span>, <span class='None'>False</span>: <span class='covered-line'>20.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>       <div class='tooltip'>Desc.hasImplicitDefOfPhysReg(AMDGPU::VCC_LO)<span class='tooltip-content'>20.2k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L780' href='#L780'><span>780:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>65.8k</pre></td><td class='code'><pre>    printDefaultVccOperand(true, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>  printRegularOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Print operands after vcc or modifier handling.</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printRegularOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MII.get(MI-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>  if (OpNo &gt;= MI-&gt;getNumOperands()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    O &lt;&lt; &quot;/*Missing OP&quot; &lt;&lt; OpNo &lt;&lt; &quot;*/&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>  if (Op.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L798' href='#L798'><span>798:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.17M</span>, <span class='None'>False</span>: <span class='covered-line'>553k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>    printRegOperand(Op.getReg(), O, MRI);</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if operand register class contains register used.</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Intention: print disassembler message when invalid code is decoded,</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // for example sgpr register used in VReg or VISrc(VReg or imm) operand.</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>    int RCID = Desc.operands()[OpNo].RegClass;</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>    if (RCID != -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L805' href='#L805'><span>805:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.17M</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>      const MCRegisterClass RC = MRI.getRegClass(RCID);</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>      auto Reg = mc2PseudoReg(Op.getReg());</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>      if (!RC.contains(Reg) &amp;&amp; <div class='tooltip'>!isInlineValue(Reg)<span class='tooltip-content'>9.04k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L808' href='#L808'><span>808:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.04k</span>, <span class='None'>False</span>: <span class='covered-line'>4.16M</span>]
  Branch (<span class='line-number'><a name='L808' href='#L808'><span>808:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>908</span>, <span class='None'>False</span>: <span class='covered-line'>8.13k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L808'><span>808:11</span></a></span>) to (<span class='line-number'><a href='#L808'><span>808:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (808:11)
     Condition C2 --> (808:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>908</pre></td><td class='code'><pre>        O &lt;&lt; &quot;/*Invalid register, operand has \&apos;&quot; &lt;&lt; MRI.getRegClassName(&amp;RC)</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>908</pre></td><td class='code'><pre>          &lt;&lt; &quot;\&apos; register class*/&quot;;</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>908</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>4.17M</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>553k</span></div><div class='tooltip'>Op.isImm()<span class='tooltip-content'>553k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>537k</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>    const uint8_t OpTy = Desc.operands()[OpNo].OperandType;</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>    switch (OpTy) {</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>311k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_INT32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L816' href='#L816'><span>816:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>311k</span>, <span class='None'>False</span>: <span class='covered-line'>226k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>354k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_FP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.4k</span>, <span class='None'>False</span>: <span class='covered-line'>494k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>356k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L818' href='#L818'><span>818:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.24k</span>, <span class='None'>False</span>: <span class='covered-line'>535k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>434k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_INT32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77.8k</span>, <span class='None'>False</span>: <span class='covered-line'>459k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>436k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_FP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L820' href='#L820'><span>820:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.81k</span>, <span class='None'>False</span>: <span class='covered-line'>535k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_INT32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>443</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_FP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L822' href='#L822'><span>822:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_V2INT32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L823' href='#L823'><span>823:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_V2FP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_V2INT32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_V2FP32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L826' href='#L826'><span>826:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>    case MCOI::OPERAND_IMMEDIATE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.7k</span>, <span class='None'>False</span>: <span class='covered-line'>519k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>      printImmediate32(Op.getImm(), STI, O);</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_INT64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L831' href='#L831'><span>831:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.8k</span>, <span class='None'>False</span>: <span class='covered-line'>513k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_INT64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L832' href='#L832'><span>832:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>      printImmediate64(Op.getImm(), STI, O, false);</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>23.9k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_FP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.9k</span>, <span class='None'>False</span>: <span class='covered-line'>521k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_FP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_FP64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L837' href='#L837'><span>837:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>      printImmediate64(Op.getImm(), STI, O, true);</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L840' href='#L840'><span>840:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>742</span>, <span class='None'>False</span>: <span class='covered-line'>536k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.2k</span>, <span class='None'>False</span>: <span class='covered-line'>519k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>      printImmediateInt16(Op.getImm(), STI, O);</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>18.9k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.91k</span>, <span class='None'>False</span>: <span class='covered-line'>535k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L846' href='#L846'><span>846:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>19.0k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L847' href='#L847'><span>847:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>520k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L848' href='#L848'><span>848:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>200</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>      printImmediateF16(Op.getImm(), STI, O);</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L851' href='#L851'><span>851:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L852' href='#L852'><span>852:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L853' href='#L853'><span>853:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_BF16_DEFERRED:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      printImmediateBF16(Op.getImm(), STI, O);</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_V2INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L857' href='#L857'><span>857:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.82k</span>, <span class='None'>False</span>: <span class='covered-line'>535k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_V2BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L858' href='#L858'><span>858:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>215</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_IMM_V2FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L859' href='#L859'><span>859:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>536k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_V2INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L860' href='#L860'><span>860:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_V2INT16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_V2BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L862' href='#L862'><span>862:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_C_V2FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_V2BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case AMDGPU::OPERAND_REG_INLINE_AC_V2FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L865' href='#L865'><span>865:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>      printImmediateV216(Op.getImm(), OpTy, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case MCOI::OPERAND_UNKNOWN:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre><span class='red'>    </span>case MCOI::OPERAND_PCREL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L869' href='#L869'><span>869:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>674</span>, <span class='None'>False</span>: <span class='covered-line'>536k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre>      O &lt;&lt; formatDec(Op.getImm());</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre><span class='red'>    </span>case MCOI::OPERAND_REGISTER:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L872' href='#L872'><span>872:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>267</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Disassembler does not fail when operand should not allow immediate</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // operands but decodes them into 32bit immediate operand.</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>      printImmediate32(Op.getImm(), STI, O);</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>      O &lt;&lt; &quot;/*Invalid immediate*/&quot;;</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We hit this for the immediate instruction bits that don&apos;t yet have a</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // custom printer.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;unexpected immediate operand type&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>16.1k</span></div><div class='tooltip'>Op.isDFPImm()<span class='tooltip-content'>16.1k</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L883' href='#L883'><span>883:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    double Value = bit_cast&lt;double&gt;(Op.getDFPImm());</span></pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We special case 0.0 because otherwise it will be printed as an integer.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Value == 0.0</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>O &lt;&lt; &quot;0.0&quot;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      const MCInstrDesc &amp;Desc = MII.get(MI-&gt;getOpcode());</span></pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      int RCID = Desc.operands()[OpNo].RegClass;</span></pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      unsigned RCBits = AMDGPU::getRegBitWidth(MRI.getRegClass(RCID));</span></pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>RCBits == 32</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>printImmediate32(llvm::bit_cast&lt;uint32_t&gt;((float)Value), STI, O)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      else </span><span class='red'>if (</span><span class='red'>RCBits == 64</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L894' href='#L894'><span>894:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>printImmediate64(llvm::bit_cast&lt;uint64_t&gt;(Value), STI, O, true)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      else</span></pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Invalid register class size&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre><span class='red'>  }</span> else if (Op.isExpr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>    const MCExpr *Exp = Op.getExpr();</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>    Exp-&gt;print(O, &amp;MAI);</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    O &lt;&lt; &quot;/*INV_OP*/&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print default vcc/vcc_lo operand of v_cndmask_b32_e32.</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>4.66M</pre></td><td class='code'><pre>  default: break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.66M</span>, <span class='None'>False</span>: <span class='covered-line'>60.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>4.66M</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_e32_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L910' href='#L910'><span>910:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.45k</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>6.39k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_e32_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L911' href='#L911'><span>911:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.94k</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_e32_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>351</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>7.11k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L913' href='#L913'><span>913:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>360</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>7.13k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L914' href='#L914'><span>914:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L915' href='#L915'><span>915:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>7.18k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_dpp8_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>7.19k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_e32_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.30k</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_e32_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>15.4k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_e32_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L923' href='#L923'><span>923:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>507</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L924' href='#L924'><span>924:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>351</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L926' href='#L926'><span>926:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_dpp8_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L928' href='#L928'><span>928:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L929' href='#L929'><span>929:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L930' href='#L930'><span>930:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_e32_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L932' href='#L932'><span>932:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_e32_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>864</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_e32_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>276</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_dpp_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L937' href='#L937'><span>937:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L939' href='#L939'><span>939:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_dpp8_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L942' href='#L942'><span>942:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L943' href='#L943'><span>943:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_e32_gfx6_gfx7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.71M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_e32_vi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.8k</span>, <span class='None'>False</span>: <span class='covered-line'>4.70M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>    if ((int)OpNo == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.1k</span>, <span class='None'>False</span>: <span class='covered-line'>40.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>                                                AMDGPU::OpName::src1))</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>20.1k</pre></td><td class='code'><pre>      printDefaultVccOperand(OpNo == 0, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>  if (Desc.TSFlags &amp; SIInstrFlags::MTBUF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L953' href='#L953'><span>953:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.0k</span>, <span class='None'>False</span>: <span class='covered-line'>4.71M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>    int SOffsetIdx =</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>      AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::OpName::soffset);</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>    assert(SOffsetIdx != -1);</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>    if ((int)OpNo == SOffsetIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L957' href='#L957'><span>957:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.25k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>      printSymbolicFormat(MI, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>4.72M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOperandAndFPInputMods(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>                                                   raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MII.get(MI-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  if (needsImpliedVcc(Desc, OpNo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L967' href='#L967'><span>967:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>525k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    printDefaultVccOperand(true, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  unsigned InputModifiers = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use &apos;neg(...)&apos; instead of &apos;-&apos; to avoid ambiguity.</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is important for integer literals because</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // -1 is not the same value as neg(1).</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  bool NegMnemo = false;</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  if (InputModifiers &amp; SISrcMods::NEG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.2k</span>, <span class='None'>False</span>: <span class='covered-line'>476k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>    if (OpNo + 1 &lt; MI-&gt;getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L978' href='#L978'><span>978:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.2k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>        (InputModifiers &amp; SISrcMods::ABS) == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L979' href='#L979'><span>979:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.9k</span>, <span class='None'>False</span>: <span class='covered-line'>21.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L978'><span>978:9</span></a></span>) to (<span class='line-number'><a href='#L978'><span>979:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (978:9)
     Condition C2 --> (979:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>      const MCOperand &amp;Op = MI-&gt;getOperand(OpNo + 1);</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>      NegMnemo = Op.isImm() || <div class='tooltip'>Op.isDFPImm()<span class='tooltip-content'>29.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>29.8k</span>]
  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>29.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L981'><span>981:18</span></a></span>) to (<span class='line-number'><a href='#L981'><span>981:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (981:18)
     Condition C2 --> (981:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>    if (NegMnemo) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L983' href='#L983'><span>983:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>51.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      O &lt;&lt; &quot;neg(&quot;;</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;-&apos;;</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  if (InputModifiers &amp; SISrcMods::ABS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L990' href='#L990'><span>990:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.0k</span>, <span class='None'>False</span>: <span class='covered-line'>487k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;|&apos;;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  printRegularOperand(MI, OpNo + 1, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  if (InputModifiers &amp; SISrcMods::ABS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.0k</span>, <span class='None'>False</span>: <span class='covered-line'>487k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;|&apos;;</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  if (NegMnemo) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L996' href='#L996'><span>996:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>527k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    O &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print default vcc/vcc_lo operand of VOP2b.</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1002' href='#L1002'><span>1002:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>527k</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_sdwa_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1005' href='#L1005'><span>1005:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>527k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_dpp_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>527k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>  case AMDGPU::V_CNDMASK_B32_dpp_gfx11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1007' href='#L1007'><span>1007:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>527k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>    if ((int)OpNo + 1 ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1008' href='#L1008'><span>1008:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>        AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::OpName::src1))</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      printDefaultVccOperand(OpNo == 0, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOperandAndIntInputMods(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>                                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MII.get(MI-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  if (needsImpliedVcc(Desc, OpNo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>printDefaultVccOperand(true, STI, O)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  unsigned InputModifiers = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  if (InputModifiers &amp; SISrcMods::SEXT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1024' href='#L1024'><span>1024:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>79.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;sext(&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  printRegularOperand(MI, OpNo + 1, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  if (InputModifiers &amp; SISrcMods::SEXT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1027' href='#L1027'><span>1027:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>79.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print default vcc/vcc_lo operand of VOP2b.</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>81.6k</pre></td><td class='code'><pre>  default: break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81.6k</span>, <span class='None'>False</span>: <span class='covered-line'>380</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>81.6k</pre></td><td class='code'><pre>  case AMDGPU::V_ADD_CO_CI_U32_sdwa_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1034' href='#L1034'><span>1034:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>81.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  case AMDGPU::V_SUB_CO_CI_U32_sdwa_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1035' href='#L1035'><span>1035:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>81.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>  case AMDGPU::V_SUBREV_CO_CI_U32_sdwa_gfx10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1036' href='#L1036'><span>1036:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>81.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>    if ((int)OpNo + 1 == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>190</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>                                                    AMDGPU::OpName::src1))</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>      printDefaultVccOperand(OpNo == 0, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDPP8(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>                                  raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>  if (!AMDGPU::isGFX10Plus(STI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1047' href='#L1047'><span>1047:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;dpp8 is not supported on ASICs earlier than GFX10&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;dpp8:[&quot; &lt;&lt; formatDec(Imm &amp; 0x7);</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>240k</pre></td><td class='code'><pre>  for (size_t i = 1; i &lt; 8; <div class='tooltip'>++i<span class='tooltip-content'>210k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210k</span>, <span class='None'>False</span>: <span class='covered-line'>30.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;,&apos; &lt;&lt; formatDec((Imm &gt;&gt; (3 * i)) &amp; 0x7);</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>  O &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDPPCtrl(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  using namespace AMDGPU::DPP;</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MII.get(MI-&gt;getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  if (!AMDGPU::isLegalDPALU_DPPControl(Imm) &amp;&amp; <div class='tooltip'>AMDGPU::isDPALU_DPP(Desc)<span class='tooltip-content'>96.6k</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96.6k</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:48</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>96.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1066'><span>1066:7</span></a></span>) to (<span class='line-number'><a href='#L1066'><span>1066:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1066:7)
     Condition C2 --> (1066:48)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    O &lt;&lt; &quot; /* DP ALU dpp only supports row_newbcast */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre><span class='red'>  }</span> else if (Imm &lt;= DppCtrl::QUAD_PERM_LAST) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.0k</span>, <span class='None'>False</span>: <span class='covered-line'>81.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;quad_perm:[&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>    O &lt;&lt; formatDec(Imm &amp; 0x3)         &lt;&lt; &apos;,&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>    O &lt;&lt; formatDec((Imm &amp; 0xc)  &gt;&gt; 2) &lt;&lt; &apos;,&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>    O &lt;&lt; formatDec((Imm &amp; 0x30) &gt;&gt; 4) &lt;&lt; &apos;,&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>    O &lt;&lt; formatDec((Imm &amp; 0xc0) &gt;&gt; 6) &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>81.0k</pre></td><td class='code'><pre>  } else if ((Imm &gt;= DppCtrl::ROW_SHL_FIRST) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1075' href='#L1075'><span>1075:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81.0k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>81.0k</pre></td><td class='code'><pre>             (Imm &lt;= DppCtrl::ROW_SHL_LAST)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1076' href='#L1076'><span>1076:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.7k</span>, <span class='None'>False</span>: <span class='covered-line'>67.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1075'><span>1075:14</span></a></span>) to (<span class='line-number'><a href='#L1075'><span>1076:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1075:14)
     Condition C2 --> (1076:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_shl:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>67.2k</pre></td><td class='code'><pre>  } else if ((Imm &gt;= DppCtrl::ROW_SHR_FIRST) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.2k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>67.2k</pre></td><td class='code'><pre>             (Imm &lt;= DppCtrl::ROW_SHR_LAST)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1080' href='#L1080'><span>1080:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0k</span>, <span class='None'>False</span>: <span class='covered-line'>54.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1079'><span>1079:14</span></a></span>) to (<span class='line-number'><a href='#L1079'><span>1080:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1079:14)
     Condition C2 --> (1080:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_shr:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>  } else if ((Imm &gt;= DppCtrl::ROW_ROR_FIRST) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>             (Imm &lt;= DppCtrl::ROW_ROR_LAST)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1084' href='#L1084'><span>1084:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.2k</span>, <span class='None'>False</span>: <span class='covered-line'>40.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1083'><span>1083:14</span></a></span>) to (<span class='line-number'><a href='#L1083'><span>1084:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1083:14)
     Condition C2 --> (1084:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_ror:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>    printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>40.9k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::WAVE_SHL1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1087' href='#L1087'><span>1087:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>455</span>, <span class='None'>False</span>: <span class='covered-line'>40.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    if (AMDGPU::isGFX10Plus(STI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1088' href='#L1088'><span>1088:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>455</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;/* wave_shl is not supported starting from GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    O &lt;&lt; &quot;wave_shl:1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::WAVE_ROL1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>455</span>, <span class='None'>False</span>: <span class='covered-line'>40.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    if (AMDGPU::isGFX10Plus(STI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1094' href='#L1094'><span>1094:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>455</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;/* wave_rol is not supported starting from GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    O &lt;&lt; &quot;wave_rol:1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::WAVE_SHR1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>457</span>, <span class='None'>False</span>: <span class='covered-line'>39.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>457</pre></td><td class='code'><pre>    if (AMDGPU::isGFX10Plus(STI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1100' href='#L1100'><span>1100:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>457</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;/* wave_shr is not supported starting from GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>457</pre></td><td class='code'><pre>    O &lt;&lt; &quot;wave_shr:1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::WAVE_ROR1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1105' href='#L1105'><span>1105:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>455</span>, <span class='None'>False</span>: <span class='covered-line'>39.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    if (AMDGPU::isGFX10Plus(STI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>455</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;/* wave_ror is not supported starting from GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    O &lt;&lt; &quot;wave_ror:1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::ROW_MIRROR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1111' href='#L1111'><span>1111:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.51k</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>6.51k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_mirror&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::ROW_HALF_MIRROR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1113' href='#L1113'><span>1113:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.50k</span>, <span class='None'>False</span>: <span class='covered-line'>26.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>6.50k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_half_mirror&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::BCAST15) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1115' href='#L1115'><span>1115:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>473</span>, <span class='None'>False</span>: <span class='covered-line'>25.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>473</pre></td><td class='code'><pre>    if (AMDGPU::isGFX10Plus(STI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>473</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;/* row_bcast is not supported starting from GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>473</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_bcast:15&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>25.6k</pre></td><td class='code'><pre>  } else if (Imm == DppCtrl::BCAST31) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1121' href='#L1121'><span>1121:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>495</span>, <span class='None'>False</span>: <span class='covered-line'>25.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    if (AMDGPU::isGFX10Plus(STI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;/* row_bcast is not supported starting from GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_bcast:31&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>  } else if ((Imm &gt;= DppCtrl::ROW_SHARE_FIRST) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>             (Imm &lt;= DppCtrl::ROW_SHARE_LAST)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>12.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1127'><span>1127:14</span></a></span>) to (<span class='line-number'><a href='#L1127'><span>1128:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1127:14)
     Condition C2 --> (1128:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    if (AMDGPU::isGFX90A(STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1129' href='#L1129'><span>1129:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      O &lt;&lt; &quot;row_newbcast:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>    } else if (AMDGPU::isGFX10Plus(STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1131' href='#L1131'><span>1131:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      O &lt;&lt; &quot;row_share:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot; /* row_newbcast/row_share is not supported on ASICs earlier &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &quot;than GFX90A/GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  } else if ((Imm &gt;= DppCtrl::ROW_XMASK_FIRST) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>             (Imm &lt;= DppCtrl::ROW_XMASK_LAST)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1140' href='#L1140'><span>1140:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1139'><span>1139:14</span></a></span>) to (<span class='line-number'><a href='#L1139'><span>1140:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1139:14)
     Condition C2 --> (1140:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>    if (!AMDGPU::isGFX10Plus(STI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1141' href='#L1141'><span>1141:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      O &lt;&lt; &quot;/* row_xmask is not supported on ASICs earlier than GFX10 */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return;</span></pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;row_xmask:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>    printU4ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    O &lt;&lt; &quot;/* Invalid dpp_ctrl value */&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDppRowMask(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; row_mask:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  printU4ImmOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDppBankMask(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  O &lt;&lt; &quot; bank_mask:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  printU4ImmOperand(MI, OpNo, STI, O);</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDppBoundCtrl(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>  if (Imm) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1170' href='#L1170'><span>1170:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.41k</span>, <span class='None'>False</span>: <span class='covered-line'>101k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; bound_ctrl:1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDppFI(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>                                   const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::DPP;</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  if (Imm == DPP_FI_1 || <div class='tooltip'>Imm == DPP8_FI_1<span class='tooltip-content'>119k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.45k</span>, <span class='None'>False</span>: <span class='covered-line'>119k</span>]
  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.49k</span>, <span class='None'>False</span>: <span class='covered-line'>112k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1179'><span>1179:7</span></a></span>) to (<span class='line-number'><a href='#L1179'><span>1179:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1179:7)
     Condition C2 --> (1179:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; fi:1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSDWASel(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::SDWA;</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  switch (Imm) {</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>6.31k</pre></td><td class='code'><pre>  case SdwaSel::BYTE_0: O &lt;&lt; &quot;BYTE_0&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1190' href='#L1190'><span>1190:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.31k</span>, <span class='None'>False</span>: <span class='covered-line'>151k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>5.05k</pre></td><td class='code'><pre>  case SdwaSel::BYTE_1: O &lt;&lt; &quot;BYTE_1&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1191' href='#L1191'><span>1191:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.05k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>  case SdwaSel::BYTE_2: O &lt;&lt; &quot;BYTE_2&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1192' href='#L1192'><span>1192:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.07k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>4.70k</pre></td><td class='code'><pre>  case SdwaSel::BYTE_3: O &lt;&lt; &quot;BYTE_3&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1193' href='#L1193'><span>1193:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.70k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>5.66k</pre></td><td class='code'><pre>  case SdwaSel::WORD_0: O &lt;&lt; &quot;WORD_0&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1194' href='#L1194'><span>1194:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.66k</span>, <span class='None'>False</span>: <span class='covered-line'>151k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>9.24k</pre></td><td class='code'><pre>  case SdwaSel::WORD_1: O &lt;&lt; &quot;WORD_1&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1195' href='#L1195'><span>1195:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.24k</span>, <span class='None'>False</span>: <span class='covered-line'>148k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>121k</pre></td><td class='code'><pre>  case SdwaSel::DWORD: O &lt;&lt; &quot;DWORD&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1196' href='#L1196'><span>1196:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121k</span>, <span class='None'>False</span>: <span class='covered-line'>36.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default: </span><span class='red'>llvm_unreachable</span>(&quot;Invalid SDWA data select operand&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1197' href='#L1197'><span>1197:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSDWADstSel(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;dst_sel:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  printSDWASel(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSDWASrc0Sel(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>68.9k</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>68.9k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;src0_sel:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>68.9k</pre></td><td class='code'><pre>  printSDWASel(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>68.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSDWASrc1Sel(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>51.5k</pre></td><td class='code'><pre>                                         raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>51.5k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;src1_sel:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>51.5k</pre></td><td class='code'><pre>  printSDWASel(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>51.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSDWADstUnused(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::SDWA;</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;dst_unused:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  switch (Imm) {</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>34.4k</pre></td><td class='code'><pre>  case DstUnused::UNUSED_PAD: O &lt;&lt; &quot;UNUSED_PAD&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1230' href='#L1230'><span>1230:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>  case DstUnused::UNUSED_SEXT: O &lt;&lt; &quot;UNUSED_SEXT&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1231' href='#L1231'><span>1231:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>971</span>, <span class='None'>False</span>: <span class='covered-line'>36.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  case DstUnused::UNUSED_PRESERVE: O &lt;&lt; &quot;UNUSED_PRESERVE&quot;; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1232' href='#L1232'><span>1232:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.69k</span>, <span class='None'>False</span>: <span class='covered-line'>35.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default: </span><span class='red'>llvm_unreachable</span>(&quot;Invalid SDWA dest_unused operand&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1233' href='#L1233'><span>1233:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>37.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printExpSrcN(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI, raw_ostream &amp;O,</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>                                     unsigned N) {</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  int EnIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::en);</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  unsigned En = MI-&gt;getOperand(EnIdx).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  int ComprIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::compr);</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If compr is set, print as src0, src0, src1, src1</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  if (MI-&gt;getOperand(ComprIdx).getImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1247' href='#L1247'><span>1247:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>656</span>, <span class='None'>False</span>: <span class='covered-line'>5.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>656</pre></td><td class='code'><pre>    OpNo = OpNo - N + N / 2;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  if (En &amp; (1 &lt;&lt; N))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1250' href='#L1250'><span>1250:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.81k</span>, <span class='None'>False</span>: <span class='covered-line'>1.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>4.81k</pre></td><td class='code'><pre>    printRegOperand(MI-&gt;getOperand(OpNo).getReg(), O, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;off&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printExpSrc0(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  printExpSrcN(MI, OpNo, STI, O, 0);</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printExpSrc1(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  printExpSrcN(MI, OpNo, STI, O, 1);</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printExpSrc2(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  printExpSrcN(MI, OpNo, STI, O, 2);</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printExpSrc3(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  printExpSrcN(MI, OpNo, STI, O, 3);</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printExpTgt(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::Exp;</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is really a 6 bit field.</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  unsigned Id = MI-&gt;getOperand(OpNo).getImm() &amp; ((1 &lt;&lt; 6) - 1);</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  int Index;</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  StringRef TgtName;</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  if (getTgtName(Id, TgtName, Index) &amp;&amp; <div class='tooltip'>isSupportedTgtId(Id, STI)<span class='tooltip-content'>1.58k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1290' href='#L1290'><span>1290:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L1290' href='#L1290'><span>1290:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.55k</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1290'><span>1290:7</span></a></span>) to (<span class='line-number'><a href='#L1290'><span>1290:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1290:7)
     Condition C2 --> (1290:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>    O &lt;&lt; &apos; &apos; &lt;&lt; TgtName;</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>    if (Index &gt;= 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1292' href='#L1292'><span>1292:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>      O &lt;&lt; Index;</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    O &lt;&lt; &quot; invalid_target_&quot; &lt;&lt; Id;</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool allOpsDefaultValue(const int* Ops, int NumOps, int Mod,</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>                               bool IsPacked, bool HasDstSel) {</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  int DefaultValue = IsPacked &amp;&amp; <div class='tooltip'>(Mod == SISrcMods::OP_SEL_1)<span class='tooltip-content'>61.0k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.0k</span>, <span class='None'>False</span>: <span class='covered-line'>27.9k</span>]
  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>46.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1301'><span>1301:22</span></a></span>) to (<span class='line-number'><a href='#L1301'><span>1301:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1301:22)
     Condition C2 --> (1301:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>280k</pre></td><td class='code'><pre>  for (int I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>191k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204k</span>, <span class='None'>False</span>: <span class='covered-line'>75.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>    if (!!(Ops[I] &amp; Mod) != DefaultValue)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1304' href='#L1304'><span>1304:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.3k</span>, <span class='None'>False</span>: <span class='covered-line'>191k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>75.5k</pre></td><td class='code'><pre>  if (HasDstSel &amp;&amp; <div class='tooltip'>(Ops[0] &amp; SISrcMods::DST_OP_SEL) != 0<span class='tooltip-content'>21.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1308' href='#L1308'><span>1308:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.1k</span>, <span class='None'>False</span>: <span class='covered-line'>54.3k</span>]
  Branch (<span class='line-number'><a name='L1308' href='#L1308'><span>1308:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>881</span>, <span class='None'>False</span>: <span class='covered-line'>20.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1308'><span>1308:7</span></a></span>) to (<span class='line-number'><a href='#L1308'><span>1308:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1308:7)
     Condition C2 --> (1308:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>881</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>74.6k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>75.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printPackedModifier(const MCInst *MI,</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            StringRef Name,</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned Mod,</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>                                            raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  int NumOps = 0;</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  int Ops[3];</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  std::pair&lt;int, int&gt; MOps[] = {</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>      {AMDGPU::OpName::src0_modifiers, AMDGPU::OpName::src0},</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>      {AMDGPU::OpName::src1_modifiers, AMDGPU::OpName::src1},</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>      {AMDGPU::OpName::src2_modifiers, AMDGPU::OpName::src2}};</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  int DefaultValue = (Mod == SISrcMods::OP_SEL_1);</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>  for (auto [SrcMod, Src] : MOps) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1328' href='#L1328'><span>1328:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>266k</span>, <span class='None'>False</span>: <span class='covered-line'>39.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>    if (!AMDGPU::hasNamedOperand(Opc, Src))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1329' href='#L1329'><span>1329:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.7k</span>, <span class='None'>False</span>: <span class='covered-line'>216k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>49.7k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>    int ModIdx = AMDGPU::getNamedOperandIdx(Opc, SrcMod);</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>    Ops[NumOps++] =</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>        (ModIdx != -1) ? <div class='tooltip'>MI-&gt;getOperand(ModIdx).getImm()<span class='tooltip-content'>212k</span></div> : <div class='tooltip'>DefaultValue<span class='tooltip-content'>3.66k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1334' href='#L1334'><span>1334:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>212k</span>, <span class='None'>False</span>: <span class='covered-line'>3.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print three values of neg/opsel for wmma instructions (prints 0 when there</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is no src_modifier operand instead of not printing anything).</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  if (MII.get(MI-&gt;getOpcode()).TSFlags &amp; SIInstrFlags::IsSWMMAC ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1339' href='#L1339'><span>1339:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>87.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>      <div class='tooltip'>MII.get(MI-&gt;getOpcode()).TSFlags &amp; SIInstrFlags::IsWMMA<span class='tooltip-content'>87.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1340' href='#L1340'><span>1340:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11k</span>, <span class='None'>False</span>: <span class='covered-line'>84.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1339'><span>1339:7</span></a></span>) to (<span class='line-number'><a href='#L1339'><span>1340:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1339:7)
     Condition C2 --> (1340:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>    NumOps = 0;</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>    int DefaultValue = Mod == SISrcMods::OP_SEL_1;</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>    for (int OpName :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.9k</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>         {AMDGPU::OpName::src0_modifiers, AMDGPU::OpName::src1_modifiers,</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>          AMDGPU::OpName::src2_modifiers}) {</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>      int Idx = AMDGPU::getNamedOperandIdx(Opc, OpName);</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>      if (Idx != -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1347' href='#L1347'><span>1347:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.2k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>        Ops[NumOps++] = MI-&gt;getOperand(Idx).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        Ops[NumOps++] = DefaultValue;</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  const bool HasDstSel =</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>    NumOps &gt; 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1355' href='#L1355'><span>1355:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.9k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>    Mod == SISrcMods::OP_SEL_0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1356' href='#L1356'><span>1356:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.6k</span>, <span class='None'>False</span>: <span class='covered-line'>48.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>    <div class='tooltip'>MII.get(MI-&gt;getOpcode()).TSFlags &amp; SIInstrFlags::VOP3_OPSEL<span class='tooltip-content'>40.6k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1357' href='#L1357'><span>1357:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.7k</span>, <span class='None'>False</span>: <span class='covered-line'>15.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1355'><span>1355:5</span></a></span>) to (<span class='line-number'><a href='#L1355'><span>1357:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1355:5)
     Condition C2 --> (1356:5)
     Condition C3 --> (1357:5)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  const bool IsPacked =</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>    MII.get(MI-&gt;getOpcode()).TSFlags &amp; SIInstrFlags::IsPacked;</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>  if (allOpsDefaultValue(Ops, NumOps, Mod, IsPacked, HasDstSel))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1362' href='#L1362'><span>1362:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.6k</span>, <span class='None'>False</span>: <span class='covered-line'>14.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>74.6k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  O &lt;&lt; Name;</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  for (int I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>36.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1366' href='#L1366'><span>1366:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.3k</span>, <span class='None'>False</span>: <span class='covered-line'>14.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>36.3k</pre></td><td class='code'><pre>    if (I != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1367' href='#L1367'><span>1367:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.1k</span>, <span class='None'>False</span>: <span class='covered-line'>14.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>      O &lt;&lt; &apos;,&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>36.3k</pre></td><td class='code'><pre>    O &lt;&lt; !!(Ops[I] &amp; Mod);</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>36.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  if (HasDstSel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1373' href='#L1373'><span>1373:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.49k</span>, <span class='None'>False</span>: <span class='covered-line'>9.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;,&apos; &lt;&lt; !!(Ops[0] &amp; SISrcMods::DST_OP_SEL);</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  O &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOpSel(const MCInst *MI, unsigned,</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>41.9k</pre></td><td class='code'><pre>                                   raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>41.9k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>41.9k</pre></td><td class='code'><pre>  if (isCvt_F32_Fp8_Bf8_e64(Opc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1384' href='#L1384'><span>1384:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>41.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    auto SrcMod =</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>        AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src0_modifiers);</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    unsigned Mod = MI-&gt;getOperand(SrcMod).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    unsigned Index0 = !!(Mod &amp; SISrcMods::OP_SEL_0);</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    unsigned Index1 = !!(Mod &amp; SISrcMods::OP_SEL_1);</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    if (Index0 || <div class='tooltip'>Index1<span class='tooltip-content'>60</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1390' href='#L1390'><span>1390:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
  Branch (<span class='line-number'><a name='L1390' href='#L1390'><span>1390:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1390'><span>1390:9</span></a></span>) to (<span class='line-number'><a href='#L1390'><span>1390:25</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1390:9)
     Condition C2 --> (1390:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      O &lt;&lt; &quot; op_sel:[&quot; &lt;&lt; Index0 &lt;&lt; &apos;,&apos; &lt;&lt; Index1 &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>41.8k</pre></td><td class='code'><pre>  if (isPermlane16(Opc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1394' href='#L1394'><span>1394:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20k</span>, <span class='None'>False</span>: <span class='covered-line'>40.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    auto FIN = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src0_modifiers);</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    auto BCN = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src1_modifiers);</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    unsigned FI = !!(MI-&gt;getOperand(FIN).getImm() &amp; SISrcMods::OP_SEL_0);</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    unsigned BC = !!(MI-&gt;getOperand(BCN).getImm() &amp; SISrcMods::OP_SEL_0);</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    if (FI || <div class='tooltip'>BC<span class='tooltip-content'>1.03k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1399' href='#L1399'><span>1399:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
  Branch (<span class='line-number'><a name='L1399' href='#L1399'><span>1399:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>958</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1399'><span>1399:9</span></a></span>) to (<span class='line-number'><a href='#L1399'><span>1399:17</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1399:9)
     Condition C2 --> (1399:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>      O &lt;&lt; &quot; op_sel:[&quot; &lt;&lt; FI &lt;&lt; &apos;,&apos; &lt;&lt; BC &lt;&lt; &apos;]&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>  printPackedModifier(MI, &quot; op_sel:[&quot;, SISrcMods::OP_SEL_0, O);</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOpSelHi(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  printPackedModifier(MI, &quot; op_sel_hi:[&quot;, SISrcMods::OP_SEL_1, O);</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printNegLo(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>                                   raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  printPackedModifier(MI, &quot; neg_lo:[&quot;, SISrcMods::NEG, O);</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printNegHi(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>                                   raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>  printPackedModifier(MI, &quot; neg_hi:[&quot;, SISrcMods::NEG_HI, O);</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printIndexKey8bit(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>                                          raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  auto Imm = MI-&gt;getOperand(OpNo).getImm() &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  if (Imm == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1429' href='#L1429'><span>1429:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>198</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  O &lt;&lt; &quot; index_key:&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printIndexKey16bit(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>524</pre></td><td class='code'><pre>                                           raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>524</pre></td><td class='code'><pre>  auto Imm = MI-&gt;getOperand(OpNo).getImm() &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>524</pre></td><td class='code'><pre>  if (Imm == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1439' href='#L1439'><span>1439:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>428</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  O &lt;&lt; &quot; index_key:&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printInterpSlot(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  unsigned Imm = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  switch (Imm) {</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  case 0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1450' href='#L1450'><span>1450:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='None'>False</span>: <span class='covered-line'>100</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    O &lt;&lt; &quot;p10&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  case 1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1453' href='#L1453'><span>1453:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>323</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    O &lt;&lt; &quot;p20&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1456' href='#L1456'><span>1456:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>293</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    O &lt;&lt; &quot;p0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>331</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    O &lt;&lt; &quot;invalid_param_&quot; &lt;&lt; Imm;</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>349</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printInterpAttr(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>  unsigned Attr = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;attr&quot; &lt;&lt; Attr;</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printInterpAttrChan(const MCInst *MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>  unsigned Chan = MI-&gt;getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>  O &lt;&lt; &apos;.&apos; &lt;&lt; &quot;xyzw&quot;[Chan &amp; 0x3];</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printGPRIdxMode(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::VGPRIndexMode;</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>  unsigned Val = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>  if ((Val &amp; ~ENABLE_MASK) != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1484' href='#L1484'><span>1484:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Val));</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    O &lt;&lt; &quot;gpr_idx(&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    bool NeedComma = false;</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>855</pre></td><td class='code'><pre>    for (unsigned ModeId = ID_MIN; ModeId &lt;= ID_MAX; <div class='tooltip'>++ModeId<span class='tooltip-content'>684</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1489' href='#L1489'><span>1489:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>684</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>684</pre></td><td class='code'><pre>      if (Val &amp; (1 &lt;&lt; ModeId)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1490' href='#L1490'><span>1490:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>549</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>        if (NeedComma)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1491' href='#L1491'><span>1491:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>94</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>          O &lt;&lt; &apos;,&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>        O &lt;&lt; IdSymbolic[ModeId];</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>        NeedComma = true;</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>684</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    O &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printMemOperand(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                        raw_ostream &amp;O) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegularOperand(MI, OpNo, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  O  &lt;&lt; &quot;, &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  printRegularOperand(MI, OpNo + 1, STI, O);</span></pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printIfSet(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   raw_ostream &amp;O, StringRef Asm,</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>                                   StringRef Default) {</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  assert(Op.isImm());</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (Op.getImm() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1514' href='#L1514'><span>1514:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.1k</span>, <span class='None'>False</span>: <span class='covered-line'>134k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>    O &lt;&lt; Asm;</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>    O &lt;&lt; Default;</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printIfSet(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>392k</pre></td><td class='code'><pre>                                   raw_ostream &amp;O, char Asm) {</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>392k</pre></td><td class='code'><pre>  const MCOperand &amp;Op = MI-&gt;getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>392k</pre></td><td class='code'><pre>  assert(Op.isImm());</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>392k</pre></td><td class='code'><pre>  if (Op.getImm() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1525' href='#L1525'><span>1525:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>961</span>, <span class='None'>False</span>: <span class='covered-line'>391k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>961</pre></td><td class='code'><pre>    O &lt;&lt; Asm;</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>392k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printOModSI(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>121k</pre></td><td class='code'><pre>                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>121k</pre></td><td class='code'><pre>  int Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>121k</pre></td><td class='code'><pre>  if (Imm == SIOutMods::MUL2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1533' href='#L1533'><span>1533:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.36k</span>, <span class='None'>False</span>: <span class='covered-line'>118k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; mul:2&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>  else if (Imm == SIOutMods::MUL4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1535' href='#L1535'><span>1535:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.28k</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; mul:4&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  else if (Imm == SIOutMods::DIV2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1537' href='#L1537'><span>1537:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.32k</span>, <span class='None'>False</span>: <span class='covered-line'>111k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>3.32k</pre></td><td class='code'><pre>    O &lt;&lt; &quot; div:2&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>121k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSendMsg(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::SendMsg;</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  const unsigned Imm16 = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  uint16_t MsgId;</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  uint16_t OpId;</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  uint16_t StreamId;</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  decodeMsg(Imm16, MsgId, OpId, StreamId, STI);</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  StringRef MsgName = getMsgName(MsgId, STI);</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  if (!MsgName.empty() &amp;&amp; <div class='tooltip'>isValidMsgOp(MsgId, OpId, STI)<span class='tooltip-content'>6.79k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1555' href='#L1555'><span>1555:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.79k</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
  Branch (<span class='line-number'><a name='L1555' href='#L1555'><span>1555:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.72k</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>      <div class='tooltip'>isValidMsgStream(MsgId, OpId, StreamId, STI)<span class='tooltip-content'>6.72k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1556' href='#L1556'><span>1556:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.72k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1555'><span>1555:7</span></a></span>) to (<span class='line-number'><a href='#L1555'><span>1556:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1555:7)
     Condition C2 --> (1555:27)
     Condition C3 --> (1556:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>6.72k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;sendmsg(&quot; &lt;&lt; MsgName;</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>6.72k</pre></td><td class='code'><pre>    if (msgRequiresOp(MsgId, STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1558' href='#L1558'><span>1558:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>6.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>      O &lt;&lt; &quot;, &quot; &lt;&lt; getMsgOpName(MsgId, OpId, STI);</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>      if (msgSupportsStream(MsgId, OpId, STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1560' href='#L1560'><span>1560:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        O &lt;&lt; &quot;, &quot; &lt;&lt; StreamId;</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>6.72k</pre></td><td class='code'><pre>    O &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>6.72k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>154</span></div><div class='tooltip'>encodeMsg(MsgId, OpId, StreamId) == Imm16<span class='tooltip-content'>154</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1565' href='#L1565'><span>1565:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    O &lt;&lt; &quot;sendmsg(&quot; &lt;&lt; MsgId &lt;&lt; &quot;, &quot; &lt;&lt; OpId &lt;&lt; &quot;, &quot; &lt;&lt; StreamId &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    O &lt;&lt; Imm16; // Unknown imm16 code.</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void printSwizzleBitmask(const uint16_t AndMask,</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const uint16_t OrMask,</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const uint16_t XorMask,</pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>                                raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::Swizzle;</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  uint16_t Probe0 = ((0            &amp; AndMask) | OrMask) ^ XorMask;</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  uint16_t Probe1 = ((BITMASK_MASK &amp; AndMask) | OrMask) ^ XorMask;</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  O &lt;&lt; &quot;\&quot;&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>402</pre></td><td class='code'><pre>  for (unsigned Mask = 1 &lt;&lt; (BITMASK_WIDTH - 1); Mask &gt; 0; <div class='tooltip'>Mask &gt;&gt;= 1<span class='tooltip-content'>335</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1583' href='#L1583'><span>1583:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>335</span>, <span class='None'>False</span>: <span class='covered-line'>67</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>    uint16_t p0 = Probe0 &amp; Mask;</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>    uint16_t p1 = Probe1 &amp; Mask;</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>    if (p0 == p1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1587' href='#L1587'><span>1587:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      if (p0 == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1588' href='#L1588'><span>1588:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>251</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>        O &lt;&lt; &quot;0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        O &lt;&lt; &quot;1&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>      if (p0 == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1594' href='#L1594'><span>1594:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>        O &lt;&lt; &quot;p&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        O &lt;&lt; &quot;i&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  O &lt;&lt; &quot;\&quot;&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSwizzle(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>                                     raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::Swizzle;</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>  uint16_t Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>  if (Imm == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1611' href='#L1611'><span>1611:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>325</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  O &lt;&lt; &quot; offset:&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  if ((Imm &amp; QUAD_PERM_ENC_MASK) == QUAD_PERM_ENC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1617' href='#L1617'><span>1617:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>306</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    O &lt;&lt; &quot;swizzle(&quot; &lt;&lt; IdSymbolic[ID_QUAD_PERM];</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; LANE_NUM; <div class='tooltip'>++I<span class='tooltip-content'>76</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1620' href='#L1620'><span>1620:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      O &lt;&lt; &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      O &lt;&lt; formatDec(Imm &amp; LANE_MASK);</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      Imm &gt;&gt;= LANE_SHIFT;</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    O &lt;&lt; &quot;)&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>  } else if ((Imm &amp; BITMASK_PERM_ENC_MASK) == BITMASK_PERM_ENC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1627' href='#L1627'><span>1627:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>244</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    uint16_t AndMask = (Imm &gt;&gt; BITMASK_AND_SHIFT) &amp; BITMASK_MASK;</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    uint16_t OrMask  = (Imm &gt;&gt; BITMASK_OR_SHIFT)  &amp; BITMASK_MASK;</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    uint16_t XorMask = (Imm &gt;&gt; BITMASK_XOR_SHIFT) &amp; BITMASK_MASK;</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    if (AndMask == BITMASK_MAX &amp;&amp; <div class='tooltip'>OrMask == 0<span class='tooltip-content'>93</span></div> &amp;&amp; <div class='tooltip'>llvm::popcount(XorMask) == 1<span class='tooltip-content'>93</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1633' href='#L1633'><span>1633:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
  Branch (<span class='line-number'><a name='L1633' href='#L1633'><span>1633:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1633' href='#L1633'><span>1633:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1633'><span>1633:9</span></a></span>) to (<span class='line-number'><a href='#L1633'><span>1633:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1633:9)
     Condition C2 --> (1633:35)
     Condition C3 --> (1633:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      O &lt;&lt; &quot;swizzle(&quot; &lt;&lt; IdSymbolic[ID_SWAP];</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      O &lt;&lt; &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      O &lt;&lt; formatDec(XorMask);</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      O &lt;&lt; &quot;)&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>    } else if (AndMask == BITMASK_MAX &amp;&amp; <div class='tooltip'>OrMask == 0<span class='tooltip-content'>40</span></div> &amp;&amp; <div class='tooltip'>XorMask &gt; 0<span class='tooltip-content'>40</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1640' href='#L1640'><span>1640:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
  Branch (<span class='line-number'><a name='L1640' href='#L1640'><span>1640:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1640' href='#L1640'><span>1640:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>               <div class='tooltip'>isPowerOf2_64(XorMask + 1)<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1641' href='#L1641'><span>1641:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1640'><span>1640:16</span></a></span>) to (<span class='line-number'><a href='#L1640'><span>1641:42</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1640:16)
     Condition C2 --> (1640:42)
     Condition C3 --> (1640:57)
     Condition C4 --> (1641:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      O &lt;&lt; &quot;swizzle(&quot; &lt;&lt; IdSymbolic[ID_REVERSE];</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      O &lt;&lt; &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      O &lt;&lt; formatDec(XorMask + 1);</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      O &lt;&lt; &quot;)&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      uint16_t GroupSize = BITMASK_MAX - AndMask + 1;</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      if (GroupSize &gt; 1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1651' href='#L1651'><span>1651:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>          isPowerOf2_64(GroupSize) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1652' href='#L1652'><span>1652:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>          <div class='tooltip'>OrMask &lt; GroupSize<span class='tooltip-content'>98</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1653' href='#L1653'><span>1653:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>          <div class='tooltip'>XorMask == 0<span class='tooltip-content'>98</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1654' href='#L1654'><span>1654:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1651'><span>1651:11</span></a></span>) to (<span class='line-number'><a href='#L1651'><span>1654:23</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1651:11)
     Condition C2 --> (1652:11)
     Condition C3 --> (1653:11)
     Condition C4 --> (1654:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  -,  -  = F      }
  2 { T,  T,  T,  F  = F      }
  3 { T,  T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        O &lt;&lt; &quot;swizzle(&quot; &lt;&lt; IdSymbolic[ID_BROADCAST];</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        O &lt;&lt; &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        O &lt;&lt; formatDec(GroupSize);</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        O &lt;&lt; &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        O &lt;&lt; formatDec(OrMask);</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>        O &lt;&lt; &quot;)&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>        O &lt;&lt; &quot;swizzle(&quot; &lt;&lt; IdSymbolic[ID_BITMASK_PERM];</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>        O &lt;&lt; &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>        printSwizzleBitmask(AndMask, OrMask, XorMask, O);</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>        O &lt;&lt; &quot;)&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    printU16ImmDecOperand(MI, OpNo, O);</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSWaitCnt(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>                                      raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(STI.getCPU());</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  unsigned SImm16 = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  unsigned Vmcnt, Expcnt, Lgkmcnt;</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  decodeWaitcnt(ISA, SImm16, Vmcnt, Expcnt, Lgkmcnt);</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  bool IsDefaultVmcnt = Vmcnt == getVmcntBitMask(ISA);</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  bool IsDefaultExpcnt = Expcnt == getExpcntBitMask(ISA);</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  bool IsDefaultLgkmcnt = Lgkmcnt == getLgkmcntBitMask(ISA);</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  bool PrintAll = IsDefaultVmcnt &amp;&amp; <div class='tooltip'>IsDefaultExpcnt<span class='tooltip-content'>62.5k</span></div> &amp;&amp; <div class='tooltip'>IsDefaultLgkmcnt<span class='tooltip-content'>58.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1687' href='#L1687'><span>1687:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.5k</span>, <span class='None'>False</span>: <span class='covered-line'>87.0k</span>]
  Branch (<span class='line-number'><a name='L1687' href='#L1687'><span>1687:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.28k</span>]
  Branch (<span class='line-number'><a name='L1687' href='#L1687'><span>1687:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>58.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1687'><span>1687:19</span></a></span>) to (<span class='line-number'><a href='#L1687'><span>1687:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1687:19)
     Condition C2 --> (1687:37)
     Condition C3 --> (1687:56)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  bool NeedSpace = false;</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  if (!IsDefaultVmcnt || <div class='tooltip'>PrintAll<span class='tooltip-content'>62.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1691' href='#L1691'><span>1691:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87.0k</span>, <span class='None'>False</span>: <span class='covered-line'>62.5k</span>]
  Branch (<span class='line-number'><a name='L1691' href='#L1691'><span>1691:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>62.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1691'><span>1691:7</span></a></span>) to (<span class='line-number'><a href='#L1691'><span>1691:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1691:7)
     Condition C2 --> (1691:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>87.0k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;vmcnt(&quot; &lt;&lt; Vmcnt &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>87.0k</pre></td><td class='code'><pre>    NeedSpace = true;</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>87.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  if (!IsDefaultExpcnt || <div class='tooltip'>PrintAll<span class='tooltip-content'>116k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1696' href='#L1696'><span>1696:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.8k</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
  Branch (<span class='line-number'><a name='L1696' href='#L1696'><span>1696:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1696'><span>1696:7</span></a></span>) to (<span class='line-number'><a href='#L1696'><span>1696:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1696:7)
     Condition C2 --> (1696:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    if (NeedSpace)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1697' href='#L1697'><span>1697:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.6k</span>, <span class='None'>False</span>: <span class='covered-line'>4.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>28.6k</pre></td><td class='code'><pre>      O &lt;&lt; &apos; &apos;;</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;expcnt(&quot; &lt;&lt; Expcnt &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    NeedSpace = true;</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>  if (!IsDefaultLgkmcnt || <div class='tooltip'>PrintAll<span class='tooltip-content'>58.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1703' href='#L1703'><span>1703:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90.6k</span>, <span class='None'>False</span>: <span class='covered-line'>58.9k</span>]
  Branch (<span class='line-number'><a name='L1703' href='#L1703'><span>1703:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>58.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1703'><span>1703:7</span></a></span>) to (<span class='line-number'><a href='#L1703'><span>1703:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1703:7)
     Condition C2 --> (1703:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>90.6k</pre></td><td class='code'><pre>    if (NeedSpace)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1704' href='#L1704'><span>1704:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.4k</span>, <span class='None'>False</span>: <span class='covered-line'>58.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      O &lt;&lt; &apos; &apos;;</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>90.6k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;lgkmcnt(&quot; &lt;&lt; Lgkmcnt &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>90.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printDepCtr(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::DepCtr;</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>  uint64_t Imm16 = MI-&gt;getOperand(OpNo).getImm() &amp; 0xffff;</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>  bool HasNonDefaultVal = false;</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>  if (isSymbolicDepCtrEncoding(Imm16, HasNonDefaultVal, STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1718' href='#L1718'><span>1718:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    int Id = 0;</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    StringRef Name;</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    unsigned Val;</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    bool IsDefault;</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    bool NeedSpace = false;</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>    while (decodeDepCtr(Imm16, Id, Name, Val, IsDefault, STI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1724' href='#L1724'><span>1724:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52k</span>, <span class='None'>False</span>: <span class='covered-line'>368</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>      if (!IsDefault || <div class='tooltip'>!HasNonDefaultVal<span class='tooltip-content'>1.97k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1725' href='#L1725'><span>1725:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>550</span>, <span class='None'>False</span>: <span class='covered-line'>1.97k</span>]
  Branch (<span class='line-number'><a name='L1725' href='#L1725'><span>1725:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1725'><span>1725:11</span></a></span>) to (<span class='line-number'><a href='#L1725'><span>1725:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1725:11)
     Condition C2 --> (1725:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>        if (NeedSpace)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1726' href='#L1726'><span>1726:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>714</span>, <span class='None'>False</span>: <span class='covered-line'>368</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>          O &lt;&lt; &apos; &apos;;</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>        O &lt;&lt; Name &lt;&lt; &apos;(&apos; &lt;&lt; Val &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>        NeedSpace = true;</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    O &lt;&lt; formatHex(Imm16);</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printSDelayALU(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>                                       raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  const char *BadInstId = &quot;/* invalid instid value */&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  static const std::array&lt;const char *, 12&gt; InstIds = {</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>      &quot;NO_DEP&quot;,        &quot;VALU_DEP_1&quot;,    &quot;VALU_DEP_2&quot;,</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>      &quot;VALU_DEP_3&quot;,    &quot;VALU_DEP_4&quot;,    &quot;TRANS32_DEP_1&quot;,</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>      &quot;TRANS32_DEP_2&quot;, &quot;TRANS32_DEP_3&quot;, &quot;FMA_ACCUM_CYCLE_1&quot;,</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>      &quot;SALU_CYCLE_1&quot;,  &quot;SALU_CYCLE_2&quot;,  &quot;SALU_CYCLE_3&quot;};</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  const char *BadInstSkip = &quot;/* invalid instskip value */&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  static const std::array&lt;const char *, 6&gt; InstSkips = {</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>      &quot;SAME&quot;, &quot;NEXT&quot;, &quot;SKIP_1&quot;, &quot;SKIP_2&quot;, &quot;SKIP_3&quot;, &quot;SKIP_4&quot;};</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  unsigned SImm16 = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  const char *Prefix = &quot;&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  unsigned Value = SImm16 &amp; 0xF;</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  if (Value) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1755' href='#L1755'><span>1755:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.4k</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>    const char *Name = Value &lt; InstIds.size() ? <div class='tooltip'>InstIds[Value]<span class='tooltip-content'>10.4k</span></div> : <div class='tooltip'>BadInstId<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1756' href='#L1756'><span>1756:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>    O &lt;&lt; Prefix &lt;&lt; &quot;instid0(&quot; &lt;&lt; Name &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>    Prefix = &quot; | &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  Value = (SImm16 &gt;&gt; 4) &amp; 7;</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  if (Value) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1762' href='#L1762'><span>1762:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.95k</span>, <span class='None'>False</span>: <span class='covered-line'>4.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    const char *Name =</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>        Value &lt; InstSkips.size() ? <div class='tooltip'>InstSkips[Value]<span class='tooltip-content'>5.95k</span></div> : <div class='tooltip'>BadInstSkip<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1764' href='#L1764'><span>1764:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.95k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    O &lt;&lt; Prefix &lt;&lt; &quot;instskip(&quot; &lt;&lt; Name &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    Prefix = &quot; | &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  Value = (SImm16 &gt;&gt; 7) &amp; 0xF;</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  if (Value) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1770' href='#L1770'><span>1770:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.06k</span>, <span class='None'>False</span>: <span class='covered-line'>4.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>    const char *Name = Value &lt; InstIds.size() ? <div class='tooltip'>InstIds[Value]<span class='tooltip-content'>6.05k</span></div> : <div class='tooltip'>BadInstId<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1771' href='#L1771'><span>1771:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.05k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>    O &lt;&lt; Prefix &lt;&lt; &quot;instid1(&quot; &lt;&lt; Name &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>    Prefix = &quot; | &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>6.06k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  if (!*Prefix)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1776' href='#L1776'><span>1776:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    O &lt;&lt; &quot;0&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printHwreg(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>                                   const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  using namespace llvm::AMDGPU::Hwreg;</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  unsigned Val = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  auto [Id, Offset, Width] = HwregEncoding::decode(Val);</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  StringRef HwRegName = getHwreg(Id, STI);</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  O &lt;&lt; &quot;hwreg(&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  if (!HwRegName.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1788' href='#L1788'><span>1788:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.93k</span>, <span class='None'>False</span>: <span class='covered-line'>595</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>    O &lt;&lt; HwRegName;</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>    O &lt;&lt; Id;</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  if (Width != HwregSize::Default || <div class='tooltip'>Offset != HwregOffset::Default<span class='tooltip-content'>868</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1793' href='#L1793'><span>1793:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.66k</span>, <span class='None'>False</span>: <span class='covered-line'>868</span>]
  Branch (<span class='line-number'><a name='L1793' href='#L1793'><span>1793:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>868</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1793'><span>1793:7</span></a></span>) to (<span class='line-number'><a href='#L1793'><span>1793:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1793:7)
     Condition C2 --> (1793:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>    O &lt;&lt; &quot;, &quot; &lt;&lt; Offset &lt;&lt; &quot;, &quot; &lt;&lt; Width;</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>  O &lt;&lt; &apos;)&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>3.53k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUInstPrinter::printEndpgm(const MCInst *MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>                                    raw_ostream &amp;O) {</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  uint16_t Imm = MI-&gt;getOperand(OpNo).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  if (Imm == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1802' href='#L1802'><span>1802:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.5k</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  O &lt;&lt; &apos; &apos; &lt;&lt; formatDec(Imm);</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUGenAsmWriter.inc&quot;</pre></td></tr></table></div></body></html>