{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742293872953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742293872954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 18:31:12 2025 " "Processing started: Tue Mar 18 18:31:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742293872954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742293872954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rom -c rom " "Command: quartus_sta rom -c rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742293872954 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742293873090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742293873182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742293873182 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1742293873229 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1742293873229 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1742293873346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rom.sdc " "Synopsys Design Constraints File file not found: 'rom.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742293873364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293873365 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742293873366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:controller\|alucs\[0\] controller:controller\|alucs\[0\] " "create_clock -period 1.000 -name controller:controller\|alucs\[0\] controller:controller\|alucs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742293873366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " "create_clock -period 1.000 -name ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742293873366 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742293873366 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  to: ROM\|cpu_rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13\|portadataout\[0\] " "From: ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  to: ROM\|cpu_rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742293873369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux9~0  from: datab  to: combout " "Cell: alu\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742293873369 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1742293873369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742293873370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742293873371 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742293873376 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742293873394 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742293873403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742293873403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.551 " "Worst-case setup slack is -11.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.551             -95.963 controller:controller\|alucs\[0\]  " "  -11.551             -95.963 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.790            -170.378 clk  " "  -10.790            -170.378 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.232              -8.469 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "   -4.232              -8.469 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293873406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.599 " "Worst-case hold slack is -0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -1.676 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "   -0.599              -1.676 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 controller:controller\|alucs\[0\]  " "    0.248               0.000 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk  " "    0.313               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293873409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742293873413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742293873416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.386 clk  " "   -3.000             -49.386 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "    0.211               0.000 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 controller:controller\|alucs\[0\]  " "    0.387               0.000 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293873418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742293873471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742293873496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742293873858 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  to: ROM\|cpu_rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13\|portadataout\[0\] " "From: ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  to: ROM\|cpu_rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742293873889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux9~0  from: datab  to: combout " "Cell: alu\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742293873889 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1742293873889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742293873890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742293873897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742293873897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.330 " "Worst-case setup slack is -10.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.330             -85.234 controller:controller\|alucs\[0\]  " "  -10.330             -85.234 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.513            -149.743 clk  " "   -9.513            -149.743 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.665              -7.226 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "   -3.665              -7.226 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293873900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.536 " "Worst-case hold slack is -0.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -1.547 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "   -0.536              -1.547 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 controller:controller\|alucs\[0\]  " "    0.273               0.000 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk  " "    0.300               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293873903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742293873906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742293873908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.359 clk  " "   -3.000             -49.359 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "    0.264               0.000 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 controller:controller\|alucs\[0\]  " "    0.434               0.000 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293873911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293873911 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742293873949 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  to: ROM\|cpu_rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13\|portadataout\[0\] " "From: ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  to: ROM\|cpu_rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742293874008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux9~0  from: datab  to: combout " "Cell: alu\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742293874008 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1742293874008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742293874009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742293874011 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742293874011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.046 " "Worst-case setup slack is -6.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.046             -49.203 controller:controller\|alucs\[0\]  " "   -6.046             -49.203 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.477             -72.342 clk  " "   -5.477             -72.342 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.371              -4.658 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "   -2.371              -4.658 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293874015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.350 " "Worst-case hold slack is -0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -0.990 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "   -0.350              -0.990 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 controller:controller\|alucs\[0\]  " "    0.032               0.000 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk  " "    0.157               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293874021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742293874025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742293874028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.931 clk  " "   -3.000             -50.931 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0  " "    0.171               0.000 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|ram_block1a13~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 controller:controller\|alucs\[0\]  " "    0.351               0.000 controller:controller\|alucs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742293874034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742293874034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742293874408 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742293874408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742293874475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 18:31:14 2025 " "Processing ended: Tue Mar 18 18:31:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742293874475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742293874475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742293874475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742293874475 ""}
