<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001671A1-20030102-P00900.TIF SYSTEM "US20030001671A1-20030102-P00900.TIF" NDATA TIF>
<!ENTITY US20030001671A1-20030102-D00000.TIF SYSTEM "US20030001671A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001671A1-20030102-D00001.TIF SYSTEM "US20030001671A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001671A1-20030102-D00002.TIF SYSTEM "US20030001671A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001671A1-20030102-D00003.TIF SYSTEM "US20030001671A1-20030102-D00003.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001671</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09896198</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010629</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03F001/26</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>330</class>
<subclass>149000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Distortion generation in balanced and unbalanced signals</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Marcel</given-name>
<middle-name>F.C.</middle-name>
<family-name>Schemmann</family-name>
</name>
<residence>
<residence-non-us>
<city>Echt</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Zhijian</given-name>
<family-name>Sun</family-name>
</name>
<residence>
<residence-us>
<city>Jamesville</city>
<state>NY</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Koninklijke Philips Electronics N.V.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>Corporate Patent Counsel</name-1>
<name-2>U.S, Philips Corporation</name-2>
<address>
<address-1>580 White Plains Road</address-1>
<city>Tarrytown</city>
<state>NY</state>
<postalcode>10591</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A method and structure for generation of signal distortion. In a first embodiment, a first signal distortion generator (SDG) receives a pair of balanced input currents &plus;X and &minus;X, each having a same angular frequency &ohgr;. The first SDG generates a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>. G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, and at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero. In a second embodiment, a second SDG receives an unbalanced input current P having an angular frequency &ohgr;. The second SDG generates an output current U<highlight><subscript>OUT </subscript></highlight>of a form P&plus;(&agr;P&plus;&bgr;P<highlight><superscript>2</superscript></highlight>&plus;&ggr;P<highlight><superscript>3</superscript></highlight>)/2. &agr;, &bgr;, and &ggr; are each nonzero and each independent of P. The second SDG includes a distortion generating circuit path that has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Technical Field </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to generation of distortion in an electrical signal line system. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> A nonlinear power amplifier that amplifies an input electrical signal adds undesired distortion components to the signal, and the output signal from the power amplifier includes such distortion components. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> There is a need for a method and structure that enables the output signal from the power amplifier to be free of signal distortion or to have a reduced level of signal distortion. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The present invention provides an electrical structure, comprising a signal distortion generator that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3 </superscript></highlight>wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The present invention provides a method for forming an electrical structure, comprising providing a signal distortion generator that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3 </subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The present invention provides a method for generating signal distortion, comprising: </paragraph>
<paragraph id="P-0009" lvl="2"><number>&lsqb;0009&rsqb;</number> providing a signal distortion generator (SDG) that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero; </paragraph>
<paragraph id="P-0010" lvl="2"><number>&lsqb;0010&rsqb;</number> providing the pair of balanced input currents; </paragraph>
<paragraph id="P-0011" lvl="2"><number>&lsqb;0011&rsqb;</number> receiving by the SDG the pair of balanced input currents; and </paragraph>
<paragraph id="P-0012" lvl="2"><number>&lsqb;0012&rsqb;</number> generating by the SDG the pair of output currents. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The present invention provides an electrical structure, comprising a Type 3 signal distortion generator (SDG) that is configured to receive an unbalanced input current P having an angular frequency &ohgr;, and to generate an output current U<highlight><subscript>OUT </subscript></highlight>of a form P&plus;(&agr;P&plus;&bgr;P<highlight><superscript>2</superscript></highlight>&plus;&ggr;P<highlight><superscript>3</superscript></highlight>)/2, wherein &agr;, &bgr;, and &ggr; are each nonzero and each independent of P, and wherein the SDG includes a distortion path (DP) that has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The present invention provides a method for forming an electrical structure, comprising providing a Type 3 signal distortion generator (SDG) that is configured to receive an unbalanced input current P having an angular frequency &ohgr;, and to generate an output current U<highlight><subscript>OUT </subscript></highlight>of a form p&plus;(&agr;P&plus;&bgr;P<highlight><superscript>2</superscript></highlight>&plus;&ggr;P<highlight><superscript>3</superscript></highlight>)/2, wherein &agr;, &bgr;, and &ggr; are each nonzero and each independent of P, and wherein the SDG includes a distortion path (DP) that has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The present invention provides a method for generating signal distortion, comprising: </paragraph>
<paragraph id="P-0016" lvl="2"><number>&lsqb;0016&rsqb;</number> providing a Type 3 signal distortion generator (SDG) that is configured to receive an unbalanced input current P having an angular frequency &ohgr;, and to generate an output current U<highlight><subscript>OUT </subscript></highlight>of a form P&plus;(&agr;P&plus;&bgr;P<highlight><superscript>2</superscript></highlight>&plus;&ggr;P<highlight><superscript>3</superscript></highlight>)/2, wherein &agr;, &bgr;, and &ggr; are each nonzero and each independent of P, and wherein the SDG includes a distortion path (DP) that has an input impedance ratio of at least 5 and an output impedance ratio of at least 5; </paragraph>
<paragraph id="P-0017" lvl="2"><number>&lsqb;0017&rsqb;</number> providing the unbalanced input current P; </paragraph>
<paragraph id="P-0018" lvl="2"><number>&lsqb;0018&rsqb;</number> receiving by the SDG the unbalanced input current P; and </paragraph>
<paragraph id="P-0019" lvl="2"><number>&lsqb;0019&rsqb;</number> generating by the SDG the output current U<highlight><subscript>OUT</subscript></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The present invention provides a method and structure that enables the output signal from 1.0. the power amplifier to be free of signal distortion or to have a reduced level of signal distortion.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> depicts an electrical structure that includes a signal distortion generator for balanced signals, in accordance with embodiments of the present invention. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> depicts <cross-reference target="DRAWINGS">FIG. 1</cross-reference> with an embodiment of the signal distortion generator. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> depicts an electrical structure that includes a signal distortion generator for an unbalanced signal, in accordance with embodiments of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates an electrical structure <highlight><bold>10</bold></highlight> that includes a signal distortion generator (SDG) <highlight><bold>99</bold></highlight>, in accordance with embodiments of the present invention. An unbalanced electrical signal X<highlight><subscript>IN </subscript></highlight>on transmission line <highlight><bold>14</bold></highlight> is processed by a balun <highlight><bold>12</bold></highlight>. A &ldquo;signal&rdquo; or &ldquo;electrical signal&rdquo;, as used herein, comprises an electrical current, and any variable used herein to represent a signal or electrical signal (e.g., X<highlight><subscript>IN</subscript></highlight>) denotes an electrical current. The unbalanced electrical signal X<highlight><subscript>IN </subscript></highlight>is a periodic electrical signal having an angular frequency &ohgr; (e.g., X<highlight><subscript>IN </subscript></highlight>may be proportional to cos wt where t denotes time). An example of the unbalanced electrical signal X<highlight><subscript>IN </subscript></highlight>is a cable television (CATV) signal. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> A balun <highlight><bold>12</bold></highlight> converts the unbalanced electrical signal X<highlight><subscript>IN </subscript></highlight>into balanced signals &plus;X and &minus;X, each having the angular frequency &ohgr;, on transmission line segments <highlight><bold>16</bold></highlight> and <highlight><bold>22</bold></highlight>, respectively. Although the balun <highlight><bold>12</bold></highlight> may have power losses, such power losses are negligible for the purpose of the present invention. Accordingly, &plus;X and &minus;X may be approximated as &plus;X&equals;X<highlight><subscript>IN</subscript></highlight>/2, and &minus;X&equals;&minus;X<highlight><subscript>IN</subscript></highlight>/2. Definitionally, the balanced signals &plus;X and &minus;X respectively represent electrical currents that are equal in magnitude and opposite in polarity. Thus, the signal &minus;X is equal to &plus;X phased shifted by X radians. In contrast, the unbalanced signal X<highlight><subscript>IN </subscript></highlight>is defined as a signal that is not a balanced signal. The &plus;X and &minus;X balanced signals pass through the SDG <highlight><bold>99</bold></highlight> which outputs signals Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2 </subscript></highlight>as shown, where Q<highlight><subscript>1</subscript></highlight>&equals;&plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2</subscript></highlight>&equals;&minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>. The terms &Dgr;X<highlight><subscript>1 </subscript></highlight>and &Dgr;X<highlight><subscript>2 </subscript></highlight>may each comprise signal distortions proportional to X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>. Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2 </subscript></highlight>are synthesized by a balun <highlight><bold>70</bold></highlight> such that Q<highlight><subscript>2 </subscript></highlight>is phase shifted by &pgr;, resulting in an output signal X<highlight><subscript>OUT</subscript></highlight>&equals;Q<highlight><subscript>1</subscript></highlight>&minus;Q<highlight><subscript>2</subscript></highlight>, i.e., </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>&equals;2<highlight><italic>X&plus;&Dgr;X</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&minus;&Dgr;X</italic></highlight><highlight><subscript>2</subscript></highlight>&emsp;&emsp;(1) </in-line-formula></paragraph>
<paragraph id="P-0026" lvl="7"><number>&lsqb;0026&rsqb;</number> The output signal X<highlight><subscript>OUT </subscript></highlight>is processed by a power amplifier <highlight><bold>74</bold></highlight> which generates an amplified signal X<highlight><subscript>AMP </subscript></highlight>of the form: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>X</italic></highlight><highlight><subscript>AMP</subscript></highlight><highlight><italic>&equals;F</italic></highlight><highlight><subscript>1</subscript></highlight>(<highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>)&plus;<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight>(<highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight><highlight><italic>&plus;F</italic></highlight><highlight><subscript>3</subscript></highlight>(<highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>&emsp;&emsp;(2) </in-line-formula></paragraph>
<paragraph id="P-0027" lvl="7"><number>&lsqb;0027&rsqb;</number> where F<highlight><subscript>1 </subscript></highlight>is an amplification factor, F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2 </superscript></highlight>is a second order distortion, F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3 </superscript></highlight>is a third order distortion, etc. The parameters F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are properties of the power amplifier <highlight><bold>74</bold></highlight> and are independent of X, but may include a dependence on the angular frequency &ohgr;. It is within the scope of the present invention for X<highlight><subscript>AMP </subscript></highlight>to also include high-order terms in (X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>N </superscript></highlight>such that N&gt;3. Such high-order terms do not appear explicitly in Equation (2) even if they are present in X<highlight><superscript>AMP</superscript></highlight>, because either such high-order terms are of negligible magnitude as compared with (X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2 </superscript></highlight>or (X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, or because such high-order terms are not targeted for cancellation by the SDG <highlight><bold>99</bold></highlight> of the present invention in a manner to be described infra. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> If X<highlight><subscript>OUT </subscript></highlight>were the undistorted signal <highlight><bold>2</bold></highlight>X, then X<highlight><subscript>AMP </subscript></highlight>would include an unavoidable residual distortion F<highlight><subscript>2</subscript></highlight>(2X)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(2X)<highlight><superscript>3</superscript></highlight>. The present invention, however, intentionally introduces distortion terms &Dgr;X<highlight><subscript>1 </subscript></highlight>and &Dgr;X<highlight><subscript>2 </subscript></highlight>into X<highlight><subscript>OUT </subscript></highlight>for the purpose of canceling the second order and third order distortion terms in Equation (2), in order to make X<highlight><subscript>AMP </subscript></highlight>distortion free. This is accomplished as follows. Let </paragraph>
<paragraph lvl="0"><in-line-formula>&Dgr;X<highlight><subscript>1</subscript></highlight><highlight><italic>&minus;&Dgr;X</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&equals;G</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>X</italic></highlight><highlight><superscript>2</superscript></highlight><highlight><italic>&plus;G</italic></highlight><highlight><subscript>3</subscript></highlight><highlight><italic>X</italic></highlight><highlight><superscript>3</superscript></highlight>&emsp;&emsp;(3) </in-line-formula></paragraph>
<paragraph id="P-0029" lvl="7"><number>&lsqb;0029&rsqb;</number> where G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3 </superscript></highlight>is generated by the SDG <highlight><bold>99</bold></highlight> in combination with the balun <highlight><bold>70</bold></highlight>. G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each assumed to be independent of X. It is within the scope of the present invention for &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2 </subscript></highlight>to also include linear terms (i.e., proportional to X) as well as high-order terms proportional to X<highlight><superscript>N </superscript></highlight>such that N&gt;3. Such linear or high-order terms do not appear explicitly in Equation (3) even if they are present in &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>, because either such linear or high-order terms are of negligible magnitude as compared with X<highlight><superscript>2 </superscript></highlight>or X<highlight><superscript>3</superscript></highlight>, or because such linear or high-order terms are not being utilized for cancellation of distortion terms appearing in X<highlight><subscript>AMP </subscript></highlight>in Equation (4) as will be described infra. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Substituting Equations (2) and (3) into Equation (1), and neglecting all terms of higher order than 3, yields: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>X</italic></highlight><highlight><subscript>AMP</subscript></highlight><highlight><italic>&equals;F</italic></highlight><highlight><subscript>1</subscript></highlight>(2<highlight><italic>X</italic></highlight>)&plus;(<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&plus;F</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>G</italic></highlight><highlight><subscript>2</subscript></highlight>/4)(2<highlight><italic>X</italic></highlight>)<highlight><superscript>2</superscript></highlight>&plus;(<highlight><italic>F</italic></highlight><highlight><subscript>3</subscript></highlight><highlight><italic>&plus;F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>G</italic></highlight><highlight><subscript>2</subscript></highlight>/2<highlight><italic>&plus;F</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>G</italic></highlight><highlight><subscript>3</subscript></highlight>/8)(2<highlight><italic>X</italic></highlight>)<highlight><superscript>3</superscript></highlight>&emsp;&emsp;(4) </in-line-formula></paragraph>
<paragraph id="P-0031" lvl="7"><number>&lsqb;0031&rsqb;</number> In order to remove the distortion terms from Equation (4), it is necessary that: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&plus;F</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>G</italic></highlight><highlight><subscript>2</subscript></highlight>/4&equals;0 and&emsp;&emsp;(5) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>F</italic></highlight><highlight><subscript>3</subscript></highlight><highlight><italic>&plus;F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>G</italic></highlight><highlight><subscript>2</subscript></highlight>/2&plus;F<highlight><subscript>1</subscript></highlight><highlight><italic>G</italic></highlight><highlight><subscript>3</subscript></highlight>/8&equals;<highlight><bold>0</bold></highlight>&emsp;&emsp;(6) </in-line-formula></paragraph>
<paragraph id="P-0032" lvl="7"><number>&lsqb;0032&rsqb;</number> Equations (5)-(6) have the following solution for G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3</subscript></highlight>: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>G</italic></highlight><highlight><subscript>2</subscript></highlight>&equals;&minus;4<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>&emsp;&emsp;(7) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>G</italic></highlight><highlight><subscript>3</subscript></highlight>&equals;&minus;8<highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&lsqb;F</italic></highlight><highlight><subscript>3</subscript></highlight>&minus;2(<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight>)<highlight><superscript>2</superscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>&rsqb;&emsp;&emsp;(8) </in-line-formula></paragraph>
<paragraph id="P-0033" lvl="7"><number>&lsqb;0033&rsqb;</number> Thus, if G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>satisfy Equations (7) and (8), then X<highlight><subscript>AMP </subscript></highlight>will be free of second order and third order distortion. The parameters F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are characteristic of the power amplifier <highlight><bold>74</bold></highlight> and are assumed to be given. Then, the SDG <highlight><bold>99</bold></highlight> could be configured in such a way that G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>satisfying Equations (7) and (8) are generated by the SDG <highlight><bold>99</bold></highlight> in combination with the balun <highlight><bold>70</bold></highlight>. Since two quantities, namely G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3</subscript></highlight>, must be generated by the SDG <highlight><bold>99</bold></highlight> as constrained by Equations (7) and (8), it is required that the SDG <highlight><bold>99</bold></highlight> have at least two degrees of freedom (i.e., at least two adjustable parameters). </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> depicts <cross-reference target="DRAWINGS">FIG. 1</cross-reference> with an SDG <highlight><bold>98</bold></highlight> exemplifying the SDG <highlight><bold>99</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in accordance with embodiments of the present invention. In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the balun <highlight><bold>12</bold></highlight> converts the unbalanced electrical signal X<highlight><subscript>IN </subscript></highlight>into balanced signals &plus;X and &minus;X, each having the frequency &ohgr;, on transmission line segments <highlight><bold>16</bold></highlight> and <highlight><bold>22</bold></highlight>, respectively. The signal &minus;X is equal to &plus;X phased shifted by &pgr; radians, and X&equals;X<highlight><subscript>IN</subscript></highlight>/2, as in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. After the signal &plus;X passes through a transmission line <highlight><bold>15</bold></highlight> (comprising transmission segments <highlight><bold>16</bold></highlight>, <highlight><bold>17</bold></highlight>, and <highlight><bold>18</bold></highlight>) and other circuitry beginning at circuit path <highlight><bold>25</bold></highlight> to be described infra, and after the signal &minus;X passes through a transmission line <highlight><bold>21</bold></highlight> (comprising transmission segments <highlight><bold>22</bold></highlight>, <highlight><bold>23</bold></highlight>, and <highlight><bold>24</bold></highlight>) and other circuitry beginning at circuit path <highlight><bold>42</bold></highlight> to be described infra, the signals &plus;X and &minus;X are synthesized at the balun <highlight><bold>70</bold></highlight> into the output signal X<highlight><subscript>OUT</subscript></highlight>). The output signal X<highlight><subscript>OUT </subscript></highlight>is passed through the power amplifier <highlight><bold>74</bold></highlight> to generate the amplified signal X<highlight><subscript>AMP</subscript></highlight>, as discussed supra in conjunction with <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The signal &plus;X on transmission line segment <highlight><bold>16</bold></highlight> splits at node <highlight><bold>20</bold></highlight> into two components respectively directed into transmission line segment <highlight><bold>17</bold></highlight> and circuit path <highlight><bold>25</bold></highlight>. The transmission line segment <highlight><bold>17</bold></highlight> is in series with a transmission line segment <highlight><bold>18</bold></highlight> at a node <highlight><bold>38</bold></highlight>. An electrical resistance R<highlight><subscript>1 </subscript></highlight>denotes the combined electrical resistance of the transmission line segments <highlight><bold>17</bold></highlight> and <highlight><bold>18</bold></highlight>, and does not denote an added resistive hardware component. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The circuit path <highlight><bold>25</bold></highlight> is in series with an impedance element <highlight><bold>26</bold></highlight>, an inverting amplifier <highlight><bold>28</bold></highlight>, a nonlinear element <highlight><bold>30</bold></highlight>, and an impedance element <highlight><bold>32</bold></highlight>. The impedance element <highlight><bold>26</bold></highlight>, which has an impedance Z<highlight><subscript>1</subscript></highlight>, comprises a resistor or a filter (e.g., an RC filter). The inverting amplifier <highlight><bold>28</bold></highlight> has a gain G<highlight><subscript>1 </subscript></highlight>and reverses the polarity of any electrical signal that it processes. The nonlinear element <highlight><bold>30</bold></highlight> comprises an ideal diode or an ideal mixer (with the diode or mixer having a bias current I<highlight><subscript>1</subscript></highlight>) such that the nonlinear element <highlight><bold>30</bold></highlight> generates 2<highlight><superscript>nd </superscript></highlight>and 3<highlight><superscript>rd </superscript></highlight>order signal distortion and a negligible first order signal component. That is, if the nonlinear element <highlight><bold>30</bold></highlight> processes a signal x having an angular frequency &ohgr;, then the output signal from the nonlinear element <highlight><bold>30</bold></highlight> will have signal components in x<highlight><superscript>2 </superscript></highlight>and x<highlight><superscript>3</superscript></highlight>, respectively corresponding to signals having frequency 2&ohgr; and 3&ohgr;, and a comparatively negligible signal that is proportional to x. The impedance element <highlight><bold>32</bold></highlight>, which has an impedance Z<highlight><subscript>3</subscript></highlight>, comprises a resistor or a filter (e.g., an RC filter). The aforementioned circuit <highlight><bold>20</bold></highlight> line starting with the circuit path <highlight><bold>25</bold></highlight> terminates at a circuit path <highlight><bold>54</bold></highlight> that feeds into a node <highlight><bold>40</bold></highlight>. Thus a signal Y<highlight><subscript>1 </subscript></highlight>in the circuit path <highlight><bold>54</bold></highlight> combines with the signal &minus;X at the node <highlight><bold>40</bold></highlight> and said combined signal propagates in the direction <highlight><bold>11</bold></highlight> in the transmission line segment <highlight><bold>24</bold></highlight>. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The signal &minus;X on transmission line segment <highlight><bold>22</bold></highlight> splits at node <highlight><bold>34</bold></highlight> into two components respectively directed into transmission line segment <highlight><bold>23</bold></highlight> and circuit path <highlight><bold>42</bold></highlight>. The transmission line segment <highlight><bold>23</bold></highlight> is in series with the transmission line segment <highlight><bold>24</bold></highlight> at the node <highlight><bold>40</bold></highlight>, which is in turn in series with the transmission line segment <highlight><bold>66</bold></highlight> at a node <highlight><bold>65</bold></highlight>. An electrical resistance R<highlight><subscript>2 </subscript></highlight>denotes the combined electrical resistance of the transmission line segments <highlight><bold>23</bold></highlight>, <highlight><bold>24</bold></highlight>, and <highlight><bold>66</bold></highlight>, and does not denote an added resistive hardware component. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The circuit path <highlight><bold>42</bold></highlight> is in series with an impedance element <highlight><bold>46</bold></highlight>, an inverting amplifier <highlight><bold>48</bold></highlight>, a nonlinear element <highlight><bold>50</bold></highlight>, and an impedance element <highlight><bold>52</bold></highlight>. The impedance element <highlight><bold>46</bold></highlight>, which has an impedance Z<highlight><subscript>2</subscript></highlight>, comprises a resistor or a filter (e.g., an RC filter). The inverting amplifier <highlight><bold>48</bold></highlight> has a gain G<highlight><subscript>2 </subscript></highlight>and reverses the polarity of any electrical signal the it processes. The nonlinear element <highlight><bold>50</bold></highlight> comprises an ideal diode or an ideal mixer (with the diode or mixer having a bias current I<highlight><subscript>2</subscript></highlight>) such that the nonlinear element <highlight><bold>50</bold></highlight> generates 2<highlight><superscript>nd </superscript></highlight>and 3<highlight><superscript>rd </superscript></highlight>order signal distortion and a negligible first order signal component. The impedance element <highlight><bold>52</bold></highlight>, which has an impedance Z<highlight><subscript>4</subscript></highlight>, comprises a resistor or a filter (e.g., an RC filter). The aforementioned circuit line starting with the circuit path <highlight><bold>42</bold></highlight> interfaces a switch element <highlight><bold>60</bold></highlight> at node <highlight><bold>59</bold></highlight>. The switch element <highlight><bold>60</bold></highlight> may contact an electrical contact <highlight><bold>64</bold></highlight> of a circuit path <highlight><bold>58</bold></highlight> or an electrical contact <highlight><bold>62</bold></highlight> of a circuit path <highlight><bold>56</bold></highlight>. If the switch element <highlight><bold>60</bold></highlight> contacts the electrical contact <highlight><bold>64</bold></highlight>, then the SDG <highlight><bold>98</bold></highlight> is defined herein as a Type 1 Signal Distortion Generator (&ldquo;Type 1 SDG&rdquo;) and a signal Y<highlight><subscript>2 </subscript></highlight>in the circuit path <highlight><bold>58</bold></highlight> feeds into a node <highlight><bold>65</bold></highlight>. Then the signal Y<highlight><subscript>2 </subscript></highlight>in the circuit path <highlight><bold>58</bold></highlight> combines with the signal &minus;X at the node <highlight><bold>65</bold></highlight> and said combined signal propagates in the direction <highlight><bold>11</bold></highlight> in the transmission line segment <highlight><bold>66</bold></highlight>. If the switch element <highlight><bold>60</bold></highlight> alternatively contacts the electrical contact <highlight><bold>62</bold></highlight>, then the SDG <highlight><bold>98</bold></highlight> is defined herein as a Type 2 Signal Distortion Generator (&ldquo;Type 2 SDG&rdquo;) and the signal Y<highlight><subscript>2 </subscript></highlight>in the circuit path <highlight><bold>56</bold></highlight> feeds into the node <highlight><bold>38</bold></highlight>. Then the signal Y<highlight><subscript>2 </subscript></highlight>in the circuit path <highlight><bold>56</bold></highlight> combines with the signal &plus;X at the node <highlight><bold>38</bold></highlight> and said combined signal propagates in the direction <highlight><bold>11</bold></highlight> in the transmission line segment <highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The following definitions apply to various circuit paths within the SDG <highlight><bold>98</bold></highlight>. The circuit path between nodes <highlight><bold>20</bold></highlight> and <highlight><bold>40</bold></highlight> (and including the circuit path <highlight><bold>25</bold></highlight>) is denoted herein as a first &ldquo;distortion generating circuit path&rdquo;. The circuit path originating at node <highlight><bold>34</bold></highlight> and terminating at either node <highlight><bold>65</bold></highlight> or node <highlight><bold>38</bold></highlight>, is denoted herein as a second &ldquo;distortion generating circuit path.&rdquo;The circuit path originating at <highlight><bold>34</bold></highlight> and terminating at node <highlight><bold>65</bold></highlight>, in conjunction with the SDG <highlight><bold>98</bold></highlight> being a Type 1 SDG, is denoted herein as a &ldquo;second distortion generating circuit path for a Type 1 SDG.&rdquo; The circuit path originating at <highlight><bold>34</bold></highlight> and terminating at node <highlight><bold>38</bold></highlight>, in conjunction with the SDG 98 being a Type 2 SDG, is denoted herein as a &ldquo;second distortion generating circuit path for a Type 2 SDG.&rdquo; The term &ldquo;distortion generating circuit path&rdquo; may appear herein in the alternative shortened form: &ldquo;distortion path&rdquo; (DP). </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Also definitionally, the impedance element <highlight><bold>26</bold></highlight> and the impedance element <highlight><bold>32</bold></highlight> are denoted <highlight><bold>1</bold></highlight>;<highlight><bold>5</bold></highlight>&mdash;as an &ldquo;input impedance element&rdquo; and an &ldquo;output impedance element&rdquo;, respectively, of the first distortion path (or first DP). Similarly, the impedance element <highlight><bold>46</bold></highlight> and the impedance element <highlight><bold>52</bold></highlight> are denoted as an input impedance element and an output impedance element, respectively, of the second distortion path (or second DP). The ratio &verbar;Z<highlight><subscript>1</subscript></highlight>&verbar;/R<highlight><subscript>1 </subscript></highlight>is called an &ldquo;input impedance ratio&rdquo; of the first DP, and &verbar;Z<highlight><subscript>3</subscript></highlight>&verbar;/R<highlight><subscript>2 </subscript></highlight>is called an &ldquo;output impedance ratio&rdquo; of the first DP. Similarly, the ratio &verbar;Z<highlight><subscript>2</subscript></highlight>&verbar;/R<highlight><subscript>2 </subscript></highlight>is called an &ldquo;input impedance ratio&rdquo; of the second DP, &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>2 </subscript></highlight>is called an &ldquo;output impedance ratio&rdquo; of the second DP for a Type 1 SDG, and &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>1 </subscript></highlight>is called an &ldquo;output impedance ratio&rdquo; of the second DP for a Type 2 SDG. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The split of the signal &plus;X between the transmission line segment <highlight><bold>17</bold></highlight> and circuit path <highlight><bold>25</bold></highlight> at the node <highlight><bold>20</bold></highlight> depends on the ratio of &verbar;Z<highlight><subscript>1</subscript></highlight>&verbar;/R<highlight><subscript>1</subscript></highlight>. It is assumed herein that &verbar;Z<highlight><subscript>1</subscript></highlight>&verbar;/R<highlight><subscript>1</subscript></highlight>&gE;5, so that only a small fraction of &plus;X branches into the circuit path <highlight><bold>25</bold></highlight>, and almost all of &plus;X continues along the transmission line segment <highlight><bold>17</bold></highlight>. As &verbar;Z<highlight><subscript>1</subscript></highlight>&verbar;/R<highlight><subscript>1 </subscript></highlight>increases, the small fraction deceases (e.g., &verbar;Z<highlight><subscript>1</subscript></highlight>&verbar;/R<highlight><subscript>1&equals;15 </subscript></highlight>results in a lower small fraction than does &verbar;Z<highlight><subscript>1</subscript></highlight>&verbar;/R<highlight><subscript>1</subscript></highlight>&equals;5). Accordingly, the signal moving in the transmission line segment <highlight><bold>17</bold></highlight> in the direction <highlight><bold>11</bold></highlight> is approximated herein as&plus;X. The signal fed into the circuit path <highlight><bold>25</bold></highlight> is &egr;<highlight><subscript>1</subscript></highlight>X, wherein &egr;<highlight><subscript>1 </subscript></highlight>is a positive real number satisfying &egr;<highlight><subscript>1</subscript></highlight><custom-character file="US20030001671A1-20030102-P00900.TIF" wi="20" he="20" id="custom-character-00001"/>1. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The split of the signal &minus;X between the transmission line segment <highlight><bold>23</bold></highlight> and circuit path <highlight><bold>42</bold></highlight> at the node <highlight><bold>34</bold></highlight> depends on the ratio of &verbar;Z<highlight><subscript>2</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>. It is assumed herein that &verbar;Z<highlight><subscript>2</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&gE;5, so that only a small fraction of &minus;X branches into the circuit path <highlight><bold>42</bold></highlight>, and almost all of &minus;X continues along the transmission line segment <highlight><bold>23</bold></highlight>. As &verbar;Z<highlight><subscript>2</subscript></highlight>&verbar;/R<highlight><subscript>2 </subscript></highlight>increases, the small fraction deceases (e.g., &verbar;Z<highlight><subscript>2</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&equals;15 results in a lower small fraction than does &verbar;Z<highlight><subscript>2</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&equals;5). Accordingly, the signal moving in the transmission line segment <highlight><bold>23</bold></highlight> in the direction <highlight><bold>11</bold></highlight> is approximated herein as &minus;X. The signal fed into the circuit path <highlight><bold>42</bold></highlight> is &minus;&egr;<highlight><subscript>2</subscript></highlight>X, wherein &egr;<highlight><subscript>2 </subscript></highlight>is a positive real number satisfying &egr;<highlight><subscript>2</subscript></highlight><custom-character file="US20030001671A1-20030102-P00900.TIF" wi="20" he="20" id="custom-character-00002"/>1. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The impedance Z<highlight><subscript>3 </subscript></highlight>is assumed to satisfy &verbar;Z<highlight><subscript>3</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&gE;5, in order to prevent the transmission line segment <highlight><bold>23</bold></highlight> from being loaded by the nonlinear element <highlight><bold>30</bold></highlight> (i.e., to prevent current backflow from the transmission line segment <highlight><bold>23</bold></highlight> into the circuit path <highlight><bold>54</bold></highlight>). The degree of protection against the transmission line segment <highlight><bold>23</bold></highlight> being so loaded by the nonlinear element <highlight><bold>30</bold></highlight> increases as &verbar;Z<highlight><subscript>3</subscript></highlight>&verbar;/R<highlight><subscript>2 </subscript></highlight>increases (e.g., &verbar;Z<highlight><subscript>3</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&equals;15 is more protective than is &verbar;Z<highlight><subscript>3</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&equals;5). </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The impedance Z<highlight><subscript>4 </subscript></highlight>is assumed to satisfy &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&gt;5, in order to prevent the transmission line segment <highlight><bold>23</bold></highlight> from being loaded by the nonlinear element <highlight><bold>50</bold></highlight> when the switch element <highlight><bold>60</bold></highlight> contacts the electrical contact <highlight><bold>64</bold></highlight> with a Type 1 SDG <highlight><bold>98</bold></highlight>. The degree of protection against the transmission line segment <highlight><bold>23</bold></highlight> being so loaded by the nonlinear element <highlight><bold>50</bold></highlight> increases as &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>2 </subscript></highlight>increases (e.g., &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&equals;15 is more protective than is &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>2</subscript></highlight>&equals;5). </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> Similarly, the impedance Z<highlight><subscript>4 </subscript></highlight>is also assumed to satisfy &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>1</subscript></highlight>&gt;5, in order to prevent the transmission line segment <highlight><bold>17</bold></highlight> from being loaded by the nonlinear element <highlight><bold>50</bold></highlight> when the switch element <highlight><bold>60</bold></highlight> contacts the electrical contact <highlight><bold>62</bold></highlight> with a Type 2 SDG <highlight><bold>98</bold></highlight>. The degree of protection against the transmission line segment <highlight><bold>17</bold></highlight> being so loaded by the nonlinear element <highlight><bold>50</bold></highlight> increases as &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>1 </subscript></highlight>increases (e.g., &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>1</subscript></highlight>&equals;15 is more protective than is &verbar;Z<highlight><subscript>4</subscript></highlight>&verbar;/R<highlight><subscript>1</subscript></highlight>&equals;5). </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In the first distortion generating circuit path (between nodes <highlight><bold>20</bold></highlight> and <highlight><bold>40</bold></highlight>), the inverting amplifier <highlight><bold>28</bold></highlight> amplifies the signal &egr;<highlight><subscript>1</subscript></highlight>X and reverses its polarity. Consequently, the nonlinear element <highlight><bold>30</bold></highlight> receives as input a signal proportional to &minus;X and generates as output second and third order distortion terms respectively proportional to (&minus;X)<highlight><superscript>2 </superscript></highlight>and (&minus;X)<highlight><superscript>3 </superscript></highlight>and a comparatively small linear term proportional to (&minus;X). Hence the signal Y<highlight><subscript>1 </subscript></highlight>in circuit path <highlight><bold>54</bold></highlight> is approximately of the form </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>Y</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&equals;A</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>X</italic></highlight><highlight><superscript>2</superscript></highlight><highlight><italic>&minus;B</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>X</italic></highlight><highlight><superscript>3</superscript></highlight>&emsp;&emsp;(9) </in-line-formula></paragraph>
<paragraph id="P-0047" lvl="7"><number>&lsqb;0047&rsqb;</number> where A<highlight><subscript>1 </subscript></highlight>and B<highlight><subscript>1 </subscript></highlight>are each a function of: the impedance Z<highlight><subscript>1 </subscript></highlight>of the impedance element <highlight><bold>26</bold></highlight>, the gain G<highlight><subscript>1 </subscript></highlight>of the inverting amplifier <highlight><bold>28</bold></highlight>, the bias current I<highlight><subscript>1 </subscript></highlight>of the nonlinear element <highlight><bold>30</bold></highlight> (i.e., mixer or diode), and the impedance Z<highlight><subscript>3 </subscript></highlight>of the impedance element <highlight><bold>32</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> In the second distortion generating circuit path (beginning at nodes <highlight><bold>34</bold></highlight> and ending at node <highlight><bold>65</bold></highlight> or <highlight><bold>38</bold></highlight>, the inverting amplifier <highlight><bold>48</bold></highlight> amplifies the signal &minus;&egr;<highlight><subscript>2</subscript></highlight>X and reverses its polarity. <highlight><bold>20</bold></highlight> Consequently, the nonlinear element <highlight><bold>50</bold></highlight> receives as input a signal proportional to &plus;X and generates as output second and third order distortion terms respectively proportional to (&plus;X)<highlight><superscript>2 </superscript></highlight>and (&plus;X)<highlight><superscript>3 </superscript></highlight>and a comparatively small linear term proportional to &plus;X. Hence the signal Y<highlight><subscript>2 </subscript></highlight>in circuit path <highlight><bold>58</bold></highlight> or <highlight><bold>56</bold></highlight> is approximately of the form </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>Y</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&equals;A</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>X</italic></highlight><highlight><superscript>2</superscript></highlight><highlight><italic>&plus;B</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>X</italic></highlight><highlight><superscript>3</superscript></highlight>&emsp;&emsp;(10) </in-line-formula></paragraph>
<paragraph id="P-0049" lvl="7"><number>&lsqb;0049&rsqb;</number> where A<highlight><subscript>2 </subscript></highlight>and B<highlight><subscript>2 </subscript></highlight>are each a function of: the impedance Z<highlight><subscript>2 </subscript></highlight>of the impedance element <highlight><bold>46</bold></highlight>, the gain G<highlight><subscript>2 </subscript></highlight>of the inverting amplifier <highlight><bold>48</bold></highlight>, the bias current <highlight><bold>12</bold></highlight> of the nonlinear element <highlight><bold>50</bold></highlight> (i.e., mixer or diode), and the impedance Z<highlight><subscript>4 </subscript></highlight>of the impedance element <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> For a Type 1 SDG <highlight><bold>98</bold></highlight>, the output signal Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2 </subscript></highlight>are Q<highlight><subscript>1</subscript></highlight>&equals;&plus;X and Q<highlight><subscript>2</subscript></highlight>&equals;&minus;X&plus;Y<highlight><subscript>1</subscript></highlight>&plus;Y<highlight><subscript>2</subscript></highlight>. Thus using Q<highlight><subscript>1</subscript></highlight>&equals;&plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2</subscript></highlight>&equals;&minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, as discussed supra in conjunction with <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, it follows that &Dgr;X<highlight><subscript>1</subscript></highlight>&equals;0 and &Dgr;X<highlight><subscript>2</subscript></highlight>&equals;Y<highlight><subscript>1</subscript></highlight>&plus;Y<highlight><subscript>2</subscript></highlight>&equals;(A<highlight><subscript>1</subscript></highlight>&plus;A<highlight><subscript>2</subscript></highlight>)X<highlight><superscript>2</superscript></highlight>&plus;(B<highlight><subscript>2</subscript></highlight>&minus;B<highlight><subscript>1</subscript></highlight>)X<highlight><superscript>3</superscript></highlight>. Therefore, </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>&Dgr;X</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&minus;&Dgr;X</italic></highlight><highlight><subscript>2</subscript></highlight>&equals;&minus;(<highlight><italic>A</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&plus;A</italic></highlight><highlight><subscript>2</subscript></highlight>)<highlight><italic>X</italic></highlight><highlight><superscript>2</superscript></highlight>&minus;(<highlight><italic>B</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&minus;B</italic></highlight><highlight><subscript>1</subscript></highlight>)<highlight><italic>X</italic></highlight><highlight><superscript>3</superscript></highlight>&emsp;&emsp;(11) </in-line-formula></paragraph>
<paragraph id="P-0051" lvl="7"><number>&lsqb;0051&rsqb;</number> Applying Equation (11) to Equations (1), (3), and (7)-(8) leads to: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>&equals;2<highlight><italic>X</italic></highlight>&minus;(<highlight><italic>A</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&plus;A</italic></highlight><highlight><subscript>2</subscript></highlight>)<highlight><italic>X</italic></highlight><highlight><superscript>2</superscript></highlight>&minus;(<highlight><italic>B</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&minus;B</italic></highlight><highlight><subscript>1</subscript></highlight>)<highlight><italic>X</italic></highlight><highlight><superscript>3</superscript></highlight>&emsp;&emsp;(12) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>A</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&plus;A</italic></highlight><highlight><subscript>2</subscript></highlight>&equals;4<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>&emsp;&emsp;(13) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>B</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&minus;B</italic></highlight><highlight><subscript>1</subscript></highlight>&equals;8<highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>(<highlight><italic>F</italic></highlight><highlight><subscript>3</subscript></highlight>&minus;2<highlight><italic>&lsqb;F</italic></highlight><highlight><subscript>2</subscript></highlight>&rsqb;<highlight><superscript>2</superscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>)&emsp;&emsp;(14) </in-line-formula></paragraph>
<paragraph id="P-0052" lvl="7"><number>&lsqb;0052&rsqb;</number> where G<highlight><subscript>2</subscript></highlight>&equals;&minus;(A<highlight><subscript>1</subscript></highlight>&plus;A<highlight><subscript>2</subscript></highlight>) and G<highlight><subscript>3</subscript></highlight>&equals;&minus;(B<highlight><subscript>2</subscript></highlight>&minus;B<highlight><subscript>1</subscript></highlight>). Thus, given parameters F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>of the power amplifier <highlight><bold>74</bold></highlight>, second order distortion in X<highlight><subscript>AMP </subscript></highlight>is eliminated if A<highlight><subscript>1 </subscript></highlight>and A<highlight><subscript>2 </subscript></highlight>are chosen to satisfy Equation (13), and third order distortion in X<highlight><subscript>AMP </subscript></highlight>is eliminated if B<highlight><subscript>1 </subscript></highlight>and B<highlight><subscript>2 </subscript></highlight>are chosen to satisfy Equation (14). One of ordinary skill in the art could adjust Z<highlight><subscript>1</subscript></highlight>, G<highlight><subscript>1</subscript></highlight>, I<highlight><subscript>1</subscript></highlight>, Z<highlight><subscript>3</subscript></highlight>, Z<highlight><subscript>2</subscript></highlight>, G<highlight><subscript>2</subscript></highlight>, I<highlight><subscript>2</subscript></highlight>, and Z<highlight><subscript>4</subscript></highlight>, to determine values of A<highlight><subscript>1</subscript></highlight>, A<highlight><subscript>2</subscript></highlight>, B<highlight><subscript>1</subscript></highlight>, and B<highlight><subscript>2 </subscript></highlight>that satisfy Equations (13) and (14). </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> The Type 1 SDG <highlight><bold>98</bold></highlight> is said to have &ldquo;DP symmetry&rdquo; if the first distortion path (between nodes <highlight><bold>20</bold></highlight> and <highlight><bold>40</bold></highlight>) is electrically equal to the second distortion path (between nodes <highlight><bold>34</bold></highlight> and <highlight><bold>65</bold></highlight>) (i.e., if Z<highlight><subscript>1</subscript></highlight>&equals;Z<highlight><subscript>2</subscript></highlight>, G<highlight><subscript>1</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>, I<highlight><subscript>1</subscript></highlight>&equals;I<highlight><subscript>2</subscript></highlight>, and Z<highlight><subscript>3</subscript></highlight>&equals;Z<highlight><subscript>4</subscript></highlight>). If the Type 1 SDG <highlight><bold>98</bold></highlight> has &ldquo;DP symmetry,&rdquo; then A<highlight><subscript>1</subscript></highlight>&equals;A<highlight><subscript>2</subscript></highlight>&equals;A and B<highlight><subscript>1</subscript></highlight>&equals;B<highlight><subscript>2</subscript></highlight>&equals;B<highlight><subscript>1 </subscript></highlight>and from Equations (12) and (13): </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>&equals;2<highlight><italic>X&minus;</italic></highlight>2<highlight><italic>AX</italic></highlight><highlight><superscript>2</superscript></highlight>&emsp;&emsp;(15) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>and <highlight><italic>A&equals;</italic></highlight>2<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>&emsp;&emsp;(16) </in-line-formula></paragraph>
<paragraph id="P-0054" lvl="7"><number>&lsqb;0054&rsqb;</number> However, Equation (14) cannot be satisfied since B<highlight><subscript>2</subscript></highlight>&minus;B<highlight><subscript>1</subscript></highlight>&equals;0. Thus the aforementioned assumption of symmetry for the Type 1 SDG <highlight><bold>98</bold></highlight> does not permit elimination of third order distortion in X<highlight><subscript>AMP</subscript></highlight>, but nonetheless eliminates second order distortion in X<highlight><subscript>AMP </subscript></highlight>since one of ordinary skill in the art can choose values of Z<highlight><subscript>1</subscript></highlight>, G<highlight><subscript>1</subscript></highlight>, I<highlight><subscript>1 </subscript></highlight>Z<highlight><subscript>3 </subscript></highlight>such that A is determined to satisfy Equation (16). </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> For a Type 2 SDG <highlight><bold>98</bold></highlight>, the output signal Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2 </subscript></highlight>are Q<highlight><subscript>1&equals;&plus;X&plus;Y</subscript></highlight><highlight><subscript>2 </subscript></highlight>and Q<highlight><subscript>2</subscript></highlight>&equals;&minus;X&plus;Y<highlight><subscript>1</subscript></highlight>. Thus using Q<highlight><subscript>1</subscript></highlight>&equals;&plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2</subscript></highlight>&equals;&minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, as discussed supra in conjunction with <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, it follows that &Dgr;X<highlight><subscript>1</subscript></highlight>&equals;Y<highlight><subscript>2</subscript></highlight>&equals;A<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;B<highlight><subscript>2</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, and &Dgr;X<highlight><subscript>2</subscript></highlight>&equals;Y<highlight><subscript>1</subscript></highlight>&equals;A<highlight><subscript>1</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&minus;B<highlight><subscript>1</subscript></highlight>X<highlight><superscript>3</superscript></highlight>. Therefore, </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>&Dgr;X</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&minus;&Dgr;X</italic></highlight><highlight><subscript>2</subscript></highlight>&equals;(<highlight><italic>A</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&minus;A</italic></highlight><highlight><subscript>1</subscript></highlight>)<highlight><italic>X</italic></highlight><highlight><superscript>2</superscript></highlight>&plus;(<highlight><italic>B</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&plus;B</italic></highlight><highlight><subscript>1</subscript></highlight>)X<highlight><superscript>3</superscript></highlight>&emsp;&emsp;(17) </in-line-formula></paragraph>
<paragraph id="P-0056" lvl="7"><number>&lsqb;0056&rsqb;</number> Applying Equation (17) to Equations (1), (3), and (7)-(8) leads to: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>&equals;2<highlight><italic>X</italic></highlight>&plus;(<highlight><italic>A</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&minus;A</italic></highlight><highlight><subscript>1</subscript></highlight>)<highlight><italic>X</italic></highlight><highlight><superscript>2</superscript></highlight>&plus;(<highlight><italic>B</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&plus;B</italic></highlight><highlight><subscript>1</subscript></highlight>)<highlight><italic>X</italic></highlight><highlight><superscript>3</superscript></highlight>&emsp;&emsp;(18) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>A</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&minus;A</italic></highlight><highlight><subscript>2</subscript></highlight>&equals;4<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>&emsp;&emsp;(19) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>B</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>&plus;B</italic></highlight><highlight><subscript>1</subscript></highlight>&equals;&minus;8<highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&lsqb;F</italic></highlight><highlight><subscript>3</subscript></highlight>&minus;2(<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight>)<highlight><superscript>2</superscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>&rsqb;&emsp;&emsp;(20) </in-line-formula></paragraph>
<paragraph id="P-0057" lvl="7"><number>&lsqb;0057&rsqb;</number> where G<highlight><subscript>2</subscript></highlight>&equals;A<highlight><subscript>2</subscript></highlight>&minus;A<highlight><subscript>1 </subscript></highlight>and G<highlight><subscript>3</subscript></highlight>&equals;B<highlight><subscript>2</subscript></highlight>&plus;B<highlight><subscript>1</subscript></highlight>. Thus, given parameters F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>of the power amplifier <highlight><bold>74</bold></highlight>, second order distortion in X<highlight><subscript>AMP </subscript></highlight>is eliminated if A<highlight><subscript>1 </subscript></highlight>and A<highlight><subscript>2 </subscript></highlight>are chosen to satisfy Equation (19), and third order distortion in X<highlight><subscript>AMP </subscript></highlight>is eliminated if B<highlight><subscript>1 </subscript></highlight>and B<highlight><subscript>2 </subscript></highlight>are chosen to satisfy Equation (20). One of ordinary skill in the art could adjust Z<highlight><subscript>1</subscript></highlight>, G<highlight><subscript>1</subscript></highlight>, I<highlight><subscript>1</subscript></highlight>, Z<highlight><subscript>3</subscript></highlight>, Z<highlight><subscript>2</subscript></highlight>, G<highlight><subscript>2</subscript></highlight>, I<highlight><subscript>2</subscript></highlight>, and Z<highlight><subscript>4</subscript></highlight>, to determine values of A<highlight><subscript>1</subscript></highlight>, A<highlight><subscript>2</subscript></highlight>, B<highlight><subscript>1</subscript></highlight>, and B<highlight><subscript>2 </subscript></highlight>that satisfy Equations (19) and (20). </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The Type 2 SDG <highlight><bold>98</bold></highlight> is said to have &ldquo;DP symmetry&rdquo; if the first distortion path (between nodes <highlight><bold>20</bold></highlight> and <highlight><bold>40</bold></highlight>) is electrically equal to the second distortion path (between nodes <highlight><bold>34</bold></highlight> and <highlight><bold>38</bold></highlight>) (i.e., if Z<highlight><subscript>1</subscript></highlight>&equals;Z<highlight><subscript>2</subscript></highlight>, G<highlight><subscript>1</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>, I<highlight><subscript>1</subscript></highlight>&equals;I<highlight><subscript>2</subscript></highlight>, and Z<highlight><subscript>3</subscript></highlight>&equals;Z<highlight><subscript>4</subscript></highlight>). If the Type 2 SDG <highlight><bold>98</bold></highlight> has &ldquo;DP symmetry,&rdquo; then A<highlight><subscript>1</subscript></highlight>&equals;A<highlight><subscript>2</subscript></highlight>&equals;A and B<highlight><subscript>1</subscript></highlight>&equals;B<highlight><subscript>2</subscript></highlight>&equals;B<highlight><subscript>1 </subscript></highlight>and from Equations (18) and (20): </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>X</italic></highlight><highlight><subscript>OUT</subscript></highlight>&equals;2<highlight><italic>X</italic></highlight>&plus;2<highlight><italic>BX</italic></highlight><highlight><superscript>2</superscript></highlight>&emsp;&emsp;(21) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>and <highlight><italic>B</italic></highlight>&equals;&minus;4<highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&lsqb;F</italic></highlight><highlight><subscript>3</subscript></highlight>&minus;2(<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight>)<highlight><superscript>2</superscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>&rsqb;&emsp;&emsp;(22) </in-line-formula></paragraph>
<paragraph id="P-0059" lvl="7"><number>&lsqb;0059&rsqb;</number> However, Equation (19) cannot be satisfied since A<highlight><subscript>2</subscript></highlight>&minus;A<highlight><subscript>1</subscript></highlight>&equals;0. Thus the aforementioned assumption of symmetry for the Type 2 SDG <highlight><bold>98</bold></highlight> does not permit elimination of second order distortion in X<highlight><subscript>AMP</subscript></highlight>, but nonetheless eliminates third order distortion in X<highlight><subscript>AMP </subscript></highlight>since one of ordinary skill in the art can choose values of Z<highlight><subscript>1</subscript></highlight>, G<highlight><subscript>1</subscript></highlight>, B<highlight><subscript>1</subscript></highlight>, Z<highlight><subscript>3 </subscript></highlight>such that B is determined to satisfy Equation (22). </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> While the SDGs <highlight><bold>99</bold></highlight> and <highlight><bold>98</bold></highlight> of <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>, respectively, have been applied to distortion of balanced signals of a single frequency &ohgr;, the SDGs <highlight><bold>99</bold></highlight> and <highlight><bold>98</bold></highlight> may be used to generate distortion for multiple frequency balanced signals (i.e., either for discrete frequencies or for a continuum of frequencies). For multiple frequency applications, the present invention can be used to eliminate second and/or third order distortion in X<highlight><subscript>AMP </subscript></highlight>for the worst-case frequency (i.e., the frequency ascertained to be the most limiting frequency in the design application). Note that second and/or third order distortion in X<highlight><subscript>AMP </subscript></highlight>can be totally eliminated for more than one relevant frequency (i.e., a frequency for which distortion is to be eliminated or reduced) to the extent that a sufficient number of degrees of freedom (i.e., number of electrical parameters that may be adjusted) of the SDGs <highlight><bold>99</bold></highlight> aor <highlight><bold>98</bold></highlight> are available. If the number of such relevant frequencies is such that an insufficient number of such degrees of freedom are available, then the present invention may be used to reduce, but not eliminate, distortion for said relevant frequencies to an extent that the resulting reduced distortion in said relevant frequencies are within acceptable design limits. The reduced distortion in said relevant frequencies may be achieved by choosing design values of Z<highlight><subscript>1</subscript></highlight>, G<highlight><subscript>1</subscript></highlight>, I<highlight><subscript>1 </subscript></highlight>Z<highlight><subscript>3</subscript></highlight>, Z<highlight><subscript>2</subscript></highlight>, G<highlight><subscript>2</subscript></highlight>, I<highlight><subscript>2</subscript></highlight>, and Z<highlight><subscript>4 </subscript></highlight>such that the coefficients of (2X)<highlight><superscript>2 </superscript></highlight>and (2X)<highlight><superscript>3 </superscript></highlight>in Equation (4) have acceptably bounded values for the relevant frequencies under consideration. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> depicts an electrical structure <highlight><bold>80</bold></highlight> that includes a signal distortion generator <highlight><bold>97</bold></highlight> for generating distortion in an unbalanced signal U<highlight><subscript>IN </subscript></highlight>on input line <highlight><bold>81</bold></highlight>, in accordance with embodiments of the present invention. The unbalanced signal U<highlight><subscript>IN </subscript></highlight>is a periodic electrical signal having an angular frequency &ohgr;. U<highlight><subscript>IN </subscript></highlight>enters a node <highlight><bold>82</bold></highlight> at which U<highlight><subscript>IN </subscript></highlight>splits into signal P in transmission line segment <highlight><bold>83</bold></highlight> and signal &egr;P in circuit path <highlight><bold>84</bold></highlight> of a signal distortion generator (SDG) <highlight><bold>97</bold></highlight>, wherein P is approximately equal to U<highlight><subscript>IN </subscript></highlight>and wherein &egr; is a positive real number such that &egr;<custom-character file="US20030001671A1-20030102-P00900.TIF" wi="20" he="20" id="custom-character-00003"/>1. The transmission line segment <highlight><bold>83</bold></highlight> has a transmission line resistance R<highlight><subscript>5</subscript></highlight>. The SDG <highlight><bold>97</bold></highlight> includes a series arrangement of an impedance element <highlight><bold>85</bold></highlight>, an amplifier structure <highlight><bold>86</bold></highlight>, and a nonlinear element <highlight><bold>87</bold></highlight>, and an impedance element <highlight><bold>88</bold></highlight>. The impedance element <highlight><bold>85</bold></highlight>, which has an impedance Z<highlight><subscript>1</subscript></highlight>, comprises a resistor or a filter (e.g., an RC filter). The amplifier structure <highlight><bold>86</bold></highlight> has a gain G<highlight><subscript>5 </subscript></highlight>and comprises one or more amplifiers as needed to have the gain G<highlight><subscript>5</subscript></highlight>. The nonlinear element <highlight><bold>87</bold></highlight> comprises an non-ideal diode or an non-ideal mixer, either of which generates a first order signal component and 2<highlight><superscript>nd </superscript></highlight>and 3<highlight><superscript>rd </superscript></highlight>order signal distortion that depends on the bias current Is of the nonlinear element <highlight><bold>87</bold></highlight>. The impedance element <highlight><bold>88</bold></highlight>, which has an impedance Z<highlight><subscript>6</subscript></highlight>, comprises a resistor or a filter (e.g., an RC filter). It is assumed that &verbar;Z<highlight><subscript>5</subscript></highlight>&verbar;/R<highlight><subscript>5</subscript></highlight>&gE;5 and &verbar;Z<highlight><subscript>6</subscript></highlight>&verbar;/R<highlight><subscript>5</subscript></highlight>&gE;5, so that the signal &egr;P in circuit path <highlight><bold>84</bold></highlight> is small compared with P (i.e., &egr;<custom-character file="US20030001671A1-20030102-P00900.TIF" wi="20" he="20" id="custom-character-00004"/>1 as stated supra). Since the nonlinear element <highlight><bold>87</bold></highlight> is non-ideal, the output signal U<highlight><subscript>D </subscript></highlight>in circuit path segment <highlight><bold>91</bold></highlight> comprises a linear signal term as well as second and third order distortion terms, and is of the form: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>U</italic></highlight><highlight><subscript>D</subscript></highlight><highlight><italic>&equals;&agr;P&plus;&bgr;P</italic></highlight><highlight><superscript>2</superscript></highlight><highlight><italic>&plus;&ggr;P</italic></highlight><highlight><superscript>3</superscript></highlight>&emsp;&emsp;(23) </in-line-formula></paragraph>
<paragraph id="P-0062" lvl="7"><number>&lsqb;0062&rsqb;</number> where &agr;, &bgr;, and &ggr; each are a function of Z<highlight><subscript>5</subscript></highlight>, G<highlight><subscript>5</subscript></highlight>, I<highlight><subscript>5</subscript></highlight>, and Z<highlight><subscript>6</subscript></highlight>. U<highlight><subscript>D </subscript></highlight>enters the node <highlight><bold>89</bold></highlight> and splits into components U<highlight><superscript>&plus;</superscript></highlight> and U<highlight><superscript>&minus;</superscript></highlight>, wherein U<highlight><superscript>&plus;</superscript></highlight>&equals;U<highlight><subscript>D</subscript></highlight>/2 and is in the direction <highlight><bold>8</bold></highlight>, wherein U<highlight><superscript>&minus;</superscript></highlight>&equals;U<highlight><subscript>D</subscript></highlight>/2 and is in the direction <highlight><bold>9</bold></highlight> that is opposite to the direction <highlight><bold>8</bold></highlight>. Hence, the total signal current U<highlight><subscript>OUT </subscript></highlight>entering a power amplifier <highlight><bold>74</bold></highlight> from the transmission line segment <highlight><bold>90</bold></highlight> is a sum of P and U<highlight><superscript>&plus;</superscript></highlight>; i.e., </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>U</italic></highlight><highlight><subscript>OUT</subscript></highlight><highlight><italic>&equals;P</italic></highlight>&plus;(&agr;<highlight><italic>P&plus;&bgr;P</italic></highlight><highlight><superscript>2</superscript></highlight><highlight><italic>&plus;&ggr;P</italic></highlight><highlight><superscript>3</superscript></highlight>)/2&emsp;&emsp;(24) </in-line-formula></paragraph>
<paragraph id="P-0063" lvl="7"><number>&lsqb;0063&rsqb;</number> Noting from the discussion supra of Equation (2), the power amplifier <highlight><bold>74</bold></highlight> is characterized by frequency-dependent parameters F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>as follows: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>U</italic></highlight><highlight><subscript>AMP</subscript></highlight><highlight><italic>&equals;F</italic></highlight><highlight><subscript>1</subscript></highlight>(<highlight><italic>U</italic></highlight><highlight><subscript>OUT</subscript></highlight>)&plus;<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight>(<highlight><italic>U</italic></highlight><highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight><highlight><italic>&plus;F</italic></highlight><highlight><subscript>3</subscript></highlight>(<highlight><italic>U</italic></highlight><highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>&emsp;&emsp;(25) </in-line-formula></paragraph>
<paragraph id="P-0064" lvl="7"><number>&lsqb;0064&rsqb;</number> where U<highlight><subscript>AMP </subscript></highlight>is the amplified signal output in node <highlight><bold>76</bold></highlight> from the power amplifier <highlight><bold>74</bold></highlight>. Thus, if U<highlight><subscript>OUT </subscript></highlight>of Equation (24) is plugged into Equation (25), and if the resulting multiplicative terms on P<highlight><superscript>2 </superscript></highlight>and P<highlight><superscript>3</superscript></highlight>in U<highlight><subscript>AMP </subscript></highlight>are set equal to zero, then the following equations result: </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>F</italic></highlight><highlight><subscript>1</subscript></highlight>&bgr;/2<highlight><italic>&plus;F</italic></highlight><highlight><subscript>2</subscript></highlight>(1&plus;&agr;/2)<highlight><superscript>2</superscript></highlight>&equals;0&emsp;&emsp;(26) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>F<highlight><subscript>1</subscript></highlight>&ggr;y/2<highlight><italic>&plus;F</italic></highlight><highlight><subscript>2</subscript></highlight>(1&plus;&agr;/2)&bgr;&plus;<highlight><italic>F</italic></highlight><highlight><subscript>3</subscript></highlight>(1&plus;&agr;/2)<highlight><superscript>3</superscript></highlight>&equals;<highlight><bold>0</bold></highlight>&emsp;&emsp;(27) </in-line-formula></paragraph>
<paragraph id="P-0065" lvl="7"><number>&lsqb;0065&rsqb;</number> Equations (26) and (27) may be solved for &bgr; and &ggr; as follows: </paragraph>
<paragraph lvl="0"><in-line-formula>&bgr;&equals;&minus;(<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>)(1&plus;&agr;/2)<highlight><superscript>2</superscript></highlight>&emsp;&emsp;(28) </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula>&ggr;&equals;&minus;(2<highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight>)&lsqb;(&minus;(<highlight><italic>F</italic></highlight><highlight><subscript>2</subscript></highlight>)<highlight><superscript>2</superscript></highlight><highlight><italic>/F</italic></highlight><highlight><subscript>1</subscript></highlight><highlight><italic>&plus;F</italic></highlight><highlight><subscript>3</subscript></highlight>)(1&plus;&agr;/2)<highlight><superscript>3</superscript></highlight>&rsqb;&emsp;&emsp;(29) </in-line-formula></paragraph>
<paragraph id="P-0066" lvl="7"><number>&lsqb;0066&rsqb;</number> in terms of F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3</subscript></highlight>, and &agr;. Since F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are characteristic of the power amplifier <highlight><bold>74</bold></highlight>, and since &agr;, &bgr;, and &ggr; each are each a known function of Z<highlight><subscript>5</subscript></highlight>, G<highlight><subscript>5</subscript></highlight>, I<highlight><subscript>5</subscript></highlight>, and Z<highlight><subscript>6 </subscript></highlight>as characteristic of the SDG <highlight><bold>97</bold></highlight>, it follows that one skilled in the art could determine values of Z<highlight><subscript>5</subscript></highlight>, G<highlight><subscript>5</subscript></highlight>, I<highlight><subscript>5</subscript></highlight>, and Z<highlight><subscript>6 </subscript></highlight>(and thus &bgr; and &ggr;) such that Equations (26) and (27) are satisfied, so that the second and third order distortions in U<highlight><subscript>AMP </subscript></highlight>would consequently vanish. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> For multiple frequency applications, the SDG <highlight><bold>97</bold></highlight> may be used to eliminate or reduce distortion in one or more relevant frequencies in the same manner as the SDG <highlight><bold>99</bold></highlight> or SDG <highlight><bold>98</bold></highlight> may be used to eliminate or reduce distortion in one or more relevant frequencies, as was discussed supra. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> The SDG <highlight><bold>97</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is defined herein as a Type 3 Signal Distortion Generator (&ldquo;Type 3 SDG&rdquo;). </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> While particular embodiments of the present invention have been described herein for purposes of illustration, many modifications and changes will become apparent to those skilled in the art. Accordingly, the appended claims are intended to encompass all such modifications and changes as fall within the true spirit and scope of this invention. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">We claim: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An electrical structure, comprising a signal distortion generator that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero. </claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&ne;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&ne;0. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising a balun coupled to the signal distortion generator, wherein the balun is configured to synthesize the pair of output currents to form an unbalanced output current X<highlight><subscript>OUT</subscript></highlight>, and wherein X<highlight><subscript>OUT</subscript></highlight>&equals;2X&plus;&Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, further comprising a power amplifier coupled to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of both X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. An electrical structure, comprising a signal distortion generator (SDG) that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero, and wherein the SDG is selected from the group consisting of a Type 1 SDG and a Type 2 SDG. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the SDG includes a first distortion path (DP) and a second DP, wherein the first DP has an input impedance ratio of at least 5 and an output impedance ratio of at least 5, and wherein the second DP has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the first DP includes a first input impedance element selected from the group consisting of a resistor and a filter, wherein the first DP includes a first output impedance element selected from the group consisting of a resistor and a filter, wherein the second DP includes a first input impedance element selected from the group consisting of a resistor and a filter, and wherein the second DP includes a second output impedance element selected from the group consisting of a resistor and a filter. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the first DP includes a first nonlinear element selected from the group consisting of a diode and a mixer, and wherein the second DP includes a second nonlinear element selected from the group consisting of a diode and a mixer. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the SDG is a Type 1 SDG. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&ne;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the SDG includes DP symmetry. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the SDG is a Type 2 SDG. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&ne;0. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the SDG includes DP symmetry. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, further comprising a balun coupled to the SDG, wherein the balun is configured to synthesize the pair of output currents to form an unbalanced output current X<highlight><subscript>OUT</subscript></highlight>, and wherein X<highlight><subscript>OUT</subscript></highlight>&equals;2X&plus;&Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference>, further comprising a power amplifier coupled to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of both X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference>, further comprising a power amplifier coupled to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of one of X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3 </superscript></highlight>and dependent on a remaining other of X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. A method for forming an electrical structure, comprising providing a signal distortion generator that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The method <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The method <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&ne;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&ne;0. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, further comprising coupling a balun to the signal distortion generator, wherein the balun is configured to synthesize the pair of output currents to form an unbalanced output current X<highlight><subscript>OUT</subscript></highlight>, and wherein X<highlight><subscript>OUT</subscript></highlight>&equals;2X&plus;&Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 25</dependent-claim-reference>, further comprising coupling a power amplifier to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of both X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. A method for forming an electrical structure, comprising providing a signal distortion generator that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero, and wherein the SDG is selected from the group consisting of a Type 1 SDG and a Type 2 SDG. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The method <dependent-claim-reference depends_on="CLM-00022">claim 27</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 27</dependent-claim-reference>, wherein the SDG includes a first distortion path (DP) and a second DP, wherein the first DP has an input impedance ratio of at least 5 and an output impedance ratio of at least 5, and wherein the second DP has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, wherein the first DP includes a first input impedance element selected from the group consisting of a resistor and a filter, wherein the first DP includes a first output impedance element selected from the group consisting of a resistor and a filter, wherein the second DP includes a second input impedance element selected from the group consisting of a resistor and a filter, and wherein the second DP includes a second output impedance element selected from the group consisting of a resistor and a filter. </claim-text>
</claim>
<claim id="CLM-00031">
<claim-text><highlight><bold>31</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, wherein the first DP includes a first nonlinear element selected from the group consisting of a diode and a mixer, and wherein the second DP includes a second nonlinear element selected from the group consisting of a diode and a mixer. </claim-text>
</claim>
<claim id="CLM-00032">
<claim-text><highlight><bold>32</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, wherein the SDG is a Type 1 SDG. </claim-text>
</claim>
<claim id="CLM-00033">
<claim-text><highlight><bold>33</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 32</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&ne;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00034">
<claim-text><highlight><bold>34</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 33</dependent-claim-reference>, wherein the SDG includes DP symmetry. </claim-text>
</claim>
<claim id="CLM-00035">
<claim-text><highlight><bold>35</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, wherein the SDG is a Type 2 SDG. </claim-text>
</claim>
<claim id="CLM-00036">
<claim-text><highlight><bold>36</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 35</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&ne;0. </claim-text>
</claim>
<claim id="CLM-00037">
<claim-text><highlight><bold>37</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 36</dependent-claim-reference>, wherein the SDG includes DP symmetry. </claim-text>
</claim>
<claim id="CLM-00038">
<claim-text><highlight><bold>38</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, further comprising coupling a balun to the signal distortion generator, wherein the balun is configured to synthesize the pair of output currents to form an unbalanced output current X<highlight><subscript>OUT</subscript></highlight>, and wherein X<highlight><subscript>OUT</subscript></highlight>&equals;2X&plus;&Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00039">
<claim-text><highlight><bold>39</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 38</dependent-claim-reference>, further comprising coupling a power amplifier to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of both X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00040">
<claim-text><highlight><bold>40</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 38</dependent-claim-reference>, further comprising coupling a power amplifier to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of one of X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3 </superscript></highlight>and dependent on a remaining other of X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00041">
<claim-text><highlight><bold>41</bold></highlight>. A method for generating signal distortion, comprising: 
<claim-text>providing a signal distortion generator (SDG) that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero; </claim-text>
<claim-text>providing the pair of balanced input currents; </claim-text>
<claim-text>receiving by the SDG the pair of balanced input currents; and </claim-text>
<claim-text>generating by the SDG the pair of output currents. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00042">
<claim-text><highlight><bold>42</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 41</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00043">
<claim-text><highlight><bold>43</bold></highlight>. The method <dependent-claim-reference depends_on="CLM-00044">claim 41</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&ne;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00044">
<claim-text><highlight><bold>44</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 41</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&ne;0. </claim-text>
</claim>
<claim id="CLM-00045">
<claim-text><highlight><bold>45</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 41</dependent-claim-reference>, further comprising: 
<claim-text>prior to the receiving, coupling a balun to the signal distortion generator, wherein the balun is configured to synthesize the pair of output currents to form an unbalanced output current X<highlight><subscript>OUT</subscript></highlight>, and wherein X<highlight><subscript>OUT</subscript></highlight>&equals;2X&plus;&Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>; and </claim-text>
<claim-text>synthesizing by the balun the pair of output currents. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00046">
<claim-text><highlight><bold>46</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 45</dependent-claim-reference>, further comprising: 
<claim-text>prior to the receiving, coupling a power amplifier to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of both X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>; </claim-text>
<claim-text>receiving X<highlight><subscript>OUT </subscript></highlight>by the power amplifier; and </claim-text>
<claim-text>generating X<highlight><subscript>AMP </subscript></highlight>by the power amplifier. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00047">
<claim-text><highlight><bold>47</bold></highlight>. A method for generating signal distortion, comprising: 
<claim-text>providing a signal distortion generator (SDG) that is configured to receive a pair of balanced input currents &plus;X and &minus;X each having a same angular frequency &ohgr;, and to generate a pair of output currents &plus;X&plus;&Dgr;X<highlight><subscript>1 </subscript></highlight>and &minus;X&plus;&Dgr;X<highlight><subscript>2</subscript></highlight>, wherein &Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>&equals;G<highlight><subscript>2</subscript></highlight>X<highlight><superscript>2</superscript></highlight>&plus;G<highlight><subscript>3</subscript></highlight>X<highlight><superscript>3</superscript></highlight>, wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>are each independent of X, wherein at least one of G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>is nonzero, and wherein the SDG is selected from the group consisting of a Type 1 SDG and a Type 2 SDG; </claim-text>
<claim-text>providing the pair of balanced input currents; </claim-text>
<claim-text>receiving by the SDG the pair of balanced input currents; and </claim-text>
<claim-text>generating by the SDG the pair of output currents. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00048">
<claim-text><highlight><bold>48</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 47</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00049">
<claim-text><highlight><bold>49</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 47</dependent-claim-reference>, wherein the SDG includes a first distortion path (DP) and a second DP, wherein the first DP has an input impedance ratio of at least 5 and an output impedance ratio of at least 5, and wherein the second DP has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </claim-text>
</claim>
<claim id="CLM-00050">
<claim-text><highlight><bold>50</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 49</dependent-claim-reference>, wherein the first DP includes a first input impedance element selected from the group consisting of a resistor and a filter, wherein the first DP includes a first output impedance element selected from the group consisting of a resistor and a filter, wherein the second DP includes a second input impedance element selected from the group consisting of a resistor and a filter, and wherein the second DP includes a second output impedance element selected from the group consisting of a resistor and a filter. </claim-text>
</claim>
<claim id="CLM-00051">
<claim-text><highlight><bold>51</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 49</dependent-claim-reference>, wherein the first DP includes a first nonlinear element selected from the group consisting of a diode and a mixer, and wherein the second DP includes a second nonlinear element selected from the group consisting of a diode and a mixer. </claim-text>
</claim>
<claim id="CLM-00052">
<claim-text><highlight><bold>52</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 49</dependent-claim-reference>, wherein the SDG is a Type 1 SDG. </claim-text>
</claim>
<claim id="CLM-00053">
<claim-text><highlight><bold>53</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00055">claim 52</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&ne;0 and G<highlight><subscript>3</subscript></highlight>&equals;0. </claim-text>
</claim>
<claim id="CLM-00054">
<claim-text><highlight><bold>54</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00055">claim 53</dependent-claim-reference>, wherein the SDG includes DP symmetry. </claim-text>
</claim>
<claim id="CLM-00055">
<claim-text><highlight><bold>55</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 49</dependent-claim-reference>, wherein the SDG is a Type 2 SDG. </claim-text>
</claim>
<claim id="CLM-00056">
<claim-text><highlight><bold>56</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00055">claim 55</dependent-claim-reference>, wherein G<highlight><subscript>2</subscript></highlight>&equals;0 and G<highlight><subscript>3</subscript></highlight>&ne;0. </claim-text>
</claim>
<claim id="CLM-00057">
<claim-text><highlight><bold>57</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00055">claim 56</dependent-claim-reference>, wherein the SDG includes DP symmetry. </claim-text>
</claim>
<claim id="CLM-00058">
<claim-text><highlight><bold>58</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 49</dependent-claim-reference>, further comprising: 
<claim-text>coupling a balun to the signal distortion generator, wherein the balun is configured to synthesize the pair of output currents to form an unbalanced output current X<highlight><subscript>OUT</subscript></highlight>, and wherein X<highlight><subscript>OUT</subscript></highlight>&equals;2X&plus;&Dgr;X<highlight><subscript>1</subscript></highlight>&minus;&Dgr;X<highlight><subscript>2</subscript></highlight>; and </claim-text>
<claim-text>synthesizing by the balun the pair of output currents. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00059">
<claim-text><highlight><bold>59</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00055">claim 58</dependent-claim-reference>, further comprising: 
<claim-text>coupling a power amplifier to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of both X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>; </claim-text>
<claim-text>receiving X<highlight><subscript>OUT </subscript></highlight>by the power amplifier; and </claim-text>
<claim-text>generating X<highlight><subscript>AMP </subscript></highlight>by the power amplifier. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00060">
<claim-text><highlight><bold>60</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00055">claim 58</dependent-claim-reference>, further comprising: 
<claim-text>coupling a power amplifier to the balun, wherein the power amplifier is configured to receive as input X<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal X<highlight><subscript>AMP</subscript></highlight>, wherein X<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(X<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of X, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in X<highlight><subscript>AMP </subscript></highlight>being independent of one of X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3 </superscript></highlight>and dependent on a remaining other of X<highlight><superscript>2 </superscript></highlight>and X<highlight><superscript>3</superscript></highlight>; </claim-text>
<claim-text>receiving X<highlight><subscript>OUT </subscript></highlight>by the power amplifier; and </claim-text>
<claim-text>generating X<highlight><subscript>AMP </subscript></highlight>by the power amplifier. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00061">
<claim-text><highlight><bold>61</bold></highlight>. A electrical structure, comprising a Type 3 signal distortion generator (SDG) that is . configured to receive an unbalanced input current P having an angular frequency &ohgr;, and to generate an output current U<highlight><subscript>OUT </subscript></highlight>of a form P&plus;(&agr;P&plus;&bgr;P<highlight><superscript>2</superscript></highlight>&plus;&ggr;P<highlight><superscript>3</superscript></highlight>)/2, wherein &agr;, &bgr;, and &ggr; are each nonzero and each independent of P, and wherein the SDG includes a distortion path (DP) that has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </claim-text>
</claim>
<claim id="CLM-00062">
<claim-text><highlight><bold>62</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00066">claim 61</dependent-claim-reference>, wherein the DP includes a first input impedance element selected from the group consisting of a resistor and a filter, and wherein the DP includes a second output impedance element selected from the group consisting of a resistor and a filter. </claim-text>
</claim>
<claim id="CLM-00063">
<claim-text><highlight><bold>63</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00066">claim 61</dependent-claim-reference>, wherein the DP includes a nonlinear element selected from the group consisting of a diode and a mixer. </claim-text>
</claim>
<claim id="CLM-00064">
<claim-text><highlight><bold>64</bold></highlight>. The electrical structure of <dependent-claim-reference depends_on="CLM-00066">claim 61</dependent-claim-reference>, further comprising a power amplifier coupled to the SDG, wherein the power amplifier is configured to receive as input U<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal U<highlight><subscript>AMP</subscript></highlight>, wherein U<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of U, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in U<highlight><subscript>AMP </subscript></highlight>being independent of both P<highlight><superscript>2 </superscript></highlight>and P<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00065">
<claim-text><highlight><bold>65</bold></highlight>. A method for forming an electrical structure, comprising providing a Type 3 signal distortion generator (SDG) that is configured to receive an unbalanced input current P having an angular frequency &ohgr;, and to generate an output current U<highlight><subscript>OUT </subscript></highlight>of a form P&plus;(&agr;P&plus;&bgr;P<highlight><superscript>2</superscript></highlight>&plus;&ggr;P<highlight><superscript>3</superscript></highlight>)/2, wherein &agr;, &bgr;, and &ggr; are each nonzero and each independent of P, and wherein the SDG includes a distortion path (DP) that has an input impedance ratio of at least 5 and an output impedance ratio of at least 5. </claim-text>
</claim>
<claim id="CLM-00066">
<claim-text><highlight><bold>66</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00066">claim 65</dependent-claim-reference>, wherein the DP includes a first input impedance element selected from the group consisting of a resistor and a filter, and wherein the DP includes a second output impedance element selected from the group consisting of a resistor and a filter. </claim-text>
</claim>
<claim id="CLM-00067">
<claim-text><highlight><bold>67</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00066">claim 65</dependent-claim-reference>, wherein the DP includes a nonlinear element selected from the group consisting of a diode and a mixer. </claim-text>
</claim>
<claim id="CLM-00068">
<claim-text><highlight><bold>68</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00066">claim 65</dependent-claim-reference>, further comprising coupling a power amplifier to the SDG, wherein the power amplifier is configured to receive as input U<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal U<highlight><subscript>AMP</subscript></highlight>, wherein U<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of U, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in U<highlight><subscript>AMP </subscript></highlight>being independent of both P<highlight><superscript>2</superscript></highlight>and P<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00069">
<claim-text><highlight><bold>69</bold></highlight>. A method for generating signal distortion, comprising: 
<claim-text>providing a Type 3 signal distortion generator (SDG) that is configured to receive an unbalanced input current P having an angular frequency &ohgr;, and to generate an output current U<highlight><subscript>OUT </subscript></highlight>of a form P&plus;(&agr;P&plus;&bgr;P<highlight><superscript>2</superscript></highlight>&plus;&ggr;P<highlight><superscript>3</superscript></highlight>)/2, wherein &agr;, &bgr;, and &ggr; are each nonzero and each independent of P, and wherein the SDG includes a distortion path (DP) that has an input impedance ratio of at least 5 and an output impedance ratio of at least 5; </claim-text>
<claim-text>providing the unbalanced input current P; </claim-text>
<claim-text>receiving by the SDG the unbalanced input current P; and </claim-text>
<claim-text>generating by the SDG the output current U<highlight><subscript>OUT</subscript></highlight>. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00070">
<claim-text><highlight><bold>70</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00066">claim 69</dependent-claim-reference>, wherein the DP includes a first input impedance element selected from the group consisting of a resistor and a filter, and wherein the DP includes a second output impedance element selected from the group consisting of a resistor and a filter. </claim-text>
</claim>
<claim id="CLM-00071">
<claim-text><highlight><bold>71</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00066">claim 69</dependent-claim-reference>, wherein the DP includes a nonlinear element selected from the group consisting of a diode and a mixer. </claim-text>
</claim>
<claim id="CLM-00072">
<claim-text><highlight><bold>72</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00066">claim 69</dependent-claim-reference>, further comprising: 
<claim-text>prior to the receiving, coupling a power amplifier to the SDG, wherein the power amplifier is configured to receive as input U<highlight><subscript>OUT </subscript></highlight>and to internally generate an amplified signal U<highlight><subscript>AMP</subscript></highlight>, wherein U<highlight><subscript>AMP</subscript></highlight>&equals;F<highlight><subscript>1</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)&plus;F<highlight><subscript>2</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>2</superscript></highlight>&plus;F<highlight><subscript>3</subscript></highlight>(U<highlight><subscript>OUT</subscript></highlight>)<highlight><superscript>3</superscript></highlight>, wherein F<highlight><subscript>1</subscript></highlight>, F<highlight><subscript>2</subscript></highlight>, and F<highlight><subscript>3 </subscript></highlight>are each independent of U, and wherein G<highlight><subscript>2 </subscript></highlight>and G<highlight><subscript>3 </subscript></highlight>have values resulting in U<highlight><subscript>AMP </subscript></highlight>being independent of both P<highlight><superscript>2 </superscript></highlight>and P<highlight><superscript>3</superscript></highlight>; </claim-text>
<claim-text>receiving U<highlight><subscript>OUT </subscript></highlight>by the power amplifier; and </claim-text>
<claim-text>generating U<highlight><subscript>AMP </subscript></highlight>by the power amplifier.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001671A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001671A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001671A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001671A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
