
module and_gate (
    input a,      
    input b,      
    output y      
);

assign y = a & b; 

endmodule


TEST-bench:

`timescale 1ns / 1ps
module and_gate_tb;

    reg a, b;     
    wire y;         

  
    and_gate uut (
        .a(a),
        .b(b),
        .y(y)
    );

    initial begin
        // Monitor values
        $monitor("Time=%0t | a=%b b=%b -> y=%b", $time, a, b, y);

        // Test all input combinations
        a = 0; b = 0; #10;
        a = 0; b = 1; #10;
        a = 1; b = 0; #10;
        a = 1; b = 1; #10;
        $finish;
    end
endmodule


