
SympleSensorBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b404  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  0800b598  0800b598  0001b598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000060  0800b8b8  0800b8b8  0001b8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000100  0800b918  0800b918  0001b918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0800ba18  0800ba18  0001ba18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800ba1c  0800ba1c  0001ba1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  0800ba20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  0002067c  2**0
                  CONTENTS
  9 .bss          0000030c  2000067c  2000067c  0002067c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000988  20000988  0002067c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026873  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000046fd  00000000  00000000  00046f1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001468  00000000  00000000  0004b620  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001280  00000000  00000000  0004ca88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b613  00000000  00000000  0004dd08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005f3c  00000000  00000000  0005931b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005f257  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006998  00000000  00000000  0005f2d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000067c 	.word	0x2000067c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b57c 	.word	0x0800b57c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000680 	.word	0x20000680
 80001cc:	0800b57c 	.word	0x0800b57c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f001 b8f6 	b.w	8001da4 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <selfrel_offset31>:
 8000eac:	6803      	ldr	r3, [r0, #0]
 8000eae:	005a      	lsls	r2, r3, #1
 8000eb0:	bf4c      	ite	mi
 8000eb2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000eb6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000eba:	4418      	add	r0, r3
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <search_EIT_table>:
 8000ec0:	b361      	cbz	r1, 8000f1c <search_EIT_table+0x5c>
 8000ec2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ec6:	f101 3aff 	add.w	sl, r1, #4294967295
 8000eca:	4690      	mov	r8, r2
 8000ecc:	4606      	mov	r6, r0
 8000ece:	46d1      	mov	r9, sl
 8000ed0:	2700      	movs	r7, #0
 8000ed2:	eb07 0409 	add.w	r4, r7, r9
 8000ed6:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000eda:	1064      	asrs	r4, r4, #1
 8000edc:	00e5      	lsls	r5, r4, #3
 8000ede:	1971      	adds	r1, r6, r5
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	f7ff ffe3 	bl	8000eac <selfrel_offset31>
 8000ee6:	45a2      	cmp	sl, r4
 8000ee8:	4683      	mov	fp, r0
 8000eea:	f105 0008 	add.w	r0, r5, #8
 8000eee:	4430      	add	r0, r6
 8000ef0:	d009      	beq.n	8000f06 <search_EIT_table+0x46>
 8000ef2:	f7ff ffdb 	bl	8000eac <selfrel_offset31>
 8000ef6:	45c3      	cmp	fp, r8
 8000ef8:	f100 30ff 	add.w	r0, r0, #4294967295
 8000efc:	d805      	bhi.n	8000f0a <search_EIT_table+0x4a>
 8000efe:	4540      	cmp	r0, r8
 8000f00:	d209      	bcs.n	8000f16 <search_EIT_table+0x56>
 8000f02:	1c67      	adds	r7, r4, #1
 8000f04:	e7e5      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f06:	45c3      	cmp	fp, r8
 8000f08:	d905      	bls.n	8000f16 <search_EIT_table+0x56>
 8000f0a:	42a7      	cmp	r7, r4
 8000f0c:	d002      	beq.n	8000f14 <search_EIT_table+0x54>
 8000f0e:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f12:	e7de      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f14:	2100      	movs	r1, #0
 8000f16:	4608      	mov	r0, r1
 8000f18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	4770      	bx	lr

08000f20 <__gnu_unwind_get_pr_addr>:
 8000f20:	2801      	cmp	r0, #1
 8000f22:	d007      	beq.n	8000f34 <__gnu_unwind_get_pr_addr+0x14>
 8000f24:	2802      	cmp	r0, #2
 8000f26:	d007      	beq.n	8000f38 <__gnu_unwind_get_pr_addr+0x18>
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__gnu_unwind_get_pr_addr+0x1c>)
 8000f2a:	2800      	cmp	r0, #0
 8000f2c:	bf0c      	ite	eq
 8000f2e:	4618      	moveq	r0, r3
 8000f30:	2000      	movne	r0, #0
 8000f32:	4770      	bx	lr
 8000f34:	4802      	ldr	r0, [pc, #8]	; (8000f40 <__gnu_unwind_get_pr_addr+0x20>)
 8000f36:	4770      	bx	lr
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <__gnu_unwind_get_pr_addr+0x24>)
 8000f3a:	4770      	bx	lr
 8000f3c:	08001625 	.word	0x08001625
 8000f40:	08001629 	.word	0x08001629
 8000f44:	0800162d 	.word	0x0800162d

08000f48 <get_eit_entry>:
 8000f48:	b530      	push	{r4, r5, lr}
 8000f4a:	4b24      	ldr	r3, [pc, #144]	; (8000fdc <get_eit_entry+0x94>)
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	4604      	mov	r4, r0
 8000f50:	1e8d      	subs	r5, r1, #2
 8000f52:	b37b      	cbz	r3, 8000fb4 <get_eit_entry+0x6c>
 8000f54:	a901      	add	r1, sp, #4
 8000f56:	4628      	mov	r0, r5
 8000f58:	f3af 8000 	nop.w
 8000f5c:	b320      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f5e:	9901      	ldr	r1, [sp, #4]
 8000f60:	462a      	mov	r2, r5
 8000f62:	f7ff ffad 	bl	8000ec0 <search_EIT_table>
 8000f66:	4601      	mov	r1, r0
 8000f68:	b1f0      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f6a:	f7ff ff9f 	bl	8000eac <selfrel_offset31>
 8000f6e:	684b      	ldr	r3, [r1, #4]
 8000f70:	64a0      	str	r0, [r4, #72]	; 0x48
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d012      	beq.n	8000f9c <get_eit_entry+0x54>
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f101 0004 	add.w	r0, r1, #4
 8000f7c:	db20      	blt.n	8000fc0 <get_eit_entry+0x78>
 8000f7e:	f7ff ff95 	bl	8000eac <selfrel_offset31>
 8000f82:	2300      	movs	r3, #0
 8000f84:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000f86:	6523      	str	r3, [r4, #80]	; 0x50
 8000f88:	6803      	ldr	r3, [r0, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db1c      	blt.n	8000fc8 <get_eit_entry+0x80>
 8000f8e:	f7ff ff8d 	bl	8000eac <selfrel_offset31>
 8000f92:	2300      	movs	r3, #0
 8000f94:	6120      	str	r0, [r4, #16]
 8000f96:	4618      	mov	r0, r3
 8000f98:	b003      	add	sp, #12
 8000f9a:	bd30      	pop	{r4, r5, pc}
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6123      	str	r3, [r4, #16]
 8000fa0:	2305      	movs	r3, #5
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	b003      	add	sp, #12
 8000fa6:	bd30      	pop	{r4, r5, pc}
 8000fa8:	2300      	movs	r3, #0
 8000faa:	6123      	str	r3, [r4, #16]
 8000fac:	2309      	movs	r3, #9
 8000fae:	4618      	mov	r0, r3
 8000fb0:	b003      	add	sp, #12
 8000fb2:	bd30      	pop	{r4, r5, pc}
 8000fb4:	490a      	ldr	r1, [pc, #40]	; (8000fe0 <get_eit_entry+0x98>)
 8000fb6:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <get_eit_entry+0x9c>)
 8000fb8:	1a09      	subs	r1, r1, r0
 8000fba:	10c9      	asrs	r1, r1, #3
 8000fbc:	9101      	str	r1, [sp, #4]
 8000fbe:	e7cf      	b.n	8000f60 <get_eit_entry+0x18>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fc4:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc6:	e7df      	b.n	8000f88 <get_eit_entry+0x40>
 8000fc8:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000fcc:	f7ff ffa8 	bl	8000f20 <__gnu_unwind_get_pr_addr>
 8000fd0:	2800      	cmp	r0, #0
 8000fd2:	6120      	str	r0, [r4, #16]
 8000fd4:	bf14      	ite	ne
 8000fd6:	2300      	movne	r3, #0
 8000fd8:	2309      	moveq	r3, #9
 8000fda:	e7dc      	b.n	8000f96 <get_eit_entry+0x4e>
 8000fdc:	00000000 	.word	0x00000000
 8000fe0:	0800ba18 	.word	0x0800ba18
 8000fe4:	0800b918 	.word	0x0800b918

08000fe8 <restore_non_core_regs>:
 8000fe8:	6803      	ldr	r3, [r0, #0]
 8000fea:	07da      	lsls	r2, r3, #31
 8000fec:	b510      	push	{r4, lr}
 8000fee:	4604      	mov	r4, r0
 8000ff0:	d406      	bmi.n	8001000 <restore_non_core_regs+0x18>
 8000ff2:	079b      	lsls	r3, r3, #30
 8000ff4:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000ff8:	d509      	bpl.n	800100e <restore_non_core_regs+0x26>
 8000ffa:	f000 fc51 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	0759      	lsls	r1, r3, #29
 8001002:	d509      	bpl.n	8001018 <restore_non_core_regs+0x30>
 8001004:	071a      	lsls	r2, r3, #28
 8001006:	d50e      	bpl.n	8001026 <restore_non_core_regs+0x3e>
 8001008:	06db      	lsls	r3, r3, #27
 800100a:	d513      	bpl.n	8001034 <restore_non_core_regs+0x4c>
 800100c:	bd10      	pop	{r4, pc}
 800100e:	f000 fc3f 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	0759      	lsls	r1, r3, #29
 8001016:	d4f5      	bmi.n	8001004 <restore_non_core_regs+0x1c>
 8001018:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800101c:	f000 fc48 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001020:	6823      	ldr	r3, [r4, #0]
 8001022:	071a      	lsls	r2, r3, #28
 8001024:	d4f0      	bmi.n	8001008 <restore_non_core_regs+0x20>
 8001026:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800102a:	f000 fc49 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	06db      	lsls	r3, r3, #27
 8001032:	d4eb      	bmi.n	800100c <restore_non_core_regs+0x24>
 8001034:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800103c:	f000 bc84 	b.w	8001948 <__gnu_Unwind_Restore_WMMXC>

08001040 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001040:	6803      	ldr	r3, [r0, #0]
 8001042:	b103      	cbz	r3, 8001046 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001044:	4403      	add	r3, r0
 8001046:	4618      	mov	r0, r3
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__gnu_unwind_24bit.isra.1>:
 800104c:	2009      	movs	r0, #9
 800104e:	4770      	bx	lr

08001050 <_Unwind_DebugHook>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <unwind_phase2>:
 8001054:	b570      	push	{r4, r5, r6, lr}
 8001056:	4604      	mov	r4, r0
 8001058:	460d      	mov	r5, r1
 800105a:	e008      	b.n	800106e <unwind_phase2+0x1a>
 800105c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800105e:	6163      	str	r3, [r4, #20]
 8001060:	462a      	mov	r2, r5
 8001062:	6923      	ldr	r3, [r4, #16]
 8001064:	4621      	mov	r1, r4
 8001066:	2001      	movs	r0, #1
 8001068:	4798      	blx	r3
 800106a:	2808      	cmp	r0, #8
 800106c:	d108      	bne.n	8001080 <unwind_phase2+0x2c>
 800106e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001070:	4620      	mov	r0, r4
 8001072:	f7ff ff69 	bl	8000f48 <get_eit_entry>
 8001076:	4606      	mov	r6, r0
 8001078:	2800      	cmp	r0, #0
 800107a:	d0ef      	beq.n	800105c <unwind_phase2+0x8>
 800107c:	f00a fa33 	bl	800b4e6 <abort>
 8001080:	2807      	cmp	r0, #7
 8001082:	d1fb      	bne.n	800107c <unwind_phase2+0x28>
 8001084:	4630      	mov	r0, r6
 8001086:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001088:	f7ff ffe2 	bl	8001050 <_Unwind_DebugHook>
 800108c:	1d28      	adds	r0, r5, #4
 800108e:	f000 fbf3 	bl	8001878 <__restore_core_regs>
 8001092:	bf00      	nop

08001094 <unwind_phase2_forced>:
 8001094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001098:	1d0c      	adds	r4, r1, #4
 800109a:	4605      	mov	r5, r0
 800109c:	4692      	mov	sl, r2
 800109e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010a0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010a4:	ae03      	add	r6, sp, #12
 80010a6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010aa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010b4:	ac02      	add	r4, sp, #8
 80010b6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010ba:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010be:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80010c2:	2300      	movs	r3, #0
 80010c4:	4628      	mov	r0, r5
 80010c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80010c8:	6023      	str	r3, [r4, #0]
 80010ca:	f7ff ff3d 	bl	8000f48 <get_eit_entry>
 80010ce:	f1ba 0f00 	cmp.w	sl, #0
 80010d2:	4607      	mov	r7, r0
 80010d4:	bf14      	ite	ne
 80010d6:	260a      	movne	r6, #10
 80010d8:	2609      	moveq	r6, #9
 80010da:	b17f      	cbz	r7, 80010fc <unwind_phase2_forced+0x68>
 80010dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010de:	f046 0110 	orr.w	r1, r6, #16
 80010e2:	e88d 0210 	stmia.w	sp, {r4, r9}
 80010e6:	462a      	mov	r2, r5
 80010e8:	6463      	str	r3, [r4, #68]	; 0x44
 80010ea:	2001      	movs	r0, #1
 80010ec:	462b      	mov	r3, r5
 80010ee:	47c0      	blx	r8
 80010f0:	bb78      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 80010f2:	4638      	mov	r0, r7
 80010f4:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80010f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010fe:	616b      	str	r3, [r5, #20]
 8001100:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001104:	4621      	mov	r1, r4
 8001106:	a87a      	add	r0, sp, #488	; 0x1e8
 8001108:	f009 f976 	bl	800a3f8 <memcpy>
 800110c:	692b      	ldr	r3, [r5, #16]
 800110e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001110:	4629      	mov	r1, r5
 8001112:	4630      	mov	r0, r6
 8001114:	4798      	blx	r3
 8001116:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001118:	4682      	mov	sl, r0
 800111a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800111e:	4631      	mov	r1, r6
 8001120:	6463      	str	r3, [r4, #68]	; 0x44
 8001122:	462a      	mov	r2, r5
 8001124:	462b      	mov	r3, r5
 8001126:	2001      	movs	r0, #1
 8001128:	47c0      	blx	r8
 800112a:	b990      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 800112c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001130:	a97a      	add	r1, sp, #488	; 0x1e8
 8001132:	4620      	mov	r0, r4
 8001134:	f009 f960 	bl	800a3f8 <memcpy>
 8001138:	f1ba 0f08 	cmp.w	sl, #8
 800113c:	d106      	bne.n	800114c <unwind_phase2_forced+0xb8>
 800113e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001140:	4628      	mov	r0, r5
 8001142:	f7ff ff01 	bl	8000f48 <get_eit_entry>
 8001146:	2609      	movs	r6, #9
 8001148:	4607      	mov	r7, r0
 800114a:	e7c6      	b.n	80010da <unwind_phase2_forced+0x46>
 800114c:	f1ba 0f07 	cmp.w	sl, #7
 8001150:	d005      	beq.n	800115e <unwind_phase2_forced+0xca>
 8001152:	2709      	movs	r7, #9
 8001154:	4638      	mov	r0, r7
 8001156:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800115a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115e:	4638      	mov	r0, r7
 8001160:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001162:	f7ff ff75 	bl	8001050 <_Unwind_DebugHook>
 8001166:	a803      	add	r0, sp, #12
 8001168:	f000 fb86 	bl	8001878 <__restore_core_regs>

0800116c <_Unwind_GetCFA>:
 800116c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800116e:	4770      	bx	lr

08001170 <__gnu_Unwind_RaiseException>:
 8001170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001172:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001174:	640b      	str	r3, [r1, #64]	; 0x40
 8001176:	1d0e      	adds	r6, r1, #4
 8001178:	460f      	mov	r7, r1
 800117a:	4604      	mov	r4, r0
 800117c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800117e:	b0f9      	sub	sp, #484	; 0x1e4
 8001180:	ad01      	add	r5, sp, #4
 8001182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001184:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001188:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800118a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800118c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001190:	f04f 36ff 	mov.w	r6, #4294967295
 8001194:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001198:	9600      	str	r6, [sp, #0]
 800119a:	e006      	b.n	80011aa <__gnu_Unwind_RaiseException+0x3a>
 800119c:	6923      	ldr	r3, [r4, #16]
 800119e:	466a      	mov	r2, sp
 80011a0:	4621      	mov	r1, r4
 80011a2:	4798      	blx	r3
 80011a4:	2808      	cmp	r0, #8
 80011a6:	4605      	mov	r5, r0
 80011a8:	d108      	bne.n	80011bc <__gnu_Unwind_RaiseException+0x4c>
 80011aa:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011ac:	4620      	mov	r0, r4
 80011ae:	f7ff fecb 	bl	8000f48 <get_eit_entry>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d0f2      	beq.n	800119c <__gnu_Unwind_RaiseException+0x2c>
 80011b6:	2009      	movs	r0, #9
 80011b8:	b079      	add	sp, #484	; 0x1e4
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011bc:	4668      	mov	r0, sp
 80011be:	f7ff ff13 	bl	8000fe8 <restore_non_core_regs>
 80011c2:	2d06      	cmp	r5, #6
 80011c4:	d1f7      	bne.n	80011b6 <__gnu_Unwind_RaiseException+0x46>
 80011c6:	4639      	mov	r1, r7
 80011c8:	4620      	mov	r0, r4
 80011ca:	f7ff ff43 	bl	8001054 <unwind_phase2>
 80011ce:	bf00      	nop

080011d0 <__gnu_Unwind_ForcedUnwind>:
 80011d0:	b430      	push	{r4, r5}
 80011d2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80011d4:	60c1      	str	r1, [r0, #12]
 80011d6:	6182      	str	r2, [r0, #24]
 80011d8:	4619      	mov	r1, r3
 80011da:	641d      	str	r5, [r3, #64]	; 0x40
 80011dc:	2200      	movs	r2, #0
 80011de:	bc30      	pop	{r4, r5}
 80011e0:	e758      	b.n	8001094 <unwind_phase2_forced>
 80011e2:	bf00      	nop

080011e4 <__gnu_Unwind_Resume>:
 80011e4:	b570      	push	{r4, r5, r6, lr}
 80011e6:	68c6      	ldr	r6, [r0, #12]
 80011e8:	6943      	ldr	r3, [r0, #20]
 80011ea:	640b      	str	r3, [r1, #64]	; 0x40
 80011ec:	b126      	cbz	r6, 80011f8 <__gnu_Unwind_Resume+0x14>
 80011ee:	2201      	movs	r2, #1
 80011f0:	f7ff ff50 	bl	8001094 <unwind_phase2_forced>
 80011f4:	f00a f977 	bl	800b4e6 <abort>
 80011f8:	6903      	ldr	r3, [r0, #16]
 80011fa:	460a      	mov	r2, r1
 80011fc:	4604      	mov	r4, r0
 80011fe:	460d      	mov	r5, r1
 8001200:	4601      	mov	r1, r0
 8001202:	2002      	movs	r0, #2
 8001204:	4798      	blx	r3
 8001206:	2807      	cmp	r0, #7
 8001208:	d007      	beq.n	800121a <__gnu_Unwind_Resume+0x36>
 800120a:	2808      	cmp	r0, #8
 800120c:	d103      	bne.n	8001216 <__gnu_Unwind_Resume+0x32>
 800120e:	4629      	mov	r1, r5
 8001210:	4620      	mov	r0, r4
 8001212:	f7ff ff1f 	bl	8001054 <unwind_phase2>
 8001216:	f00a f966 	bl	800b4e6 <abort>
 800121a:	4630      	mov	r0, r6
 800121c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800121e:	f7ff ff17 	bl	8001050 <_Unwind_DebugHook>
 8001222:	1d28      	adds	r0, r5, #4
 8001224:	f000 fb28 	bl	8001878 <__restore_core_regs>

08001228 <__gnu_Unwind_Resume_or_Rethrow>:
 8001228:	68c2      	ldr	r2, [r0, #12]
 800122a:	b11a      	cbz	r2, 8001234 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800122c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800122e:	640a      	str	r2, [r1, #64]	; 0x40
 8001230:	2200      	movs	r2, #0
 8001232:	e72f      	b.n	8001094 <unwind_phase2_forced>
 8001234:	e79c      	b.n	8001170 <__gnu_Unwind_RaiseException>
 8001236:	bf00      	nop

08001238 <_Unwind_Complete>:
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <_Unwind_DeleteException>:
 800123c:	6883      	ldr	r3, [r0, #8]
 800123e:	b113      	cbz	r3, 8001246 <_Unwind_DeleteException+0xa>
 8001240:	4601      	mov	r1, r0
 8001242:	2001      	movs	r0, #1
 8001244:	4718      	bx	r3
 8001246:	4770      	bx	lr

08001248 <_Unwind_VRS_Get>:
 8001248:	b500      	push	{lr}
 800124a:	2904      	cmp	r1, #4
 800124c:	d807      	bhi.n	800125e <_Unwind_VRS_Get+0x16>
 800124e:	e8df f001 	tbb	[pc, r1]
 8001252:	0903      	.short	0x0903
 8001254:	0906      	.short	0x0906
 8001256:	09          	.byte	0x09
 8001257:	00          	.byte	0x00
 8001258:	b90b      	cbnz	r3, 800125e <_Unwind_VRS_Get+0x16>
 800125a:	2a0f      	cmp	r2, #15
 800125c:	d905      	bls.n	800126a <_Unwind_VRS_Get+0x22>
 800125e:	2002      	movs	r0, #2
 8001260:	f85d fb04 	ldr.w	pc, [sp], #4
 8001264:	2001      	movs	r0, #1
 8001266:	f85d fb04 	ldr.w	pc, [sp], #4
 800126a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800126e:	4618      	mov	r0, r3
 8001270:	6853      	ldr	r3, [r2, #4]
 8001272:	9a01      	ldr	r2, [sp, #4]
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	f85d fb04 	ldr.w	pc, [sp], #4
 800127a:	bf00      	nop

0800127c <_Unwind_GetGR>:
 800127c:	b510      	push	{r4, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	2300      	movs	r3, #0
 8001282:	ac03      	add	r4, sp, #12
 8001284:	460a      	mov	r2, r1
 8001286:	9400      	str	r4, [sp, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	f7ff ffdd 	bl	8001248 <_Unwind_VRS_Get>
 800128e:	9803      	ldr	r0, [sp, #12]
 8001290:	b004      	add	sp, #16
 8001292:	bd10      	pop	{r4, pc}

08001294 <_Unwind_VRS_Set>:
 8001294:	b500      	push	{lr}
 8001296:	2904      	cmp	r1, #4
 8001298:	d807      	bhi.n	80012aa <_Unwind_VRS_Set+0x16>
 800129a:	e8df f001 	tbb	[pc, r1]
 800129e:	0903      	.short	0x0903
 80012a0:	0906      	.short	0x0906
 80012a2:	09          	.byte	0x09
 80012a3:	00          	.byte	0x00
 80012a4:	b90b      	cbnz	r3, 80012aa <_Unwind_VRS_Set+0x16>
 80012a6:	2a0f      	cmp	r2, #15
 80012a8:	d905      	bls.n	80012b6 <_Unwind_VRS_Set+0x22>
 80012aa:	2002      	movs	r0, #2
 80012ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b0:	2001      	movs	r0, #1
 80012b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b6:	9901      	ldr	r1, [sp, #4]
 80012b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012bc:	6809      	ldr	r1, [r1, #0]
 80012be:	6051      	str	r1, [r2, #4]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012c6:	bf00      	nop

080012c8 <_Unwind_SetGR>:
 80012c8:	b510      	push	{r4, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	ac04      	add	r4, sp, #16
 80012ce:	2300      	movs	r3, #0
 80012d0:	f844 2d04 	str.w	r2, [r4, #-4]!
 80012d4:	460a      	mov	r2, r1
 80012d6:	9400      	str	r4, [sp, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	f7ff ffdb 	bl	8001294 <_Unwind_VRS_Set>
 80012de:	b004      	add	sp, #16
 80012e0:	bd10      	pop	{r4, pc}
 80012e2:	bf00      	nop

080012e4 <__gnu_Unwind_Backtrace>:
 80012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e6:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80012e8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ea:	1d15      	adds	r5, r2, #4
 80012ec:	4607      	mov	r7, r0
 80012ee:	460e      	mov	r6, r1
 80012f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f2:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80012f6:	ac17      	add	r4, sp, #92	; 0x5c
 80012f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001306:	f04f 35ff 	mov.w	r5, #4294967295
 800130a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800130e:	9516      	str	r5, [sp, #88]	; 0x58
 8001310:	e010      	b.n	8001334 <__gnu_Unwind_Backtrace+0x50>
 8001312:	a816      	add	r0, sp, #88	; 0x58
 8001314:	f7ff ffd8 	bl	80012c8 <_Unwind_SetGR>
 8001318:	4631      	mov	r1, r6
 800131a:	a816      	add	r0, sp, #88	; 0x58
 800131c:	47b8      	blx	r7
 800131e:	aa16      	add	r2, sp, #88	; 0x58
 8001320:	4669      	mov	r1, sp
 8001322:	b978      	cbnz	r0, 8001344 <__gnu_Unwind_Backtrace+0x60>
 8001324:	9b04      	ldr	r3, [sp, #16]
 8001326:	2008      	movs	r0, #8
 8001328:	4798      	blx	r3
 800132a:	2805      	cmp	r0, #5
 800132c:	4604      	mov	r4, r0
 800132e:	d00a      	beq.n	8001346 <__gnu_Unwind_Backtrace+0x62>
 8001330:	2809      	cmp	r0, #9
 8001332:	d007      	beq.n	8001344 <__gnu_Unwind_Backtrace+0x60>
 8001334:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001336:	4668      	mov	r0, sp
 8001338:	f7ff fe06 	bl	8000f48 <get_eit_entry>
 800133c:	466a      	mov	r2, sp
 800133e:	210c      	movs	r1, #12
 8001340:	2800      	cmp	r0, #0
 8001342:	d0e6      	beq.n	8001312 <__gnu_Unwind_Backtrace+0x2e>
 8001344:	2409      	movs	r4, #9
 8001346:	a816      	add	r0, sp, #88	; 0x58
 8001348:	f7ff fe4e 	bl	8000fe8 <restore_non_core_regs>
 800134c:	4620      	mov	r0, r4
 800134e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001352:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001354 <__gnu_unwind_pr_common>:
 8001354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001358:	460d      	mov	r5, r1
 800135a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800135c:	b08b      	sub	sp, #44	; 0x2c
 800135e:	1d0c      	adds	r4, r1, #4
 8001360:	6809      	ldr	r1, [r1, #0]
 8001362:	9107      	str	r1, [sp, #28]
 8001364:	4691      	mov	r9, r2
 8001366:	9408      	str	r4, [sp, #32]
 8001368:	f000 0b03 	and.w	fp, r0, #3
 800136c:	461e      	mov	r6, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d160      	bne.n	8001434 <__gnu_unwind_pr_common+0xe0>
 8001372:	0209      	lsls	r1, r1, #8
 8001374:	2303      	movs	r3, #3
 8001376:	9107      	str	r1, [sp, #28]
 8001378:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 800137c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001380:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001382:	f1bb 0f02 	cmp.w	fp, #2
 8001386:	bf08      	it	eq
 8001388:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800138a:	f013 0301 	ands.w	r3, r3, #1
 800138e:	d140      	bne.n	8001412 <__gnu_unwind_pr_common+0xbe>
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	f000 0308 	and.w	r3, r0, #8
 8001396:	9303      	str	r3, [sp, #12]
 8001398:	f8d4 8000 	ldr.w	r8, [r4]
 800139c:	f1b8 0f00 	cmp.w	r8, #0
 80013a0:	d039      	beq.n	8001416 <__gnu_unwind_pr_common+0xc2>
 80013a2:	2e02      	cmp	r6, #2
 80013a4:	d043      	beq.n	800142e <__gnu_unwind_pr_common+0xda>
 80013a6:	f8b4 8000 	ldrh.w	r8, [r4]
 80013aa:	8867      	ldrh	r7, [r4, #2]
 80013ac:	3404      	adds	r4, #4
 80013ae:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013b0:	f027 0a01 	bic.w	sl, r7, #1
 80013b4:	210f      	movs	r1, #15
 80013b6:	4648      	mov	r0, r9
 80013b8:	449a      	add	sl, r3
 80013ba:	f7ff ff5f 	bl	800127c <_Unwind_GetGR>
 80013be:	4582      	cmp	sl, r0
 80013c0:	d833      	bhi.n	800142a <__gnu_unwind_pr_common+0xd6>
 80013c2:	f028 0301 	bic.w	r3, r8, #1
 80013c6:	449a      	add	sl, r3
 80013c8:	4550      	cmp	r0, sl
 80013ca:	bf2c      	ite	cs
 80013cc:	2000      	movcs	r0, #0
 80013ce:	2001      	movcc	r0, #1
 80013d0:	007f      	lsls	r7, r7, #1
 80013d2:	f007 0702 	and.w	r7, r7, #2
 80013d6:	f008 0801 	and.w	r8, r8, #1
 80013da:	ea47 0708 	orr.w	r7, r7, r8
 80013de:	2f01      	cmp	r7, #1
 80013e0:	d03e      	beq.n	8001460 <__gnu_unwind_pr_common+0x10c>
 80013e2:	d335      	bcc.n	8001450 <__gnu_unwind_pr_common+0xfc>
 80013e4:	2f02      	cmp	r7, #2
 80013e6:	d11c      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80013ee:	9202      	str	r2, [sp, #8]
 80013f0:	f1bb 0f00 	cmp.w	fp, #0
 80013f4:	d176      	bne.n	80014e4 <__gnu_unwind_pr_common+0x190>
 80013f6:	b128      	cbz	r0, 8001404 <__gnu_unwind_pr_common+0xb0>
 80013f8:	9903      	ldr	r1, [sp, #12]
 80013fa:	2900      	cmp	r1, #0
 80013fc:	d07e      	beq.n	80014fc <__gnu_unwind_pr_common+0x1a8>
 80013fe:	2a00      	cmp	r2, #0
 8001400:	f000 80a6 	beq.w	8001550 <__gnu_unwind_pr_common+0x1fc>
 8001404:	2b00      	cmp	r3, #0
 8001406:	db77      	blt.n	80014f8 <__gnu_unwind_pr_common+0x1a4>
 8001408:	9b02      	ldr	r3, [sp, #8]
 800140a:	3301      	adds	r3, #1
 800140c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001410:	e7c2      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001412:	2300      	movs	r3, #0
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	2e02      	cmp	r6, #2
 8001418:	dd3e      	ble.n	8001498 <__gnu_unwind_pr_common+0x144>
 800141a:	f7ff fe17 	bl	800104c <__gnu_unwind_24bit.isra.1>
 800141e:	2800      	cmp	r0, #0
 8001420:	d040      	beq.n	80014a4 <__gnu_unwind_pr_common+0x150>
 8001422:	2009      	movs	r0, #9
 8001424:	b00b      	add	sp, #44	; 0x2c
 8001426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800142a:	2000      	movs	r0, #0
 800142c:	e7d0      	b.n	80013d0 <__gnu_unwind_pr_common+0x7c>
 800142e:	6867      	ldr	r7, [r4, #4]
 8001430:	3408      	adds	r4, #8
 8001432:	e7bc      	b.n	80013ae <__gnu_unwind_pr_common+0x5a>
 8001434:	2b02      	cmp	r3, #2
 8001436:	dca3      	bgt.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001438:	0c0b      	lsrs	r3, r1, #16
 800143a:	b2da      	uxtb	r2, r3
 800143c:	0409      	lsls	r1, r1, #16
 800143e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001442:	2302      	movs	r3, #2
 8001444:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001448:	9107      	str	r1, [sp, #28]
 800144a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800144e:	e797      	b.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001450:	f1bb 0f00 	cmp.w	fp, #0
 8001454:	d002      	beq.n	800145c <__gnu_unwind_pr_common+0x108>
 8001456:	2800      	cmp	r0, #0
 8001458:	f040 80bd 	bne.w	80015d6 <__gnu_unwind_pr_common+0x282>
 800145c:	3404      	adds	r4, #4
 800145e:	e79b      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001460:	f1bb 0f00 	cmp.w	fp, #0
 8001464:	d125      	bne.n	80014b2 <__gnu_unwind_pr_common+0x15e>
 8001466:	b1a8      	cbz	r0, 8001494 <__gnu_unwind_pr_common+0x140>
 8001468:	e894 000c 	ldmia.w	r4, {r2, r3}
 800146c:	1c99      	adds	r1, r3, #2
 800146e:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001472:	d0d6      	beq.n	8001422 <__gnu_unwind_pr_common+0xce>
 8001474:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001478:	3301      	adds	r3, #1
 800147a:	9106      	str	r1, [sp, #24]
 800147c:	f000 80a3 	beq.w	80015c6 <__gnu_unwind_pr_common+0x272>
 8001480:	1d20      	adds	r0, r4, #4
 8001482:	f7ff fddd 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001486:	ab06      	add	r3, sp, #24
 8001488:	4601      	mov	r1, r0
 800148a:	4628      	mov	r0, r5
 800148c:	f3af 8000 	nop.w
 8001490:	2800      	cmp	r0, #0
 8001492:	d177      	bne.n	8001584 <__gnu_unwind_pr_common+0x230>
 8001494:	3408      	adds	r4, #8
 8001496:	e77f      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001498:	a907      	add	r1, sp, #28
 800149a:	4648      	mov	r0, r9
 800149c:	f000 faee 	bl	8001a7c <__gnu_unwind_execute>
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d1be      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80014a4:	9b01      	ldr	r3, [sp, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d15c      	bne.n	8001564 <__gnu_unwind_pr_common+0x210>
 80014aa:	2008      	movs	r0, #8
 80014ac:	b00b      	add	sp, #44	; 0x2c
 80014ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014b2:	210d      	movs	r1, #13
 80014b4:	4648      	mov	r0, r9
 80014b6:	6a2f      	ldr	r7, [r5, #32]
 80014b8:	f7ff fee0 	bl	800127c <_Unwind_GetGR>
 80014bc:	4287      	cmp	r7, r0
 80014be:	d1e9      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80014c2:	429c      	cmp	r4, r3
 80014c4:	d1e6      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c6:	4620      	mov	r0, r4
 80014c8:	f7ff fcf0 	bl	8000eac <selfrel_offset31>
 80014cc:	210f      	movs	r1, #15
 80014ce:	4602      	mov	r2, r0
 80014d0:	4648      	mov	r0, r9
 80014d2:	f7ff fef9 	bl	80012c8 <_Unwind_SetGR>
 80014d6:	4648      	mov	r0, r9
 80014d8:	462a      	mov	r2, r5
 80014da:	2100      	movs	r1, #0
 80014dc:	f7ff fef4 	bl	80012c8 <_Unwind_SetGR>
 80014e0:	2007      	movs	r0, #7
 80014e2:	e79f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80014e4:	210d      	movs	r1, #13
 80014e6:	4648      	mov	r0, r9
 80014e8:	6a2f      	ldr	r7, [r5, #32]
 80014ea:	f7ff fec7 	bl	800127c <_Unwind_GetGR>
 80014ee:	4287      	cmp	r7, r0
 80014f0:	d058      	beq.n	80015a4 <__gnu_unwind_pr_common+0x250>
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	da87      	bge.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014f8:	3404      	adds	r4, #4
 80014fa:	e785      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014fc:	9b02      	ldr	r3, [sp, #8]
 80014fe:	b33b      	cbz	r3, 8001550 <__gnu_unwind_pr_common+0x1fc>
 8001500:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001504:	1d27      	adds	r7, r4, #4
 8001506:	f8cd b010 	str.w	fp, [sp, #16]
 800150a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800150e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001512:	9605      	str	r6, [sp, #20]
 8001514:	46a3      	mov	fp, r4
 8001516:	461c      	mov	r4, r3
 8001518:	e002      	b.n	8001520 <__gnu_unwind_pr_common+0x1cc>
 800151a:	45b2      	cmp	sl, r6
 800151c:	46b0      	mov	r8, r6
 800151e:	d016      	beq.n	800154e <__gnu_unwind_pr_common+0x1fa>
 8001520:	4638      	mov	r0, r7
 8001522:	9406      	str	r4, [sp, #24]
 8001524:	f7ff fd8c 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001528:	ab06      	add	r3, sp, #24
 800152a:	4601      	mov	r1, r0
 800152c:	2200      	movs	r2, #0
 800152e:	4628      	mov	r0, r5
 8001530:	f3af 8000 	nop.w
 8001534:	f108 0601 	add.w	r6, r8, #1
 8001538:	3704      	adds	r7, #4
 800153a:	2800      	cmp	r0, #0
 800153c:	d0ed      	beq.n	800151a <__gnu_unwind_pr_common+0x1c6>
 800153e:	9b02      	ldr	r3, [sp, #8]
 8001540:	9e05      	ldr	r6, [sp, #20]
 8001542:	4543      	cmp	r3, r8
 8001544:	465c      	mov	r4, fp
 8001546:	f8dd b010 	ldr.w	fp, [sp, #16]
 800154a:	d1d2      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 800154c:	e000      	b.n	8001550 <__gnu_unwind_pr_common+0x1fc>
 800154e:	465c      	mov	r4, fp
 8001550:	4648      	mov	r0, r9
 8001552:	210d      	movs	r1, #13
 8001554:	f7ff fe92 	bl	800127c <_Unwind_GetGR>
 8001558:	9b06      	ldr	r3, [sp, #24]
 800155a:	6228      	str	r0, [r5, #32]
 800155c:	62ac      	str	r4, [r5, #40]	; 0x28
 800155e:	626b      	str	r3, [r5, #36]	; 0x24
 8001560:	2006      	movs	r0, #6
 8001562:	e75f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001564:	210f      	movs	r1, #15
 8001566:	4648      	mov	r0, r9
 8001568:	f7ff fe88 	bl	800127c <_Unwind_GetGR>
 800156c:	210e      	movs	r1, #14
 800156e:	4602      	mov	r2, r0
 8001570:	4648      	mov	r0, r9
 8001572:	f7ff fea9 	bl	80012c8 <_Unwind_SetGR>
 8001576:	4648      	mov	r0, r9
 8001578:	4a29      	ldr	r2, [pc, #164]	; (8001620 <__gnu_unwind_pr_common+0x2cc>)
 800157a:	210f      	movs	r1, #15
 800157c:	f7ff fea4 	bl	80012c8 <_Unwind_SetGR>
 8001580:	2007      	movs	r0, #7
 8001582:	e74f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001584:	4607      	mov	r7, r0
 8001586:	210d      	movs	r1, #13
 8001588:	4648      	mov	r0, r9
 800158a:	f7ff fe77 	bl	800127c <_Unwind_GetGR>
 800158e:	2f02      	cmp	r7, #2
 8001590:	6228      	str	r0, [r5, #32]
 8001592:	d11d      	bne.n	80015d0 <__gnu_unwind_pr_common+0x27c>
 8001594:	462b      	mov	r3, r5
 8001596:	9a06      	ldr	r2, [sp, #24]
 8001598:	f843 2f2c 	str.w	r2, [r3, #44]!
 800159c:	626b      	str	r3, [r5, #36]	; 0x24
 800159e:	62ac      	str	r4, [r5, #40]	; 0x28
 80015a0:	2006      	movs	r0, #6
 80015a2:	e73f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015a4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015a6:	429c      	cmp	r4, r3
 80015a8:	d1a3      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 80015aa:	2204      	movs	r2, #4
 80015ac:	2700      	movs	r7, #0
 80015ae:	18a3      	adds	r3, r4, r2
 80015b0:	9902      	ldr	r1, [sp, #8]
 80015b2:	62a9      	str	r1, [r5, #40]	; 0x28
 80015b4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015b6:	632a      	str	r2, [r5, #48]	; 0x30
 80015b8:	636b      	str	r3, [r5, #52]	; 0x34
 80015ba:	6823      	ldr	r3, [r4, #0]
 80015bc:	42bb      	cmp	r3, r7
 80015be:	db1d      	blt.n	80015fc <__gnu_unwind_pr_common+0x2a8>
 80015c0:	2301      	movs	r3, #1
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	e720      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80015c6:	4648      	mov	r0, r9
 80015c8:	210d      	movs	r1, #13
 80015ca:	f7ff fe57 	bl	800127c <_Unwind_GetGR>
 80015ce:	6228      	str	r0, [r5, #32]
 80015d0:	9b06      	ldr	r3, [sp, #24]
 80015d2:	626b      	str	r3, [r5, #36]	; 0x24
 80015d4:	e7e3      	b.n	800159e <__gnu_unwind_pr_common+0x24a>
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff fc68 	bl	8000eac <selfrel_offset31>
 80015dc:	3404      	adds	r4, #4
 80015de:	4606      	mov	r6, r0
 80015e0:	63ac      	str	r4, [r5, #56]	; 0x38
 80015e2:	4628      	mov	r0, r5
 80015e4:	f3af 8000 	nop.w
 80015e8:	2800      	cmp	r0, #0
 80015ea:	f43f af1a 	beq.w	8001422 <__gnu_unwind_pr_common+0xce>
 80015ee:	4648      	mov	r0, r9
 80015f0:	4632      	mov	r2, r6
 80015f2:	210f      	movs	r1, #15
 80015f4:	f7ff fe68 	bl	80012c8 <_Unwind_SetGR>
 80015f8:	2007      	movs	r0, #7
 80015fa:	e713      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015fc:	4608      	mov	r0, r1
 80015fe:	3001      	adds	r0, #1
 8001600:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001604:	f7ff fc52 	bl	8000eac <selfrel_offset31>
 8001608:	210f      	movs	r1, #15
 800160a:	4602      	mov	r2, r0
 800160c:	4648      	mov	r0, r9
 800160e:	f7ff fe5b 	bl	80012c8 <_Unwind_SetGR>
 8001612:	4648      	mov	r0, r9
 8001614:	462a      	mov	r2, r5
 8001616:	4639      	mov	r1, r7
 8001618:	f7ff fe56 	bl	80012c8 <_Unwind_SetGR>
 800161c:	2007      	movs	r0, #7
 800161e:	e701      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001620:	00000000 	.word	0x00000000

08001624 <__aeabi_unwind_cpp_pr0>:
 8001624:	2300      	movs	r3, #0
 8001626:	e695      	b.n	8001354 <__gnu_unwind_pr_common>

08001628 <__aeabi_unwind_cpp_pr1>:
 8001628:	2301      	movs	r3, #1
 800162a:	e693      	b.n	8001354 <__gnu_unwind_pr_common>

0800162c <__aeabi_unwind_cpp_pr2>:
 800162c:	2302      	movs	r3, #2
 800162e:	e691      	b.n	8001354 <__gnu_unwind_pr_common>

08001630 <_Unwind_VRS_Pop>:
 8001630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001632:	4604      	mov	r4, r0
 8001634:	b0c5      	sub	sp, #276	; 0x114
 8001636:	2904      	cmp	r1, #4
 8001638:	d80d      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800163a:	e8df f001 	tbb	[pc, r1]
 800163e:	0353      	.short	0x0353
 8001640:	310c      	.short	0x310c
 8001642:	0f          	.byte	0x0f
 8001643:	00          	.byte	0x00
 8001644:	2b01      	cmp	r3, #1
 8001646:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800164a:	b295      	uxth	r5, r2
 800164c:	d162      	bne.n	8001714 <_Unwind_VRS_Pop+0xe4>
 800164e:	1972      	adds	r2, r6, r5
 8001650:	2a10      	cmp	r2, #16
 8001652:	f240 809b 	bls.w	800178c <_Unwind_VRS_Pop+0x15c>
 8001656:	2002      	movs	r0, #2
 8001658:	b045      	add	sp, #276	; 0x114
 800165a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1fa      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001660:	2a10      	cmp	r2, #16
 8001662:	d8f8      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	06d8      	lsls	r0, r3, #27
 8001668:	f100 80c6 	bmi.w	80017f8 <_Unwind_VRS_Pop+0x1c8>
 800166c:	ae22      	add	r6, sp, #136	; 0x88
 800166e:	4630      	mov	r0, r6
 8001670:	9201      	str	r2, [sp, #4]
 8001672:	f000 f973 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001676:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001678:	9a01      	ldr	r2, [sp, #4]
 800167a:	2300      	movs	r3, #0
 800167c:	2501      	movs	r5, #1
 800167e:	fa05 f103 	lsl.w	r1, r5, r3
 8001682:	4211      	tst	r1, r2
 8001684:	d003      	beq.n	800168e <_Unwind_VRS_Pop+0x5e>
 8001686:	6801      	ldr	r1, [r0, #0]
 8001688:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 800168c:	3004      	adds	r0, #4
 800168e:	3301      	adds	r3, #1
 8001690:	2b04      	cmp	r3, #4
 8001692:	d1f4      	bne.n	800167e <_Unwind_VRS_Pop+0x4e>
 8001694:	63a0      	str	r0, [r4, #56]	; 0x38
 8001696:	4630      	mov	r0, r6
 8001698:	f000 f956 	bl	8001948 <__gnu_Unwind_Restore_WMMXC>
 800169c:	2000      	movs	r0, #0
 800169e:	e7db      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d1d8      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016a4:	0c15      	lsrs	r5, r2, #16
 80016a6:	b297      	uxth	r7, r2
 80016a8:	19eb      	adds	r3, r5, r7
 80016aa:	2b10      	cmp	r3, #16
 80016ac:	d8d3      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016ae:	6823      	ldr	r3, [r4, #0]
 80016b0:	071e      	lsls	r6, r3, #28
 80016b2:	f100 80b5 	bmi.w	8001820 <_Unwind_VRS_Pop+0x1f0>
 80016b6:	ae22      	add	r6, sp, #136	; 0x88
 80016b8:	4630      	mov	r0, r6
 80016ba:	f000 f923 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 80016be:	00ed      	lsls	r5, r5, #3
 80016c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016c2:	b14f      	cbz	r7, 80016d8 <_Unwind_VRS_Pop+0xa8>
 80016c4:	3d04      	subs	r5, #4
 80016c6:	1971      	adds	r1, r6, r5
 80016c8:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 80016cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80016d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80016d4:	4283      	cmp	r3, r0
 80016d6:	d1f9      	bne.n	80016cc <_Unwind_VRS_Pop+0x9c>
 80016d8:	4630      	mov	r0, r6
 80016da:	63a3      	str	r3, [r4, #56]	; 0x38
 80016dc:	f000 f8f0 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 80016e0:	2000      	movs	r0, #0
 80016e2:	e7b9      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1b6      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016e8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80016ea:	b297      	uxth	r7, r2
 80016ec:	1d20      	adds	r0, r4, #4
 80016ee:	2601      	movs	r6, #1
 80016f0:	fa06 f103 	lsl.w	r1, r6, r3
 80016f4:	4239      	tst	r1, r7
 80016f6:	f103 0301 	add.w	r3, r3, #1
 80016fa:	d002      	beq.n	8001702 <_Unwind_VRS_Pop+0xd2>
 80016fc:	6829      	ldr	r1, [r5, #0]
 80016fe:	6001      	str	r1, [r0, #0]
 8001700:	3504      	adds	r5, #4
 8001702:	2b10      	cmp	r3, #16
 8001704:	f100 0004 	add.w	r0, r0, #4
 8001708:	d1f2      	bne.n	80016f0 <_Unwind_VRS_Pop+0xc0>
 800170a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800170e:	d13b      	bne.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001710:	63a5      	str	r5, [r4, #56]	; 0x38
 8001712:	e7a1      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 8001714:	2b05      	cmp	r3, #5
 8001716:	d19e      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001718:	1977      	adds	r7, r6, r5
 800171a:	2f20      	cmp	r7, #32
 800171c:	d89b      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800171e:	2e0f      	cmp	r6, #15
 8001720:	d966      	bls.n	80017f0 <_Unwind_VRS_Pop+0x1c0>
 8001722:	462f      	mov	r7, r5
 8001724:	2d00      	cmp	r5, #0
 8001726:	d13a      	bne.n	800179e <_Unwind_VRS_Pop+0x16e>
 8001728:	462a      	mov	r2, r5
 800172a:	2700      	movs	r7, #0
 800172c:	2a00      	cmp	r2, #0
 800172e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001730:	dd72      	ble.n	8001818 <_Unwind_VRS_Pop+0x1e8>
 8001732:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001736:	4601      	mov	r1, r0
 8001738:	a844      	add	r0, sp, #272	; 0x110
 800173a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800173e:	388c      	subs	r0, #140	; 0x8c
 8001740:	f851 5b04 	ldr.w	r5, [r1], #4
 8001744:	f840 5f04 	str.w	r5, [r0, #4]!
 8001748:	4291      	cmp	r1, r2
 800174a:	d1f9      	bne.n	8001740 <_Unwind_VRS_Pop+0x110>
 800174c:	4608      	mov	r0, r1
 800174e:	b197      	cbz	r7, 8001776 <_Unwind_VRS_Pop+0x146>
 8001750:	2e10      	cmp	r6, #16
 8001752:	4632      	mov	r2, r6
 8001754:	a944      	add	r1, sp, #272	; 0x110
 8001756:	bf38      	it	cc
 8001758:	2210      	movcc	r2, #16
 800175a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800175e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8001762:	0079      	lsls	r1, r7, #1
 8001764:	3a04      	subs	r2, #4
 8001766:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800176a:	f850 5b04 	ldr.w	r5, [r0], #4
 800176e:	f842 5f04 	str.w	r5, [r2, #4]!
 8001772:	4288      	cmp	r0, r1
 8001774:	d1f9      	bne.n	800176a <_Unwind_VRS_Pop+0x13a>
 8001776:	2b01      	cmp	r3, #1
 8001778:	d048      	beq.n	800180c <_Unwind_VRS_Pop+0x1dc>
 800177a:	2e0f      	cmp	r6, #15
 800177c:	63a1      	str	r1, [r4, #56]	; 0x38
 800177e:	d933      	bls.n	80017e8 <_Unwind_VRS_Pop+0x1b8>
 8001780:	b117      	cbz	r7, 8001788 <_Unwind_VRS_Pop+0x158>
 8001782:	a802      	add	r0, sp, #8
 8001784:	f000 f894 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001788:	2000      	movs	r0, #0
 800178a:	e765      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 800178c:	2e0f      	cmp	r6, #15
 800178e:	f63f af62 	bhi.w	8001656 <_Unwind_VRS_Pop+0x26>
 8001792:	2700      	movs	r7, #0
 8001794:	6822      	ldr	r2, [r4, #0]
 8001796:	07d1      	lsls	r1, r2, #31
 8001798:	d417      	bmi.n	80017ca <_Unwind_VRS_Pop+0x19a>
 800179a:	2f00      	cmp	r7, #0
 800179c:	d060      	beq.n	8001860 <_Unwind_VRS_Pop+0x230>
 800179e:	6822      	ldr	r2, [r4, #0]
 80017a0:	0751      	lsls	r1, r2, #29
 80017a2:	d445      	bmi.n	8001830 <_Unwind_VRS_Pop+0x200>
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d04d      	beq.n	8001844 <_Unwind_VRS_Pop+0x214>
 80017a8:	2e0f      	cmp	r6, #15
 80017aa:	d806      	bhi.n	80017ba <_Unwind_VRS_Pop+0x18a>
 80017ac:	a822      	add	r0, sp, #136	; 0x88
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	f000 f87a 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 80017b4:	9b01      	ldr	r3, [sp, #4]
 80017b6:	2f00      	cmp	r7, #0
 80017b8:	d0b6      	beq.n	8001728 <_Unwind_VRS_Pop+0xf8>
 80017ba:	a802      	add	r0, sp, #8
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	f000 f87b 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80017c2:	9b01      	ldr	r3, [sp, #4]
 80017c4:	f1c6 0210 	rsb	r2, r6, #16
 80017c8:	e7b0      	b.n	800172c <_Unwind_VRS_Pop+0xfc>
 80017ca:	f022 0101 	bic.w	r1, r2, #1
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	6021      	str	r1, [r4, #0]
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	4620      	mov	r0, r4
 80017d6:	d03b      	beq.n	8001850 <_Unwind_VRS_Pop+0x220>
 80017d8:	f022 0203 	bic.w	r2, r2, #3
 80017dc:	f840 2b48 	str.w	r2, [r0], #72
 80017e0:	f000 f85a 	bl	8001898 <__gnu_Unwind_Save_VFP>
 80017e4:	9b01      	ldr	r3, [sp, #4]
 80017e6:	e7d8      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 80017e8:	a822      	add	r0, sp, #136	; 0x88
 80017ea:	f000 f859 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 80017ee:	e7c7      	b.n	8001780 <_Unwind_VRS_Pop+0x150>
 80017f0:	2f10      	cmp	r7, #16
 80017f2:	d9ce      	bls.n	8001792 <_Unwind_VRS_Pop+0x162>
 80017f4:	3f10      	subs	r7, #16
 80017f6:	e7cd      	b.n	8001794 <_Unwind_VRS_Pop+0x164>
 80017f8:	f023 0310 	bic.w	r3, r3, #16
 80017fc:	6023      	str	r3, [r4, #0]
 80017fe:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001802:	9201      	str	r2, [sp, #4]
 8001804:	f000 f8aa 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001808:	9a01      	ldr	r2, [sp, #4]
 800180a:	e72f      	b.n	800166c <_Unwind_VRS_Pop+0x3c>
 800180c:	3104      	adds	r1, #4
 800180e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001810:	a822      	add	r0, sp, #136	; 0x88
 8001812:	f000 f83d 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001816:	e7b7      	b.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001818:	2f00      	cmp	r7, #0
 800181a:	d199      	bne.n	8001750 <_Unwind_VRS_Pop+0x120>
 800181c:	4601      	mov	r1, r0
 800181e:	e7aa      	b.n	8001776 <_Unwind_VRS_Pop+0x146>
 8001820:	f023 0308 	bic.w	r3, r3, #8
 8001824:	6023      	str	r3, [r4, #0]
 8001826:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800182a:	f000 f86b 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 800182e:	e742      	b.n	80016b6 <_Unwind_VRS_Pop+0x86>
 8001830:	4620      	mov	r0, r4
 8001832:	f022 0204 	bic.w	r2, r2, #4
 8001836:	f840 2bd0 	str.w	r2, [r0], #208
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	f000 f83c 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001840:	9b01      	ldr	r3, [sp, #4]
 8001842:	e7af      	b.n	80017a4 <_Unwind_VRS_Pop+0x174>
 8001844:	a822      	add	r0, sp, #136	; 0x88
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	f000 f826 	bl	8001898 <__gnu_Unwind_Save_VFP>
 800184c:	9b01      	ldr	r3, [sp, #4]
 800184e:	e7b9      	b.n	80017c4 <_Unwind_VRS_Pop+0x194>
 8001850:	f041 0102 	orr.w	r1, r1, #2
 8001854:	f840 1b48 	str.w	r1, [r0], #72
 8001858:	f000 f826 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 800185c:	9b01      	ldr	r3, [sp, #4]
 800185e:	e79c      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 8001860:	2b01      	cmp	r3, #1
 8001862:	d003      	beq.n	800186c <_Unwind_VRS_Pop+0x23c>
 8001864:	2e0f      	cmp	r6, #15
 8001866:	f63f af5f 	bhi.w	8001728 <_Unwind_VRS_Pop+0xf8>
 800186a:	e79f      	b.n	80017ac <_Unwind_VRS_Pop+0x17c>
 800186c:	a822      	add	r0, sp, #136	; 0x88
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	f000 f812 	bl	8001898 <__gnu_Unwind_Save_VFP>
 8001874:	9b01      	ldr	r3, [sp, #4]
 8001876:	e757      	b.n	8001728 <_Unwind_VRS_Pop+0xf8>

08001878 <__restore_core_regs>:
 8001878:	f100 0134 	add.w	r1, r0, #52	; 0x34
 800187c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001880:	469c      	mov	ip, r3
 8001882:	46a6      	mov	lr, r4
 8001884:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001888:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800188c:	46e5      	mov	sp, ip
 800188e:	bd00      	pop	{pc}

08001890 <__gnu_Unwind_Restore_VFP>:
 8001890:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop

08001898 <__gnu_Unwind_Save_VFP>:
 8001898:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <__gnu_Unwind_Restore_VFP_D>:
 80018a0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop

080018a8 <__gnu_Unwind_Save_VFP_D>:
 80018a8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop

080018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018b0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop

080018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018b8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <__gnu_Unwind_Restore_WMMXD>:
 80018c0:	ecf0 0102 	ldfe	f0, [r0], #8
 80018c4:	ecf0 1102 	ldfe	f1, [r0], #8
 80018c8:	ecf0 2102 	ldfe	f2, [r0], #8
 80018cc:	ecf0 3102 	ldfe	f3, [r0], #8
 80018d0:	ecf0 4102 	ldfe	f4, [r0], #8
 80018d4:	ecf0 5102 	ldfe	f5, [r0], #8
 80018d8:	ecf0 6102 	ldfe	f6, [r0], #8
 80018dc:	ecf0 7102 	ldfe	f7, [r0], #8
 80018e0:	ecf0 8102 	ldfp	f0, [r0], #8
 80018e4:	ecf0 9102 	ldfp	f1, [r0], #8
 80018e8:	ecf0 a102 	ldfp	f2, [r0], #8
 80018ec:	ecf0 b102 	ldfp	f3, [r0], #8
 80018f0:	ecf0 c102 	ldfp	f4, [r0], #8
 80018f4:	ecf0 d102 	ldfp	f5, [r0], #8
 80018f8:	ecf0 e102 	ldfp	f6, [r0], #8
 80018fc:	ecf0 f102 	ldfp	f7, [r0], #8
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <__gnu_Unwind_Save_WMMXD>:
 8001904:	ece0 0102 	stfe	f0, [r0], #8
 8001908:	ece0 1102 	stfe	f1, [r0], #8
 800190c:	ece0 2102 	stfe	f2, [r0], #8
 8001910:	ece0 3102 	stfe	f3, [r0], #8
 8001914:	ece0 4102 	stfe	f4, [r0], #8
 8001918:	ece0 5102 	stfe	f5, [r0], #8
 800191c:	ece0 6102 	stfe	f6, [r0], #8
 8001920:	ece0 7102 	stfe	f7, [r0], #8
 8001924:	ece0 8102 	stfp	f0, [r0], #8
 8001928:	ece0 9102 	stfp	f1, [r0], #8
 800192c:	ece0 a102 	stfp	f2, [r0], #8
 8001930:	ece0 b102 	stfp	f3, [r0], #8
 8001934:	ece0 c102 	stfp	f4, [r0], #8
 8001938:	ece0 d102 	stfp	f5, [r0], #8
 800193c:	ece0 e102 	stfp	f6, [r0], #8
 8001940:	ece0 f102 	stfp	f7, [r0], #8
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop

08001948 <__gnu_Unwind_Restore_WMMXC>:
 8001948:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800194c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001950:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001954:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop

0800195c <__gnu_Unwind_Save_WMMXC>:
 800195c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001960:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001964:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001968:	fca0 b101 	stc2	1, cr11, [r0], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop

08001970 <_Unwind_RaiseException>:
 8001970:	46ec      	mov	ip, sp
 8001972:	b500      	push	{lr}
 8001974:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001978:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001984:	a901      	add	r1, sp, #4
 8001986:	f7ff fbf3 	bl	8001170 <__gnu_Unwind_RaiseException>
 800198a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800198e:	b012      	add	sp, #72	; 0x48
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop

08001994 <_Unwind_Resume>:
 8001994:	46ec      	mov	ip, sp
 8001996:	b500      	push	{lr}
 8001998:	e92d 5000 	stmdb	sp!, {ip, lr}
 800199c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019a8:	a901      	add	r1, sp, #4
 80019aa:	f7ff fc1b 	bl	80011e4 <__gnu_Unwind_Resume>
 80019ae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019b2:	b012      	add	sp, #72	; 0x48
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop

080019b8 <_Unwind_Resume_or_Rethrow>:
 80019b8:	46ec      	mov	ip, sp
 80019ba:	b500      	push	{lr}
 80019bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019cc:	a901      	add	r1, sp, #4
 80019ce:	f7ff fc2b 	bl	8001228 <__gnu_Unwind_Resume_or_Rethrow>
 80019d2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019d6:	b012      	add	sp, #72	; 0x48
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop

080019dc <_Unwind_ForcedUnwind>:
 80019dc:	46ec      	mov	ip, sp
 80019de:	b500      	push	{lr}
 80019e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019e4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019f0:	ab01      	add	r3, sp, #4
 80019f2:	f7ff fbed 	bl	80011d0 <__gnu_Unwind_ForcedUnwind>
 80019f6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019fa:	b012      	add	sp, #72	; 0x48
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop

08001a00 <_Unwind_Backtrace>:
 8001a00:	46ec      	mov	ip, sp
 8001a02:	b500      	push	{lr}
 8001a04:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a08:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a14:	aa01      	add	r2, sp, #4
 8001a16:	f7ff fc65 	bl	80012e4 <__gnu_Unwind_Backtrace>
 8001a1a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a1e:	b012      	add	sp, #72	; 0x48
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop

08001a24 <next_unwind_byte>:
 8001a24:	7a02      	ldrb	r2, [r0, #8]
 8001a26:	b91a      	cbnz	r2, 8001a30 <next_unwind_byte+0xc>
 8001a28:	7a43      	ldrb	r3, [r0, #9]
 8001a2a:	b943      	cbnz	r3, 8001a3e <next_unwind_byte+0x1a>
 8001a2c:	20b0      	movs	r0, #176	; 0xb0
 8001a2e:	4770      	bx	lr
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	3a01      	subs	r2, #1
 8001a34:	7202      	strb	r2, [r0, #8]
 8001a36:	021a      	lsls	r2, r3, #8
 8001a38:	6002      	str	r2, [r0, #0]
 8001a3a:	0e18      	lsrs	r0, r3, #24
 8001a3c:	4770      	bx	lr
 8001a3e:	6842      	ldr	r2, [r0, #4]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	b410      	push	{r4}
 8001a44:	7243      	strb	r3, [r0, #9]
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	2103      	movs	r1, #3
 8001a4a:	1d14      	adds	r4, r2, #4
 8001a4c:	7201      	strb	r1, [r0, #8]
 8001a4e:	021a      	lsls	r2, r3, #8
 8001a50:	6044      	str	r4, [r0, #4]
 8001a52:	6002      	str	r2, [r0, #0]
 8001a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a58:	0e18      	lsrs	r0, r3, #24
 8001a5a:	4770      	bx	lr

08001a5c <_Unwind_GetGR.constprop.0>:
 8001a5c:	b500      	push	{lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	aa03      	add	r2, sp, #12
 8001a62:	2300      	movs	r3, #0
 8001a64:	9200      	str	r2, [sp, #0]
 8001a66:	4619      	mov	r1, r3
 8001a68:	220c      	movs	r2, #12
 8001a6a:	f7ff fbed 	bl	8001248 <_Unwind_VRS_Get>
 8001a6e:	9803      	ldr	r0, [sp, #12]
 8001a70:	b005      	add	sp, #20
 8001a72:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a76:	bf00      	nop

08001a78 <unwind_UCB_from_context>:
 8001a78:	e7f0      	b.n	8001a5c <_Unwind_GetGR.constprop.0>
 8001a7a:	bf00      	nop

08001a7c <__gnu_unwind_execute>:
 8001a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a80:	4606      	mov	r6, r0
 8001a82:	b085      	sub	sp, #20
 8001a84:	460f      	mov	r7, r1
 8001a86:	f04f 0800 	mov.w	r8, #0
 8001a8a:	4638      	mov	r0, r7
 8001a8c:	f7ff ffca 	bl	8001a24 <next_unwind_byte>
 8001a90:	28b0      	cmp	r0, #176	; 0xb0
 8001a92:	4604      	mov	r4, r0
 8001a94:	d023      	beq.n	8001ade <__gnu_unwind_execute+0x62>
 8001a96:	0605      	lsls	r5, r0, #24
 8001a98:	d427      	bmi.n	8001aea <__gnu_unwind_execute+0x6e>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f10d 090c 	add.w	r9, sp, #12
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	0085      	lsls	r5, r0, #2
 8001aa4:	220d      	movs	r2, #13
 8001aa6:	f8cd 9000 	str.w	r9, [sp]
 8001aaa:	4630      	mov	r0, r6
 8001aac:	f7ff fbcc 	bl	8001248 <_Unwind_VRS_Get>
 8001ab0:	b2ed      	uxtb	r5, r5
 8001ab2:	9b03      	ldr	r3, [sp, #12]
 8001ab4:	f8cd 9000 	str.w	r9, [sp]
 8001ab8:	0660      	lsls	r0, r4, #25
 8001aba:	f105 0504 	add.w	r5, r5, #4
 8001abe:	bf4c      	ite	mi
 8001ac0:	1b5d      	submi	r5, r3, r5
 8001ac2:	18ed      	addpl	r5, r5, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	220d      	movs	r2, #13
 8001aca:	4630      	mov	r0, r6
 8001acc:	9503      	str	r5, [sp, #12]
 8001ace:	f7ff fbe1 	bl	8001294 <_Unwind_VRS_Set>
 8001ad2:	4638      	mov	r0, r7
 8001ad4:	f7ff ffa6 	bl	8001a24 <next_unwind_byte>
 8001ad8:	28b0      	cmp	r0, #176	; 0xb0
 8001ada:	4604      	mov	r4, r0
 8001adc:	d1db      	bne.n	8001a96 <__gnu_unwind_execute+0x1a>
 8001ade:	f1b8 0f00 	cmp.w	r8, #0
 8001ae2:	f000 8095 	beq.w	8001c10 <__gnu_unwind_execute+0x194>
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	e01c      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001aea:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001aee:	2b80      	cmp	r3, #128	; 0x80
 8001af0:	d05d      	beq.n	8001bae <__gnu_unwind_execute+0x132>
 8001af2:	2b90      	cmp	r3, #144	; 0x90
 8001af4:	d019      	beq.n	8001b2a <__gnu_unwind_execute+0xae>
 8001af6:	2ba0      	cmp	r3, #160	; 0xa0
 8001af8:	d02c      	beq.n	8001b54 <__gnu_unwind_execute+0xd8>
 8001afa:	2bb0      	cmp	r3, #176	; 0xb0
 8001afc:	d03f      	beq.n	8001b7e <__gnu_unwind_execute+0x102>
 8001afe:	2bc0      	cmp	r3, #192	; 0xc0
 8001b00:	d06c      	beq.n	8001bdc <__gnu_unwind_execute+0x160>
 8001b02:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b06:	2bd0      	cmp	r3, #208	; 0xd0
 8001b08:	d10b      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b0a:	f000 0207 	and.w	r2, r0, #7
 8001b0e:	3201      	adds	r2, #1
 8001b10:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b14:	2305      	movs	r3, #5
 8001b16:	2101      	movs	r1, #1
 8001b18:	4630      	mov	r0, r6
 8001b1a:	f7ff fd89 	bl	8001630 <_Unwind_VRS_Pop>
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d0b3      	beq.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b22:	2009      	movs	r0, #9
 8001b24:	b005      	add	sp, #20
 8001b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b2a:	f000 030d 	and.w	r3, r0, #13
 8001b2e:	2b0d      	cmp	r3, #13
 8001b30:	d0f7      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b32:	ad03      	add	r5, sp, #12
 8001b34:	2300      	movs	r3, #0
 8001b36:	f000 020f 	and.w	r2, r0, #15
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	9500      	str	r5, [sp, #0]
 8001b3e:	4630      	mov	r0, r6
 8001b40:	f7ff fb82 	bl	8001248 <_Unwind_VRS_Get>
 8001b44:	2300      	movs	r3, #0
 8001b46:	9500      	str	r5, [sp, #0]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	220d      	movs	r2, #13
 8001b4c:	4630      	mov	r0, r6
 8001b4e:	f7ff fba1 	bl	8001294 <_Unwind_VRS_Set>
 8001b52:	e79a      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b54:	43c2      	mvns	r2, r0
 8001b56:	f002 0307 	and.w	r3, r2, #7
 8001b5a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b5e:	411a      	asrs	r2, r3
 8001b60:	0701      	lsls	r1, r0, #28
 8001b62:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	bf48      	it	mi
 8001b6c:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001b70:	4619      	mov	r1, r3
 8001b72:	4630      	mov	r0, r6
 8001b74:	f7ff fd5c 	bl	8001630 <_Unwind_VRS_Pop>
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	d1d2      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b7c:	e785      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b7e:	28b1      	cmp	r0, #177	; 0xb1
 8001b80:	d057      	beq.n	8001c32 <__gnu_unwind_execute+0x1b6>
 8001b82:	28b2      	cmp	r0, #178	; 0xb2
 8001b84:	d068      	beq.n	8001c58 <__gnu_unwind_execute+0x1dc>
 8001b86:	28b3      	cmp	r0, #179	; 0xb3
 8001b88:	f000 8095 	beq.w	8001cb6 <__gnu_unwind_execute+0x23a>
 8001b8c:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001b90:	2bb4      	cmp	r3, #180	; 0xb4
 8001b92:	d0c6      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b94:	f000 0207 	and.w	r2, r0, #7
 8001b98:	3201      	adds	r2, #1
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f7ff fd44 	bl	8001630 <_Unwind_VRS_Pop>
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	d1ba      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bac:	e76d      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bae:	4638      	mov	r0, r7
 8001bb0:	f7ff ff38 	bl	8001a24 <next_unwind_byte>
 8001bb4:	0224      	lsls	r4, r4, #8
 8001bb6:	4304      	orrs	r4, r0
 8001bb8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bbc:	d0b1      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bbe:	0124      	lsls	r4, r4, #4
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	b2a2      	uxth	r2, r4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4630      	mov	r0, r6
 8001bc8:	f7ff fd32 	bl	8001630 <_Unwind_VRS_Pop>
 8001bcc:	2800      	cmp	r0, #0
 8001bce:	d1a8      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bd0:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001bd4:	bf18      	it	ne
 8001bd6:	f04f 0801 	movne.w	r8, #1
 8001bda:	e756      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bdc:	28c6      	cmp	r0, #198	; 0xc6
 8001bde:	d07d      	beq.n	8001cdc <__gnu_unwind_execute+0x260>
 8001be0:	28c7      	cmp	r0, #199	; 0xc7
 8001be2:	f000 8086 	beq.w	8001cf2 <__gnu_unwind_execute+0x276>
 8001be6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001bea:	2bc0      	cmp	r3, #192	; 0xc0
 8001bec:	f000 8094 	beq.w	8001d18 <__gnu_unwind_execute+0x29c>
 8001bf0:	28c8      	cmp	r0, #200	; 0xc8
 8001bf2:	f000 809f 	beq.w	8001d34 <__gnu_unwind_execute+0x2b8>
 8001bf6:	28c9      	cmp	r0, #201	; 0xc9
 8001bf8:	d193      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bfa:	4638      	mov	r0, r7
 8001bfc:	f7ff ff12 	bl	8001a24 <next_unwind_byte>
 8001c00:	0302      	lsls	r2, r0, #12
 8001c02:	f000 000f 	and.w	r0, r0, #15
 8001c06:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c0a:	3001      	adds	r0, #1
 8001c0c:	4302      	orrs	r2, r0
 8001c0e:	e781      	b.n	8001b14 <__gnu_unwind_execute+0x98>
 8001c10:	ac03      	add	r4, sp, #12
 8001c12:	4643      	mov	r3, r8
 8001c14:	220e      	movs	r2, #14
 8001c16:	4641      	mov	r1, r8
 8001c18:	9400      	str	r4, [sp, #0]
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f7ff fb14 	bl	8001248 <_Unwind_VRS_Get>
 8001c20:	9400      	str	r4, [sp, #0]
 8001c22:	4630      	mov	r0, r6
 8001c24:	4643      	mov	r3, r8
 8001c26:	220f      	movs	r2, #15
 8001c28:	4641      	mov	r1, r8
 8001c2a:	f7ff fb33 	bl	8001294 <_Unwind_VRS_Set>
 8001c2e:	4640      	mov	r0, r8
 8001c30:	e778      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001c32:	4638      	mov	r0, r7
 8001c34:	f7ff fef6 	bl	8001a24 <next_unwind_byte>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	f43f af72 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c3e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c42:	f47f af6e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c46:	4602      	mov	r2, r0
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4630      	mov	r0, r6
 8001c4c:	f7ff fcf0 	bl	8001630 <_Unwind_VRS_Pop>
 8001c50:	2800      	cmp	r0, #0
 8001c52:	f47f af66 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c56:	e718      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f10d 090c 	add.w	r9, sp, #12
 8001c5e:	220d      	movs	r2, #13
 8001c60:	4619      	mov	r1, r3
 8001c62:	f8cd 9000 	str.w	r9, [sp]
 8001c66:	4630      	mov	r0, r6
 8001c68:	f7ff faee 	bl	8001248 <_Unwind_VRS_Get>
 8001c6c:	4638      	mov	r0, r7
 8001c6e:	f7ff fed9 	bl	8001a24 <next_unwind_byte>
 8001c72:	0602      	lsls	r2, r0, #24
 8001c74:	f04f 0402 	mov.w	r4, #2
 8001c78:	d50c      	bpl.n	8001c94 <__gnu_unwind_execute+0x218>
 8001c7a:	9b03      	ldr	r3, [sp, #12]
 8001c7c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001c80:	40a0      	lsls	r0, r4
 8001c82:	4403      	add	r3, r0
 8001c84:	4638      	mov	r0, r7
 8001c86:	9303      	str	r3, [sp, #12]
 8001c88:	f7ff fecc 	bl	8001a24 <next_unwind_byte>
 8001c8c:	0603      	lsls	r3, r0, #24
 8001c8e:	f104 0407 	add.w	r4, r4, #7
 8001c92:	d4f2      	bmi.n	8001c7a <__gnu_unwind_execute+0x1fe>
 8001c94:	9b03      	ldr	r3, [sp, #12]
 8001c96:	f8cd 9000 	str.w	r9, [sp]
 8001c9a:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001c9e:	40a2      	lsls	r2, r4
 8001ca0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4414      	add	r4, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	220d      	movs	r2, #13
 8001cac:	4630      	mov	r0, r6
 8001cae:	9403      	str	r4, [sp, #12]
 8001cb0:	f7ff faf0 	bl	8001294 <_Unwind_VRS_Set>
 8001cb4:	e6e9      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cb6:	4638      	mov	r0, r7
 8001cb8:	f7ff feb4 	bl	8001a24 <next_unwind_byte>
 8001cbc:	0301      	lsls	r1, r0, #12
 8001cbe:	f000 000f 	and.w	r0, r0, #15
 8001cc2:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cc6:	1c42      	adds	r2, r0, #1
 8001cc8:	2301      	movs	r3, #1
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	4630      	mov	r0, r6
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7ff fcae 	bl	8001630 <_Unwind_VRS_Pop>
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	f47f af24 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cda:	e6d6      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cdc:	4638      	mov	r0, r7
 8001cde:	f7ff fea1 	bl	8001a24 <next_unwind_byte>
 8001ce2:	0301      	lsls	r1, r0, #12
 8001ce4:	f000 000f 	and.w	r0, r0, #15
 8001ce8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cec:	1c42      	adds	r2, r0, #1
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e7eb      	b.n	8001cca <__gnu_unwind_execute+0x24e>
 8001cf2:	4638      	mov	r0, r7
 8001cf4:	f7ff fe96 	bl	8001a24 <next_unwind_byte>
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	f43f af12 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cfe:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d02:	f47f af0e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d06:	4602      	mov	r2, r0
 8001d08:	2104      	movs	r1, #4
 8001d0a:	4630      	mov	r0, r6
 8001d0c:	f7ff fc90 	bl	8001630 <_Unwind_VRS_Pop>
 8001d10:	2800      	cmp	r0, #0
 8001d12:	f47f af06 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d16:	e6b8      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d18:	f000 020f 	and.w	r2, r0, #15
 8001d1c:	3201      	adds	r2, #1
 8001d1e:	2303      	movs	r3, #3
 8001d20:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d24:	4619      	mov	r1, r3
 8001d26:	4630      	mov	r0, r6
 8001d28:	f7ff fc82 	bl	8001630 <_Unwind_VRS_Pop>
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	f47f aef8 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d32:	e6aa      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d34:	4638      	mov	r0, r7
 8001d36:	f7ff fe75 	bl	8001a24 <next_unwind_byte>
 8001d3a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d3e:	f000 030f 	and.w	r3, r0, #15
 8001d42:	3210      	adds	r2, #16
 8001d44:	3301      	adds	r3, #1
 8001d46:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d4a:	e6e3      	b.n	8001b14 <__gnu_unwind_execute+0x98>

08001d4c <__gnu_unwind_frame>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d50:	b084      	sub	sp, #16
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	2003      	movs	r0, #3
 8001d56:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d5a:	79dc      	ldrb	r4, [r3, #7]
 8001d5c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001d60:	0212      	lsls	r2, r2, #8
 8001d62:	3308      	adds	r3, #8
 8001d64:	4608      	mov	r0, r1
 8001d66:	a901      	add	r1, sp, #4
 8001d68:	9201      	str	r2, [sp, #4]
 8001d6a:	9302      	str	r3, [sp, #8]
 8001d6c:	f7ff fe86 	bl	8001a7c <__gnu_unwind_execute>
 8001d70:	b004      	add	sp, #16
 8001d72:	bd10      	pop	{r4, pc}

08001d74 <_Unwind_GetRegionStart>:
 8001d74:	b508      	push	{r3, lr}
 8001d76:	f7ff fe7f 	bl	8001a78 <unwind_UCB_from_context>
 8001d7a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop

08001d80 <_Unwind_GetLanguageSpecificData>:
 8001d80:	b508      	push	{r3, lr}
 8001d82:	f7ff fe79 	bl	8001a78 <unwind_UCB_from_context>
 8001d86:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d88:	79c3      	ldrb	r3, [r0, #7]
 8001d8a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001d8e:	3008      	adds	r0, #8
 8001d90:	bd08      	pop	{r3, pc}
 8001d92:	bf00      	nop

08001d94 <_Unwind_GetTextRelBase>:
 8001d94:	b508      	push	{r3, lr}
 8001d96:	f009 fba6 	bl	800b4e6 <abort>
 8001d9a:	bf00      	nop

08001d9c <_Unwind_GetDataRelBase>:
 8001d9c:	b508      	push	{r3, lr}
 8001d9e:	f7ff fff9 	bl	8001d94 <_Unwind_GetTextRelBase>
 8001da2:	bf00      	nop

08001da4 <__aeabi_idiv0>:
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dac:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <HAL_Init+0x28>)
 8001dae:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <HAL_Init+0x28>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f043 0310 	orr.w	r3, r3, #16
 8001db6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db8:	2003      	movs	r0, #3
 8001dba:	f001 fddf 	bl	800397c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f000 f808 	bl	8001dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc4:	f005 fac6 	bl	8007354 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40022000 	.word	0x40022000

08001dd4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ddc:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_InitTick+0x54>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <HAL_InitTick+0x58>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4619      	mov	r1, r3
 8001de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df2:	4618      	mov	r0, r3
 8001df4:	f001 fdf7 	bl	80039e6 <HAL_SYSTICK_Config>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e00e      	b.n	8001e20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b0f      	cmp	r3, #15
 8001e06:	d80a      	bhi.n	8001e1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e10:	f001 fdbf 	bl	8003992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e14:	4a06      	ldr	r2, [pc, #24]	; (8001e30 <HAL_InitTick+0x5c>)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	e000      	b.n	8001e20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	20000004 	.word	0x20000004
 8001e30:	20000000 	.word	0x20000000

08001e34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_IncTick+0x20>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <HAL_IncTick+0x24>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4413      	add	r3, r2
 8001e44:	4a04      	ldr	r2, [pc, #16]	; (8001e58 <HAL_IncTick+0x24>)
 8001e46:	6013      	str	r3, [r2, #0]
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	20000004 	.word	0x20000004
 8001e58:	20000720 	.word	0x20000720

08001e5c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <HAL_GetTick+0x14>)
 8001e62:	681b      	ldr	r3, [r3, #0]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000720 	.word	0x20000720

08001e74 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e7c:	f7ff ffee 	bl	8001e5c <HAL_GetTick>
 8001e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e8c:	d005      	beq.n	8001e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e8e:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <HAL_Delay+0x40>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	461a      	mov	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	4413      	add	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001e9a:	bf00      	nop
 8001e9c:	f7ff ffde 	bl	8001e5c <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	1ad2      	subs	r2, r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d3f7      	bcc.n	8001e9c <HAL_Delay+0x28>
  {
  }
}
 8001eac:	bf00      	nop
 8001eae:	3710      	adds	r7, #16
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000004 	.word	0x20000004

08001eb8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b09c      	sub	sp, #112	; 0x70
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d101      	bne.n	8001f14 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e170      	b.n	80021f6 <HAL_ADC_Init+0x302>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1e:	f003 0310 	and.w	r3, r3, #16
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d176      	bne.n	8002014 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d152      	bne.n	8001fd4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f004 fd13 	bl	8006974 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d13b      	bne.n	8001fd4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 fe79 	bl	8002c54 <ADC_Disable>
 8001f62:	4603      	mov	r3, r0
 8001f64:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6c:	f003 0310 	and.w	r3, r3, #16
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d12f      	bne.n	8001fd4 <HAL_ADC_Init+0xe0>
 8001f74:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d12b      	bne.n	8001fd4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f80:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f84:	f023 0302 	bic.w	r3, r3, #2
 8001f88:	f043 0202 	orr.w	r2, r3, #2
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	6812      	ldr	r2, [r2, #0]
 8001f98:	6892      	ldr	r2, [r2, #8]
 8001f9a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f9e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	6812      	ldr	r2, [r2, #0]
 8001fa8:	6892      	ldr	r2, [r2, #8]
 8001faa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001fae:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fb0:	4b93      	ldr	r3, [pc, #588]	; (8002200 <HAL_ADC_Init+0x30c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a93      	ldr	r2, [pc, #588]	; (8002204 <HAL_ADC_Init+0x310>)
 8001fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fba:	0c9a      	lsrs	r2, r3, #18
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001fc6:	e002      	b.n	8001fce <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1f9      	bne.n	8001fc8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001fec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ff0:	d110      	bne.n	8002014 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	f023 0312 	bic.w	r3, r3, #18
 8001ffa:	f043 0210 	orr.w	r2, r3, #16
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002006:	f043 0201 	orr.w	r2, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002018:	f003 0310 	and.w	r3, r3, #16
 800201c:	2b00      	cmp	r3, #0
 800201e:	f040 80dd 	bne.w	80021dc <HAL_ADC_Init+0x2e8>
 8002022:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002026:	2b00      	cmp	r3, #0
 8002028:	f040 80d8 	bne.w	80021dc <HAL_ADC_Init+0x2e8>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002036:	2b00      	cmp	r3, #0
 8002038:	f040 80d0 	bne.w	80021dc <HAL_ADC_Init+0x2e8>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002040:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002044:	f043 0202 	orr.w	r2, r3, #2
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800204c:	4b6e      	ldr	r3, [pc, #440]	; (8002208 <HAL_ADC_Init+0x314>)
 800204e:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002058:	d102      	bne.n	8002060 <HAL_ADC_Init+0x16c>
 800205a:	4b6c      	ldr	r3, [pc, #432]	; (800220c <HAL_ADC_Init+0x318>)
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	e002      	b.n	8002066 <HAL_ADC_Init+0x172>
 8002060:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002064:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d108      	bne.n	8002086 <HAL_ADC_Init+0x192>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b01      	cmp	r3, #1
 8002080:	d101      	bne.n	8002086 <HAL_ADC_Init+0x192>
 8002082:	2301      	movs	r3, #1
 8002084:	e000      	b.n	8002088 <HAL_ADC_Init+0x194>
 8002086:	2300      	movs	r3, #0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d11c      	bne.n	80020c6 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800208c:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800208e:	2b00      	cmp	r3, #0
 8002090:	d010      	beq.n	80020b4 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	2b01      	cmp	r3, #1
 800209c:	d107      	bne.n	80020ae <HAL_ADC_Init+0x1ba>
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d101      	bne.n	80020ae <HAL_ADC_Init+0x1ba>
 80020aa:	2301      	movs	r3, #1
 80020ac:	e000      	b.n	80020b0 <HAL_ADC_Init+0x1bc>
 80020ae:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d108      	bne.n	80020c6 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80020b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	431a      	orrs	r2, r3
 80020c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80020c4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	035a      	lsls	r2, r3, #13
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d002      	beq.n	80020da <HAL_ADC_Init+0x1e6>
 80020d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020d8:	e000      	b.n	80020dc <HAL_ADC_Init+0x1e8>
 80020da:	2300      	movs	r3, #0
 80020dc:	431a      	orrs	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	431a      	orrs	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80020ec:	4313      	orrs	r3, r2
 80020ee:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d11b      	bne.n	8002130 <HAL_ADC_Init+0x23c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d109      	bne.n	8002114 <HAL_ADC_Init+0x220>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002104:	3b01      	subs	r3, #1
 8002106:	045a      	lsls	r2, r3, #17
 8002108:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800210a:	4313      	orrs	r3, r2
 800210c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002110:	66bb      	str	r3, [r7, #104]	; 0x68
 8002112:	e00d      	b.n	8002130 <HAL_ADC_Init+0x23c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002118:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800211c:	f043 0220 	orr.w	r2, r3, #32
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002128:	f043 0201 	orr.w	r2, r3, #1
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002134:	2b01      	cmp	r3, #1
 8002136:	d007      	beq.n	8002148 <HAL_ADC_Init+0x254>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002140:	4313      	orrs	r3, r2
 8002142:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002144:	4313      	orrs	r3, r2
 8002146:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	2b00      	cmp	r3, #0
 8002154:	d113      	bne.n	800217e <HAL_ADC_Init+0x28a>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002164:	f023 0302 	bic.w	r3, r3, #2
 8002168:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	039a      	lsls	r2, r3, #14
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	4313      	orrs	r3, r2
 8002178:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800217a:	4313      	orrs	r3, r2
 800217c:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68d9      	ldr	r1, [r3, #12]
 8002188:	4b21      	ldr	r3, [pc, #132]	; (8002210 <HAL_ADC_Init+0x31c>)
 800218a:	400b      	ands	r3, r1
 800218c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800218e:	430b      	orrs	r3, r1
 8002190:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d10c      	bne.n	80021b4 <HAL_ADC_Init+0x2c0>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6812      	ldr	r2, [r2, #0]
 80021a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80021a4:	f022 010f 	bic.w	r1, r2, #15
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	6a12      	ldr	r2, [r2, #32]
 80021ac:	3a01      	subs	r2, #1
 80021ae:	430a      	orrs	r2, r1
 80021b0:	631a      	str	r2, [r3, #48]	; 0x30
 80021b2:	e007      	b.n	80021c4 <HAL_ADC_Init+0x2d0>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	6812      	ldr	r2, [r2, #0]
 80021bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80021be:	f022 020f 	bic.w	r2, r2, #15
 80021c2:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	f023 0303 	bic.w	r3, r3, #3
 80021d2:	f043 0201 	orr.w	r2, r3, #1
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	645a      	str	r2, [r3, #68]	; 0x44
 80021da:	e00a      	b.n	80021f2 <HAL_ADC_Init+0x2fe>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e0:	f023 0312 	bic.w	r3, r3, #18
 80021e4:	f043 0210 	orr.w	r2, r3, #16
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80021ec:	2301      	movs	r3, #1
 80021ee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80021f2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3770      	adds	r7, #112	; 0x70
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000008 	.word	0x20000008
 8002204:	431bde83 	.word	0x431bde83
 8002208:	50000300 	.word	0x50000300
 800220c:	50000100 	.word	0x50000100
 8002210:	fff0c007 	.word	0xfff0c007

08002214 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 0304 	and.w	r3, r3, #4
 800222e:	2b00      	cmp	r3, #0
 8002230:	f040 80b9 	bne.w	80023a6 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800223a:	2b01      	cmp	r3, #1
 800223c:	d101      	bne.n	8002242 <HAL_ADC_Start_DMA+0x2e>
 800223e:	2302      	movs	r3, #2
 8002240:	e0b4      	b.n	80023ac <HAL_ADC_Start_DMA+0x198>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2201      	movs	r2, #1
 8002246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800224a:	4b5a      	ldr	r3, [pc, #360]	; (80023b4 <HAL_ADC_Start_DMA+0x1a0>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 031f 	and.w	r3, r3, #31
 8002252:	2b00      	cmp	r3, #0
 8002254:	f040 80a0 	bne.w	8002398 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 fc9d 	bl	8002b98 <ADC_Enable>
 800225e:	4603      	mov	r3, r0
 8002260:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002262:	7dfb      	ldrb	r3, [r7, #23]
 8002264:	2b00      	cmp	r3, #0
 8002266:	f040 8092 	bne.w	800238e <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002272:	f023 0301 	bic.w	r3, r3, #1
 8002276:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800227e:	4b4d      	ldr	r3, [pc, #308]	; (80023b4 <HAL_ADC_Start_DMA+0x1a0>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 031f 	and.w	r3, r3, #31
 8002286:	2b00      	cmp	r3, #0
 8002288:	d004      	beq.n	8002294 <HAL_ADC_Start_DMA+0x80>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002292:	d115      	bne.n	80022c0 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002298:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d027      	beq.n	80022fe <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022b6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	645a      	str	r2, [r3, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80022be:	e01e      	b.n	80022fe <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022d4:	d004      	beq.n	80022e0 <HAL_ADC_Start_DMA+0xcc>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a37      	ldr	r2, [pc, #220]	; (80023b8 <HAL_ADC_Start_DMA+0x1a4>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d10e      	bne.n	80022fe <HAL_ADC_Start_DMA+0xea>
 80022e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d007      	beq.n	80022fe <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	645a      	str	r2, [r3, #68]	; 0x44
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002302:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800230a:	d106      	bne.n	800231a <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002310:	f023 0206 	bic.w	r2, r3, #6
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	649a      	str	r2, [r3, #72]	; 0x48
 8002318:	e002      	b.n	8002320 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	649a      	str	r2, [r3, #72]	; 0x48
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800232c:	4a23      	ldr	r2, [pc, #140]	; (80023bc <HAL_ADC_Start_DMA+0x1a8>)
 800232e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002334:	4a22      	ldr	r2, [pc, #136]	; (80023c0 <HAL_ADC_Start_DMA+0x1ac>)
 8002336:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800233c:	4a21      	ldr	r2, [pc, #132]	; (80023c4 <HAL_ADC_Start_DMA+0x1b0>)
 800233e:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	221c      	movs	r2, #28
 8002346:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	6812      	ldr	r2, [r2, #0]
 8002350:	6852      	ldr	r2, [r2, #4]
 8002352:	f042 0210 	orr.w	r2, r2, #16
 8002356:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	68d2      	ldr	r2, [r2, #12]
 8002362:	f042 0201 	orr.w	r2, r2, #1
 8002366:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	3340      	adds	r3, #64	; 0x40
 8002372:	4619      	mov	r1, r3
 8002374:	68ba      	ldr	r2, [r7, #8]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f001 fb88 	bl	8003a8c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	6892      	ldr	r2, [r2, #8]
 8002386:	f042 0204 	orr.w	r2, r2, #4
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	e00d      	b.n	80023aa <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002396:	e008      	b.n	80023aa <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023a4:	e001      	b.n	80023aa <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023a6:	2302      	movs	r3, #2
 80023a8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	50000300 	.word	0x50000300
 80023b8:	50000100 	.word	0x50000100
 80023bc:	08002acd 	.word	0x08002acd
 80023c0:	08002b47 	.word	0x08002b47
 80023c4:	08002b63 	.word	0x08002b63

080023c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80023c8:	b490      	push	{r4, r7}
 80023ca:	b09c      	sub	sp, #112	; 0x70
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d101      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x22>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e2a3      	b.n	8002932 <HAL_ADC_ConfigChannel+0x56a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f040 8287 	bne.w	8002910 <HAL_ADC_ConfigChannel+0x548>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b04      	cmp	r3, #4
 8002408:	d81c      	bhi.n	8002444 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6819      	ldr	r1, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	4413      	add	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	461a      	mov	r2, r3
 8002422:	231f      	movs	r3, #31
 8002424:	4093      	lsls	r3, r2
 8002426:	43db      	mvns	r3, r3
 8002428:	4018      	ands	r0, r3
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681c      	ldr	r4, [r3, #0]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	4413      	add	r3, r2
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	fa04 f303 	lsl.w	r3, r4, r3
 800243e:	4303      	orrs	r3, r0
 8002440:	630b      	str	r3, [r1, #48]	; 0x30
 8002442:	e063      	b.n	800250c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b09      	cmp	r3, #9
 800244a:	d81e      	bhi.n	800248a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6819      	ldr	r1, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4413      	add	r3, r2
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	3b1e      	subs	r3, #30
 8002464:	221f      	movs	r2, #31
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	43db      	mvns	r3, r3
 800246c:	4018      	ands	r0, r3
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681c      	ldr	r4, [r3, #0]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4413      	add	r3, r2
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	3b1e      	subs	r3, #30
 8002480:	fa04 f303 	lsl.w	r3, r4, r3
 8002484:	4303      	orrs	r3, r0
 8002486:	634b      	str	r3, [r1, #52]	; 0x34
 8002488:	e040      	b.n	800250c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b0e      	cmp	r3, #14
 8002490:	d81e      	bhi.n	80024d0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6819      	ldr	r1, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	4613      	mov	r3, r2
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	4413      	add	r3, r2
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	3b3c      	subs	r3, #60	; 0x3c
 80024aa:	221f      	movs	r2, #31
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	4018      	ands	r0, r3
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681c      	ldr	r4, [r3, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685a      	ldr	r2, [r3, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4413      	add	r3, r2
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	3b3c      	subs	r3, #60	; 0x3c
 80024c6:	fa04 f303 	lsl.w	r3, r4, r3
 80024ca:	4303      	orrs	r3, r0
 80024cc:	638b      	str	r3, [r1, #56]	; 0x38
 80024ce:	e01d      	b.n	800250c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6819      	ldr	r1, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685a      	ldr	r2, [r3, #4]
 80024de:	4613      	mov	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	4413      	add	r3, r2
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	3b5a      	subs	r3, #90	; 0x5a
 80024e8:	221f      	movs	r2, #31
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	4018      	ands	r0, r3
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681c      	ldr	r4, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685a      	ldr	r2, [r3, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	4413      	add	r3, r2
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	3b5a      	subs	r3, #90	; 0x5a
 8002504:	fa04 f303 	lsl.w	r3, r4, r3
 8002508:	4303      	orrs	r3, r0
 800250a:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b00      	cmp	r3, #0
 8002518:	f040 80e5 	bne.w	80026e6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b09      	cmp	r3, #9
 8002522:	d91c      	bls.n	800255e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6819      	ldr	r1, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6998      	ldr	r0, [r3, #24]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	4613      	mov	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	4413      	add	r3, r2
 8002538:	3b1e      	subs	r3, #30
 800253a:	2207      	movs	r2, #7
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	4018      	ands	r0, r3
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	689c      	ldr	r4, [r3, #8]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	3b1e      	subs	r3, #30
 8002554:	fa04 f303 	lsl.w	r3, r4, r3
 8002558:	4303      	orrs	r3, r0
 800255a:	618b      	str	r3, [r1, #24]
 800255c:	e019      	b.n	8002592 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6819      	ldr	r1, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6958      	ldr	r0, [r3, #20]
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4613      	mov	r3, r2
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	4413      	add	r3, r2
 8002572:	2207      	movs	r2, #7
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	4018      	ands	r0, r3
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	689c      	ldr	r4, [r3, #8]
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	fa04 f303 	lsl.w	r3, r4, r3
 800258e:	4303      	orrs	r3, r0
 8002590:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	695a      	ldr	r2, [r3, #20]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d84f      	bhi.n	8002654 <HAL_ADC_ConfigChannel+0x28c>
 80025b4:	a201      	add	r2, pc, #4	; (adr r2, 80025bc <HAL_ADC_ConfigChannel+0x1f4>)
 80025b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ba:	bf00      	nop
 80025bc:	080025cd 	.word	0x080025cd
 80025c0:	080025ef 	.word	0x080025ef
 80025c4:	08002611 	.word	0x08002611
 80025c8:	08002633 	.word	0x08002633
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80025d6:	4b9c      	ldr	r3, [pc, #624]	; (8002848 <HAL_ADC_ConfigChannel+0x480>)
 80025d8:	400b      	ands	r3, r1
 80025da:	6839      	ldr	r1, [r7, #0]
 80025dc:	6809      	ldr	r1, [r1, #0]
 80025de:	0688      	lsls	r0, r1, #26
 80025e0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80025e2:	4301      	orrs	r1, r0
 80025e4:	430b      	orrs	r3, r1
 80025e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025ea:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025ec:	e07b      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80025f8:	4b93      	ldr	r3, [pc, #588]	; (8002848 <HAL_ADC_ConfigChannel+0x480>)
 80025fa:	400b      	ands	r3, r1
 80025fc:	6839      	ldr	r1, [r7, #0]
 80025fe:	6809      	ldr	r1, [r1, #0]
 8002600:	0688      	lsls	r0, r1, #26
 8002602:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002604:	4301      	orrs	r1, r0
 8002606:	430b      	orrs	r3, r1
 8002608:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800260c:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800260e:	e06a      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6e99      	ldr	r1, [r3, #104]	; 0x68
 800261a:	4b8b      	ldr	r3, [pc, #556]	; (8002848 <HAL_ADC_ConfigChannel+0x480>)
 800261c:	400b      	ands	r3, r1
 800261e:	6839      	ldr	r1, [r7, #0]
 8002620:	6809      	ldr	r1, [r1, #0]
 8002622:	0688      	lsls	r0, r1, #26
 8002624:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002626:	4301      	orrs	r1, r0
 8002628:	430b      	orrs	r3, r1
 800262a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800262e:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002630:	e059      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800263c:	4b82      	ldr	r3, [pc, #520]	; (8002848 <HAL_ADC_ConfigChannel+0x480>)
 800263e:	400b      	ands	r3, r1
 8002640:	6839      	ldr	r1, [r7, #0]
 8002642:	6809      	ldr	r1, [r1, #0]
 8002644:	0688      	lsls	r0, r1, #26
 8002646:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002648:	4301      	orrs	r1, r0
 800264a:	430b      	orrs	r3, r1
 800264c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002650:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002652:	e048      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800265a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	069b      	lsls	r3, r3, #26
 8002664:	429a      	cmp	r2, r3
 8002666:	d107      	bne.n	8002678 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8002672:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002676:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800267e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	069b      	lsls	r3, r3, #26
 8002688:	429a      	cmp	r2, r3
 800268a:	d107      	bne.n	800269c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002696:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800269a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	069b      	lsls	r3, r3, #26
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d107      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80026ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80026be:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	069b      	lsls	r3, r3, #26
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d107      	bne.n	80026e4 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80026de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80026e2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80026e4:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d108      	bne.n	8002706 <HAL_ADC_ConfigChannel+0x33e>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d101      	bne.n	8002706 <HAL_ADC_ConfigChannel+0x33e>
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <HAL_ADC_ConfigChannel+0x340>
 8002706:	2300      	movs	r3, #0
 8002708:	2b00      	cmp	r3, #0
 800270a:	f040 810c 	bne.w	8002926 <HAL_ADC_ConfigChannel+0x55e>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d00f      	beq.n	8002736 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	6812      	ldr	r2, [r2, #0]
 8002726:	2001      	movs	r0, #1
 8002728:	fa00 f202 	lsl.w	r2, r0, r2
 800272c:	43d2      	mvns	r2, r2
 800272e:	400a      	ands	r2, r1
 8002730:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002734:	e04a      	b.n	80027cc <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6812      	ldr	r2, [r2, #0]
 800273e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	2001      	movs	r0, #1
 8002748:	fa00 f202 	lsl.w	r2, r0, r2
 800274c:	430a      	orrs	r2, r1
 800274e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b09      	cmp	r3, #9
 8002758:	d91c      	bls.n	8002794 <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6819      	ldr	r1, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6998      	ldr	r0, [r3, #24]
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4613      	mov	r3, r2
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	4413      	add	r3, r2
 800276e:	3b1b      	subs	r3, #27
 8002770:	2207      	movs	r2, #7
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	4018      	ands	r0, r3
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	689c      	ldr	r4, [r3, #8]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	4613      	mov	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	4413      	add	r3, r2
 8002788:	3b1b      	subs	r3, #27
 800278a:	fa04 f303 	lsl.w	r3, r4, r3
 800278e:	4303      	orrs	r3, r0
 8002790:	618b      	str	r3, [r1, #24]
 8002792:	e01b      	b.n	80027cc <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6819      	ldr	r1, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6958      	ldr	r0, [r3, #20]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	2207      	movs	r2, #7
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4018      	ands	r0, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689c      	ldr	r4, [r3, #8]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	1c5a      	adds	r2, r3, #1
 80027be:	4613      	mov	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4413      	add	r3, r2
 80027c4:	fa04 f303 	lsl.w	r3, r4, r3
 80027c8:	4303      	orrs	r3, r0
 80027ca:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027cc:	4b1f      	ldr	r3, [pc, #124]	; (800284c <HAL_ADC_ConfigChannel+0x484>)
 80027ce:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b10      	cmp	r3, #16
 80027d6:	d105      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x41c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80027d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d015      	beq.n	8002810 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80027e8:	2b11      	cmp	r3, #17
 80027ea:	d105      	bne.n	80027f8 <HAL_ADC_ConfigChannel+0x430>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00b      	beq.n	8002810 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027fc:	2b12      	cmp	r3, #18
 80027fe:	f040 8092 	bne.w	8002926 <HAL_ADC_ConfigChannel+0x55e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002802:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800280a:	2b00      	cmp	r3, #0
 800280c:	f040 808b 	bne.w	8002926 <HAL_ADC_ConfigChannel+0x55e>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002818:	d102      	bne.n	8002820 <HAL_ADC_ConfigChannel+0x458>
 800281a:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <HAL_ADC_ConfigChannel+0x488>)
 800281c:	613b      	str	r3, [r7, #16]
 800281e:	e002      	b.n	8002826 <HAL_ADC_ConfigChannel+0x45e>
 8002820:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002824:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 0303 	and.w	r3, r3, #3
 8002830:	2b01      	cmp	r3, #1
 8002832:	d10f      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x48c>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b01      	cmp	r3, #1
 8002840:	d108      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x48c>
 8002842:	2301      	movs	r3, #1
 8002844:	e007      	b.n	8002856 <HAL_ADC_ConfigChannel+0x48e>
 8002846:	bf00      	nop
 8002848:	83fff000 	.word	0x83fff000
 800284c:	50000300 	.word	0x50000300
 8002850:	50000100 	.word	0x50000100
 8002854:	2300      	movs	r3, #0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d150      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x534>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800285a:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800285c:	2b00      	cmp	r3, #0
 800285e:	d010      	beq.n	8002882 <HAL_ADC_ConfigChannel+0x4ba>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	2b01      	cmp	r3, #1
 800286a:	d107      	bne.n	800287c <HAL_ADC_ConfigChannel+0x4b4>
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b01      	cmp	r3, #1
 8002876:	d101      	bne.n	800287c <HAL_ADC_ConfigChannel+0x4b4>
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <HAL_ADC_ConfigChannel+0x4b6>
 800287c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800287e:	2b00      	cmp	r3, #0
 8002880:	d13c      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x534>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b10      	cmp	r3, #16
 8002888:	d11d      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x4fe>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002892:	d118      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x4fe>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002894:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800289c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800289e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028a0:	4b26      	ldr	r3, [pc, #152]	; (800293c <HAL_ADC_ConfigChannel+0x574>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a26      	ldr	r2, [pc, #152]	; (8002940 <HAL_ADC_ConfigChannel+0x578>)
 80028a6:	fba2 2303 	umull	r2, r3, r2, r3
 80028aa:	0c9a      	lsrs	r2, r3, #18
 80028ac:	4613      	mov	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80028b6:	e002      	b.n	80028be <HAL_ADC_ConfigChannel+0x4f6>
          {
            wait_loop_index--;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1f9      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x4f0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028c4:	e02e      	b.n	8002924 <HAL_ADC_ConfigChannel+0x55c>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2b11      	cmp	r3, #17
 80028cc:	d10b      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x51e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028d6:	d106      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x51e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80028d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80028e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028e2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028e4:	e01e      	b.n	8002924 <HAL_ADC_ConfigChannel+0x55c>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b12      	cmp	r3, #18
 80028ec:	d11a      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x55c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80028ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028f8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028fa:	e013      	b.n	8002924 <HAL_ADC_ConfigChannel+0x55c>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002900:	f043 0220 	orr.w	r2, r3, #32
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800290e:	e00a      	b.n	8002926 <HAL_ADC_ConfigChannel+0x55e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002914:	f043 0220 	orr.w	r2, r3, #32
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8002922:	e000      	b.n	8002926 <HAL_ADC_ConfigChannel+0x55e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002924:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 800292e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8002932:	4618      	mov	r0, r3
 8002934:	3770      	adds	r7, #112	; 0x70
 8002936:	46bd      	mov	sp, r7
 8002938:	bc90      	pop	{r4, r7}
 800293a:	4770      	bx	lr
 800293c:	20000008 	.word	0x20000008
 8002940:	431bde83 	.word	0x431bde83

08002944 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002944:	b480      	push	{r7}
 8002946:	b09b      	sub	sp, #108	; 0x6c
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800295c:	d102      	bne.n	8002964 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800295e:	4b59      	ldr	r3, [pc, #356]	; (8002ac4 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	e002      	b.n	800296a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002964:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002968:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e0a1      	b.n	8002ab8 <HAL_ADCEx_MultiModeConfigChannel+0x174>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800297e:	2302      	movs	r3, #2
 8002980:	e09a      	b.n	8002ab8 <HAL_ADCEx_MultiModeConfigChannel+0x174>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f003 0304 	and.w	r3, r3, #4
 8002994:	2b00      	cmp	r3, #0
 8002996:	d17e      	bne.n	8002a96 <HAL_ADCEx_MultiModeConfigChannel+0x152>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f003 0304 	and.w	r3, r3, #4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d178      	bne.n	8002a96 <HAL_ADCEx_MultiModeConfigChannel+0x152>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029a4:	4b48      	ldr	r3, [pc, #288]	; (8002ac8 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80029a6:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d03f      	beq.n	8002a30 <HAL_ADCEx_MultiModeConfigChannel+0xec>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80029b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c0:	035b      	lsls	r3, r3, #13
 80029c2:	430b      	orrs	r3, r1
 80029c4:	431a      	orrs	r2, r3
 80029c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029c8:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d108      	bne.n	80029ea <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d101      	bne.n	80029ea <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80029e6:	2301      	movs	r3, #1
 80029e8:	e000      	b.n	80029ec <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80029ea:	2300      	movs	r3, #0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d15c      	bne.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f003 0303 	and.w	r3, r3, #3
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d107      	bne.n	8002a0c <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d101      	bne.n	8002a0c <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e000      	b.n	8002a0e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002a0c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d14b      	bne.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002a12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a1a:	f023 030f 	bic.w	r3, r3, #15
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	6811      	ldr	r1, [r2, #0]
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	6892      	ldr	r2, [r2, #8]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a2c:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a2e:	e03c      	b.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x166>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002a30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a38:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a3a:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d108      	bne.n	8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d101      	bne.n	8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e000      	b.n	8002a5e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d123      	bne.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d107      	bne.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d101      	bne.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002a7e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d112      	bne.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002a84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a8c:	f023 030f 	bic.w	r3, r3, #15
 8002a90:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a92:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a94:	e009      	b.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x166>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	f043 0220 	orr.w	r2, r3, #32
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002aa8:	e000      	b.n	8002aac <HAL_ADCEx_MultiModeConfigChannel+0x168>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002aaa:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8002ab4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
} 
 8002ab8:	4618      	mov	r0, r3
 8002aba:	376c      	adds	r7, #108	; 0x6c
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	50000100 	.word	0x50000100
 8002ac8:	50000300 	.word	0x50000300

08002acc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d126      	bne.n	8002b34 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d115      	bne.n	8002b2c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	69db      	ldr	r3, [r3, #28]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d111      	bne.n	8002b2c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	645a      	str	r2, [r3, #68]	; 0x44
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d105      	bne.n	8002b2c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b24:	f043 0201 	orr.w	r2, r3, #1
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f7ff f9c3 	bl	8001eb8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002b32:	e004      	b.n	8002b3e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	4798      	blx	r3
}
 8002b3e:	bf00      	nop
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b084      	sub	sp, #16
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f7ff f9b9 	bl	8001ecc <HAL_ADC_ConvHalfCpltCallback>
}
 8002b5a:	bf00      	nop
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b084      	sub	sp, #16
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b74:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b80:	f043 0204 	orr.w	r2, r3, #4
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f7ff f9a9 	bl	8001ee0 <HAL_ADC_ErrorCallback>
}
 8002b8e:	bf00      	nop
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d108      	bne.n	8002bc4 <ADC_Enable+0x2c>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d101      	bne.n	8002bc4 <ADC_Enable+0x2c>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e000      	b.n	8002bc6 <ADC_Enable+0x2e>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d13c      	bne.n	8002c44 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	4b1f      	ldr	r3, [pc, #124]	; (8002c50 <ADC_Enable+0xb8>)
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00d      	beq.n	8002bf4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bdc:	f043 0210 	orr.w	r2, r3, #16
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002be8:	f043 0201 	orr.w	r2, r3, #1
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e028      	b.n	8002c46 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6812      	ldr	r2, [r2, #0]
 8002bfc:	6892      	ldr	r2, [r2, #8]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002c04:	f7ff f92a 	bl	8001e5c <HAL_GetTick>
 8002c08:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c0a:	e014      	b.n	8002c36 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c0c:	f7ff f926 	bl	8001e5c <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d90d      	bls.n	8002c36 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	f043 0210 	orr.w	r2, r3, #16
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c2a:	f043 0201 	orr.w	r2, r3, #1
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e007      	b.n	8002c46 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d1e3      	bne.n	8002c0c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	8000003f 	.word	0x8000003f

08002c54 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d108      	bne.n	8002c80 <ADC_Disable+0x2c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <ADC_Disable+0x2c>
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e000      	b.n	8002c82 <ADC_Disable+0x2e>
 8002c80:	2300      	movs	r3, #0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d040      	beq.n	8002d08 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 030d 	and.w	r3, r3, #13
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d10f      	bne.n	8002cb4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	6892      	ldr	r2, [r2, #8]
 8002c9e:	f042 0202 	orr.w	r2, r2, #2
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2203      	movs	r2, #3
 8002caa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002cac:	f7ff f8d6 	bl	8001e5c <HAL_GetTick>
 8002cb0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002cb2:	e022      	b.n	8002cfa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb8:	f043 0210 	orr.w	r2, r3, #16
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cc4:	f043 0201 	orr.w	r2, r3, #1
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e01c      	b.n	8002d0a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002cd0:	f7ff f8c4 	bl	8001e5c <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d90d      	bls.n	8002cfa <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce2:	f043 0210 	orr.w	r2, r3, #16
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cee:	f043 0201 	orr.w	r2, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e007      	b.n	8002d0a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d0e3      	beq.n	8002cd0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b084      	sub	sp, #16
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0ec      	b.n	8002efe <HAL_CAN_Init+0x1ec>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d102      	bne.n	8002d36 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f003 ff2b 	bl	8006b8c <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	f022 0202 	bic.w	r2, r2, #2
 8002d44:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d46:	f7ff f889 	bl	8001e5c <HAL_GetTick>
 8002d4a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d4c:	e012      	b.n	8002d74 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d4e:	f7ff f885 	bl	8001e5c <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b0a      	cmp	r3, #10
 8002d5a:	d90b      	bls.n	8002d74 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2205      	movs	r2, #5
 8002d6c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0c4      	b.n	8002efe <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1e5      	bne.n	8002d4e <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6812      	ldr	r2, [r2, #0]
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	f042 0201 	orr.w	r2, r2, #1
 8002d90:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d92:	f7ff f863 	bl	8001e5c <HAL_GetTick>
 8002d96:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d98:	e012      	b.n	8002dc0 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d9a:	f7ff f85f 	bl	8001e5c <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b0a      	cmp	r3, #10
 8002da6:	d90b      	bls.n	8002dc0 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dac:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2205      	movs	r2, #5
 8002db8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e09e      	b.n	8002efe <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0e5      	beq.n	8002d9a <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	7e1b      	ldrb	r3, [r3, #24]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d108      	bne.n	8002de8 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	e007      	b.n	8002df8 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6812      	ldr	r2, [r2, #0]
 8002df0:	6812      	ldr	r2, [r2, #0]
 8002df2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002df6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	7e5b      	ldrb	r3, [r3, #25]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d108      	bne.n	8002e12 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6812      	ldr	r2, [r2, #0]
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	e007      	b.n	8002e22 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6812      	ldr	r2, [r2, #0]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e20:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	7e9b      	ldrb	r3, [r3, #26]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d108      	bne.n	8002e3c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6812      	ldr	r2, [r2, #0]
 8002e32:	6812      	ldr	r2, [r2, #0]
 8002e34:	f042 0220 	orr.w	r2, r2, #32
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	e007      	b.n	8002e4c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	f022 0220 	bic.w	r2, r2, #32
 8002e4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	7edb      	ldrb	r3, [r3, #27]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d108      	bne.n	8002e66 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6812      	ldr	r2, [r2, #0]
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	f022 0210 	bic.w	r2, r2, #16
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	e007      	b.n	8002e76 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	f042 0210 	orr.w	r2, r2, #16
 8002e74:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	7f1b      	ldrb	r3, [r3, #28]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d108      	bne.n	8002e90 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6812      	ldr	r2, [r2, #0]
 8002e86:	6812      	ldr	r2, [r2, #0]
 8002e88:	f042 0208 	orr.w	r2, r2, #8
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	e007      	b.n	8002ea0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	f022 0208 	bic.w	r2, r2, #8
 8002e9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	7f5b      	ldrb	r3, [r3, #29]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d108      	bne.n	8002eba <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	6812      	ldr	r2, [r2, #0]
 8002eb2:	f042 0204 	orr.w	r2, r2, #4
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	e007      	b.n	8002eca <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	6812      	ldr	r2, [r2, #0]
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	f022 0204 	bic.w	r2, r2, #4
 8002ec8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6891      	ldr	r1, [r2, #8]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	68d2      	ldr	r2, [r2, #12]
 8002ed6:	4311      	orrs	r1, r2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6912      	ldr	r2, [r2, #16]
 8002edc:	4311      	orrs	r1, r2
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6952      	ldr	r2, [r2, #20]
 8002ee2:	4311      	orrs	r1, r2
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6852      	ldr	r2, [r2, #4]
 8002ee8:	3a01      	subs	r2, #1
 8002eea:	430a      	orrs	r2, r1
 8002eec:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b087      	sub	sp, #28
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
 8002f0e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f1c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002f1e:	7cfb      	ldrb	r3, [r7, #19]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d003      	beq.n	8002f2c <HAL_CAN_ConfigFilter+0x26>
 8002f24:	7cfb      	ldrb	r3, [r7, #19]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	f040 80aa 	bne.w	8003080 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	f003 031f 	and.w	r3, r3, #31
 8002f44:	2201      	movs	r2, #1
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	401a      	ands	r2, r3
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	69db      	ldr	r3, [r3, #28]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d123      	bne.n	8002fae <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	401a      	ands	r2, r3
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f88:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	3248      	adds	r2, #72	; 0x48
 8002f8e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	6892      	ldr	r2, [r2, #8]
 8002f9a:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002f9c:	683a      	ldr	r2, [r7, #0]
 8002f9e:	6812      	ldr	r2, [r2, #0]
 8002fa0:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fa2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fa4:	6979      	ldr	r1, [r7, #20]
 8002fa6:	3348      	adds	r3, #72	; 0x48
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	440b      	add	r3, r1
 8002fac:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d122      	bne.n	8002ffc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002fd6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3248      	adds	r2, #72	; 0x48
 8002fdc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	6892      	ldr	r2, [r2, #8]
 8002fe8:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	68d2      	ldr	r2, [r2, #12]
 8002fee:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ff0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ff2:	6979      	ldr	r1, [r7, #20]
 8002ff4:	3348      	adds	r3, #72	; 0x48
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	440b      	add	r3, r1
 8002ffa:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d109      	bne.n	8003018 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	43db      	mvns	r3, r3
 800300e:	401a      	ands	r2, r3
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003016:	e007      	b.n	8003028 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	431a      	orrs	r2, r3
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d109      	bne.n	8003044 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	43db      	mvns	r3, r3
 800303a:	401a      	ands	r2, r3
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003042:	e007      	b.n	8003054 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	431a      	orrs	r2, r3
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d107      	bne.n	800306c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	431a      	orrs	r2, r3
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003072:	f023 0201 	bic.w	r2, r3, #1
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	e006      	b.n	800308e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
  }
}
 800308e:	4618      	mov	r0, r3
 8003090:	371c      	adds	r7, #28
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr

0800309a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b084      	sub	sp, #16
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d12e      	bne.n	800310c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2202      	movs	r2, #2
 80030b2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6812      	ldr	r2, [r2, #0]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	f022 0201 	bic.w	r2, r2, #1
 80030c4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80030c6:	f7fe fec9 	bl	8001e5c <HAL_GetTick>
 80030ca:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80030cc:	e012      	b.n	80030f4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030ce:	f7fe fec5 	bl	8001e5c <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b0a      	cmp	r3, #10
 80030da:	d90b      	bls.n	80030f4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2205      	movs	r2, #5
 80030ec:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e012      	b.n	800311a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1e5      	bne.n	80030ce <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003108:	2300      	movs	r3, #0
 800310a:	e006      	b.n	800311a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
  }
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003122:	b480      	push	{r7}
 8003124:	b087      	sub	sp, #28
 8003126:	af00      	add	r7, sp, #0
 8003128:	60f8      	str	r0, [r7, #12]
 800312a:	60b9      	str	r1, [r7, #8]
 800312c:	607a      	str	r2, [r7, #4]
 800312e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003136:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003138:	7dfb      	ldrb	r3, [r7, #23]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d003      	beq.n	8003146 <HAL_CAN_GetRxMessage+0x24>
 800313e:	7dfb      	ldrb	r3, [r7, #23]
 8003140:	2b02      	cmp	r3, #2
 8003142:	f040 80f4 	bne.w	800332e <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10e      	bne.n	800316a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d116      	bne.n	8003188 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e0e8      	b.n	800333c <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	2b00      	cmp	r3, #0
 8003176:	d107      	bne.n	8003188 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0d9      	b.n	800333c <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	331b      	adds	r3, #27
 8003190:	011b      	lsls	r3, r3, #4
 8003192:	4413      	add	r3, r2
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0204 	and.w	r2, r3, #4
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10c      	bne.n	80031c0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	331b      	adds	r3, #27
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	4413      	add	r3, r2
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	0d5b      	lsrs	r3, r3, #21
 80031b6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	e00b      	b.n	80031d8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	331b      	adds	r3, #27
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	4413      	add	r3, r2
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	08db      	lsrs	r3, r3, #3
 80031d0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	331b      	adds	r3, #27
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	4413      	add	r3, r2
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	085b      	lsrs	r3, r3, #1
 80031e8:	f003 0201 	and.w	r2, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	331b      	adds	r3, #27
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	4413      	add	r3, r2
 80031fc:	3304      	adds	r3, #4
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 020f 	and.w	r2, r3, #15
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	331b      	adds	r3, #27
 8003210:	011b      	lsls	r3, r3, #4
 8003212:	4413      	add	r3, r2
 8003214:	3304      	adds	r3, #4
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	0a1b      	lsrs	r3, r3, #8
 800321a:	b2da      	uxtb	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	331b      	adds	r3, #27
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	4413      	add	r3, r2
 800322c:	3304      	adds	r3, #4
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	0c1b      	lsrs	r3, r3, #16
 8003232:	b29a      	uxth	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	4413      	add	r3, r2
 8003242:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	b2da      	uxtb	r2, r3
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	3301      	adds	r3, #1
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	6811      	ldr	r1, [r2, #0]
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	0112      	lsls	r2, r2, #4
 800325a:	440a      	add	r2, r1
 800325c:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	0a12      	lsrs	r2, r2, #8
 8003264:	b2d2      	uxtb	r2, r2
 8003266:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	3302      	adds	r3, #2
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	6811      	ldr	r1, [r2, #0]
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	0112      	lsls	r2, r2, #4
 8003274:	440a      	add	r2, r1
 8003276:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 800327a:	6812      	ldr	r2, [r2, #0]
 800327c:	0c12      	lsrs	r2, r2, #16
 800327e:	b2d2      	uxtb	r2, r2
 8003280:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	3303      	adds	r3, #3
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	6811      	ldr	r1, [r2, #0]
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	0112      	lsls	r2, r2, #4
 800328e:	440a      	add	r2, r1
 8003290:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	0e12      	lsrs	r2, r2, #24
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	3304      	adds	r3, #4
 80032a0:	68fa      	ldr	r2, [r7, #12]
 80032a2:	6811      	ldr	r1, [r2, #0]
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	0112      	lsls	r2, r2, #4
 80032a8:	440a      	add	r2, r1
 80032aa:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	b2d2      	uxtb	r2, r2
 80032b2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	3305      	adds	r3, #5
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	6811      	ldr	r1, [r2, #0]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	0112      	lsls	r2, r2, #4
 80032c0:	440a      	add	r2, r1
 80032c2:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	0a12      	lsrs	r2, r2, #8
 80032ca:	b2d2      	uxtb	r2, r2
 80032cc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	3306      	adds	r3, #6
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	6811      	ldr	r1, [r2, #0]
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	0112      	lsls	r2, r2, #4
 80032da:	440a      	add	r2, r1
 80032dc:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	0c12      	lsrs	r2, r2, #16
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	3307      	adds	r3, #7
 80032ec:	68fa      	ldr	r2, [r7, #12]
 80032ee:	6811      	ldr	r1, [r2, #0]
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	0112      	lsls	r2, r2, #4
 80032f4:	440a      	add	r2, r1
 80032f6:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	0e12      	lsrs	r2, r2, #24
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d108      	bne.n	800331a <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	6812      	ldr	r2, [r2, #0]
 8003310:	68d2      	ldr	r2, [r2, #12]
 8003312:	f042 0220 	orr.w	r2, r2, #32
 8003316:	60da      	str	r2, [r3, #12]
 8003318:	e007      	b.n	800332a <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	6812      	ldr	r2, [r2, #0]
 8003322:	6912      	ldr	r2, [r2, #16]
 8003324:	f042 0220 	orr.w	r2, r2, #32
 8003328:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800332a:	2300      	movs	r3, #0
 800332c:	e006      	b.n	800333c <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003332:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
  }
}
 800333c:	4618      	mov	r0, r3
 800333e:	371c      	adds	r7, #28
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003358:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800335a:	7bfb      	ldrb	r3, [r7, #15]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d002      	beq.n	8003366 <HAL_CAN_ActivateNotification+0x1e>
 8003360:	7bfb      	ldrb	r3, [r7, #15]
 8003362:	2b02      	cmp	r3, #2
 8003364:	d109      	bne.n	800337a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6812      	ldr	r2, [r2, #0]
 800336e:	6951      	ldr	r1, [r2, #20]
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003376:	2300      	movs	r3, #0
 8003378:	e006      	b.n	8003388 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
  }
}
 8003388:	4618      	mov	r0, r3
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	; 0x28
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800339c:	2300      	movs	r3, #0
 800339e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80033d0:	6a3b      	ldr	r3, [r7, #32]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d07c      	beq.n	80034d4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d023      	beq.n	800342c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2201      	movs	r2, #1
 80033ea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f97d 	bl	80036f6 <HAL_CAN_TxMailbox0CompleteCallback>
 80033fc:	e016      	b.n	800342c <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	d004      	beq.n	8003412 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800340e:	627b      	str	r3, [r7, #36]	; 0x24
 8003410:	e00c      	b.n	800342c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	f003 0308 	and.w	r3, r3, #8
 8003418:	2b00      	cmp	r3, #0
 800341a:	d004      	beq.n	8003426 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003422:	627b      	str	r3, [r7, #36]	; 0x24
 8003424:	e002      	b.n	800342c <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 f983 	bl	8003732 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003432:	2b00      	cmp	r3, #0
 8003434:	d024      	beq.n	8003480 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800343e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f95d 	bl	800370a <HAL_CAN_TxMailbox1CompleteCallback>
 8003450:	e016      	b.n	8003480 <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003458:	2b00      	cmp	r3, #0
 800345a:	d004      	beq.n	8003466 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800345c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
 8003464:	e00c      	b.n	8003480 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800346c:	2b00      	cmp	r3, #0
 800346e:	d004      	beq.n	800347a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003476:	627b      	str	r3, [r7, #36]	; 0x24
 8003478:	e002      	b.n	8003480 <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f963 	bl	8003746 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d024      	beq.n	80034d4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003492:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d003      	beq.n	80034a6 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f93d 	bl	800371e <HAL_CAN_TxMailbox2CompleteCallback>
 80034a4:	e016      	b.n	80034d4 <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d004      	beq.n	80034ba <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80034b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034b6:	627b      	str	r3, [r7, #36]	; 0x24
 80034b8:	e00c      	b.n	80034d4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d004      	beq.n	80034ce <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80034c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ca:	627b      	str	r3, [r7, #36]	; 0x24
 80034cc:	e002      	b.n	80034d4 <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f943 	bl	800375a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	f003 0308 	and.w	r3, r3, #8
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00c      	beq.n	80034f8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f003 0310 	and.w	r3, r3, #16
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d007      	beq.n	80034f8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034ee:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2210      	movs	r2, #16
 80034f6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00b      	beq.n	800351a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	2b00      	cmp	r3, #0
 800350a:	d006      	beq.n	800351a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2208      	movs	r2, #8
 8003512:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f92a 	bl	800376e <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800351a:	6a3b      	ldr	r3, [r7, #32]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d009      	beq.n	8003538 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d002      	beq.n	8003538 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f002 fffa 	bl	800652c <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00c      	beq.n	800355c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f003 0310 	and.w	r3, r3, #16
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003552:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2210      	movs	r2, #16
 800355a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00b      	beq.n	800357e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	2b00      	cmp	r3, #0
 800356e:	d006      	beq.n	800357e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2208      	movs	r2, #8
 8003576:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f90c 	bl	8003796 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800357e:	6a3b      	ldr	r3, [r7, #32]
 8003580:	f003 0310 	and.w	r3, r3, #16
 8003584:	2b00      	cmp	r3, #0
 8003586:	d009      	beq.n	800359c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	f003 0303 	and.w	r3, r3, #3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f8f3 	bl	8003782 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00b      	beq.n	80035be <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f003 0310 	and.w	r3, r3, #16
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d006      	beq.n	80035be <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2210      	movs	r2, #16
 80035b6:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f8f6 	bl	80037aa <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80035be:	6a3b      	ldr	r3, [r7, #32]
 80035c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00b      	beq.n	80035e0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d006      	beq.n	80035e0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2208      	movs	r2, #8
 80035d8:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f8ef 	bl	80037be <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80035e0:	6a3b      	ldr	r3, [r7, #32]
 80035e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d075      	beq.n	80036d6 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d06c      	beq.n	80036ce <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80035f4:	6a3b      	ldr	r3, [r7, #32]
 80035f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d008      	beq.n	8003610 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003604:	2b00      	cmp	r3, #0
 8003606:	d003      	beq.n	8003610 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360a:	f043 0301 	orr.w	r3, r3, #1
 800360e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003616:	2b00      	cmp	r3, #0
 8003618:	d008      	beq.n	800362c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003626:	f043 0302 	orr.w	r3, r3, #2
 800362a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003632:	2b00      	cmp	r3, #0
 8003634:	d008      	beq.n	8003648 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	f043 0304 	orr.w	r3, r3, #4
 8003646:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003648:	6a3b      	ldr	r3, [r7, #32]
 800364a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800364e:	2b00      	cmp	r3, #0
 8003650:	d03d      	beq.n	80036ce <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003658:	2b00      	cmp	r3, #0
 800365a:	d038      	beq.n	80036ce <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003662:	2b30      	cmp	r3, #48	; 0x30
 8003664:	d017      	beq.n	8003696 <HAL_CAN_IRQHandler+0x302>
 8003666:	2b30      	cmp	r3, #48	; 0x30
 8003668:	d804      	bhi.n	8003674 <HAL_CAN_IRQHandler+0x2e0>
 800366a:	2b10      	cmp	r3, #16
 800366c:	d009      	beq.n	8003682 <HAL_CAN_IRQHandler+0x2ee>
 800366e:	2b20      	cmp	r3, #32
 8003670:	d00c      	beq.n	800368c <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003672:	e024      	b.n	80036be <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003674:	2b50      	cmp	r3, #80	; 0x50
 8003676:	d018      	beq.n	80036aa <HAL_CAN_IRQHandler+0x316>
 8003678:	2b60      	cmp	r3, #96	; 0x60
 800367a:	d01b      	beq.n	80036b4 <HAL_CAN_IRQHandler+0x320>
 800367c:	2b40      	cmp	r3, #64	; 0x40
 800367e:	d00f      	beq.n	80036a0 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003680:	e01d      	b.n	80036be <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	f043 0308 	orr.w	r3, r3, #8
 8003688:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800368a:	e018      	b.n	80036be <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800368c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368e:	f043 0310 	orr.w	r3, r3, #16
 8003692:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003694:	e013      	b.n	80036be <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003698:	f043 0320 	orr.w	r3, r3, #32
 800369c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800369e:	e00e      	b.n	80036be <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80036a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80036a8:	e009      	b.n	80036be <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80036b2:	e004      	b.n	80036be <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80036bc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6812      	ldr	r2, [r2, #0]
 80036c6:	6992      	ldr	r2, [r2, #24]
 80036c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80036cc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2204      	movs	r2, #4
 80036d4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80036d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 f872 	bl	80037d2 <HAL_CAN_ErrorCallback>
  }
}
 80036ee:	bf00      	nop
 80036f0:	3728      	adds	r7, #40	; 0x28
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr

0800371e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800371e:	b480      	push	{r7}
 8003720:	b083      	sub	sp, #12
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
	...

080037e8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037f8:	4b0c      	ldr	r3, [pc, #48]	; (800382c <NVIC_SetPriorityGrouping+0x44>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037fe:	68ba      	ldr	r2, [r7, #8]
 8003800:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003804:	4013      	ands	r3, r2
 8003806:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003810:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800381a:	4a04      	ldr	r2, [pc, #16]	; (800382c <NVIC_SetPriorityGrouping+0x44>)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	60d3      	str	r3, [r2, #12]
}
 8003820:	bf00      	nop
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	e000ed00 	.word	0xe000ed00

08003830 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003834:	4b04      	ldr	r3, [pc, #16]	; (8003848 <NVIC_GetPriorityGrouping+0x18>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	0a1b      	lsrs	r3, r3, #8
 800383a:	f003 0307 	and.w	r3, r3, #7
}
 800383e:	4618      	mov	r0, r3
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	e000ed00 	.word	0xe000ed00

0800384c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	4603      	mov	r3, r0
 8003854:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003856:	4909      	ldr	r1, [pc, #36]	; (800387c <NVIC_EnableIRQ+0x30>)
 8003858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385c:	095b      	lsrs	r3, r3, #5
 800385e:	79fa      	ldrb	r2, [r7, #7]
 8003860:	f002 021f 	and.w	r2, r2, #31
 8003864:	2001      	movs	r0, #1
 8003866:	fa00 f202 	lsl.w	r2, r0, r2
 800386a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800386e:	bf00      	nop
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	e000e100 	.word	0xe000e100

08003880 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	4603      	mov	r3, r0
 8003888:	6039      	str	r1, [r7, #0]
 800388a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800388c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003890:	2b00      	cmp	r3, #0
 8003892:	da0b      	bge.n	80038ac <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003894:	490d      	ldr	r1, [pc, #52]	; (80038cc <NVIC_SetPriority+0x4c>)
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	f003 030f 	and.w	r3, r3, #15
 800389c:	3b04      	subs	r3, #4
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	0112      	lsls	r2, r2, #4
 80038a4:	b2d2      	uxtb	r2, r2
 80038a6:	440b      	add	r3, r1
 80038a8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038aa:	e009      	b.n	80038c0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ac:	4908      	ldr	r1, [pc, #32]	; (80038d0 <NVIC_SetPriority+0x50>)
 80038ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	0112      	lsls	r2, r2, #4
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	440b      	add	r3, r1
 80038bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr
 80038cc:	e000ed00 	.word	0xe000ed00
 80038d0:	e000e100 	.word	0xe000e100

080038d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b089      	sub	sp, #36	; 0x24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	f1c3 0307 	rsb	r3, r3, #7
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	bf28      	it	cs
 80038f2:	2304      	movcs	r3, #4
 80038f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	3304      	adds	r3, #4
 80038fa:	2b06      	cmp	r3, #6
 80038fc:	d902      	bls.n	8003904 <NVIC_EncodePriority+0x30>
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	3b03      	subs	r3, #3
 8003902:	e000      	b.n	8003906 <NVIC_EncodePriority+0x32>
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003908:	2201      	movs	r2, #1
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	1e5a      	subs	r2, r3, #1
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	401a      	ands	r2, r3
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800391a:	2101      	movs	r1, #1
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	fa01 f303 	lsl.w	r3, r1, r3
 8003922:	1e59      	subs	r1, r3, #1
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003928:	4313      	orrs	r3, r2
         );
}
 800392a:	4618      	mov	r0, r3
 800392c:	3724      	adds	r7, #36	; 0x24
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
	...

08003938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3b01      	subs	r3, #1
 8003944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003948:	d301      	bcc.n	800394e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800394a:	2301      	movs	r3, #1
 800394c:	e00f      	b.n	800396e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800394e:	4a0a      	ldr	r2, [pc, #40]	; (8003978 <SysTick_Config+0x40>)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3b01      	subs	r3, #1
 8003954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003956:	210f      	movs	r1, #15
 8003958:	f04f 30ff 	mov.w	r0, #4294967295
 800395c:	f7ff ff90 	bl	8003880 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003960:	4b05      	ldr	r3, [pc, #20]	; (8003978 <SysTick_Config+0x40>)
 8003962:	2200      	movs	r2, #0
 8003964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003966:	4b04      	ldr	r3, [pc, #16]	; (8003978 <SysTick_Config+0x40>)
 8003968:	2207      	movs	r2, #7
 800396a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	e000e010 	.word	0xe000e010

0800397c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7ff ff2f 	bl	80037e8 <NVIC_SetPriorityGrouping>
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}

08003992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b086      	sub	sp, #24
 8003996:	af00      	add	r7, sp, #0
 8003998:	4603      	mov	r3, r0
 800399a:	60b9      	str	r1, [r7, #8]
 800399c:	607a      	str	r2, [r7, #4]
 800399e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039a4:	f7ff ff44 	bl	8003830 <NVIC_GetPriorityGrouping>
 80039a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	68b9      	ldr	r1, [r7, #8]
 80039ae:	6978      	ldr	r0, [r7, #20]
 80039b0:	f7ff ff90 	bl	80038d4 <NVIC_EncodePriority>
 80039b4:	4602      	mov	r2, r0
 80039b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ba:	4611      	mov	r1, r2
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff ff5f 	bl	8003880 <NVIC_SetPriority>
}
 80039c2:	bf00      	nop
 80039c4:	3718      	adds	r7, #24
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b082      	sub	sp, #8
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	4603      	mov	r3, r0
 80039d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff ff37 	bl	800384c <NVIC_EnableIRQ>
}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f7ff ffa2 	bl	8003938 <SysTick_Config>
 80039f4:	4603      	mov	r3, r0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e037      	b.n	8003a84 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a2a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003a2e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003a38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f940 	bl	8003cec <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}  
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d101      	bne.n	8003aac <HAL_DMA_Start_IT+0x20>
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	e04a      	b.n	8003b42 <HAL_DMA_Start_IT+0xb6>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d13a      	bne.n	8003b34 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	6812      	ldr	r2, [r2, #0]
 8003ad4:	6812      	ldr	r2, [r2, #0]
 8003ad6:	f022 0201 	bic.w	r2, r2, #1
 8003ada:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	68b9      	ldr	r1, [r7, #8]
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f8d4 	bl	8003c90 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	6812      	ldr	r2, [r2, #0]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	f042 020e 	orr.w	r2, r2, #14
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	e00f      	b.n	8003b22 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	6812      	ldr	r2, [r2, #0]
 8003b0a:	6812      	ldr	r2, [r2, #0]
 8003b0c:	f042 020a 	orr.w	r2, r2, #10
 8003b10:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	6812      	ldr	r2, [r2, #0]
 8003b1a:	6812      	ldr	r2, [r2, #0]
 8003b1c:	f022 0204 	bic.w	r2, r2, #4
 8003b20:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	6812      	ldr	r2, [r2, #0]
 8003b2a:	6812      	ldr	r2, [r2, #0]
 8003b2c:	f042 0201 	orr.w	r2, r2, #1
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	e005      	b.n	8003b40 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003b40:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003b42:	4618      	mov	r0, r3
 8003b44:	3718      	adds	r7, #24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b084      	sub	sp, #16
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	2204      	movs	r2, #4
 8003b68:	409a      	lsls	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d024      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x72>
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	f003 0304 	and.w	r3, r3, #4
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d01f      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d107      	bne.n	8003b9a <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6812      	ldr	r2, [r2, #0]
 8003b92:	6812      	ldr	r2, [r2, #0]
 8003b94:	f022 0204 	bic.w	r2, r2, #4
 8003b98:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ba2:	2104      	movs	r1, #4
 8003ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d06a      	beq.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003bba:	e065      	b.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d02c      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xdc>
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d027      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0320 	and.w	r3, r3, #32
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10b      	bne.n	8003bfc <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6812      	ldr	r2, [r2, #0]
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	f022 020a 	bic.w	r2, r2, #10
 8003bf2:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c04:	2102      	movs	r1, #2
 8003c06:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d035      	beq.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003c24:	e030      	b.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	2208      	movs	r2, #8
 8003c2c:	409a      	lsls	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4013      	ands	r3, r2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d028      	beq.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	f003 0308 	and.w	r3, r3, #8
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d023      	beq.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6812      	ldr	r2, [r2, #0]
 8003c48:	6812      	ldr	r2, [r2, #0]
 8003c4a:	f022 020e 	bic.w	r2, r2, #14
 8003c4e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c58:	2101      	movs	r1, #1
 8003c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c5e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d004      	beq.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	4798      	blx	r3
    }
  }
}  
 8003c86:	e7ff      	b.n	8003c88 <HAL_DMA_IRQHandler+0x13e>
 8003c88:	bf00      	nop
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
 8003c9c:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cac:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b10      	cmp	r3, #16
 8003cbc:	d108      	bne.n	8003cd0 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003cce:	e007      	b.n	8003ce0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	60da      	str	r2, [r3, #12]
}
 8003ce0:	bf00      	nop
 8003ce2:	3714      	adds	r7, #20
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	4b09      	ldr	r3, [pc, #36]	; (8003d20 <DMA_CalcBaseAndBitshift+0x34>)
 8003cfc:	4413      	add	r3, r2
 8003cfe:	4a09      	ldr	r2, [pc, #36]	; (8003d24 <DMA_CalcBaseAndBitshift+0x38>)
 8003d00:	fba2 2303 	umull	r2, r3, r2, r3
 8003d04:	091b      	lsrs	r3, r3, #4
 8003d06:	009a      	lsls	r2, r3, #2
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a06      	ldr	r2, [pc, #24]	; (8003d28 <DMA_CalcBaseAndBitshift+0x3c>)
 8003d10:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	bffdfff8 	.word	0xbffdfff8
 8003d24:	cccccccd 	.word	0xcccccccd
 8003d28:	40020000 	.word	0x40020000

08003d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b087      	sub	sp, #28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003d42:	e14e      	b.n	8003fe2 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	2101      	movs	r1, #1
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d50:	4013      	ands	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	f000 8140 	beq.w	8003fdc <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d003      	beq.n	8003d6c <HAL_GPIO_Init+0x40>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	2b12      	cmp	r3, #18
 8003d6a:	d123      	bne.n	8003db4 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	08da      	lsrs	r2, r3, #3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3208      	adds	r2, #8
 8003d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d78:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f003 0307 	and.w	r3, r3, #7
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	220f      	movs	r2, #15
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	693a      	ldr	r2, [r7, #16]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	08da      	lsrs	r2, r3, #3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3208      	adds	r2, #8
 8003dae:	6939      	ldr	r1, [r7, #16]
 8003db0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	2203      	movs	r2, #3
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	43db      	mvns	r3, r3
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f003 0203 	and.w	r2, r3, #3
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	005b      	lsls	r3, r3, #1
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d00b      	beq.n	8003e08 <HAL_GPIO_Init+0xdc>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d007      	beq.n	8003e08 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dfc:	2b11      	cmp	r3, #17
 8003dfe:	d003      	beq.n	8003e08 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b12      	cmp	r3, #18
 8003e06:	d130      	bne.n	8003e6a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	005b      	lsls	r3, r3, #1
 8003e12:	2203      	movs	r2, #3
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	68da      	ldr	r2, [r3, #12]
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	693a      	ldr	r2, [r7, #16]
 8003e36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e3e:	2201      	movs	r2, #1
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	fa02 f303 	lsl.w	r3, r2, r3
 8003e46:	43db      	mvns	r3, r3
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	091b      	lsrs	r3, r3, #4
 8003e54:	f003 0201 	and.w	r2, r3, #1
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	2203      	movs	r2, #3
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 809a 	beq.w	8003fdc <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ea8:	4a55      	ldr	r2, [pc, #340]	; (8004000 <HAL_GPIO_Init+0x2d4>)
 8003eaa:	4b55      	ldr	r3, [pc, #340]	; (8004000 <HAL_GPIO_Init+0x2d4>)
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6193      	str	r3, [r2, #24]
 8003eb4:	4b52      	ldr	r3, [pc, #328]	; (8004000 <HAL_GPIO_Init+0x2d4>)
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	60bb      	str	r3, [r7, #8]
 8003ebe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003ec0:	4a50      	ldr	r2, [pc, #320]	; (8004004 <HAL_GPIO_Init+0x2d8>)
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	089b      	lsrs	r3, r3, #2
 8003ec6:	3302      	adds	r3, #2
 8003ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ecc:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f003 0303 	and.w	r3, r3, #3
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	220f      	movs	r2, #15
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003eea:	d013      	beq.n	8003f14 <HAL_GPIO_Init+0x1e8>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a46      	ldr	r2, [pc, #280]	; (8004008 <HAL_GPIO_Init+0x2dc>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d00d      	beq.n	8003f10 <HAL_GPIO_Init+0x1e4>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a45      	ldr	r2, [pc, #276]	; (800400c <HAL_GPIO_Init+0x2e0>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d007      	beq.n	8003f0c <HAL_GPIO_Init+0x1e0>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a44      	ldr	r2, [pc, #272]	; (8004010 <HAL_GPIO_Init+0x2e4>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d101      	bne.n	8003f08 <HAL_GPIO_Init+0x1dc>
 8003f04:	2303      	movs	r3, #3
 8003f06:	e006      	b.n	8003f16 <HAL_GPIO_Init+0x1ea>
 8003f08:	2305      	movs	r3, #5
 8003f0a:	e004      	b.n	8003f16 <HAL_GPIO_Init+0x1ea>
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e002      	b.n	8003f16 <HAL_GPIO_Init+0x1ea>
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <HAL_GPIO_Init+0x1ea>
 8003f14:	2300      	movs	r3, #0
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	f002 0203 	and.w	r2, r2, #3
 8003f1c:	0092      	lsls	r2, r2, #2
 8003f1e:	4093      	lsls	r3, r2
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003f26:	4937      	ldr	r1, [pc, #220]	; (8004004 <HAL_GPIO_Init+0x2d8>)
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	089b      	lsrs	r3, r3, #2
 8003f2c:	3302      	adds	r3, #2
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f34:	4b37      	ldr	r3, [pc, #220]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4013      	ands	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f58:	4a2e      	ldr	r2, [pc, #184]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003f5e:	4b2d      	ldr	r3, [pc, #180]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	43db      	mvns	r3, r3
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f82:	4a24      	ldr	r2, [pc, #144]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f88:	4b22      	ldr	r3, [pc, #136]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	43db      	mvns	r3, r3
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	4013      	ands	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003fac:	4a19      	ldr	r2, [pc, #100]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fb2:	4b18      	ldr	r3, [pc, #96]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	43db      	mvns	r3, r3
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003fd6:	4a0f      	ldr	r2, [pc, #60]	; (8004014 <HAL_GPIO_Init+0x2e8>)
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f47f aea9 	bne.w	8003d44 <HAL_GPIO_Init+0x18>
  }
}
 8003ff2:	bf00      	nop
 8003ff4:	371c      	adds	r7, #28
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	40021000 	.word	0x40021000
 8004004:	40010000 	.word	0x40010000
 8004008:	48000400 	.word	0x48000400
 800400c:	48000800 	.word	0x48000800
 8004010:	48000c00 	.word	0x48000c00
 8004014:	40010400 	.word	0x40010400

08004018 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	460b      	mov	r3, r1
 8004022:	807b      	strh	r3, [r7, #2]
 8004024:	4613      	mov	r3, r2
 8004026:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004028:	787b      	ldrb	r3, [r7, #1]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800402e:	887a      	ldrh	r2, [r7, #2]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004034:	e002      	b.n	800403c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004036:	887a      	ldrh	r2, [r7, #2]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e080      	b.n	800415c <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f002 feb6 	bl	8006de0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2224      	movs	r2, #36	; 0x24
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6812      	ldr	r2, [r2, #0]
 8004084:	6812      	ldr	r2, [r2, #0]
 8004086:	f022 0201 	bic.w	r2, r2, #1
 800408a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	6852      	ldr	r2, [r2, #4]
 8004094:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004098:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	6812      	ldr	r2, [r2, #0]
 80040a2:	6892      	ldr	r2, [r2, #8]
 80040a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d107      	bne.n	80040c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6892      	ldr	r2, [r2, #8]
 80040ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040be:	609a      	str	r2, [r3, #8]
 80040c0:	e006      	b.n	80040d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6892      	ldr	r2, [r2, #8]
 80040ca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80040ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d104      	bne.n	80040e2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80040f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6812      	ldr	r2, [r2, #0]
 80040fe:	68d2      	ldr	r2, [r2, #12]
 8004100:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004104:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6911      	ldr	r1, [r2, #16]
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6952      	ldr	r2, [r2, #20]
 8004112:	4311      	orrs	r1, r2
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6992      	ldr	r2, [r2, #24]
 8004118:	0212      	lsls	r2, r2, #8
 800411a:	430a      	orrs	r2, r1
 800411c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	69d1      	ldr	r1, [r2, #28]
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6a12      	ldr	r2, [r2, #32]
 800412a:	430a      	orrs	r2, r1
 800412c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6812      	ldr	r2, [r2, #0]
 8004136:	6812      	ldr	r2, [r2, #0]
 8004138:	f042 0201 	orr.w	r2, r2, #1
 800413c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3708      	adds	r7, #8
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b20      	cmp	r3, #32
 8004178:	d138      	bne.n	80041ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004180:	2b01      	cmp	r3, #1
 8004182:	d101      	bne.n	8004188 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004184:	2302      	movs	r3, #2
 8004186:	e032      	b.n	80041ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2224      	movs	r2, #36	; 0x24
 8004194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	6812      	ldr	r2, [r2, #0]
 80041a2:	f022 0201 	bic.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6812      	ldr	r2, [r2, #0]
 80041b0:	6812      	ldr	r2, [r2, #0]
 80041b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	6812      	ldr	r2, [r2, #0]
 80041c0:	6811      	ldr	r1, [r2, #0]
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6812      	ldr	r2, [r2, #0]
 80041d0:	6812      	ldr	r2, [r2, #0]
 80041d2:	f042 0201 	orr.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2220      	movs	r2, #32
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	e000      	b.n	80041ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80041ec:	2302      	movs	r3, #2
  }
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr

080041fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80041fa:	b480      	push	{r7}
 80041fc:	b085      	sub	sp, #20
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
 8004202:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b20      	cmp	r3, #32
 8004212:	d139      	bne.n	8004288 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 800421e:	2302      	movs	r3, #2
 8004220:	e033      	b.n	800428a <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2224      	movs	r2, #36	; 0x24
 800422e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	6812      	ldr	r2, [r2, #0]
 800423a:	6812      	ldr	r2, [r2, #0]
 800423c:	f022 0201 	bic.w	r2, r2, #1
 8004240:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004250:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	68fa      	ldr	r2, [r7, #12]
 8004258:	4313      	orrs	r3, r2
 800425a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6812      	ldr	r2, [r2, #0]
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	f042 0201 	orr.w	r2, r2, #1
 8004272:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	e000      	b.n	800428a <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
  }
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
	...

08004298 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800429e:	af00      	add	r7, sp, #0
 80042a0:	1d3b      	adds	r3, r7, #4
 80042a2:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042a4:	1d3b      	adds	r3, r7, #4
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d102      	bne.n	80042b2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	f000 beda 	b.w	8005066 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042b2:	1d3b      	adds	r3, r7, #4
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 816e 	beq.w	800459e <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80042c2:	4bb5      	ldr	r3, [pc, #724]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f003 030c 	and.w	r3, r3, #12
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d00c      	beq.n	80042e8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80042ce:	4bb2      	ldr	r3, [pc, #712]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f003 030c 	and.w	r3, r3, #12
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d15a      	bne.n	8004390 <HAL_RCC_OscConfig+0xf8>
 80042da:	4baf      	ldr	r3, [pc, #700]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e6:	d153      	bne.n	8004390 <HAL_RCC_OscConfig+0xf8>
 80042e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042ec:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80042f4:	fa93 f3a3 	rbit	r3, r3
 80042f8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80042fc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004300:	fab3 f383 	clz	r3, r3
 8004304:	b2db      	uxtb	r3, r3
 8004306:	095b      	lsrs	r3, r3, #5
 8004308:	b2db      	uxtb	r3, r3
 800430a:	f043 0301 	orr.w	r3, r3, #1
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	d102      	bne.n	800431a <HAL_RCC_OscConfig+0x82>
 8004314:	4ba0      	ldr	r3, [pc, #640]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	e015      	b.n	8004346 <HAL_RCC_OscConfig+0xae>
 800431a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800431e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004322:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004326:	fa93 f3a3 	rbit	r3, r3
 800432a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800432e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004332:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004336:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800433a:	fa93 f3a3 	rbit	r3, r3
 800433e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004342:	4b95      	ldr	r3, [pc, #596]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 8004344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004346:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800434a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800434e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004352:	fa92 f2a2 	rbit	r2, r2
 8004356:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 800435a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800435e:	fab2 f282 	clz	r2, r2
 8004362:	b252      	sxtb	r2, r2
 8004364:	f042 0220 	orr.w	r2, r2, #32
 8004368:	b252      	sxtb	r2, r2
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	f002 021f 	and.w	r2, r2, #31
 8004370:	2101      	movs	r1, #1
 8004372:	fa01 f202 	lsl.w	r2, r1, r2
 8004376:	4013      	ands	r3, r2
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 810f 	beq.w	800459c <HAL_RCC_OscConfig+0x304>
 800437e:	1d3b      	adds	r3, r7, #4
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	f040 8109 	bne.w	800459c <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	f000 be6b 	b.w	8005066 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004390:	1d3b      	adds	r3, r7, #4
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800439a:	d106      	bne.n	80043aa <HAL_RCC_OscConfig+0x112>
 800439c:	4a7e      	ldr	r2, [pc, #504]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 800439e:	4b7e      	ldr	r3, [pc, #504]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	e030      	b.n	800440c <HAL_RCC_OscConfig+0x174>
 80043aa:	1d3b      	adds	r3, r7, #4
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10c      	bne.n	80043ce <HAL_RCC_OscConfig+0x136>
 80043b4:	4a78      	ldr	r2, [pc, #480]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043b6:	4b78      	ldr	r3, [pc, #480]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043be:	6013      	str	r3, [r2, #0]
 80043c0:	4a75      	ldr	r2, [pc, #468]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043c2:	4b75      	ldr	r3, [pc, #468]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043ca:	6013      	str	r3, [r2, #0]
 80043cc:	e01e      	b.n	800440c <HAL_RCC_OscConfig+0x174>
 80043ce:	1d3b      	adds	r3, r7, #4
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043d8:	d10c      	bne.n	80043f4 <HAL_RCC_OscConfig+0x15c>
 80043da:	4a6f      	ldr	r2, [pc, #444]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043dc:	4b6e      	ldr	r3, [pc, #440]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	4a6c      	ldr	r2, [pc, #432]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043e8:	4b6b      	ldr	r3, [pc, #428]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	e00b      	b.n	800440c <HAL_RCC_OscConfig+0x174>
 80043f4:	4a68      	ldr	r2, [pc, #416]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043f6:	4b68      	ldr	r3, [pc, #416]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043fe:	6013      	str	r3, [r2, #0]
 8004400:	4a65      	ldr	r2, [pc, #404]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 8004402:	4b65      	ldr	r3, [pc, #404]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800440a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800440c:	4962      	ldr	r1, [pc, #392]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 800440e:	4b62      	ldr	r3, [pc, #392]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 8004410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004412:	f023 020f 	bic.w	r2, r3, #15
 8004416:	1d3b      	adds	r3, r7, #4
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	4313      	orrs	r3, r2
 800441e:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004420:	1d3b      	adds	r3, r7, #4
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d05a      	beq.n	80044e0 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442a:	f7fd fd17 	bl	8001e5c <HAL_GetTick>
 800442e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	e00a      	b.n	800444a <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004434:	f7fd fd12 	bl	8001e5c <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b64      	cmp	r3, #100	; 0x64
 8004442:	d902      	bls.n	800444a <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	f000 be0e 	b.w	8005066 <HAL_RCC_OscConfig+0xdce>
 800444a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800444e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004452:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004456:	fa93 f3a3 	rbit	r3, r3
 800445a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 800445e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004462:	fab3 f383 	clz	r3, r3
 8004466:	b2db      	uxtb	r3, r3
 8004468:	095b      	lsrs	r3, r3, #5
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b01      	cmp	r3, #1
 8004474:	d102      	bne.n	800447c <HAL_RCC_OscConfig+0x1e4>
 8004476:	4b48      	ldr	r3, [pc, #288]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	e015      	b.n	80044a8 <HAL_RCC_OscConfig+0x210>
 800447c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004480:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004484:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004488:	fa93 f3a3 	rbit	r3, r3
 800448c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004490:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004494:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004498:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800449c:	fa93 f3a3 	rbit	r3, r3
 80044a0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80044a4:	4b3c      	ldr	r3, [pc, #240]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 80044a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80044ac:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80044b0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80044b4:	fa92 f2a2 	rbit	r2, r2
 80044b8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 80044bc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80044c0:	fab2 f282 	clz	r2, r2
 80044c4:	b252      	sxtb	r2, r2
 80044c6:	f042 0220 	orr.w	r2, r2, #32
 80044ca:	b252      	sxtb	r2, r2
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	f002 021f 	and.w	r2, r2, #31
 80044d2:	2101      	movs	r1, #1
 80044d4:	fa01 f202 	lsl.w	r2, r1, r2
 80044d8:	4013      	ands	r3, r2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0aa      	beq.n	8004434 <HAL_RCC_OscConfig+0x19c>
 80044de:	e05e      	b.n	800459e <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e0:	f7fd fcbc 	bl	8001e5c <HAL_GetTick>
 80044e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044e8:	e00a      	b.n	8004500 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044ea:	f7fd fcb7 	bl	8001e5c <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b64      	cmp	r3, #100	; 0x64
 80044f8:	d902      	bls.n	8004500 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	f000 bdb3 	b.w	8005066 <HAL_RCC_OscConfig+0xdce>
 8004500:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004504:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004508:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800450c:	fa93 f3a3 	rbit	r3, r3
 8004510:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8004514:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004518:	fab3 f383 	clz	r3, r3
 800451c:	b2db      	uxtb	r3, r3
 800451e:	095b      	lsrs	r3, r3, #5
 8004520:	b2db      	uxtb	r3, r3
 8004522:	f043 0301 	orr.w	r3, r3, #1
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b01      	cmp	r3, #1
 800452a:	d102      	bne.n	8004532 <HAL_RCC_OscConfig+0x29a>
 800452c:	4b1a      	ldr	r3, [pc, #104]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	e015      	b.n	800455e <HAL_RCC_OscConfig+0x2c6>
 8004532:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004536:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800453a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800453e:	fa93 f3a3 	rbit	r3, r3
 8004542:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004546:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800454a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800454e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8004552:	fa93 f3a3 	rbit	r3, r3
 8004556:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800455a:	4b0f      	ldr	r3, [pc, #60]	; (8004598 <HAL_RCC_OscConfig+0x300>)
 800455c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004562:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004566:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800456a:	fa92 f2a2 	rbit	r2, r2
 800456e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8004572:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004576:	fab2 f282 	clz	r2, r2
 800457a:	b252      	sxtb	r2, r2
 800457c:	f042 0220 	orr.w	r2, r2, #32
 8004580:	b252      	sxtb	r2, r2
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	f002 021f 	and.w	r2, r2, #31
 8004588:	2101      	movs	r1, #1
 800458a:	fa01 f202 	lsl.w	r2, r1, r2
 800458e:	4013      	ands	r3, r2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d1aa      	bne.n	80044ea <HAL_RCC_OscConfig+0x252>
 8004594:	e003      	b.n	800459e <HAL_RCC_OscConfig+0x306>
 8004596:	bf00      	nop
 8004598:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800459c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800459e:	1d3b      	adds	r3, r7, #4
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 8170 	beq.w	800488e <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80045ae:	4bd0      	ldr	r3, [pc, #832]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 030c 	and.w	r3, r3, #12
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00b      	beq.n	80045d2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80045ba:	4bcd      	ldr	r3, [pc, #820]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 030c 	and.w	r3, r3, #12
 80045c2:	2b08      	cmp	r3, #8
 80045c4:	d16d      	bne.n	80046a2 <HAL_RCC_OscConfig+0x40a>
 80045c6:	4bca      	ldr	r3, [pc, #808]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d167      	bne.n	80046a2 <HAL_RCC_OscConfig+0x40a>
 80045d2:	2302      	movs	r3, #2
 80045d4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80045dc:	fa93 f3a3 	rbit	r3, r3
 80045e0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 80045e4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045e8:	fab3 f383 	clz	r3, r3
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	095b      	lsrs	r3, r3, #5
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	f043 0301 	orr.w	r3, r3, #1
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d102      	bne.n	8004602 <HAL_RCC_OscConfig+0x36a>
 80045fc:	4bbc      	ldr	r3, [pc, #752]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	e013      	b.n	800462a <HAL_RCC_OscConfig+0x392>
 8004602:	2302      	movs	r3, #2
 8004604:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004608:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800460c:	fa93 f3a3 	rbit	r3, r3
 8004610:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004614:	2302      	movs	r3, #2
 8004616:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800461a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800461e:	fa93 f3a3 	rbit	r3, r3
 8004622:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004626:	4bb2      	ldr	r3, [pc, #712]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	2202      	movs	r2, #2
 800462c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004630:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004634:	fa92 f2a2 	rbit	r2, r2
 8004638:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 800463c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004640:	fab2 f282 	clz	r2, r2
 8004644:	b252      	sxtb	r2, r2
 8004646:	f042 0220 	orr.w	r2, r2, #32
 800464a:	b252      	sxtb	r2, r2
 800464c:	b2d2      	uxtb	r2, r2
 800464e:	f002 021f 	and.w	r2, r2, #31
 8004652:	2101      	movs	r1, #1
 8004654:	fa01 f202 	lsl.w	r2, r1, r2
 8004658:	4013      	ands	r3, r2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d007      	beq.n	800466e <HAL_RCC_OscConfig+0x3d6>
 800465e:	1d3b      	adds	r3, r7, #4
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d002      	beq.n	800466e <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	f000 bcfc 	b.w	8005066 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800466e:	48a0      	ldr	r0, [pc, #640]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 8004670:	4b9f      	ldr	r3, [pc, #636]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004678:	1d3b      	adds	r3, r7, #4
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6959      	ldr	r1, [r3, #20]
 800467e:	23f8      	movs	r3, #248	; 0xf8
 8004680:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004684:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8004688:	fa93 f3a3 	rbit	r3, r3
 800468c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8004690:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8004694:	fab3 f383 	clz	r3, r3
 8004698:	fa01 f303 	lsl.w	r3, r1, r3
 800469c:	4313      	orrs	r3, r2
 800469e:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a0:	e0f5      	b.n	800488e <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046a2:	1d3b      	adds	r3, r7, #4
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 8085 	beq.w	80047b8 <HAL_RCC_OscConfig+0x520>
 80046ae:	2301      	movs	r3, #1
 80046b0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80046b8:	fa93 f3a3 	rbit	r3, r3
 80046bc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 80046c0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046c4:	fab3 f383 	clz	r3, r3
 80046c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80046cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	461a      	mov	r2, r3
 80046d4:	2301      	movs	r3, #1
 80046d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d8:	f7fd fbc0 	bl	8001e5c <HAL_GetTick>
 80046dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e0:	e00a      	b.n	80046f8 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046e2:	f7fd fbbb 	bl	8001e5c <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d902      	bls.n	80046f8 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	f000 bcb7 	b.w	8005066 <HAL_RCC_OscConfig+0xdce>
 80046f8:	2302      	movs	r3, #2
 80046fa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004702:	fa93 f3a3 	rbit	r3, r3
 8004706:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 800470a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800470e:	fab3 f383 	clz	r3, r3
 8004712:	b2db      	uxtb	r3, r3
 8004714:	095b      	lsrs	r3, r3, #5
 8004716:	b2db      	uxtb	r3, r3
 8004718:	f043 0301 	orr.w	r3, r3, #1
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d102      	bne.n	8004728 <HAL_RCC_OscConfig+0x490>
 8004722:	4b73      	ldr	r3, [pc, #460]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	e013      	b.n	8004750 <HAL_RCC_OscConfig+0x4b8>
 8004728:	2302      	movs	r3, #2
 800472a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800472e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004732:	fa93 f3a3 	rbit	r3, r3
 8004736:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800473a:	2302      	movs	r3, #2
 800473c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004740:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004744:	fa93 f3a3 	rbit	r3, r3
 8004748:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800474c:	4b68      	ldr	r3, [pc, #416]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 800474e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004750:	2202      	movs	r2, #2
 8004752:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004756:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800475a:	fa92 f2a2 	rbit	r2, r2
 800475e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8004762:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004766:	fab2 f282 	clz	r2, r2
 800476a:	b252      	sxtb	r2, r2
 800476c:	f042 0220 	orr.w	r2, r2, #32
 8004770:	b252      	sxtb	r2, r2
 8004772:	b2d2      	uxtb	r2, r2
 8004774:	f002 021f 	and.w	r2, r2, #31
 8004778:	2101      	movs	r1, #1
 800477a:	fa01 f202 	lsl.w	r2, r1, r2
 800477e:	4013      	ands	r3, r2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0ae      	beq.n	80046e2 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004784:	485a      	ldr	r0, [pc, #360]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 8004786:	4b5a      	ldr	r3, [pc, #360]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800478e:	1d3b      	adds	r3, r7, #4
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	6959      	ldr	r1, [r3, #20]
 8004794:	23f8      	movs	r3, #248	; 0xf8
 8004796:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800479e:	fa93 f3a3 	rbit	r3, r3
 80047a2:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 80047a6:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80047aa:	fab3 f383 	clz	r3, r3
 80047ae:	fa01 f303 	lsl.w	r3, r1, r3
 80047b2:	4313      	orrs	r3, r2
 80047b4:	6003      	str	r3, [r0, #0]
 80047b6:	e06a      	b.n	800488e <HAL_RCC_OscConfig+0x5f6>
 80047b8:	2301      	movs	r3, #1
 80047ba:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047be:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80047c2:	fa93 f3a3 	rbit	r3, r3
 80047c6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 80047ca:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ce:	fab3 f383 	clz	r3, r3
 80047d2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80047d6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	461a      	mov	r2, r3
 80047de:	2300      	movs	r3, #0
 80047e0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e2:	f7fd fb3b 	bl	8001e5c <HAL_GetTick>
 80047e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047ec:	f7fd fb36 	bl	8001e5c <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d902      	bls.n	8004802 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	f000 bc32 	b.w	8005066 <HAL_RCC_OscConfig+0xdce>
 8004802:	2302      	movs	r3, #2
 8004804:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004808:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800480c:	fa93 f3a3 	rbit	r3, r3
 8004810:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8004814:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004818:	fab3 f383 	clz	r3, r3
 800481c:	b2db      	uxtb	r3, r3
 800481e:	095b      	lsrs	r3, r3, #5
 8004820:	b2db      	uxtb	r3, r3
 8004822:	f043 0301 	orr.w	r3, r3, #1
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b01      	cmp	r3, #1
 800482a:	d102      	bne.n	8004832 <HAL_RCC_OscConfig+0x59a>
 800482c:	4b30      	ldr	r3, [pc, #192]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	e013      	b.n	800485a <HAL_RCC_OscConfig+0x5c2>
 8004832:	2302      	movs	r3, #2
 8004834:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004838:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800483c:	fa93 f3a3 	rbit	r3, r3
 8004840:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004844:	2302      	movs	r3, #2
 8004846:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800484a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800484e:	fa93 f3a3 	rbit	r3, r3
 8004852:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004856:	4b26      	ldr	r3, [pc, #152]	; (80048f0 <HAL_RCC_OscConfig+0x658>)
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	2202      	movs	r2, #2
 800485c:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004860:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004864:	fa92 f2a2 	rbit	r2, r2
 8004868:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 800486c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004870:	fab2 f282 	clz	r2, r2
 8004874:	b252      	sxtb	r2, r2
 8004876:	f042 0220 	orr.w	r2, r2, #32
 800487a:	b252      	sxtb	r2, r2
 800487c:	b2d2      	uxtb	r2, r2
 800487e:	f002 021f 	and.w	r2, r2, #31
 8004882:	2101      	movs	r1, #1
 8004884:	fa01 f202 	lsl.w	r2, r1, r2
 8004888:	4013      	ands	r3, r2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1ae      	bne.n	80047ec <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800488e:	1d3b      	adds	r3, r7, #4
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 80d8 	beq.w	8004a4e <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800489e:	1d3b      	adds	r3, r7, #4
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d067      	beq.n	8004978 <HAL_RCC_OscConfig+0x6e0>
 80048a8:	2301      	movs	r3, #1
 80048aa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048b2:	fa93 f3a3 	rbit	r3, r3
 80048b6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 80048ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048be:	fab3 f383 	clz	r3, r3
 80048c2:	461a      	mov	r2, r3
 80048c4:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <HAL_RCC_OscConfig+0x65c>)
 80048c6:	4413      	add	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	461a      	mov	r2, r3
 80048cc:	2301      	movs	r3, #1
 80048ce:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048d0:	f7fd fac4 	bl	8001e5c <HAL_GetTick>
 80048d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d8:	e00e      	b.n	80048f8 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048da:	f7fd fabf 	bl	8001e5c <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d906      	bls.n	80048f8 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e3bb      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
 80048ee:	bf00      	nop
 80048f0:	40021000 	.word	0x40021000
 80048f4:	10908120 	.word	0x10908120
 80048f8:	2302      	movs	r3, #2
 80048fa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004902:	fa93 f3a3 	rbit	r3, r3
 8004906:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800490a:	2302      	movs	r3, #2
 800490c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004910:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004914:	fa93 f2a3 	rbit	r2, r3
 8004918:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800491c:	601a      	str	r2, [r3, #0]
 800491e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004922:	2202      	movs	r2, #2
 8004924:	601a      	str	r2, [r3, #0]
 8004926:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	fa93 f2a3 	rbit	r2, r3
 8004930:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004934:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004936:	4ba5      	ldr	r3, [pc, #660]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004938:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800493a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800493e:	2102      	movs	r1, #2
 8004940:	6019      	str	r1, [r3, #0]
 8004942:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	fa93 f1a3 	rbit	r1, r3
 800494c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004950:	6019      	str	r1, [r3, #0]
  return(result);
 8004952:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	fab3 f383 	clz	r3, r3
 800495c:	b25b      	sxtb	r3, r3
 800495e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004962:	b25b      	sxtb	r3, r3
 8004964:	b2db      	uxtb	r3, r3
 8004966:	f003 031f 	and.w	r3, r3, #31
 800496a:	2101      	movs	r1, #1
 800496c:	fa01 f303 	lsl.w	r3, r1, r3
 8004970:	4013      	ands	r3, r2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0b1      	beq.n	80048da <HAL_RCC_OscConfig+0x642>
 8004976:	e06a      	b.n	8004a4e <HAL_RCC_OscConfig+0x7b6>
 8004978:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800497c:	2201      	movs	r2, #1
 800497e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004980:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	fa93 f2a3 	rbit	r2, r3
 800498a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800498e:	601a      	str	r2, [r3, #0]
  return(result);
 8004990:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004994:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004996:	fab3 f383 	clz	r3, r3
 800499a:	461a      	mov	r2, r3
 800499c:	4b8c      	ldr	r3, [pc, #560]	; (8004bd0 <HAL_RCC_OscConfig+0x938>)
 800499e:	4413      	add	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	461a      	mov	r2, r3
 80049a4:	2300      	movs	r3, #0
 80049a6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049a8:	f7fd fa58 	bl	8001e5c <HAL_GetTick>
 80049ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b0:	e009      	b.n	80049c6 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049b2:	f7fd fa53 	bl	8001e5c <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e34f      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
 80049c6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80049ca:	2202      	movs	r2, #2
 80049cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ce:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	fa93 f2a3 	rbit	r2, r3
 80049d8:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80049e2:	2202      	movs	r2, #2
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	fa93 f2a3 	rbit	r2, r3
 80049f0:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80049f4:	601a      	str	r2, [r3, #0]
 80049f6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80049fa:	2202      	movs	r2, #2
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	fa93 f2a3 	rbit	r2, r3
 8004a08:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004a0c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a0e:	4b6f      	ldr	r3, [pc, #444]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004a10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a12:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004a16:	2102      	movs	r1, #2
 8004a18:	6019      	str	r1, [r3, #0]
 8004a1a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	fa93 f1a3 	rbit	r1, r3
 8004a24:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004a28:	6019      	str	r1, [r3, #0]
  return(result);
 8004a2a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	fab3 f383 	clz	r3, r3
 8004a34:	b25b      	sxtb	r3, r3
 8004a36:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004a3a:	b25b      	sxtb	r3, r3
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2101      	movs	r1, #1
 8004a44:	fa01 f303 	lsl.w	r3, r1, r3
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1b1      	bne.n	80049b2 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a4e:	1d3b      	adds	r3, r7, #4
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 8159 	beq.w	8004d10 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a64:	4b59      	ldr	r3, [pc, #356]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004a66:	69db      	ldr	r3, [r3, #28]
 8004a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d112      	bne.n	8004a96 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a70:	4a56      	ldr	r2, [pc, #344]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004a72:	4b56      	ldr	r3, [pc, #344]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004a74:	69db      	ldr	r3, [r3, #28]
 8004a76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a7a:	61d3      	str	r3, [r2, #28]
 8004a7c:	4b53      	ldr	r3, [pc, #332]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004a7e:	69db      	ldr	r3, [r3, #28]
 8004a80:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004a84:	f107 030c 	add.w	r3, r7, #12
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	f107 030c 	add.w	r3, r7, #12
 8004a8e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004a90:	2301      	movs	r3, #1
 8004a92:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a96:	4b4f      	ldr	r3, [pc, #316]	; (8004bd4 <HAL_RCC_OscConfig+0x93c>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d11a      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aa2:	4a4c      	ldr	r2, [pc, #304]	; (8004bd4 <HAL_RCC_OscConfig+0x93c>)
 8004aa4:	4b4b      	ldr	r3, [pc, #300]	; (8004bd4 <HAL_RCC_OscConfig+0x93c>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aae:	f7fd f9d5 	bl	8001e5c <HAL_GetTick>
 8004ab2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab6:	e009      	b.n	8004acc <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ab8:	f7fd f9d0 	bl	8001e5c <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b64      	cmp	r3, #100	; 0x64
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e2cc      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004acc:	4b41      	ldr	r3, [pc, #260]	; (8004bd4 <HAL_RCC_OscConfig+0x93c>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0ef      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ad8:	1d3b      	adds	r3, r7, #4
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d106      	bne.n	8004af0 <HAL_RCC_OscConfig+0x858>
 8004ae2:	4a3a      	ldr	r2, [pc, #232]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004ae4:	4b39      	ldr	r3, [pc, #228]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	f043 0301 	orr.w	r3, r3, #1
 8004aec:	6213      	str	r3, [r2, #32]
 8004aee:	e02f      	b.n	8004b50 <HAL_RCC_OscConfig+0x8b8>
 8004af0:	1d3b      	adds	r3, r7, #4
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10c      	bne.n	8004b14 <HAL_RCC_OscConfig+0x87c>
 8004afa:	4a34      	ldr	r2, [pc, #208]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004afc:	4b33      	ldr	r3, [pc, #204]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	f023 0301 	bic.w	r3, r3, #1
 8004b04:	6213      	str	r3, [r2, #32]
 8004b06:	4a31      	ldr	r2, [pc, #196]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b08:	4b30      	ldr	r3, [pc, #192]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	f023 0304 	bic.w	r3, r3, #4
 8004b10:	6213      	str	r3, [r2, #32]
 8004b12:	e01d      	b.n	8004b50 <HAL_RCC_OscConfig+0x8b8>
 8004b14:	1d3b      	adds	r3, r7, #4
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	2b05      	cmp	r3, #5
 8004b1c:	d10c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x8a0>
 8004b1e:	4a2b      	ldr	r2, [pc, #172]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b20:	4b2a      	ldr	r3, [pc, #168]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	f043 0304 	orr.w	r3, r3, #4
 8004b28:	6213      	str	r3, [r2, #32]
 8004b2a:	4a28      	ldr	r2, [pc, #160]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b2c:	4b27      	ldr	r3, [pc, #156]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b2e:	6a1b      	ldr	r3, [r3, #32]
 8004b30:	f043 0301 	orr.w	r3, r3, #1
 8004b34:	6213      	str	r3, [r2, #32]
 8004b36:	e00b      	b.n	8004b50 <HAL_RCC_OscConfig+0x8b8>
 8004b38:	4a24      	ldr	r2, [pc, #144]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b3a:	4b24      	ldr	r3, [pc, #144]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	f023 0301 	bic.w	r3, r3, #1
 8004b42:	6213      	str	r3, [r2, #32]
 8004b44:	4a21      	ldr	r2, [pc, #132]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b46:	4b21      	ldr	r3, [pc, #132]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	f023 0304 	bic.w	r3, r3, #4
 8004b4e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b50:	1d3b      	adds	r3, r7, #4
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d06b      	beq.n	8004c32 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b5a:	f7fd f97f 	bl	8001e5c <HAL_GetTick>
 8004b5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b62:	e00b      	b.n	8004b7c <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b64:	f7fd f97a 	bl	8001e5c <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d901      	bls.n	8004b7c <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e274      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
 8004b7c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004b80:	2202      	movs	r2, #2
 8004b82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b84:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	fa93 f2a3 	rbit	r2, r3
 8004b8e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004b92:	601a      	str	r2, [r3, #0]
 8004b94:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004b98:	2202      	movs	r2, #2
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	fa93 f2a3 	rbit	r2, r3
 8004ba6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004baa:	601a      	str	r2, [r3, #0]
  return(result);
 8004bac:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004bb0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bb2:	fab3 f383 	clz	r3, r3
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	095b      	lsrs	r3, r3, #5
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	f043 0302 	orr.w	r3, r3, #2
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d108      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x940>
 8004bc6:	4b01      	ldr	r3, [pc, #4]	; (8004bcc <HAL_RCC_OscConfig+0x934>)
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	e013      	b.n	8004bf4 <HAL_RCC_OscConfig+0x95c>
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	10908120 	.word	0x10908120
 8004bd4:	40007000 	.word	0x40007000
 8004bd8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004bdc:	2202      	movs	r2, #2
 8004bde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	fa93 f2a3 	rbit	r2, r3
 8004bea:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	4bbb      	ldr	r3, [pc, #748]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004bf8:	2102      	movs	r1, #2
 8004bfa:	6011      	str	r1, [r2, #0]
 8004bfc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004c00:	6812      	ldr	r2, [r2, #0]
 8004c02:	fa92 f1a2 	rbit	r1, r2
 8004c06:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004c0a:	6011      	str	r1, [r2, #0]
  return(result);
 8004c0c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004c10:	6812      	ldr	r2, [r2, #0]
 8004c12:	fab2 f282 	clz	r2, r2
 8004c16:	b252      	sxtb	r2, r2
 8004c18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c1c:	b252      	sxtb	r2, r2
 8004c1e:	b2d2      	uxtb	r2, r2
 8004c20:	f002 021f 	and.w	r2, r2, #31
 8004c24:	2101      	movs	r1, #1
 8004c26:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d099      	beq.n	8004b64 <HAL_RCC_OscConfig+0x8cc>
 8004c30:	e064      	b.n	8004cfc <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c32:	f7fd f913 	bl	8001e5c <HAL_GetTick>
 8004c36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c3a:	e00b      	b.n	8004c54 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c3c:	f7fd f90e 	bl	8001e5c <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e208      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
 8004c54:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004c58:	2202      	movs	r2, #2
 8004c5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c5c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	fa93 f2a3 	rbit	r2, r3
 8004c66:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004c70:	2202      	movs	r2, #2
 8004c72:	601a      	str	r2, [r3, #0]
 8004c74:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	fa93 f2a3 	rbit	r2, r3
 8004c7e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004c82:	601a      	str	r2, [r3, #0]
  return(result);
 8004c84:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004c88:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c8a:	fab3 f383 	clz	r3, r3
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	095b      	lsrs	r3, r3, #5
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	f043 0302 	orr.w	r3, r3, #2
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d102      	bne.n	8004ca4 <HAL_RCC_OscConfig+0xa0c>
 8004c9e:	4b90      	ldr	r3, [pc, #576]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	e00d      	b.n	8004cc0 <HAL_RCC_OscConfig+0xa28>
 8004ca4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004ca8:	2202      	movs	r2, #2
 8004caa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cac:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	fa93 f2a3 	rbit	r2, r3
 8004cb6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	4b88      	ldr	r3, [pc, #544]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8004cc4:	2102      	movs	r1, #2
 8004cc6:	6011      	str	r1, [r2, #0]
 8004cc8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8004ccc:	6812      	ldr	r2, [r2, #0]
 8004cce:	fa92 f1a2 	rbit	r1, r2
 8004cd2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004cd6:	6011      	str	r1, [r2, #0]
  return(result);
 8004cd8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004cdc:	6812      	ldr	r2, [r2, #0]
 8004cde:	fab2 f282 	clz	r2, r2
 8004ce2:	b252      	sxtb	r2, r2
 8004ce4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ce8:	b252      	sxtb	r2, r2
 8004cea:	b2d2      	uxtb	r2, r2
 8004cec:	f002 021f 	and.w	r2, r2, #31
 8004cf0:	2101      	movs	r1, #1
 8004cf2:	fa01 f202 	lsl.w	r2, r1, r2
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d19f      	bne.n	8004c3c <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cfc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d105      	bne.n	8004d10 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d04:	4a76      	ldr	r2, [pc, #472]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004d06:	4b76      	ldr	r3, [pc, #472]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004d08:	69db      	ldr	r3, [r3, #28]
 8004d0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d0e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d10:	1d3b      	adds	r3, r7, #4
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	69db      	ldr	r3, [r3, #28]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 81a4 	beq.w	8005064 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d1c:	4b70      	ldr	r3, [pc, #448]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f003 030c 	and.w	r3, r3, #12
 8004d24:	2b08      	cmp	r3, #8
 8004d26:	f000 819b 	beq.w	8005060 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d2a:	1d3b      	adds	r3, r7, #4
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	f040 8113 	bne.w	8004f5c <HAL_RCC_OscConfig+0xcc4>
 8004d36:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004d3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004d3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d40:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	fa93 f2a3 	rbit	r2, r3
 8004d4a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004d4e:	601a      	str	r2, [r3, #0]
  return(result);
 8004d50:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004d54:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d56:	fab3 f383 	clz	r3, r3
 8004d5a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004d5e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	461a      	mov	r2, r3
 8004d66:	2300      	movs	r3, #0
 8004d68:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6a:	f7fd f877 	bl	8001e5c <HAL_GetTick>
 8004d6e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d72:	e009      	b.n	8004d88 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d74:	f7fd f872 	bl	8001e5c <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e16e      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
 8004d88:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004d8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d92:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	fa93 f2a3 	rbit	r2, r3
 8004d9c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004da0:	601a      	str	r2, [r3, #0]
  return(result);
 8004da2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004da6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004da8:	fab3 f383 	clz	r3, r3
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	095b      	lsrs	r3, r3, #5
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	f043 0301 	orr.w	r3, r3, #1
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d102      	bne.n	8004dc2 <HAL_RCC_OscConfig+0xb2a>
 8004dbc:	4b48      	ldr	r3, [pc, #288]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	e01b      	b.n	8004dfa <HAL_RCC_OscConfig+0xb62>
 8004dc2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004dc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004dca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dcc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	fa93 f2a3 	rbit	r2, r3
 8004dd6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004dda:	601a      	str	r2, [r3, #0]
 8004ddc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004de0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	fa93 f2a3 	rbit	r2, r3
 8004df0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	4b3a      	ldr	r3, [pc, #232]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8004dfe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004e02:	6011      	str	r1, [r2, #0]
 8004e04:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8004e08:	6812      	ldr	r2, [r2, #0]
 8004e0a:	fa92 f1a2 	rbit	r1, r2
 8004e0e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004e12:	6011      	str	r1, [r2, #0]
  return(result);
 8004e14:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004e18:	6812      	ldr	r2, [r2, #0]
 8004e1a:	fab2 f282 	clz	r2, r2
 8004e1e:	b252      	sxtb	r2, r2
 8004e20:	f042 0220 	orr.w	r2, r2, #32
 8004e24:	b252      	sxtb	r2, r2
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	f002 021f 	and.w	r2, r2, #31
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e32:	4013      	ands	r3, r2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d19d      	bne.n	8004d74 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e38:	4829      	ldr	r0, [pc, #164]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004e3a:	4b29      	ldr	r3, [pc, #164]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e42:	1d3b      	adds	r3, r7, #4
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004e48:	1d3b      	adds	r3, r7, #4
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	430b      	orrs	r3, r1
 8004e50:	4313      	orrs	r3, r2
 8004e52:	6043      	str	r3, [r0, #4]
 8004e54:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004e58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	fa93 f2a3 	rbit	r2, r3
 8004e68:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004e6c:	601a      	str	r2, [r3, #0]
  return(result);
 8004e6e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004e72:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e74:	fab3 f383 	clz	r3, r3
 8004e78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e7c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	461a      	mov	r2, r3
 8004e84:	2301      	movs	r3, #1
 8004e86:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e88:	f7fc ffe8 	bl	8001e5c <HAL_GetTick>
 8004e8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e90:	e009      	b.n	8004ea6 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e92:	f7fc ffe3 	bl	8001e5c <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e0df      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
 8004ea6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004eaa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004eae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	fa93 f2a3 	rbit	r2, r3
 8004eba:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004ebe:	601a      	str	r2, [r3, #0]
  return(result);
 8004ec0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004ec4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ec6:	fab3 f383 	clz	r3, r3
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	095b      	lsrs	r3, r3, #5
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	f043 0301 	orr.w	r3, r3, #1
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d104      	bne.n	8004ee4 <HAL_RCC_OscConfig+0xc4c>
 8004eda:	4b01      	ldr	r3, [pc, #4]	; (8004ee0 <HAL_RCC_OscConfig+0xc48>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	e01d      	b.n	8004f1c <HAL_RCC_OscConfig+0xc84>
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004ee8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004eec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	fa93 f2a3 	rbit	r2, r3
 8004ef8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004efc:	601a      	str	r2, [r3, #0]
 8004efe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004f02:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f06:	601a      	str	r2, [r3, #0]
 8004f08:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	fa93 f2a3 	rbit	r2, r3
 8004f12:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004f16:	601a      	str	r2, [r3, #0]
 8004f18:	4b55      	ldr	r3, [pc, #340]	; (8005070 <HAL_RCC_OscConfig+0xdd8>)
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004f20:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004f24:	6011      	str	r1, [r2, #0]
 8004f26:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004f2a:	6812      	ldr	r2, [r2, #0]
 8004f2c:	fa92 f1a2 	rbit	r1, r2
 8004f30:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004f34:	6011      	str	r1, [r2, #0]
  return(result);
 8004f36:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004f3a:	6812      	ldr	r2, [r2, #0]
 8004f3c:	fab2 f282 	clz	r2, r2
 8004f40:	b252      	sxtb	r2, r2
 8004f42:	f042 0220 	orr.w	r2, r2, #32
 8004f46:	b252      	sxtb	r2, r2
 8004f48:	b2d2      	uxtb	r2, r2
 8004f4a:	f002 021f 	and.w	r2, r2, #31
 8004f4e:	2101      	movs	r1, #1
 8004f50:	fa01 f202 	lsl.w	r2, r1, r2
 8004f54:	4013      	ands	r3, r2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d09b      	beq.n	8004e92 <HAL_RCC_OscConfig+0xbfa>
 8004f5a:	e083      	b.n	8005064 <HAL_RCC_OscConfig+0xdcc>
 8004f5c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004f60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f66:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	fa93 f2a3 	rbit	r2, r3
 8004f70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f74:	601a      	str	r2, [r3, #0]
  return(result);
 8004f76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f7a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f7c:	fab3 f383 	clz	r3, r3
 8004f80:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f84:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f90:	f7fc ff64 	bl	8001e5c <HAL_GetTick>
 8004f94:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f98:	e009      	b.n	8004fae <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f9a:	f7fc ff5f 	bl	8001e5c <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d901      	bls.n	8004fae <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e05b      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
 8004fae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004fb2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	fa93 f2a3 	rbit	r2, r3
 8004fc2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004fc6:	601a      	str	r2, [r3, #0]
  return(result);
 8004fc8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004fcc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fce:	fab3 f383 	clz	r3, r3
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	095b      	lsrs	r3, r3, #5
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	f043 0301 	orr.w	r3, r3, #1
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d102      	bne.n	8004fe8 <HAL_RCC_OscConfig+0xd50>
 8004fe2:	4b23      	ldr	r3, [pc, #140]	; (8005070 <HAL_RCC_OscConfig+0xdd8>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	e01b      	b.n	8005020 <HAL_RCC_OscConfig+0xd88>
 8004fe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ff0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	fa93 f2a3 	rbit	r2, r3
 8004ffc:	f107 0320 	add.w	r3, r7, #32
 8005000:	601a      	str	r2, [r3, #0]
 8005002:	f107 031c 	add.w	r3, r7, #28
 8005006:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800500a:	601a      	str	r2, [r3, #0]
 800500c:	f107 031c 	add.w	r3, r7, #28
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	fa93 f2a3 	rbit	r2, r3
 8005016:	f107 0318 	add.w	r3, r7, #24
 800501a:	601a      	str	r2, [r3, #0]
 800501c:	4b14      	ldr	r3, [pc, #80]	; (8005070 <HAL_RCC_OscConfig+0xdd8>)
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	f107 0214 	add.w	r2, r7, #20
 8005024:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005028:	6011      	str	r1, [r2, #0]
 800502a:	f107 0214 	add.w	r2, r7, #20
 800502e:	6812      	ldr	r2, [r2, #0]
 8005030:	fa92 f1a2 	rbit	r1, r2
 8005034:	f107 0210 	add.w	r2, r7, #16
 8005038:	6011      	str	r1, [r2, #0]
  return(result);
 800503a:	f107 0210 	add.w	r2, r7, #16
 800503e:	6812      	ldr	r2, [r2, #0]
 8005040:	fab2 f282 	clz	r2, r2
 8005044:	b252      	sxtb	r2, r2
 8005046:	f042 0220 	orr.w	r2, r2, #32
 800504a:	b252      	sxtb	r2, r2
 800504c:	b2d2      	uxtb	r2, r2
 800504e:	f002 021f 	and.w	r2, r2, #31
 8005052:	2101      	movs	r1, #1
 8005054:	fa01 f202 	lsl.w	r2, r1, r2
 8005058:	4013      	ands	r3, r2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d19d      	bne.n	8004f9a <HAL_RCC_OscConfig+0xd02>
 800505e:	e001      	b.n	8005064 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e000      	b.n	8005066 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40021000 	.word	0x40021000

08005074 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b09e      	sub	sp, #120	; 0x78
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800507e:	2300      	movs	r3, #0
 8005080:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e164      	b.n	8005356 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800508c:	4b92      	ldr	r3, [pc, #584]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0207 	and.w	r2, r3, #7
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	429a      	cmp	r2, r3
 8005098:	d210      	bcs.n	80050bc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800509a:	498f      	ldr	r1, [pc, #572]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 800509c:	4b8e      	ldr	r3, [pc, #568]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f023 0207 	bic.w	r2, r3, #7
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050aa:	4b8b      	ldr	r3, [pc, #556]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0207 	and.w	r2, r3, #7
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d001      	beq.n	80050bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e14c      	b.n	8005356 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d008      	beq.n	80050da <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050c8:	4984      	ldr	r1, [pc, #528]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 80050ca:	4b84      	ldr	r3, [pc, #528]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	f000 80df 	beq.w	80052a6 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d13d      	bne.n	800516c <HAL_RCC_ClockConfig+0xf8>
 80050f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050f4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050f8:	fa93 f3a3 	rbit	r3, r3
 80050fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 80050fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005100:	fab3 f383 	clz	r3, r3
 8005104:	b2db      	uxtb	r3, r3
 8005106:	095b      	lsrs	r3, r3, #5
 8005108:	b2db      	uxtb	r3, r3
 800510a:	f043 0301 	orr.w	r3, r3, #1
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b01      	cmp	r3, #1
 8005112:	d102      	bne.n	800511a <HAL_RCC_ClockConfig+0xa6>
 8005114:	4b71      	ldr	r3, [pc, #452]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	e00f      	b.n	800513a <HAL_RCC_ClockConfig+0xc6>
 800511a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800511e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005120:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005122:	fa93 f3a3 	rbit	r3, r3
 8005126:	667b      	str	r3, [r7, #100]	; 0x64
 8005128:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800512c:	663b      	str	r3, [r7, #96]	; 0x60
 800512e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005130:	fa93 f3a3 	rbit	r3, r3
 8005134:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005136:	4b69      	ldr	r3, [pc, #420]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800513e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005140:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005142:	fa92 f2a2 	rbit	r2, r2
 8005146:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8005148:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800514a:	fab2 f282 	clz	r2, r2
 800514e:	b252      	sxtb	r2, r2
 8005150:	f042 0220 	orr.w	r2, r2, #32
 8005154:	b252      	sxtb	r2, r2
 8005156:	b2d2      	uxtb	r2, r2
 8005158:	f002 021f 	and.w	r2, r2, #31
 800515c:	2101      	movs	r1, #1
 800515e:	fa01 f202 	lsl.w	r2, r1, r2
 8005162:	4013      	ands	r3, r2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d17d      	bne.n	8005264 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e0f4      	b.n	8005356 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	2b02      	cmp	r3, #2
 8005172:	d13d      	bne.n	80051f0 <HAL_RCC_ClockConfig+0x17c>
 8005174:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005178:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800517c:	fa93 f3a3 	rbit	r3, r3
 8005180:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8005182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005184:	fab3 f383 	clz	r3, r3
 8005188:	b2db      	uxtb	r3, r3
 800518a:	095b      	lsrs	r3, r3, #5
 800518c:	b2db      	uxtb	r3, r3
 800518e:	f043 0301 	orr.w	r3, r3, #1
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b01      	cmp	r3, #1
 8005196:	d102      	bne.n	800519e <HAL_RCC_ClockConfig+0x12a>
 8005198:	4b50      	ldr	r3, [pc, #320]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	e00f      	b.n	80051be <HAL_RCC_ClockConfig+0x14a>
 800519e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051a2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051a6:	fa93 f3a3 	rbit	r3, r3
 80051aa:	647b      	str	r3, [r7, #68]	; 0x44
 80051ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051b0:	643b      	str	r3, [r7, #64]	; 0x40
 80051b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051b4:	fa93 f3a3 	rbit	r3, r3
 80051b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051ba:	4b48      	ldr	r3, [pc, #288]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 80051bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051c2:	63ba      	str	r2, [r7, #56]	; 0x38
 80051c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051c6:	fa92 f2a2 	rbit	r2, r2
 80051ca:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80051cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051ce:	fab2 f282 	clz	r2, r2
 80051d2:	b252      	sxtb	r2, r2
 80051d4:	f042 0220 	orr.w	r2, r2, #32
 80051d8:	b252      	sxtb	r2, r2
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	f002 021f 	and.w	r2, r2, #31
 80051e0:	2101      	movs	r1, #1
 80051e2:	fa01 f202 	lsl.w	r2, r1, r2
 80051e6:	4013      	ands	r3, r2
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d13b      	bne.n	8005264 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e0b2      	b.n	8005356 <HAL_RCC_ClockConfig+0x2e2>
 80051f0:	2302      	movs	r3, #2
 80051f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f6:	fa93 f3a3 	rbit	r3, r3
 80051fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80051fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051fe:	fab3 f383 	clz	r3, r3
 8005202:	b2db      	uxtb	r3, r3
 8005204:	095b      	lsrs	r3, r3, #5
 8005206:	b2db      	uxtb	r3, r3
 8005208:	f043 0301 	orr.w	r3, r3, #1
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b01      	cmp	r3, #1
 8005210:	d102      	bne.n	8005218 <HAL_RCC_ClockConfig+0x1a4>
 8005212:	4b32      	ldr	r3, [pc, #200]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	e00d      	b.n	8005234 <HAL_RCC_ClockConfig+0x1c0>
 8005218:	2302      	movs	r3, #2
 800521a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521e:	fa93 f3a3 	rbit	r3, r3
 8005222:	627b      	str	r3, [r7, #36]	; 0x24
 8005224:	2302      	movs	r3, #2
 8005226:	623b      	str	r3, [r7, #32]
 8005228:	6a3b      	ldr	r3, [r7, #32]
 800522a:	fa93 f3a3 	rbit	r3, r3
 800522e:	61fb      	str	r3, [r7, #28]
 8005230:	4b2a      	ldr	r3, [pc, #168]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 8005232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005234:	2202      	movs	r2, #2
 8005236:	61ba      	str	r2, [r7, #24]
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	fa92 f2a2 	rbit	r2, r2
 800523e:	617a      	str	r2, [r7, #20]
  return(result);
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	fab2 f282 	clz	r2, r2
 8005246:	b252      	sxtb	r2, r2
 8005248:	f042 0220 	orr.w	r2, r2, #32
 800524c:	b252      	sxtb	r2, r2
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	f002 021f 	and.w	r2, r2, #31
 8005254:	2101      	movs	r1, #1
 8005256:	fa01 f202 	lsl.w	r2, r1, r2
 800525a:	4013      	ands	r3, r2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e078      	b.n	8005356 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005264:	491d      	ldr	r1, [pc, #116]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 8005266:	4b1d      	ldr	r3, [pc, #116]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f023 0203 	bic.w	r2, r3, #3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	4313      	orrs	r3, r2
 8005274:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005276:	f7fc fdf1 	bl	8001e5c <HAL_GetTick>
 800527a:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800527c:	e00a      	b.n	8005294 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800527e:	f7fc fded 	bl	8001e5c <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	f241 3288 	movw	r2, #5000	; 0x1388
 800528c:	4293      	cmp	r3, r2
 800528e:	d901      	bls.n	8005294 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e060      	b.n	8005356 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005294:	4b11      	ldr	r3, [pc, #68]	; (80052dc <HAL_RCC_ClockConfig+0x268>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f003 020c 	and.w	r2, r3, #12
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d1eb      	bne.n	800527e <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052a6:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0207 	and.w	r2, r3, #7
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d915      	bls.n	80052e0 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052b4:	4908      	ldr	r1, [pc, #32]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 80052b6:	4b08      	ldr	r3, [pc, #32]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f023 0207 	bic.w	r2, r3, #7
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c4:	4b04      	ldr	r3, [pc, #16]	; (80052d8 <HAL_RCC_ClockConfig+0x264>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0207 	and.w	r2, r3, #7
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d006      	beq.n	80052e0 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e03f      	b.n	8005356 <HAL_RCC_ClockConfig+0x2e2>
 80052d6:	bf00      	nop
 80052d8:	40022000 	.word	0x40022000
 80052dc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d008      	beq.n	80052fe <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052ec:	491c      	ldr	r1, [pc, #112]	; (8005360 <HAL_RCC_ClockConfig+0x2ec>)
 80052ee:	4b1c      	ldr	r3, [pc, #112]	; (8005360 <HAL_RCC_ClockConfig+0x2ec>)
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d009      	beq.n	800531e <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800530a:	4915      	ldr	r1, [pc, #84]	; (8005360 <HAL_RCC_ClockConfig+0x2ec>)
 800530c:	4b14      	ldr	r3, [pc, #80]	; (8005360 <HAL_RCC_ClockConfig+0x2ec>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	00db      	lsls	r3, r3, #3
 800531a:	4313      	orrs	r3, r2
 800531c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800531e:	f000 f825 	bl	800536c <HAL_RCC_GetSysClockFreq>
 8005322:	4601      	mov	r1, r0
 8005324:	4b0e      	ldr	r3, [pc, #56]	; (8005360 <HAL_RCC_ClockConfig+0x2ec>)
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800532c:	23f0      	movs	r3, #240	; 0xf0
 800532e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	fa93 f3a3 	rbit	r3, r3
 8005336:	60fb      	str	r3, [r7, #12]
  return(result);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	fab3 f383 	clz	r3, r3
 800533e:	fa22 f303 	lsr.w	r3, r2, r3
 8005342:	4a08      	ldr	r2, [pc, #32]	; (8005364 <HAL_RCC_ClockConfig+0x2f0>)
 8005344:	5cd3      	ldrb	r3, [r2, r3]
 8005346:	fa21 f303 	lsr.w	r3, r1, r3
 800534a:	4a07      	ldr	r2, [pc, #28]	; (8005368 <HAL_RCC_ClockConfig+0x2f4>)
 800534c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800534e:	2000      	movs	r0, #0
 8005350:	f7fc fd40 	bl	8001dd4 <HAL_InitTick>
  
  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3778      	adds	r7, #120	; 0x78
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	40021000 	.word	0x40021000
 8005364:	0800b5d0 	.word	0x0800b5d0
 8005368:	20000008 	.word	0x20000008

0800536c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800536c:	b480      	push	{r7}
 800536e:	b08b      	sub	sp, #44	; 0x2c
 8005370:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005372:	2300      	movs	r3, #0
 8005374:	61fb      	str	r3, [r7, #28]
 8005376:	2300      	movs	r3, #0
 8005378:	61bb      	str	r3, [r7, #24]
 800537a:	2300      	movs	r3, #0
 800537c:	627b      	str	r3, [r7, #36]	; 0x24
 800537e:	2300      	movs	r3, #0
 8005380:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005386:	4b29      	ldr	r3, [pc, #164]	; (800542c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	f003 030c 	and.w	r3, r3, #12
 8005392:	2b04      	cmp	r3, #4
 8005394:	d002      	beq.n	800539c <HAL_RCC_GetSysClockFreq+0x30>
 8005396:	2b08      	cmp	r3, #8
 8005398:	d003      	beq.n	80053a2 <HAL_RCC_GetSysClockFreq+0x36>
 800539a:	e03c      	b.n	8005416 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800539c:	4b24      	ldr	r3, [pc, #144]	; (8005430 <HAL_RCC_GetSysClockFreq+0xc4>)
 800539e:	623b      	str	r3, [r7, #32]
      break;
 80053a0:	e03c      	b.n	800541c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80053a8:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80053ac:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	fa93 f3a3 	rbit	r3, r3
 80053b4:	607b      	str	r3, [r7, #4]
  return(result);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	fab3 f383 	clz	r3, r3
 80053bc:	fa22 f303 	lsr.w	r3, r2, r3
 80053c0:	4a1c      	ldr	r2, [pc, #112]	; (8005434 <HAL_RCC_GetSysClockFreq+0xc8>)
 80053c2:	5cd3      	ldrb	r3, [r2, r3]
 80053c4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80053c6:	4b19      	ldr	r3, [pc, #100]	; (800542c <HAL_RCC_GetSysClockFreq+0xc0>)
 80053c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ca:	f003 020f 	and.w	r2, r3, #15
 80053ce:	230f      	movs	r3, #15
 80053d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	fa93 f3a3 	rbit	r3, r3
 80053d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	fab3 f383 	clz	r3, r3
 80053e0:	fa22 f303 	lsr.w	r3, r2, r3
 80053e4:	4a14      	ldr	r2, [pc, #80]	; (8005438 <HAL_RCC_GetSysClockFreq+0xcc>)
 80053e6:	5cd3      	ldrb	r3, [r2, r3]
 80053e8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d008      	beq.n	8005406 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80053f4:	4a0e      	ldr	r2, [pc, #56]	; (8005430 <HAL_RCC_GetSysClockFreq+0xc4>)
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	fb02 f303 	mul.w	r3, r2, r3
 8005402:	627b      	str	r3, [r7, #36]	; 0x24
 8005404:	e004      	b.n	8005410 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	4a0c      	ldr	r2, [pc, #48]	; (800543c <HAL_RCC_GetSysClockFreq+0xd0>)
 800540a:	fb02 f303 	mul.w	r3, r2, r3
 800540e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005412:	623b      	str	r3, [r7, #32]
      break;
 8005414:	e002      	b.n	800541c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005416:	4b06      	ldr	r3, [pc, #24]	; (8005430 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005418:	623b      	str	r3, [r7, #32]
      break;
 800541a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800541c:	6a3b      	ldr	r3, [r7, #32]
}
 800541e:	4618      	mov	r0, r3
 8005420:	372c      	adds	r7, #44	; 0x2c
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	40021000 	.word	0x40021000
 8005430:	007a1200 	.word	0x007a1200
 8005434:	0800b5b0 	.word	0x0800b5b0
 8005438:	0800b5c0 	.word	0x0800b5c0
 800543c:	003d0900 	.word	0x003d0900

08005440 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005440:	b480      	push	{r7}
 8005442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005444:	4b03      	ldr	r3, [pc, #12]	; (8005454 <HAL_RCC_GetHCLKFreq+0x14>)
 8005446:	681b      	ldr	r3, [r3, #0]
}
 8005448:	4618      	mov	r0, r3
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	20000008 	.word	0x20000008

08005458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800545e:	f7ff ffef 	bl	8005440 <HAL_RCC_GetHCLKFreq>
 8005462:	4601      	mov	r1, r0
 8005464:	4b0b      	ldr	r3, [pc, #44]	; (8005494 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800546c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005470:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	fa93 f3a3 	rbit	r3, r3
 8005478:	603b      	str	r3, [r7, #0]
  return(result);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	fab3 f383 	clz	r3, r3
 8005480:	fa22 f303 	lsr.w	r3, r2, r3
 8005484:	4a04      	ldr	r2, [pc, #16]	; (8005498 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005486:	5cd3      	ldrb	r3, [r2, r3]
 8005488:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	40021000 	.word	0x40021000
 8005498:	0800b5e0 	.word	0x0800b5e0

0800549c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b082      	sub	sp, #8
 80054a0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80054a2:	f7ff ffcd 	bl	8005440 <HAL_RCC_GetHCLKFreq>
 80054a6:	4601      	mov	r1, r0
 80054a8:	4b0b      	ldr	r3, [pc, #44]	; (80054d8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80054b0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80054b4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	fa93 f3a3 	rbit	r3, r3
 80054bc:	603b      	str	r3, [r7, #0]
  return(result);
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	fab3 f383 	clz	r3, r3
 80054c4:	fa22 f303 	lsr.w	r3, r2, r3
 80054c8:	4a04      	ldr	r2, [pc, #16]	; (80054dc <HAL_RCC_GetPCLK2Freq+0x40>)
 80054ca:	5cd3      	ldrb	r3, [r2, r3]
 80054cc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80054d0:	4618      	mov	r0, r3
 80054d2:	3708      	adds	r7, #8
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	40021000 	.word	0x40021000
 80054dc:	0800b5e0 	.word	0x0800b5e0

080054e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b092      	sub	sp, #72	; 0x48
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 80cf 	beq.w	800569c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80054fe:	2300      	movs	r3, #0
 8005500:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005504:	4b86      	ldr	r3, [pc, #536]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10e      	bne.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005510:	4a83      	ldr	r2, [pc, #524]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005512:	4b83      	ldr	r3, [pc, #524]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005514:	69db      	ldr	r3, [r3, #28]
 8005516:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800551a:	61d3      	str	r3, [r2, #28]
 800551c:	4b80      	ldr	r3, [pc, #512]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800551e:	69db      	ldr	r3, [r3, #28]
 8005520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005524:	60bb      	str	r3, [r7, #8]
 8005526:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005528:	2301      	movs	r3, #1
 800552a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800552e:	4b7d      	ldr	r3, [pc, #500]	; (8005724 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005536:	2b00      	cmp	r3, #0
 8005538:	d118      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800553a:	4a7a      	ldr	r2, [pc, #488]	; (8005724 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800553c:	4b79      	ldr	r3, [pc, #484]	; (8005724 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005544:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005546:	f7fc fc89 	bl	8001e5c <HAL_GetTick>
 800554a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554c:	e008      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800554e:	f7fc fc85 	bl	8001e5c <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b64      	cmp	r3, #100	; 0x64
 800555a:	d901      	bls.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e0da      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005560:	4b70      	ldr	r3, [pc, #448]	; (8005724 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0f0      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800556c:	4b6c      	ldr	r3, [pc, #432]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005574:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005578:	2b00      	cmp	r3, #0
 800557a:	d07c      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005586:	429a      	cmp	r2, r3
 8005588:	d075      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800558a:	4b65      	ldr	r3, [pc, #404]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005592:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005594:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005598:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559c:	fa93 f3a3 	rbit	r3, r3
 80055a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80055a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055a4:	fab3 f383 	clz	r3, r3
 80055a8:	461a      	mov	r2, r3
 80055aa:	4b5f      	ldr	r3, [pc, #380]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80055ac:	4413      	add	r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	461a      	mov	r2, r3
 80055b2:	2301      	movs	r3, #1
 80055b4:	6013      	str	r3, [r2, #0]
 80055b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80055ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055be:	fa93 f3a3 	rbit	r3, r3
 80055c2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80055c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055c6:	fab3 f383 	clz	r3, r3
 80055ca:	461a      	mov	r2, r3
 80055cc:	4b56      	ldr	r3, [pc, #344]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80055ce:	4413      	add	r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	461a      	mov	r2, r3
 80055d4:	2300      	movs	r3, #0
 80055d6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055d8:	4a51      	ldr	r2, [pc, #324]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055dc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d046      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e8:	f7fc fc38 	bl	8001e5c <HAL_GetTick>
 80055ec:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ee:	e00a      	b.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055f0:	f7fc fc34 	bl	8001e5c <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80055fe:	4293      	cmp	r3, r2
 8005600:	d901      	bls.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e087      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005606:	2302      	movs	r3, #2
 8005608:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800560a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800560c:	fa93 f3a3 	rbit	r3, r3
 8005610:	627b      	str	r3, [r7, #36]	; 0x24
 8005612:	2302      	movs	r3, #2
 8005614:	623b      	str	r3, [r7, #32]
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	fa93 f3a3 	rbit	r3, r3
 800561c:	61fb      	str	r3, [r7, #28]
  return(result);
 800561e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005620:	fab3 f383 	clz	r3, r3
 8005624:	b2db      	uxtb	r3, r3
 8005626:	095b      	lsrs	r3, r3, #5
 8005628:	b2db      	uxtb	r3, r3
 800562a:	f043 0302 	orr.w	r3, r3, #2
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d102      	bne.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005634:	4b3a      	ldr	r3, [pc, #232]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	e007      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800563a:	2302      	movs	r3, #2
 800563c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	fa93 f3a3 	rbit	r3, r3
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	4b36      	ldr	r3, [pc, #216]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	2202      	movs	r2, #2
 800564c:	613a      	str	r2, [r7, #16]
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	fa92 f2a2 	rbit	r2, r2
 8005654:	60fa      	str	r2, [r7, #12]
  return(result);
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	fab2 f282 	clz	r2, r2
 800565c:	b252      	sxtb	r2, r2
 800565e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005662:	b252      	sxtb	r2, r2
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	f002 021f 	and.w	r2, r2, #31
 800566a:	2101      	movs	r1, #1
 800566c:	fa01 f202 	lsl.w	r2, r1, r2
 8005670:	4013      	ands	r3, r2
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0bc      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005676:	492a      	ldr	r1, [pc, #168]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005678:	4b29      	ldr	r3, [pc, #164]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	4313      	orrs	r3, r2
 8005686:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005688:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800568c:	2b01      	cmp	r3, #1
 800568e:	d105      	bne.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005690:	4a23      	ldr	r2, [pc, #140]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005692:	4b23      	ldr	r3, [pc, #140]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800569a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d008      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056a8:	491d      	ldr	r1, [pc, #116]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056aa:	4b1d      	ldr	r3, [pc, #116]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ae:	f023 0203 	bic.w	r2, r3, #3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d008      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056c6:	4916      	ldr	r1, [pc, #88]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056c8:	4b15      	ldr	r3, [pc, #84]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056cc:	f023 0210 	bic.w	r2, r3, #16
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d008      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80056e4:	490e      	ldr	r1, [pc, #56]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056e6:	4b0e      	ldr	r3, [pc, #56]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80056e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ea:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d008      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005702:	4907      	ldr	r1, [pc, #28]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005704:	4b06      	ldr	r3, [pc, #24]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005708:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	695b      	ldr	r3, [r3, #20]
 8005710:	4313      	orrs	r3, r2
 8005712:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3748      	adds	r7, #72	; 0x48
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	40021000 	.word	0x40021000
 8005724:	40007000 	.word	0x40007000
 8005728:	10908100 	.word	0x10908100

0800572c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e01d      	b.n	800577a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d106      	bne.n	8005758 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f001 ffbe 	bl	80076d4 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2202      	movs	r2, #2
 800575c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	3304      	adds	r3, #4
 8005768:	4619      	mov	r1, r3
 800576a:	4610      	mov	r0, r2
 800576c:	f000 f96c 	bl	8005a48 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6812      	ldr	r2, [r2, #0]
 8005792:	68d2      	ldr	r2, [r2, #12]
 8005794:	f042 0201 	orr.w	r2, r2, #1
 8005798:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	6812      	ldr	r2, [r2, #0]
 80057a2:	6812      	ldr	r2, [r2, #0]
 80057a4:	f042 0201 	orr.w	r2, r2, #1
 80057a8:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d122      	bne.n	8005814 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d11b      	bne.n	8005814 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f06f 0202 	mvn.w	r2, #2
 80057e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	f003 0303 	and.w	r3, r3, #3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f905 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 8005800:	e005      	b.n	800580e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 f8f7 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 f908 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b04      	cmp	r3, #4
 8005820:	d122      	bne.n	8005868 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	f003 0304 	and.w	r3, r3, #4
 800582c:	2b04      	cmp	r3, #4
 800582e:	d11b      	bne.n	8005868 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f06f 0204 	mvn.w	r2, #4
 8005838:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2202      	movs	r2, #2
 800583e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800584a:	2b00      	cmp	r3, #0
 800584c:	d003      	beq.n	8005856 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f8db 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 8005854:	e005      	b.n	8005862 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 f8cd 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 f8de 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f003 0308 	and.w	r3, r3, #8
 8005872:	2b08      	cmp	r3, #8
 8005874:	d122      	bne.n	80058bc <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f003 0308 	and.w	r3, r3, #8
 8005880:	2b08      	cmp	r3, #8
 8005882:	d11b      	bne.n	80058bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f06f 0208 	mvn.w	r2, #8
 800588c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2204      	movs	r2, #4
 8005892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	f003 0303 	and.w	r3, r3, #3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d003      	beq.n	80058aa <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f8b1 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 80058a8:	e005      	b.n	80058b6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f8a3 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f8b4 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	f003 0310 	and.w	r3, r3, #16
 80058c6:	2b10      	cmp	r3, #16
 80058c8:	d122      	bne.n	8005910 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	f003 0310 	and.w	r3, r3, #16
 80058d4:	2b10      	cmp	r3, #16
 80058d6:	d11b      	bne.n	8005910 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f06f 0210 	mvn.w	r2, #16
 80058e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2208      	movs	r2, #8
 80058e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	69db      	ldr	r3, [r3, #28]
 80058ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d003      	beq.n	80058fe <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f887 	bl	8005a0a <HAL_TIM_IC_CaptureCallback>
 80058fc:	e005      	b.n	800590a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f879 	bl	80059f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f88a 	bl	8005a1e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b01      	cmp	r3, #1
 800591c:	d10e      	bne.n	800593c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	2b01      	cmp	r3, #1
 800592a:	d107      	bne.n	800593c <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f06f 0201 	mvn.w	r2, #1
 8005934:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 ff04 	bl	8006744 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005946:	2b80      	cmp	r3, #128	; 0x80
 8005948:	d10e      	bne.n	8005968 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005954:	2b80      	cmp	r3, #128	; 0x80
 8005956:	d107      	bne.n	8005968 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005960:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 f942 	bl	8005bec <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005972:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005976:	d10e      	bne.n	8005996 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005982:	2b80      	cmp	r3, #128	; 0x80
 8005984:	d107      	bne.n	8005996 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800598e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f935 	bl	8005c00 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a0:	2b40      	cmp	r3, #64	; 0x40
 80059a2:	d10e      	bne.n	80059c2 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ae:	2b40      	cmp	r3, #64	; 0x40
 80059b0:	d107      	bne.n	80059c2 <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 f838 	bl	8005a32 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	f003 0320 	and.w	r3, r3, #32
 80059cc:	2b20      	cmp	r3, #32
 80059ce:	d10e      	bne.n	80059ee <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	f003 0320 	and.w	r3, r3, #32
 80059da:	2b20      	cmp	r3, #32
 80059dc:	d107      	bne.n	80059ee <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f06f 0220 	mvn.w	r2, #32
 80059e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f8f5 	bl	8005bd8 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b083      	sub	sp, #12
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr
	...

08005a48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8005a52:	2300      	movs	r3, #0
 8005a54:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a32      	ldr	r2, [pc, #200]	; (8005b28 <TIM_Base_SetConfig+0xe0>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d007      	beq.n	8005a74 <TIM_Base_SetConfig+0x2c>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a6a:	d003      	beq.n	8005a74 <TIM_Base_SetConfig+0x2c>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a2f      	ldr	r2, [pc, #188]	; (8005b2c <TIM_Base_SetConfig+0xe4>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d108      	bne.n	8005a86 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a27      	ldr	r2, [pc, #156]	; (8005b28 <TIM_Base_SetConfig+0xe0>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d013      	beq.n	8005ab6 <TIM_Base_SetConfig+0x6e>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a94:	d00f      	beq.n	8005ab6 <TIM_Base_SetConfig+0x6e>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a24      	ldr	r2, [pc, #144]	; (8005b2c <TIM_Base_SetConfig+0xe4>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00b      	beq.n	8005ab6 <TIM_Base_SetConfig+0x6e>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a23      	ldr	r2, [pc, #140]	; (8005b30 <TIM_Base_SetConfig+0xe8>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d007      	beq.n	8005ab6 <TIM_Base_SetConfig+0x6e>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a22      	ldr	r2, [pc, #136]	; (8005b34 <TIM_Base_SetConfig+0xec>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d003      	beq.n	8005ab6 <TIM_Base_SetConfig+0x6e>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a21      	ldr	r2, [pc, #132]	; (8005b38 <TIM_Base_SetConfig+0xf0>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d108      	bne.n	8005ac8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a0e      	ldr	r2, [pc, #56]	; (8005b28 <TIM_Base_SetConfig+0xe0>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d00b      	beq.n	8005b0c <TIM_Base_SetConfig+0xc4>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a0e      	ldr	r2, [pc, #56]	; (8005b30 <TIM_Base_SetConfig+0xe8>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d007      	beq.n	8005b0c <TIM_Base_SetConfig+0xc4>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a0d      	ldr	r2, [pc, #52]	; (8005b34 <TIM_Base_SetConfig+0xec>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <TIM_Base_SetConfig+0xc4>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a0c      	ldr	r2, [pc, #48]	; (8005b38 <TIM_Base_SetConfig+0xf0>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d103      	bne.n	8005b14 <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	691a      	ldr	r2, [r3, #16]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	615a      	str	r2, [r3, #20]
}
 8005b1a:	bf00      	nop
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	40012c00 	.word	0x40012c00
 8005b2c:	40000400 	.word	0x40000400
 8005b30:	40014000 	.word	0x40014000
 8005b34:	40014400 	.word	0x40014400
 8005b38:	40014800 	.word	0x40014800

08005b3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d101      	bne.n	8005b54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b50:	2302      	movs	r3, #2
 8005b52:	e038      	b.n	8005bc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a18      	ldr	r2, [pc, #96]	; (8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d108      	bne.n	8005b88 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b7c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ba0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
} 
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	40012c00 	.word	0x40012c00

08005bd8 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8005be0:	bf00      	nop
 8005be2:	370c      	adds	r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bf4:	bf00      	nop
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d101      	bne.n	8005c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e043      	b.n	8005cae <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d106      	bne.n	8005c40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f001 fda0 	bl	8007780 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2224      	movs	r2, #36	; 0x24
 8005c44:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6812      	ldr	r2, [r2, #0]
 8005c50:	6812      	ldr	r2, [r2, #0]
 8005c52:	f022 0201 	bic.w	r2, r2, #1
 8005c56:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f97d 	bl	8005f58 <UART_SetConfig>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d101      	bne.n	8005c68 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e022      	b.n	8005cae <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 fad7 	bl	8006224 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	6812      	ldr	r2, [r2, #0]
 8005c7e:	6852      	ldr	r2, [r2, #4]
 8005c80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	6812      	ldr	r2, [r2, #0]
 8005c8e:	6892      	ldr	r2, [r2, #8]
 8005c90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c94:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	6812      	ldr	r2, [r2, #0]
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	f042 0201 	orr.w	r2, r2, #1
 8005ca4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 fb5e 	bl	8006368 <UART_CheckIdleState>
 8005cac:	4603      	mov	r3, r0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3708      	adds	r7, #8
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cb6:	b580      	push	{r7, lr}
 8005cb8:	b088      	sub	sp, #32
 8005cba:	af02      	add	r7, sp, #8
 8005cbc:	60f8      	str	r0, [r7, #12]
 8005cbe:	60b9      	str	r1, [r7, #8]
 8005cc0:	603b      	str	r3, [r7, #0]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d177      	bne.n	8005dc6 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d002      	beq.n	8005ce2 <HAL_UART_Transmit+0x2c>
 8005cdc:	88fb      	ldrh	r3, [r7, #6]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e070      	b.n	8005dc8 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d101      	bne.n	8005cf4 <HAL_UART_Transmit+0x3e>
 8005cf0:	2302      	movs	r3, #2
 8005cf2:	e069      	b.n	8005dc8 <HAL_UART_Transmit+0x112>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2221      	movs	r2, #33	; 0x21
 8005d06:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005d0a:	f7fc f8a7 	bl	8001e5c <HAL_GetTick>
 8005d0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	88fa      	ldrh	r2, [r7, #6]
 8005d14:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	88fa      	ldrh	r2, [r7, #6]
 8005d1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8005d20:	e034      	b.n	8005d8c <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	b29a      	uxth	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	2180      	movs	r1, #128	; 0x80
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 fb5b 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d001      	beq.n	8005d4e <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e03c      	b.n	8005dc8 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d56:	d111      	bne.n	8005d7c <HAL_UART_Transmit+0xc6>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d10d      	bne.n	8005d7c <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	8812      	ldrh	r2, [r2, #0]
 8005d6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d70:	b292      	uxth	r2, r2
 8005d72:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	3302      	adds	r3, #2
 8005d78:	60bb      	str	r3, [r7, #8]
 8005d7a:	e007      	b.n	8005d8c <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	1c59      	adds	r1, r3, #1
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1c4      	bne.n	8005d22 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	2140      	movs	r1, #64	; 0x40
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 fb29 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e00a      	b.n	8005dc8 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2220      	movs	r2, #32
 8005db6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	e000      	b.n	8005dc8 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8005dc6:	2302      	movs	r3, #2
  }
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3718      	adds	r7, #24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <HAL_UART_Receive>:
  * @param Size amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b08a      	sub	sp, #40	; 0x28
 8005dd4:	af02      	add	r7, sp, #8
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	603b      	str	r3, [r7, #0]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	2b20      	cmp	r3, #32
 8005dee:	f040 80ad 	bne.w	8005f4c <HAL_UART_Receive+0x17c>
  {
    if((pData == NULL ) || (Size == 0U))
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d002      	beq.n	8005dfe <HAL_UART_Receive+0x2e>
 8005df8:	88fb      	ldrh	r3, [r7, #6]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e0a5      	b.n	8005f4e <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d101      	bne.n	8005e10 <HAL_UART_Receive+0x40>
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	e09e      	b.n	8005f4e <HAL_UART_Receive+0x17e>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2222      	movs	r2, #34	; 0x22
 8005e22:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005e26:	f7fc f819 	bl	8001e5c <HAL_GetTick>
 8005e2a:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	88fa      	ldrh	r2, [r7, #6]
 8005e30:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	88fa      	ldrh	r2, [r7, #6]
 8005e38:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e44:	d10e      	bne.n	8005e64 <HAL_UART_Receive+0x94>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d105      	bne.n	8005e5a <HAL_UART_Receive+0x8a>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005e54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e58:	e028      	b.n	8005eac <HAL_UART_Receive+0xdc>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	22ff      	movs	r2, #255	; 0xff
 8005e5e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e62:	e023      	b.n	8005eac <HAL_UART_Receive+0xdc>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10d      	bne.n	8005e88 <HAL_UART_Receive+0xb8>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d104      	bne.n	8005e7e <HAL_UART_Receive+0xae>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	22ff      	movs	r2, #255	; 0xff
 8005e78:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e7c:	e016      	b.n	8005eac <HAL_UART_Receive+0xdc>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	227f      	movs	r2, #127	; 0x7f
 8005e82:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e86:	e011      	b.n	8005eac <HAL_UART_Receive+0xdc>
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e90:	d10c      	bne.n	8005eac <HAL_UART_Receive+0xdc>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d104      	bne.n	8005ea4 <HAL_UART_Receive+0xd4>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	227f      	movs	r2, #127	; 0x7f
 8005e9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ea2:	e003      	b.n	8005eac <HAL_UART_Receive+0xdc>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	223f      	movs	r2, #63	; 0x3f
 8005ea8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005eb2:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8005eb4:	e03a      	b.n	8005f2c <HAL_UART_Receive+0x15c>
    {
      huart->RxXferCount--;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2120      	movs	r1, #32
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f000 fa91 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d001      	beq.n	8005ee2 <HAL_UART_Receive+0x112>
      {
        return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e035      	b.n	8005f4e <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eea:	d112      	bne.n	8005f12 <HAL_UART_Receive+0x142>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d10e      	bne.n	8005f12 <HAL_UART_Receive+0x142>
      {
        tmp = (uint16_t*) pData ;
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	8b7b      	ldrh	r3, [r7, #26]
 8005f02:	4013      	ands	r3, r2
 8005f04:	b29a      	uxth	r2, r3
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	3302      	adds	r3, #2
 8005f0e:	60bb      	str	r3, [r7, #8]
 8005f10:	e00c      	b.n	8005f2c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	1c5a      	adds	r2, r3, #1
 8005f16:	60ba      	str	r2, [r7, #8]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	6812      	ldr	r2, [r2, #0]
 8005f1c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8005f1e:	b292      	uxth	r2, r2
 8005f20:	b2d1      	uxtb	r1, r2
 8005f22:	8b7a      	ldrh	r2, [r7, #26]
 8005f24:	b2d2      	uxtb	r2, r2
 8005f26:	400a      	ands	r2, r1
 8005f28:	b2d2      	uxtb	r2, r2
 8005f2a:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d1be      	bne.n	8005eb6 <HAL_UART_Receive+0xe6>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2220      	movs	r2, #32
 8005f3c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	e000      	b.n	8005f4e <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 8005f4c:	2302      	movs	r3, #2
  }
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3720      	adds	r7, #32
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
	...

08005f58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f58:	b590      	push	{r4, r7, lr}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8005f64:	2310      	movs	r3, #16
 8005f66:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f70:	2300      	movs	r3, #0
 8005f72:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	691b      	ldr	r3, [r3, #16]
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	431a      	orrs	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	6819      	ldr	r1, [r3, #0]
 8005f96:	4b9e      	ldr	r3, [pc, #632]	; (8006210 <UART_SetConfig+0x2b8>)
 8005f98:	400b      	ands	r3, r1
 8005f9a:	68f9      	ldr	r1, [r7, #12]
 8005f9c:	430b      	orrs	r3, r1
 8005f9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6812      	ldr	r2, [r2, #0]
 8005fa8:	6852      	ldr	r2, [r2, #4]
 8005faa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	68d2      	ldr	r2, [r2, #12]
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	699a      	ldr	r2, [r3, #24]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	6812      	ldr	r2, [r2, #0]
 8005fca:	6892      	ldr	r2, [r2, #8]
 8005fcc:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a8e      	ldr	r2, [pc, #568]	; (8006214 <UART_SetConfig+0x2bc>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d121      	bne.n	8006024 <UART_SetConfig+0xcc>
 8005fe0:	4b8d      	ldr	r3, [pc, #564]	; (8006218 <UART_SetConfig+0x2c0>)
 8005fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe4:	f003 0303 	and.w	r3, r3, #3
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d817      	bhi.n	800601c <UART_SetConfig+0xc4>
 8005fec:	a201      	add	r2, pc, #4	; (adr r2, 8005ff4 <UART_SetConfig+0x9c>)
 8005fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff2:	bf00      	nop
 8005ff4:	08006005 	.word	0x08006005
 8005ff8:	08006011 	.word	0x08006011
 8005ffc:	08006017 	.word	0x08006017
 8006000:	0800600b 	.word	0x0800600b
 8006004:	2300      	movs	r3, #0
 8006006:	75fb      	strb	r3, [r7, #23]
 8006008:	e01e      	b.n	8006048 <UART_SetConfig+0xf0>
 800600a:	2302      	movs	r3, #2
 800600c:	75fb      	strb	r3, [r7, #23]
 800600e:	e01b      	b.n	8006048 <UART_SetConfig+0xf0>
 8006010:	2304      	movs	r3, #4
 8006012:	75fb      	strb	r3, [r7, #23]
 8006014:	e018      	b.n	8006048 <UART_SetConfig+0xf0>
 8006016:	2308      	movs	r3, #8
 8006018:	75fb      	strb	r3, [r7, #23]
 800601a:	e015      	b.n	8006048 <UART_SetConfig+0xf0>
 800601c:	2310      	movs	r3, #16
 800601e:	75fb      	strb	r3, [r7, #23]
 8006020:	bf00      	nop
 8006022:	e011      	b.n	8006048 <UART_SetConfig+0xf0>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a7c      	ldr	r2, [pc, #496]	; (800621c <UART_SetConfig+0x2c4>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d102      	bne.n	8006034 <UART_SetConfig+0xdc>
 800602e:	2300      	movs	r3, #0
 8006030:	75fb      	strb	r3, [r7, #23]
 8006032:	e009      	b.n	8006048 <UART_SetConfig+0xf0>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a79      	ldr	r2, [pc, #484]	; (8006220 <UART_SetConfig+0x2c8>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d102      	bne.n	8006044 <UART_SetConfig+0xec>
 800603e:	2300      	movs	r3, #0
 8006040:	75fb      	strb	r3, [r7, #23]
 8006042:	e001      	b.n	8006048 <UART_SetConfig+0xf0>
 8006044:	2310      	movs	r3, #16
 8006046:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	69db      	ldr	r3, [r3, #28]
 800604c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006050:	d16f      	bne.n	8006132 <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8006052:	7dfb      	ldrb	r3, [r7, #23]
 8006054:	2b08      	cmp	r3, #8
 8006056:	d857      	bhi.n	8006108 <UART_SetConfig+0x1b0>
 8006058:	a201      	add	r2, pc, #4	; (adr r2, 8006060 <UART_SetConfig+0x108>)
 800605a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800605e:	bf00      	nop
 8006060:	08006085 	.word	0x08006085
 8006064:	080060a1 	.word	0x080060a1
 8006068:	080060bd 	.word	0x080060bd
 800606c:	08006109 	.word	0x08006109
 8006070:	080060d7 	.word	0x080060d7
 8006074:	08006109 	.word	0x08006109
 8006078:	08006109 	.word	0x08006109
 800607c:	08006109 	.word	0x08006109
 8006080:	080060f3 	.word	0x080060f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006084:	f7ff f9e8 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 8006088:	4603      	mov	r3, r0
 800608a:	005a      	lsls	r2, r3, #1
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	085b      	lsrs	r3, r3, #1
 8006092:	441a      	add	r2, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	fbb2 f3f3 	udiv	r3, r2, r3
 800609c:	82bb      	strh	r3, [r7, #20]
        break;
 800609e:	e036      	b.n	800610e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80060a0:	f7ff f9fc 	bl	800549c <HAL_RCC_GetPCLK2Freq>
 80060a4:	4603      	mov	r3, r0
 80060a6:	005a      	lsls	r2, r3, #1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	085b      	lsrs	r3, r3, #1
 80060ae:	441a      	add	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b8:	82bb      	strh	r3, [r7, #20]
        break;
 80060ba:	e028      	b.n	800610e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	085b      	lsrs	r3, r3, #1
 80060c2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80060c6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	6852      	ldr	r2, [r2, #4]
 80060ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80060d2:	82bb      	strh	r3, [r7, #20]
        break;
 80060d4:	e01b      	b.n	800610e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80060d6:	f7ff f949 	bl	800536c <HAL_RCC_GetSysClockFreq>
 80060da:	4603      	mov	r3, r0
 80060dc:	005a      	lsls	r2, r3, #1
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	085b      	lsrs	r3, r3, #1
 80060e4:	441a      	add	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ee:	82bb      	strh	r3, [r7, #20]
        break;
 80060f0:	e00d      	b.n	800610e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	085b      	lsrs	r3, r3, #1
 80060f8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	fbb2 f3f3 	udiv	r3, r2, r3
 8006104:	82bb      	strh	r3, [r7, #20]
        break;
 8006106:	e002      	b.n	800610e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	74fb      	strb	r3, [r7, #19]
        break;
 800610c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800610e:	8abb      	ldrh	r3, [r7, #20]
 8006110:	f023 030f 	bic.w	r3, r3, #15
 8006114:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006116:	8abb      	ldrh	r3, [r7, #20]
 8006118:	105b      	asrs	r3, r3, #1
 800611a:	b29b      	uxth	r3, r3
 800611c:	f003 0307 	and.w	r3, r3, #7
 8006120:	b29a      	uxth	r2, r3
 8006122:	897b      	ldrh	r3, [r7, #10]
 8006124:	4313      	orrs	r3, r2
 8006126:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	897a      	ldrh	r2, [r7, #10]
 800612e:	60da      	str	r2, [r3, #12]
 8006130:	e069      	b.n	8006206 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8006132:	7dfb      	ldrb	r3, [r7, #23]
 8006134:	2b08      	cmp	r3, #8
 8006136:	d863      	bhi.n	8006200 <UART_SetConfig+0x2a8>
 8006138:	a201      	add	r2, pc, #4	; (adr r2, 8006140 <UART_SetConfig+0x1e8>)
 800613a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613e:	bf00      	nop
 8006140:	08006165 	.word	0x08006165
 8006144:	08006185 	.word	0x08006185
 8006148:	080061a5 	.word	0x080061a5
 800614c:	08006201 	.word	0x08006201
 8006150:	080061c5 	.word	0x080061c5
 8006154:	08006201 	.word	0x08006201
 8006158:	08006201 	.word	0x08006201
 800615c:	08006201 	.word	0x08006201
 8006160:	080061e5 	.word	0x080061e5
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681c      	ldr	r4, [r3, #0]
 8006168:	f7ff f976 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 800616c:	4602      	mov	r2, r0
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	085b      	lsrs	r3, r3, #1
 8006174:	441a      	add	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	fbb2 f3f3 	udiv	r3, r2, r3
 800617e:	b29b      	uxth	r3, r3
 8006180:	60e3      	str	r3, [r4, #12]
        break;
 8006182:	e040      	b.n	8006206 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681c      	ldr	r4, [r3, #0]
 8006188:	f7ff f988 	bl	800549c <HAL_RCC_GetPCLK2Freq>
 800618c:	4602      	mov	r2, r0
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	085b      	lsrs	r3, r3, #1
 8006194:	441a      	add	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	fbb2 f3f3 	udiv	r3, r2, r3
 800619e:	b29b      	uxth	r3, r3
 80061a0:	60e3      	str	r3, [r4, #12]
        break;
 80061a2:	e030      	b.n	8006206 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	085b      	lsrs	r3, r3, #1
 80061ae:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80061b2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80061b6:	6879      	ldr	r1, [r7, #4]
 80061b8:	6849      	ldr	r1, [r1, #4]
 80061ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80061be:	b29b      	uxth	r3, r3
 80061c0:	60d3      	str	r3, [r2, #12]
        break;
 80061c2:	e020      	b.n	8006206 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681c      	ldr	r4, [r3, #0]
 80061c8:	f7ff f8d0 	bl	800536c <HAL_RCC_GetSysClockFreq>
 80061cc:	4602      	mov	r2, r0
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	085b      	lsrs	r3, r3, #1
 80061d4:	441a      	add	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	fbb2 f3f3 	udiv	r3, r2, r3
 80061de:	b29b      	uxth	r3, r3
 80061e0:	60e3      	str	r3, [r4, #12]
        break;
 80061e2:	e010      	b.n	8006206 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6852      	ldr	r2, [r2, #4]
 80061ec:	0852      	lsrs	r2, r2, #1
 80061ee:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6852      	ldr	r2, [r2, #4]
 80061f6:	fbb1 f2f2 	udiv	r2, r1, r2
 80061fa:	b292      	uxth	r2, r2
 80061fc:	60da      	str	r2, [r3, #12]
        break;
 80061fe:	e002      	b.n	8006206 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	74fb      	strb	r3, [r7, #19]
        break;
 8006204:	bf00      	nop
    }
  }

  return ret;
 8006206:	7cfb      	ldrb	r3, [r7, #19]

}
 8006208:	4618      	mov	r0, r3
 800620a:	371c      	adds	r7, #28
 800620c:	46bd      	mov	sp, r7
 800620e:	bd90      	pop	{r4, r7, pc}
 8006210:	efff69f3 	.word	0xefff69f3
 8006214:	40013800 	.word	0x40013800
 8006218:	40021000 	.word	0x40021000
 800621c:	40004400 	.word	0x40004400
 8006220:	40004800 	.word	0x40004800

08006224 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	f003 0301 	and.w	r3, r3, #1
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00a      	beq.n	800624e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	6812      	ldr	r2, [r2, #0]
 8006240:	6852      	ldr	r2, [r2, #4]
 8006242:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800624a:	430a      	orrs	r2, r1
 800624c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006252:	f003 0302 	and.w	r3, r3, #2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d00a      	beq.n	8006270 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	6812      	ldr	r2, [r2, #0]
 8006262:	6852      	ldr	r2, [r2, #4]
 8006264:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800626c:	430a      	orrs	r2, r1
 800626e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006274:	f003 0304 	and.w	r3, r3, #4
 8006278:	2b00      	cmp	r3, #0
 800627a:	d00a      	beq.n	8006292 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	6812      	ldr	r2, [r2, #0]
 8006284:	6852      	ldr	r2, [r2, #4]
 8006286:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800628e:	430a      	orrs	r2, r1
 8006290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006296:	f003 0308 	and.w	r3, r3, #8
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00a      	beq.n	80062b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	6812      	ldr	r2, [r2, #0]
 80062a6:	6852      	ldr	r2, [r2, #4]
 80062a8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80062b0:	430a      	orrs	r2, r1
 80062b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b8:	f003 0310 	and.w	r3, r3, #16
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00a      	beq.n	80062d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	6812      	ldr	r2, [r2, #0]
 80062c8:	6892      	ldr	r2, [r2, #8]
 80062ca:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80062ce:	687a      	ldr	r2, [r7, #4]
 80062d0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80062d2:	430a      	orrs	r2, r1
 80062d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062da:	f003 0320 	and.w	r3, r3, #32
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	6812      	ldr	r2, [r2, #0]
 80062ea:	6892      	ldr	r2, [r2, #8]
 80062ec:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80062f4:	430a      	orrs	r2, r1
 80062f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006300:	2b00      	cmp	r3, #0
 8006302:	d01a      	beq.n	800633a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	6812      	ldr	r2, [r2, #0]
 800630c:	6852      	ldr	r2, [r2, #4]
 800630e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006316:	430a      	orrs	r2, r1
 8006318:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006322:	d10a      	bne.n	800633a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	6852      	ldr	r2, [r2, #4]
 800632e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006336:	430a      	orrs	r2, r1
 8006338:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00a      	beq.n	800635c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	6812      	ldr	r2, [r2, #0]
 800634e:	6852      	ldr	r2, [r2, #4]
 8006350:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006358:	430a      	orrs	r2, r1
 800635a:	605a      	str	r2, [r3, #4]
  }
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b086      	sub	sp, #24
 800636c:	af02      	add	r7, sp, #8
 800636e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006370:	2300      	movs	r3, #0
 8006372:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800637a:	f7fb fd6f 	bl	8001e5c <HAL_GetTick>
 800637e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0308 	and.w	r3, r3, #8
 800638a:	2b08      	cmp	r3, #8
 800638c:	d10e      	bne.n	80063ac <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800638e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2200      	movs	r2, #0
 8006398:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 f82c 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d001      	beq.n	80063ac <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e022      	b.n	80063f2 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0304 	and.w	r3, r3, #4
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d10e      	bne.n	80063d8 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063ba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 f816 	bl	80063fa <UART_WaitOnFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e00c      	b.n	80063f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2220      	movs	r2, #32
 80063dc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2220      	movs	r2, #32
 80063e4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b084      	sub	sp, #16
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	603b      	str	r3, [r7, #0]
 8006406:	4613      	mov	r3, r2
 8006408:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800640a:	e02c      	b.n	8006466 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006412:	d028      	beq.n	8006466 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d007      	beq.n	800642a <UART_WaitOnFlagUntilTimeout+0x30>
 800641a:	f7fb fd1f 	bl	8001e5c <HAL_GetTick>
 800641e:	4602      	mov	r2, r0
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	1ad2      	subs	r2, r2, r3
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	429a      	cmp	r2, r3
 8006428:	d91d      	bls.n	8006466 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	6812      	ldr	r2, [r2, #0]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006438:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	6812      	ldr	r2, [r2, #0]
 8006442:	6892      	ldr	r2, [r2, #8]
 8006444:	f022 0201 	bic.w	r2, r2, #1
 8006448:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2220      	movs	r2, #32
 800644e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2220      	movs	r2, #32
 8006456:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e00f      	b.n	8006486 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	69da      	ldr	r2, [r3, #28]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	401a      	ands	r2, r3
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	429a      	cmp	r2, r3
 8006474:	bf0c      	ite	eq
 8006476:	2301      	moveq	r3, #1
 8006478:	2300      	movne	r3, #0
 800647a:	b2db      	uxtb	r3, r3
 800647c:	461a      	mov	r2, r3
 800647e:	79fb      	ldrb	r3, [r7, #7]
 8006480:	429a      	cmp	r2, r3
 8006482:	d0c3      	beq.n	800640c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
	...

08006490 <_ZN3ADC5StartEv>:
uint16_t adcValue2[6]={0,};



void ADC::Start()
{
 8006490:	b580      	push	{r7, lr}
 8006492:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue1, 3);
 8006494:	2203      	movs	r2, #3
 8006496:	4905      	ldr	r1, [pc, #20]	; (80064ac <_ZN3ADC5StartEv+0x1c>)
 8006498:	4805      	ldr	r0, [pc, #20]	; (80064b0 <_ZN3ADC5StartEv+0x20>)
 800649a:	f7fb febb 	bl	8002214 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adcValue2, 3);
 800649e:	2203      	movs	r2, #3
 80064a0:	4904      	ldr	r1, [pc, #16]	; (80064b4 <_ZN3ADC5StartEv+0x24>)
 80064a2:	4805      	ldr	r0, [pc, #20]	; (80064b8 <_ZN3ADC5StartEv+0x28>)
 80064a4:	f7fb feb6 	bl	8002214 <HAL_ADC_Start_DMA>
}
 80064a8:	bf00      	nop
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	20000698 	.word	0x20000698
 80064b0:	20000778 	.word	0x20000778
 80064b4:	200006a4 	.word	0x200006a4
 80064b8:	20000724 	.word	0x20000724

080064bc <_Z12FilterConfigv>:
#define SET_ERROR_LED HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
#define RESET_ERRORLED HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);

bool CanRxFlag=false;
void FilterConfig()
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b08a      	sub	sp, #40	; 0x28
 80064c0:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 80064c2:	2300      	movs	r3, #0
 80064c4:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=FILTERID_L;
 80064c6:	f246 0304 	movw	r3, #24580	; 0x6004
 80064ca:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 80064cc:	2300      	movs	r3, #0
 80064ce:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=MASKID_L;
 80064d0:	f246 0304 	movw	r3, #24580	; 0x6004
 80064d4:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 80064d6:	2300      	movs	r3, #0
 80064d8:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 80064da:	2300      	movs	r3, #0
 80064dc:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 80064de:	2301      	movs	r3, #1
 80064e0:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 80064e2:	2300      	movs	r3, #0
 80064e4:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 80064e6:	2301      	movs	r3, #1
 80064e8:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank=14;
 80064ea:	230e      	movs	r3, #14
 80064ec:	627b      	str	r3, [r7, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 80064ee:	463b      	mov	r3, r7
 80064f0:	4619      	mov	r1, r3
 80064f2:	480c      	ldr	r0, [pc, #48]	; (8006524 <_Z12FilterConfigv+0x68>)
 80064f4:	f7fc fd07 	bl	8002f06 <HAL_CAN_ConfigFilter>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	bf14      	ite	ne
 80064fe:	2301      	movne	r3, #1
 8006500:	2300      	moveq	r3, #0
 8006502:	b2db      	uxtb	r3, r3
 8006504:	2b00      	cmp	r3, #0
 8006506:	d002      	beq.n	800650e <_Z12FilterConfigv+0x52>
		{
			printf("filter config error!");
 8006508:	4807      	ldr	r0, [pc, #28]	; (8006528 <_Z12FilterConfigv+0x6c>)
 800650a:	f001 f9d9 	bl	80078c0 <printf>
		}
	HAL_CAN_Start(&hcan);
 800650e:	4805      	ldr	r0, [pc, #20]	; (8006524 <_Z12FilterConfigv+0x68>)
 8006510:	f7fc fdc3 	bl	800309a <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8006514:	2102      	movs	r1, #2
 8006516:	4803      	ldr	r0, [pc, #12]	; (8006524 <_Z12FilterConfigv+0x68>)
 8006518:	f7fc ff16 	bl	8003348 <HAL_CAN_ActivateNotification>
}
 800651c:	bf00      	nop
 800651e:	3728      	adds	r7, #40	; 0x28
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}
 8006524:	20000854 	.word	0x20000854
 8006528:	0800b598 	.word	0x0800b598

0800652c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 8006534:	4b0c      	ldr	r3, [pc, #48]	; (8006568 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8006536:	4a0d      	ldr	r2, [pc, #52]	; (800656c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8006538:	2100      	movs	r1, #0
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f7fc fdf1 	bl	8003122 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8006540:	4b0b      	ldr	r3, [pc, #44]	; (8006570 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8006542:	2201      	movs	r2, #1
 8006544:	701a      	strb	r2, [r3, #0]
	   if(rx_led>5)
 8006546:	4b0b      	ldr	r3, [pc, #44]	; (8006574 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b05      	cmp	r3, #5
 800654c:	dd03      	ble.n	8006556 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	   {
		   //TOGGLE_RX_LED;
		   //TOGGLE_TX_LED
		   rx_led=0;
 800654e:	4b09      	ldr	r3, [pc, #36]	; (8006574 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8006550:	2200      	movs	r2, #0
 8006552:	601a      	str	r2, [r3, #0]
	   else{
		   rx_led++;
	   }


 }
 8006554:	e004      	b.n	8006560 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
		   rx_led++;
 8006556:	4b07      	ldr	r3, [pc, #28]	; (8006574 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3301      	adds	r3, #1
 800655c:	4a05      	ldr	r2, [pc, #20]	; (8006574 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800655e:	6013      	str	r3, [r2, #0]
 }
 8006560:	bf00      	nop
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	200006b0 	.word	0x200006b0
 800656c:	200006b8 	.word	0x200006b8
 8006570:	200006d8 	.word	0x200006d8
 8006574:	200006d4 	.word	0x200006d4

08006578 <_ZN6CanBus8SetErrorEv>:
void CanBus::SetError()
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
	error_code=(hcan.Instance->ESR>>4)&0b111;
 8006580:	4b06      	ldr	r3, [pc, #24]	; (800659c <_ZN6CanBus8SetErrorEv+0x24>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	091b      	lsrs	r3, r3, #4
 8006588:	f003 0207 	and.w	r2, r3, #7
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	20000854 	.word	0x20000854

080065a0 <_ZN6CanBus4SendEmhPh>:


short CanBus::Send(unsigned long ID,unsigned char DLC,unsigned char *data)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b088      	sub	sp, #32
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	603b      	str	r3, [r7, #0]
 80065ac:	4613      	mov	r3, r2
 80065ae:	71fb      	strb	r3, [r7, #7]
	uint32_t mailbox_num;
		 HAL_CAN_StateTypeDef state = hcan.State;
 80065b0:	4b63      	ldr	r3, [pc, #396]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 80065b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065b6:	77fb      	strb	r3, [r7, #31]
		 uint32_t TSR = hcan.Instance->TSR;
 80065b8:	4b61      	ldr	r3, [pc, #388]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	61bb      	str	r3, [r7, #24]
		 if ((state == HAL_CAN_STATE_READY) ||(state == HAL_CAN_STATE_LISTENING))
 80065c0:	7ffb      	ldrb	r3, [r7, #31]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d003      	beq.n	80065ce <_ZN6CanBus4SendEmhPh+0x2e>
 80065c6:	7ffb      	ldrb	r3, [r7, #31]
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	f040 80a6 	bne.w	800671a <_ZN6CanBus4SendEmhPh+0x17a>
		   {
			  if (((TSR & CAN_TSR_TME0) != 0U) || ((TSR & CAN_TSR_TME1) != 0U) ||((TSR & CAN_TSR_TME2) != 0U))//[{bNX
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10a      	bne.n	80065ee <_ZN6CanBus4SendEmhPh+0x4e>
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d105      	bne.n	80065ee <_ZN6CanBus4SendEmhPh+0x4e>
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 8086 	beq.w	80066fa <_ZN6CanBus4SendEmhPh+0x15a>
			  {
				  mailbox_num = (TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos; //[{bNX
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	0e1b      	lsrs	r3, r3, #24
 80065f2:	f003 0303 	and.w	r3, r3, #3
 80065f6:	617b      	str	r3, [r7, #20]
				  if (mailbox_num > 2)
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	d90f      	bls.n	800661e <_ZN6CanBus4SendEmhPh+0x7e>
				  {
				         /* Update error code */
				         hcan.ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80065fe:	4b50      	ldr	r3, [pc, #320]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006602:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006606:	4a4e      	ldr	r2, [pc, #312]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006608:	6253      	str	r3, [r2, #36]	; 0x24
				         error_flag=true;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				         this->SetError();
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f7ff ffb0 	bl	8006578 <_ZN6CanBus8SetErrorEv>
				         return -1;
 8006618:	f04f 33ff 	mov.w	r3, #4294967295
 800661c:	e08c      	b.n	8006738 <_ZN6CanBus4SendEmhPh+0x198>
				   }

				  if(this->IDE==CAN_ID_STD)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006622:	2b00      	cmp	r3, #0
 8006624:	d10c      	bne.n	8006640 <_ZN6CanBus4SendEmhPh+0xa0>
				  {
					  	  hcan.Instance->sTxMailBox[mailbox_num].TIR=ID<<21|this->RTR;
 8006626:	4b46      	ldr	r3, [pc, #280]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006628:	6819      	ldr	r1, [r3, #0]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	055a      	lsls	r2, r3, #21
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006632:	431a      	orrs	r2, r3
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	3318      	adds	r3, #24
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	440b      	add	r3, r1
 800663c:	601a      	str	r2, [r3, #0]
 800663e:	e00e      	b.n	800665e <_ZN6CanBus4SendEmhPh+0xbe>
				  }
				  else//ext id
				  {
					  hcan.Instance->sTxMailBox[mailbox_num].TIR=ID<<3U|IDE|RTR;
 8006640:	4b3f      	ldr	r3, [pc, #252]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006642:	6819      	ldr	r1, [r3, #0]
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	00da      	lsls	r2, r3, #3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664c:	431a      	orrs	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	431a      	orrs	r2, r3
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	3318      	adds	r3, #24
 8006658:	011b      	lsls	r3, r3, #4
 800665a:	440b      	add	r3, r1
 800665c:	601a      	str	r2, [r3, #0]
				  }
				  hcan.Instance->sTxMailBox[mailbox_num].TDTR = DLC;
 800665e:	4b38      	ldr	r3, [pc, #224]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006660:	6819      	ldr	r1, [r3, #0]
 8006662:	79fa      	ldrb	r2, [r7, #7]
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	3318      	adds	r3, #24
 8006668:	011b      	lsls	r3, r3, #4
 800666a:	440b      	add	r3, r1
 800666c:	3304      	adds	r3, #4
 800666e:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TDHR=(uint32_t)data[7]<<24|(uint32_t)data[6]<<16|(uint32_t)data[5]<<8|(uint32_t)data[4];//[{bNXWX^Zbg
 8006670:	4b33      	ldr	r3, [pc, #204]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006672:	6819      	ldr	r1, [r3, #0]
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	3307      	adds	r3, #7
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	061a      	lsls	r2, r3, #24
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	3306      	adds	r3, #6
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	041b      	lsls	r3, r3, #16
 8006684:	431a      	orrs	r2, r3
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	3305      	adds	r3, #5
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	021b      	lsls	r3, r3, #8
 800668e:	4313      	orrs	r3, r2
 8006690:	683a      	ldr	r2, [r7, #0]
 8006692:	3204      	adds	r2, #4
 8006694:	7812      	ldrb	r2, [r2, #0]
 8006696:	431a      	orrs	r2, r3
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	011b      	lsls	r3, r3, #4
 800669c:	440b      	add	r3, r1
 800669e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80066a2:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TDLR=(uint32_t)data[3]<<24|(uint32_t)data[2]<<16|(uint32_t)data[1]<<8|(uint32_t)data[0];
 80066a4:	4b26      	ldr	r3, [pc, #152]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 80066a6:	6819      	ldr	r1, [r3, #0]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	3303      	adds	r3, #3
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	061a      	lsls	r2, r3, #24
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	3302      	adds	r3, #2
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	041b      	lsls	r3, r3, #16
 80066b8:	431a      	orrs	r2, r3
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	3301      	adds	r3, #1
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	021b      	lsls	r3, r3, #8
 80066c2:	4313      	orrs	r3, r2
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	7812      	ldrb	r2, [r2, #0]
 80066c8:	431a      	orrs	r2, r3
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	011b      	lsls	r3, r3, #4
 80066ce:	440b      	add	r3, r1
 80066d0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80066d4:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TIR|=1;//MrbgZbg
 80066d6:	4b1a      	ldr	r3, [pc, #104]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 80066d8:	6819      	ldr	r1, [r3, #0]
 80066da:	4b19      	ldr	r3, [pc, #100]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	3318      	adds	r3, #24
 80066e2:	011b      	lsls	r3, r3, #4
 80066e4:	4413      	add	r3, r2
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f043 0201 	orr.w	r2, r3, #1
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	3318      	adds	r3, #24
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	440b      	add	r3, r1
 80066f4:	601a      	str	r2, [r3, #0]
				  return 0;
 80066f6:	2300      	movs	r3, #0
 80066f8:	e01e      	b.n	8006738 <_ZN6CanBus4SendEmhPh+0x198>
				  Txok=true;
				  error_flag=false;
			  }
			  else
			  {
				  hcan.ErrorCode |= HAL_CAN_ERROR_PARAM;
 80066fa:	4b11      	ldr	r3, [pc, #68]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 80066fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006702:	4a0f      	ldr	r2, [pc, #60]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006704:	6253      	str	r3, [r2, #36]	; 0x24
				  error_flag=true;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2201      	movs	r2, #1
 800670a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				  this->SetError();
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f7ff ff32 	bl	8006578 <_ZN6CanBus8SetErrorEv>
				  return -1;
 8006714:	f04f 33ff 	mov.w	r3, #4294967295
 8006718:	e00e      	b.n	8006738 <_ZN6CanBus4SendEmhPh+0x198>
			  }

		   }
		 else
		 {
			 hcan.ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800671a:	4b09      	ldr	r3, [pc, #36]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 800671c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006722:	4a07      	ldr	r2, [pc, #28]	; (8006740 <_ZN6CanBus4SendEmhPh+0x1a0>)
 8006724:	6253      	str	r3, [r2, #36]	; 0x24
			 error_flag=true;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			 this->SetError();
 800672e:	68f8      	ldr	r0, [r7, #12]
 8006730:	f7ff ff22 	bl	8006578 <_ZN6CanBus8SetErrorEv>
			    return -1;
 8006734:	f04f 33ff 	mov.w	r3, #4294967295
		 	{
		 		tx_led++;
		 	}
		  }
	Txok=false;
}
 8006738:	4618      	mov	r0, r3
 800673a:	3720      	adds	r7, #32
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	20000854 	.word	0x20000854

08006744 <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
	 	 	 	if(htim->Instance==TIM6)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a05      	ldr	r2, [pc, #20]	; (8006768 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d102      	bne.n	800675c <HAL_TIM_PeriodElapsedCallback+0x18>
	 	 	 		{
 					IntFlag=true;
 8006756:	4b05      	ldr	r3, [pc, #20]	; (800676c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8006758:	2201      	movs	r2, #1
 800675a:	701a      	strb	r2, [r3, #0]

 					}

 			}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr
 8006768:	40001000 	.word	0x40001000
 800676c:	200006dc 	.word	0x200006dc

08006770 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b08a      	sub	sp, #40	; 0x28
 8006774:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8006776:	f107 031c 	add.w	r3, r7, #28
 800677a:	2200      	movs	r2, #0
 800677c:	601a      	str	r2, [r3, #0]
 800677e:	605a      	str	r2, [r3, #4]
 8006780:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006782:	1d3b      	adds	r3, r7, #4
 8006784:	2200      	movs	r2, #0
 8006786:	601a      	str	r2, [r3, #0]
 8006788:	605a      	str	r2, [r3, #4]
 800678a:	609a      	str	r2, [r3, #8]
 800678c:	60da      	str	r2, [r3, #12]
 800678e:	611a      	str	r2, [r3, #16]
 8006790:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006792:	4b3b      	ldr	r3, [pc, #236]	; (8006880 <MX_ADC1_Init+0x110>)
 8006794:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006798:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800679a:	4b39      	ldr	r3, [pc, #228]	; (8006880 <MX_ADC1_Init+0x110>)
 800679c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80067a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80067a2:	4b37      	ldr	r3, [pc, #220]	; (8006880 <MX_ADC1_Init+0x110>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80067a8:	4b35      	ldr	r3, [pc, #212]	; (8006880 <MX_ADC1_Init+0x110>)
 80067aa:	2201      	movs	r2, #1
 80067ac:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80067ae:	4b34      	ldr	r3, [pc, #208]	; (8006880 <MX_ADC1_Init+0x110>)
 80067b0:	2201      	movs	r2, #1
 80067b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80067b4:	4b32      	ldr	r3, [pc, #200]	; (8006880 <MX_ADC1_Init+0x110>)
 80067b6:	2200      	movs	r2, #0
 80067b8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80067ba:	4b31      	ldr	r3, [pc, #196]	; (8006880 <MX_ADC1_Init+0x110>)
 80067bc:	2200      	movs	r2, #0
 80067be:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80067c0:	4b2f      	ldr	r3, [pc, #188]	; (8006880 <MX_ADC1_Init+0x110>)
 80067c2:	2201      	movs	r2, #1
 80067c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80067c6:	4b2e      	ldr	r3, [pc, #184]	; (8006880 <MX_ADC1_Init+0x110>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80067cc:	4b2c      	ldr	r3, [pc, #176]	; (8006880 <MX_ADC1_Init+0x110>)
 80067ce:	2203      	movs	r2, #3
 80067d0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80067d2:	4b2b      	ldr	r3, [pc, #172]	; (8006880 <MX_ADC1_Init+0x110>)
 80067d4:	2201      	movs	r2, #1
 80067d6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80067d8:	4b29      	ldr	r3, [pc, #164]	; (8006880 <MX_ADC1_Init+0x110>)
 80067da:	2204      	movs	r2, #4
 80067dc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80067de:	4b28      	ldr	r3, [pc, #160]	; (8006880 <MX_ADC1_Init+0x110>)
 80067e0:	2200      	movs	r2, #0
 80067e2:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80067e4:	4b26      	ldr	r3, [pc, #152]	; (8006880 <MX_ADC1_Init+0x110>)
 80067e6:	2200      	movs	r2, #0
 80067e8:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80067ea:	4825      	ldr	r0, [pc, #148]	; (8006880 <MX_ADC1_Init+0x110>)
 80067ec:	f7fb fb82 	bl	8001ef4 <HAL_ADC_Init>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d001      	beq.n	80067fa <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80067f6:	f000 fd72 	bl	80072de <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80067fa:	2300      	movs	r3, #0
 80067fc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80067fe:	f107 031c 	add.w	r3, r7, #28
 8006802:	4619      	mov	r1, r3
 8006804:	481e      	ldr	r0, [pc, #120]	; (8006880 <MX_ADC1_Init+0x110>)
 8006806:	f7fc f89d 	bl	8002944 <HAL_ADCEx_MultiModeConfigChannel>
 800680a:	4603      	mov	r3, r0
 800680c:	2b00      	cmp	r3, #0
 800680e:	d001      	beq.n	8006814 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8006810:	f000 fd65 	bl	80072de <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8006814:	2301      	movs	r3, #1
 8006816:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006818:	2301      	movs	r3, #1
 800681a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800681c:	2300      	movs	r3, #0
 800681e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8006820:	2306      	movs	r3, #6
 8006822:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006824:	2300      	movs	r3, #0
 8006826:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8006828:	2300      	movs	r3, #0
 800682a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800682c:	1d3b      	adds	r3, r7, #4
 800682e:	4619      	mov	r1, r3
 8006830:	4813      	ldr	r0, [pc, #76]	; (8006880 <MX_ADC1_Init+0x110>)
 8006832:	f7fb fdc9 	bl	80023c8 <HAL_ADC_ConfigChannel>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800683c:	f000 fd4f 	bl	80072de <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006840:	2302      	movs	r3, #2
 8006842:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8006844:	2302      	movs	r3, #2
 8006846:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006848:	1d3b      	adds	r3, r7, #4
 800684a:	4619      	mov	r1, r3
 800684c:	480c      	ldr	r0, [pc, #48]	; (8006880 <MX_ADC1_Init+0x110>)
 800684e:	f7fb fdbb 	bl	80023c8 <HAL_ADC_ConfigChannel>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d001      	beq.n	800685c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8006858:	f000 fd41 	bl	80072de <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800685c:	2304      	movs	r3, #4
 800685e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8006860:	2303      	movs	r3, #3
 8006862:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006864:	1d3b      	adds	r3, r7, #4
 8006866:	4619      	mov	r1, r3
 8006868:	4805      	ldr	r0, [pc, #20]	; (8006880 <MX_ADC1_Init+0x110>)
 800686a:	f7fb fdad 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d001      	beq.n	8006878 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8006874:	f000 fd33 	bl	80072de <Error_Handler>
  }

}
 8006878:	bf00      	nop
 800687a:	3728      	adds	r7, #40	; 0x28
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	20000778 	.word	0x20000778

08006884 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b086      	sub	sp, #24
 8006888:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800688a:	463b      	mov	r3, r7
 800688c:	2200      	movs	r2, #0
 800688e:	601a      	str	r2, [r3, #0]
 8006890:	605a      	str	r2, [r3, #4]
 8006892:	609a      	str	r2, [r3, #8]
 8006894:	60da      	str	r2, [r3, #12]
 8006896:	611a      	str	r2, [r3, #16]
 8006898:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 800689a:	4b34      	ldr	r3, [pc, #208]	; (800696c <MX_ADC2_Init+0xe8>)
 800689c:	4a34      	ldr	r2, [pc, #208]	; (8006970 <MX_ADC2_Init+0xec>)
 800689e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80068a0:	4b32      	ldr	r3, [pc, #200]	; (800696c <MX_ADC2_Init+0xe8>)
 80068a2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80068a6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80068a8:	4b30      	ldr	r3, [pc, #192]	; (800696c <MX_ADC2_Init+0xe8>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80068ae:	4b2f      	ldr	r3, [pc, #188]	; (800696c <MX_ADC2_Init+0xe8>)
 80068b0:	2201      	movs	r2, #1
 80068b2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80068b4:	4b2d      	ldr	r3, [pc, #180]	; (800696c <MX_ADC2_Init+0xe8>)
 80068b6:	2201      	movs	r2, #1
 80068b8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80068ba:	4b2c      	ldr	r3, [pc, #176]	; (800696c <MX_ADC2_Init+0xe8>)
 80068bc:	2200      	movs	r2, #0
 80068be:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80068c0:	4b2a      	ldr	r3, [pc, #168]	; (800696c <MX_ADC2_Init+0xe8>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80068c6:	4b29      	ldr	r3, [pc, #164]	; (800696c <MX_ADC2_Init+0xe8>)
 80068c8:	2201      	movs	r2, #1
 80068ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80068cc:	4b27      	ldr	r3, [pc, #156]	; (800696c <MX_ADC2_Init+0xe8>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 80068d2:	4b26      	ldr	r3, [pc, #152]	; (800696c <MX_ADC2_Init+0xe8>)
 80068d4:	2203      	movs	r2, #3
 80068d6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80068d8:	4b24      	ldr	r3, [pc, #144]	; (800696c <MX_ADC2_Init+0xe8>)
 80068da:	2201      	movs	r2, #1
 80068dc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80068de:	4b23      	ldr	r3, [pc, #140]	; (800696c <MX_ADC2_Init+0xe8>)
 80068e0:	2204      	movs	r2, #4
 80068e2:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80068e4:	4b21      	ldr	r3, [pc, #132]	; (800696c <MX_ADC2_Init+0xe8>)
 80068e6:	2200      	movs	r2, #0
 80068e8:	619a      	str	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80068ea:	4b20      	ldr	r3, [pc, #128]	; (800696c <MX_ADC2_Init+0xe8>)
 80068ec:	2200      	movs	r2, #0
 80068ee:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80068f0:	481e      	ldr	r0, [pc, #120]	; (800696c <MX_ADC2_Init+0xe8>)
 80068f2:	f7fb faff 	bl	8001ef4 <HAL_ADC_Init>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d001      	beq.n	8006900 <MX_ADC2_Init+0x7c>
  {
    Error_Handler();
 80068fc:	f000 fcef 	bl	80072de <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8006900:	2301      	movs	r3, #1
 8006902:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006904:	2301      	movs	r3, #1
 8006906:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006908:	2300      	movs	r3, #0
 800690a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 800690c:	2306      	movs	r3, #6
 800690e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006910:	2300      	movs	r3, #0
 8006912:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8006914:	2300      	movs	r3, #0
 8006916:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006918:	463b      	mov	r3, r7
 800691a:	4619      	mov	r1, r3
 800691c:	4813      	ldr	r0, [pc, #76]	; (800696c <MX_ADC2_Init+0xe8>)
 800691e:	f7fb fd53 	bl	80023c8 <HAL_ADC_ConfigChannel>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d001      	beq.n	800692c <MX_ADC2_Init+0xa8>
  {
    Error_Handler();
 8006928:	f000 fcd9 	bl	80072de <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800692c:	2302      	movs	r3, #2
 800692e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8006930:	2302      	movs	r3, #2
 8006932:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006934:	463b      	mov	r3, r7
 8006936:	4619      	mov	r1, r3
 8006938:	480c      	ldr	r0, [pc, #48]	; (800696c <MX_ADC2_Init+0xe8>)
 800693a:	f7fb fd45 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d001      	beq.n	8006948 <MX_ADC2_Init+0xc4>
  {
    Error_Handler();
 8006944:	f000 fccb 	bl	80072de <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006948:	2303      	movs	r3, #3
 800694a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800694c:	2303      	movs	r3, #3
 800694e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006950:	463b      	mov	r3, r7
 8006952:	4619      	mov	r1, r3
 8006954:	4805      	ldr	r0, [pc, #20]	; (800696c <MX_ADC2_Init+0xe8>)
 8006956:	f7fb fd37 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d001      	beq.n	8006964 <MX_ADC2_Init+0xe0>
  {
    Error_Handler();
 8006960:	f000 fcbd 	bl	80072de <Error_Handler>
  }

}
 8006964:	bf00      	nop
 8006966:	3718      	adds	r7, #24
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}
 800696c:	20000724 	.word	0x20000724
 8006970:	50000100 	.word	0x50000100

08006974 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b08c      	sub	sp, #48	; 0x30
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800697c:	f107 031c 	add.w	r3, r7, #28
 8006980:	2200      	movs	r2, #0
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	605a      	str	r2, [r3, #4]
 8006986:	609a      	str	r2, [r3, #8]
 8006988:	60da      	str	r2, [r3, #12]
 800698a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006994:	d156      	bne.n	8006a44 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006996:	4b5b      	ldr	r3, [pc, #364]	; (8006b04 <HAL_ADC_MspInit+0x190>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	3301      	adds	r3, #1
 800699c:	4a59      	ldr	r2, [pc, #356]	; (8006b04 <HAL_ADC_MspInit+0x190>)
 800699e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80069a0:	4b58      	ldr	r3, [pc, #352]	; (8006b04 <HAL_ADC_MspInit+0x190>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d10b      	bne.n	80069c0 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80069a8:	4a57      	ldr	r2, [pc, #348]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 80069aa:	4b57      	ldr	r3, [pc, #348]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 80069ac:	695b      	ldr	r3, [r3, #20]
 80069ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069b2:	6153      	str	r3, [r2, #20]
 80069b4:	4b54      	ldr	r3, [pc, #336]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069bc:	61bb      	str	r3, [r7, #24]
 80069be:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069c0:	4a51      	ldr	r2, [pc, #324]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 80069c2:	4b51      	ldr	r3, [pc, #324]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069ca:	6153      	str	r3, [r2, #20]
 80069cc:	4b4e      	ldr	r3, [pc, #312]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 80069ce:	695b      	ldr	r3, [r3, #20]
 80069d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069d4:	617b      	str	r3, [r7, #20]
 80069d6:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 80069d8:	230b      	movs	r3, #11
 80069da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069dc:	2303      	movs	r3, #3
 80069de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069e0:	2300      	movs	r3, #0
 80069e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069e4:	f107 031c 	add.w	r3, r7, #28
 80069e8:	4619      	mov	r1, r3
 80069ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80069ee:	f7fd f99d 	bl	8003d2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80069f2:	4b46      	ldr	r3, [pc, #280]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 80069f4:	4a46      	ldr	r2, [pc, #280]	; (8006b10 <HAL_ADC_MspInit+0x19c>)
 80069f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80069f8:	4b44      	ldr	r3, [pc, #272]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 80069fa:	2200      	movs	r2, #0
 80069fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80069fe:	4b43      	ldr	r3, [pc, #268]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a00:	2200      	movs	r2, #0
 8006a02:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006a04:	4b41      	ldr	r3, [pc, #260]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a06:	2280      	movs	r2, #128	; 0x80
 8006a08:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006a0a:	4b40      	ldr	r3, [pc, #256]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a10:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006a12:	4b3e      	ldr	r3, [pc, #248]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a18:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006a1a:	4b3c      	ldr	r3, [pc, #240]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a1c:	2220      	movs	r2, #32
 8006a1e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006a20:	4b3a      	ldr	r3, [pc, #232]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a22:	2200      	movs	r2, #0
 8006a24:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006a26:	4839      	ldr	r0, [pc, #228]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a28:	f7fc ffe9 	bl	80039fe <HAL_DMA_Init>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d001      	beq.n	8006a36 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8006a32:	f000 fc54 	bl	80072de <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a34      	ldr	r2, [pc, #208]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8006a3c:	4a33      	ldr	r2, [pc, #204]	; (8006b0c <HAL_ADC_MspInit+0x198>)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8006a42:	e05a      	b.n	8006afa <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a32      	ldr	r2, [pc, #200]	; (8006b14 <HAL_ADC_MspInit+0x1a0>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d155      	bne.n	8006afa <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006a4e:	4b2d      	ldr	r3, [pc, #180]	; (8006b04 <HAL_ADC_MspInit+0x190>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3301      	adds	r3, #1
 8006a54:	4a2b      	ldr	r2, [pc, #172]	; (8006b04 <HAL_ADC_MspInit+0x190>)
 8006a56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006a58:	4b2a      	ldr	r3, [pc, #168]	; (8006b04 <HAL_ADC_MspInit+0x190>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d10b      	bne.n	8006a78 <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8006a60:	4a29      	ldr	r2, [pc, #164]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 8006a62:	4b29      	ldr	r3, [pc, #164]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a6a:	6153      	str	r3, [r2, #20]
 8006a6c:	4b26      	ldr	r3, [pc, #152]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a74:	613b      	str	r3, [r7, #16]
 8006a76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a78:	4a23      	ldr	r2, [pc, #140]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 8006a7a:	4b23      	ldr	r3, [pc, #140]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 8006a7c:	695b      	ldr	r3, [r3, #20]
 8006a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a82:	6153      	str	r3, [r2, #20]
 8006a84:	4b20      	ldr	r3, [pc, #128]	; (8006b08 <HAL_ADC_MspInit+0x194>)
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a8c:	60fb      	str	r3, [r7, #12]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8006a90:	2370      	movs	r3, #112	; 0x70
 8006a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a94:	2303      	movs	r3, #3
 8006a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a9c:	f107 031c 	add.w	r3, r7, #28
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006aa6:	f7fd f941 	bl	8003d2c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8006aaa:	4b1b      	ldr	r3, [pc, #108]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006aac:	4a1b      	ldr	r2, [pc, #108]	; (8006b1c <HAL_ADC_MspInit+0x1a8>)
 8006aae:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006ab0:	4b19      	ldr	r3, [pc, #100]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006ab6:	4b18      	ldr	r3, [pc, #96]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006abc:	4b16      	ldr	r3, [pc, #88]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006abe:	2280      	movs	r2, #128	; 0x80
 8006ac0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006ac2:	4b15      	ldr	r3, [pc, #84]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006ac4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006ac8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006aca:	4b13      	ldr	r3, [pc, #76]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006acc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ad0:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8006ad2:	4b11      	ldr	r3, [pc, #68]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8006ad8:	4b0f      	ldr	r3, [pc, #60]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006ada:	2200      	movs	r2, #0
 8006adc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006ade:	480e      	ldr	r0, [pc, #56]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006ae0:	f7fc ff8d 	bl	80039fe <HAL_DMA_Init>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <HAL_ADC_MspInit+0x17a>
      Error_Handler();
 8006aea:	f000 fbf8 	bl	80072de <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a09      	ldr	r2, [pc, #36]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006af2:	63da      	str	r2, [r3, #60]	; 0x3c
 8006af4:	4a08      	ldr	r2, [pc, #32]	; (8006b18 <HAL_ADC_MspInit+0x1a4>)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6253      	str	r3, [r2, #36]	; 0x24
}
 8006afa:	bf00      	nop
 8006afc:	3730      	adds	r7, #48	; 0x30
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	200006e4 	.word	0x200006e4
 8006b08:	40021000 	.word	0x40021000
 8006b0c:	200007cc 	.word	0x200007cc
 8006b10:	40020008 	.word	0x40020008
 8006b14:	50000100 	.word	0x50000100
 8006b18:	20000810 	.word	0x20000810
 8006b1c:	4002001c 	.word	0x4002001c

08006b20 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 8006b24:	4b17      	ldr	r3, [pc, #92]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b26:	4a18      	ldr	r2, [pc, #96]	; (8006b88 <MX_CAN_Init+0x68>)
 8006b28:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8006b2a:	4b16      	ldr	r3, [pc, #88]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b2c:	2204      	movs	r2, #4
 8006b2e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8006b30:	4b14      	ldr	r3, [pc, #80]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8006b36:	4b13      	ldr	r3, [pc, #76]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006b3c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8006b3e:	4b11      	ldr	r3, [pc, #68]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b40:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8006b44:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8006b46:	4b0f      	ldr	r3, [pc, #60]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b48:	2200      	movs	r2, #0
 8006b4a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8006b4c:	4b0d      	ldr	r3, [pc, #52]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b4e:	2200      	movs	r2, #0
 8006b50:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8006b52:	4b0c      	ldr	r3, [pc, #48]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b54:	2201      	movs	r2, #1
 8006b56:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8006b58:	4b0a      	ldr	r3, [pc, #40]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8006b5e:	4b09      	ldr	r3, [pc, #36]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b60:	2200      	movs	r2, #0
 8006b62:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8006b64:	4b07      	ldr	r3, [pc, #28]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b66:	2200      	movs	r2, #0
 8006b68:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8006b6a:	4b06      	ldr	r3, [pc, #24]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8006b70:	4804      	ldr	r0, [pc, #16]	; (8006b84 <MX_CAN_Init+0x64>)
 8006b72:	f7fc f8ce 	bl	8002d12 <HAL_CAN_Init>
 8006b76:	4603      	mov	r3, r0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d001      	beq.n	8006b80 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8006b7c:	f000 fbaf 	bl	80072de <Error_Handler>
  }

}
 8006b80:	bf00      	nop
 8006b82:	bd80      	pop	{r7, pc}
 8006b84:	20000854 	.word	0x20000854
 8006b88:	40006400 	.word	0x40006400

08006b8c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b08a      	sub	sp, #40	; 0x28
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b94:	f107 0314 	add.w	r3, r7, #20
 8006b98:	2200      	movs	r2, #0
 8006b9a:	601a      	str	r2, [r3, #0]
 8006b9c:	605a      	str	r2, [r3, #4]
 8006b9e:	609a      	str	r2, [r3, #8]
 8006ba0:	60da      	str	r2, [r3, #12]
 8006ba2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a20      	ldr	r2, [pc, #128]	; (8006c2c <HAL_CAN_MspInit+0xa0>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d139      	bne.n	8006c22 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8006bae:	4a20      	ldr	r2, [pc, #128]	; (8006c30 <HAL_CAN_MspInit+0xa4>)
 8006bb0:	4b1f      	ldr	r3, [pc, #124]	; (8006c30 <HAL_CAN_MspInit+0xa4>)
 8006bb2:	69db      	ldr	r3, [r3, #28]
 8006bb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006bb8:	61d3      	str	r3, [r2, #28]
 8006bba:	4b1d      	ldr	r3, [pc, #116]	; (8006c30 <HAL_CAN_MspInit+0xa4>)
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bc2:	613b      	str	r3, [r7, #16]
 8006bc4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bc6:	4a1a      	ldr	r2, [pc, #104]	; (8006c30 <HAL_CAN_MspInit+0xa4>)
 8006bc8:	4b19      	ldr	r3, [pc, #100]	; (8006c30 <HAL_CAN_MspInit+0xa4>)
 8006bca:	695b      	ldr	r3, [r3, #20]
 8006bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bd0:	6153      	str	r3, [r2, #20]
 8006bd2:	4b17      	ldr	r3, [pc, #92]	; (8006c30 <HAL_CAN_MspInit+0xa4>)
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bda:	60fb      	str	r3, [r7, #12]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006bde:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006be4:	2302      	movs	r3, #2
 8006be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006be8:	2300      	movs	r3, #0
 8006bea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006bec:	2303      	movs	r3, #3
 8006bee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8006bf0:	2309      	movs	r3, #9
 8006bf2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bf4:	f107 0314 	add.w	r3, r7, #20
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006bfe:	f7fd f895 	bl	8003d2c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8006c02:	2200      	movs	r2, #0
 8006c04:	2100      	movs	r1, #0
 8006c06:	2014      	movs	r0, #20
 8006c08:	f7fc fec3 	bl	8003992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8006c0c:	2014      	movs	r0, #20
 8006c0e:	f7fc fedc 	bl	80039ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 8006c12:	2200      	movs	r2, #0
 8006c14:	2100      	movs	r1, #0
 8006c16:	2015      	movs	r0, #21
 8006c18:	f7fc febb 	bl	8003992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8006c1c:	2015      	movs	r0, #21
 8006c1e:	f7fc fed4 	bl	80039ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8006c22:	bf00      	nop
 8006c24:	3728      	adds	r7, #40	; 0x28
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	40006400 	.word	0x40006400
 8006c30:	40021000 	.word	0x40021000

08006c34 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006c3a:	4a10      	ldr	r2, [pc, #64]	; (8006c7c <MX_DMA_Init+0x48>)
 8006c3c:	4b0f      	ldr	r3, [pc, #60]	; (8006c7c <MX_DMA_Init+0x48>)
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	f043 0301 	orr.w	r3, r3, #1
 8006c44:	6153      	str	r3, [r2, #20]
 8006c46:	4b0d      	ldr	r3, [pc, #52]	; (8006c7c <MX_DMA_Init+0x48>)
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	607b      	str	r3, [r7, #4]
 8006c50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8006c52:	2200      	movs	r2, #0
 8006c54:	2100      	movs	r1, #0
 8006c56:	200b      	movs	r0, #11
 8006c58:	f7fc fe9b 	bl	8003992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006c5c:	200b      	movs	r0, #11
 8006c5e:	f7fc feb4 	bl	80039ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8006c62:	2200      	movs	r2, #0
 8006c64:	2100      	movs	r1, #0
 8006c66:	200c      	movs	r0, #12
 8006c68:	f7fc fe93 	bl	8003992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006c6c:	200c      	movs	r0, #12
 8006c6e:	f7fc feac 	bl	80039ca <HAL_NVIC_EnableIRQ>

}
 8006c72:	bf00      	nop
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	40021000 	.word	0x40021000

08006c80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b088      	sub	sp, #32
 8006c84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c86:	f107 030c 	add.w	r3, r7, #12
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	601a      	str	r2, [r3, #0]
 8006c8e:	605a      	str	r2, [r3, #4]
 8006c90:	609a      	str	r2, [r3, #8]
 8006c92:	60da      	str	r2, [r3, #12]
 8006c94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006c96:	4a30      	ldr	r2, [pc, #192]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006c98:	4b2f      	ldr	r3, [pc, #188]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006c9a:	695b      	ldr	r3, [r3, #20]
 8006c9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ca0:	6153      	str	r3, [r2, #20]
 8006ca2:	4b2d      	ldr	r3, [pc, #180]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006caa:	60bb      	str	r3, [r7, #8]
 8006cac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cae:	4a2a      	ldr	r2, [pc, #168]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006cb0:	4b29      	ldr	r3, [pc, #164]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006cb2:	695b      	ldr	r3, [r3, #20]
 8006cb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cb8:	6153      	str	r3, [r2, #20]
 8006cba:	4b27      	ldr	r3, [pc, #156]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006cbc:	695b      	ldr	r3, [r3, #20]
 8006cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cc2:	607b      	str	r3, [r7, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cc6:	4a24      	ldr	r2, [pc, #144]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006cc8:	4b23      	ldr	r3, [pc, #140]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006cca:	695b      	ldr	r3, [r3, #20]
 8006ccc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cd0:	6153      	str	r3, [r2, #20]
 8006cd2:	4b21      	ldr	r3, [pc, #132]	; (8006d58 <MX_GPIO_Init+0xd8>)
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006cda:	603b      	str	r3, [r7, #0]
 8006cdc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|echo_Pin, GPIO_PIN_RESET);
 8006cde:	2200      	movs	r2, #0
 8006ce0:	2128      	movs	r1, #40	; 0x28
 8006ce2:	481e      	ldr	r0, [pc, #120]	; (8006d5c <MX_GPIO_Init+0xdc>)
 8006ce4:	f7fd f998 	bl	8004018 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA7 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8006ce8:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8006cec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cf6:	f107 030c 	add.w	r3, r7, #12
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006d00:	f7fd f814 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006d04:	2303      	movs	r3, #3
 8006d06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d10:	f107 030c 	add.w	r3, r7, #12
 8006d14:	4619      	mov	r1, r3
 8006d16:	4811      	ldr	r0, [pc, #68]	; (8006d5c <MX_GPIO_Init+0xdc>)
 8006d18:	f7fd f808 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|echo_Pin;
 8006d1c:	2328      	movs	r3, #40	; 0x28
 8006d1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d20:	2301      	movs	r3, #1
 8006d22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d24:	2300      	movs	r3, #0
 8006d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d2c:	f107 030c 	add.w	r3, r7, #12
 8006d30:	4619      	mov	r1, r3
 8006d32:	480a      	ldr	r0, [pc, #40]	; (8006d5c <MX_GPIO_Init+0xdc>)
 8006d34:	f7fc fffa 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8006d38:	2310      	movs	r3, #16
 8006d3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d40:	2300      	movs	r3, #0
 8006d42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8006d44:	f107 030c 	add.w	r3, r7, #12
 8006d48:	4619      	mov	r1, r3
 8006d4a:	4804      	ldr	r0, [pc, #16]	; (8006d5c <MX_GPIO_Init+0xdc>)
 8006d4c:	f7fc ffee 	bl	8003d2c <HAL_GPIO_Init>

}
 8006d50:	bf00      	nop
 8006d52:	3720      	adds	r7, #32
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	40021000 	.word	0x40021000
 8006d5c:	48000400 	.word	0x48000400

08006d60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8006d64:	4b1b      	ldr	r3, [pc, #108]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d66:	4a1c      	ldr	r2, [pc, #112]	; (8006dd8 <MX_I2C1_Init+0x78>)
 8006d68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8006d6a:	4b1a      	ldr	r3, [pc, #104]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d6c:	4a1b      	ldr	r2, [pc, #108]	; (8006ddc <MX_I2C1_Init+0x7c>)
 8006d6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006d70:	4b18      	ldr	r3, [pc, #96]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006d76:	4b17      	ldr	r3, [pc, #92]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d78:	2201      	movs	r2, #1
 8006d7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006d7c:	4b15      	ldr	r3, [pc, #84]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d7e:	2200      	movs	r2, #0
 8006d80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8006d82:	4b14      	ldr	r3, [pc, #80]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006d88:	4b12      	ldr	r3, [pc, #72]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006d8e:	4b11      	ldr	r3, [pc, #68]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006d94:	4b0f      	ldr	r3, [pc, #60]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006d9a:	480e      	ldr	r0, [pc, #56]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006d9c:	f7fd f954 	bl	8004048 <HAL_I2C_Init>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d001      	beq.n	8006daa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8006da6:	f000 fa9a 	bl	80072de <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006daa:	2100      	movs	r1, #0
 8006dac:	4809      	ldr	r0, [pc, #36]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006dae:	f7fd f9d9 	bl	8004164 <HAL_I2CEx_ConfigAnalogFilter>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d001      	beq.n	8006dbc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8006db8:	f000 fa91 	bl	80072de <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	4805      	ldr	r0, [pc, #20]	; (8006dd4 <MX_I2C1_Init+0x74>)
 8006dc0:	f7fd fa1b 	bl	80041fa <HAL_I2CEx_ConfigDigitalFilter>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8006dca:	f000 fa88 	bl	80072de <Error_Handler>
  }

}
 8006dce:	bf00      	nop
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	2000087c 	.word	0x2000087c
 8006dd8:	40005400 	.word	0x40005400
 8006ddc:	2000090e 	.word	0x2000090e

08006de0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b08a      	sub	sp, #40	; 0x28
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006de8:	f107 0314 	add.w	r3, r7, #20
 8006dec:	2200      	movs	r2, #0
 8006dee:	601a      	str	r2, [r3, #0]
 8006df0:	605a      	str	r2, [r3, #4]
 8006df2:	609a      	str	r2, [r3, #8]
 8006df4:	60da      	str	r2, [r3, #12]
 8006df6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a17      	ldr	r2, [pc, #92]	; (8006e5c <HAL_I2C_MspInit+0x7c>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d127      	bne.n	8006e52 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e02:	4a17      	ldr	r2, [pc, #92]	; (8006e60 <HAL_I2C_MspInit+0x80>)
 8006e04:	4b16      	ldr	r3, [pc, #88]	; (8006e60 <HAL_I2C_MspInit+0x80>)
 8006e06:	695b      	ldr	r3, [r3, #20]
 8006e08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e0c:	6153      	str	r3, [r2, #20]
 8006e0e:	4b14      	ldr	r3, [pc, #80]	; (8006e60 <HAL_I2C_MspInit+0x80>)
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e16:	613b      	str	r3, [r7, #16]
 8006e18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006e1a:	23c0      	movs	r3, #192	; 0xc0
 8006e1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e1e:	2312      	movs	r3, #18
 8006e20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e22:	2301      	movs	r3, #1
 8006e24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006e26:	2303      	movs	r3, #3
 8006e28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006e2a:	2304      	movs	r3, #4
 8006e2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e2e:	f107 0314 	add.w	r3, r7, #20
 8006e32:	4619      	mov	r1, r3
 8006e34:	480b      	ldr	r0, [pc, #44]	; (8006e64 <HAL_I2C_MspInit+0x84>)
 8006e36:	f7fc ff79 	bl	8003d2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006e3a:	4a09      	ldr	r2, [pc, #36]	; (8006e60 <HAL_I2C_MspInit+0x80>)
 8006e3c:	4b08      	ldr	r3, [pc, #32]	; (8006e60 <HAL_I2C_MspInit+0x80>)
 8006e3e:	69db      	ldr	r3, [r3, #28]
 8006e40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006e44:	61d3      	str	r3, [r2, #28]
 8006e46:	4b06      	ldr	r3, [pc, #24]	; (8006e60 <HAL_I2C_MspInit+0x80>)
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e4e:	60fb      	str	r3, [r7, #12]
 8006e50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8006e52:	bf00      	nop
 8006e54:	3728      	adds	r7, #40	; 0x28
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	40005400 	.word	0x40005400
 8006e60:	40021000 	.word	0x40021000
 8006e64:	48000400 	.word	0x48000400

08006e68 <_ZN6CanBusC1Emm>:
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
	void SetError();
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8006e68:	b480      	push	{r7}
 8006e6a:	b085      	sub	sp, #20
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	3318      	adds	r3, #24
 8006e78:	2200      	movs	r2, #0
 8006e7a:	601a      	str	r2, [r3, #0]
 8006e7c:	605a      	str	r2, [r3, #4]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2020 	strb.w	r2, [r3, #32]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	625a      	str	r2, [r3, #36]	; 0x24
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	629a      	str	r2, [r3, #40]	; 0x28
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	62da      	str	r2, [r3, #44]	; 0x2c
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	631a      	str	r2, [r3, #48]	; 0x30

	}
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3714      	adds	r7, #20
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr

08006ebc <_ZN7MicroSwC1EP12GPIO_TypeDeft>:
class MicroSw
{
	GPIO_TypeDef *GPIOx;
	unsigned short pin;
public:
	MicroSw(GPIO_TypeDef *_GPIOx,unsigned short _pin):GPIOx(_GPIOx),pin(_pin)
 8006ebc:	b480      	push	{r7}
 8006ebe:	b085      	sub	sp, #20
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	80fb      	strh	r3, [r7, #6]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	68ba      	ldr	r2, [r7, #8]
 8006ece:	601a      	str	r2, [r3, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	88fa      	ldrh	r2, [r7, #6]
 8006ed4:	809a      	strh	r2, [r3, #4]
	{

	}
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <_ZN3ADCC1Ess>:
class ADC
{
	short channel=0;
	short adc_x=0;
public:
	ADC(short _adc_x,short _channel):channel(_channel),adc_x(_adc_x)
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	460b      	mov	r3, r1
 8006eee:	807b      	strh	r3, [r7, #2]
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	803b      	strh	r3, [r7, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	883a      	ldrh	r2, [r7, #0]
 8006ef8:	801a      	strh	r2, [r3, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	887a      	ldrh	r2, [r7, #2]
 8006efe:	805a      	strh	r2, [r3, #2]
	{

	}
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4618      	mov	r0, r3
 8006f04:	370c      	adds	r7, #12
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
	...

08006f10 <_ZN21LowlayerHandelTypedefC1Ev>:
public:
	CanBus extcan;
	MicroSw sw1,sw2,sw3,sw4,sw5,sw6;
	ADC ad1,ad2,ad3,ad4,ad5,ad6;

	LowlayerHandelTypedef():
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
	sw1(GPIOB,GPIO_PIN_0),sw2(GPIOB,GPIO_PIN_1),sw3(GPIOA,GPIO_PIN_8),sw4(GPIOA,GPIO_PIN_9),sw5(GPIOA,GPIO_PIN_10),
	sw6(GPIOA,GPIO_PIN_7),
	ad1(2,3),ad2(2,2),ad3(2,1),ad4(1,4),ad5(1,2),ad6(1,1),
	extcan(CAN_ID_EXT,CAN_RTR_DATA)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2104      	movs	r1, #4
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7ff ffa2 	bl	8006e68 <_ZN6CanBusC1Emm>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	3334      	adds	r3, #52	; 0x34
 8006f28:	2201      	movs	r2, #1
 8006f2a:	492e      	ldr	r1, [pc, #184]	; (8006fe4 <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7ff ffc5 	bl	8006ebc <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	333c      	adds	r3, #60	; 0x3c
 8006f36:	2202      	movs	r2, #2
 8006f38:	492a      	ldr	r1, [pc, #168]	; (8006fe4 <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7ff ffbe 	bl	8006ebc <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	3344      	adds	r3, #68	; 0x44
 8006f44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f48:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7ff ffb5 	bl	8006ebc <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	334c      	adds	r3, #76	; 0x4c
 8006f56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f5a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7ff ffac 	bl	8006ebc <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	3354      	adds	r3, #84	; 0x54
 8006f68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f6c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8006f70:	4618      	mov	r0, r3
 8006f72:	f7ff ffa3 	bl	8006ebc <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	335c      	adds	r3, #92	; 0x5c
 8006f7a:	2280      	movs	r2, #128	; 0x80
 8006f7c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7ff ff9b 	bl	8006ebc <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	3364      	adds	r3, #100	; 0x64
 8006f8a:	2203      	movs	r2, #3
 8006f8c:	2102      	movs	r1, #2
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7ff ffa8 	bl	8006ee4 <_ZN3ADCC1Ess>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	3368      	adds	r3, #104	; 0x68
 8006f98:	2202      	movs	r2, #2
 8006f9a:	2102      	movs	r1, #2
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f7ff ffa1 	bl	8006ee4 <_ZN3ADCC1Ess>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	336c      	adds	r3, #108	; 0x6c
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	2102      	movs	r1, #2
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7ff ff9a 	bl	8006ee4 <_ZN3ADCC1Ess>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3370      	adds	r3, #112	; 0x70
 8006fb4:	2204      	movs	r2, #4
 8006fb6:	2101      	movs	r1, #1
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f7ff ff93 	bl	8006ee4 <_ZN3ADCC1Ess>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	3374      	adds	r3, #116	; 0x74
 8006fc2:	2202      	movs	r2, #2
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7ff ff8c 	bl	8006ee4 <_ZN3ADCC1Ess>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	3378      	adds	r3, #120	; 0x78
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	2101      	movs	r1, #1
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7ff ff85 	bl	8006ee4 <_ZN3ADCC1Ess>
	{

	}
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3708      	adds	r7, #8
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	48000400 	.word	0x48000400

08006fe8 <_ZN3AppC1EP21LowlayerHandelTypedef>:
	unsigned char txbuf2[8]={0,};
	unsigned char txbuf3[1]={0,};
	void DivideData();
	float distance[6];
public:
	App(LowlayerHandelTypedef *_plow):plow(_plow)
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	601a      	str	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	809a      	strh	r2, [r3, #4]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	3306      	adds	r3, #6
 8007002:	2200      	movs	r2, #0
 8007004:	601a      	str	r2, [r3, #0]
 8007006:	605a      	str	r2, [r3, #4]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	330e      	adds	r3, #14
 800700c:	2200      	movs	r2, #0
 800700e:	601a      	str	r2, [r3, #0]
 8007010:	605a      	str	r2, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	759a      	strb	r2, [r3, #22]
	{
	}
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4618      	mov	r0, r3
 800701c:	370c      	adds	r7, #12
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr

08007026 <_ZN6Timer1C1EP17TIM_HandleTypeDef>:
	 unsigned short Prescaler;
	 float ajustperiod;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle):htim(timhandle),period(0),counterperiod(0),Prescaler(0),ajustperiod(0)
 8007026:	b480      	push	{r7}
 8007028:	b083      	sub	sp, #12
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
 800702e:	6039      	str	r1, [r7, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f04f 0200 	mov.w	r2, #0
 8007036:	601a      	str	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	809a      	strh	r2, [r3, #4]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	80da      	strh	r2, [r3, #6]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f04f 0200 	mov.w	r2, #0
 800704a:	609a      	str	r2, [r3, #8]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	683a      	ldr	r2, [r7, #0]
 8007050:	60da      	str	r2, [r3, #12]
	{

	}
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4618      	mov	r0, r3
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <_ZN6Timer111SetLoopTimeEf>:
 void SetLoopTime(float p)
 8007060:	b580      	push	{r7, lr}
 8007062:	ed2d 8b02 	vpush	{d8}
 8007066:	b082      	sub	sp, #8
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	ed87 0a00 	vstr	s0, [r7]
	{
	 period=p/1000;
 8007070:	ed97 7a00 	vldr	s14, [r7]
 8007074:	eddf 6a31 	vldr	s13, [pc, #196]	; 800713c <_ZN6Timer111SetLoopTimeEf+0xdc>
 8007078:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	edc3 7a00 	vstr	s15, [r3]
	 				/**************initialization******************/
	 						while(ajustperiod!=period)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	ed93 7a02 	vldr	s14, [r3, #8]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	edd3 7a00 	vldr	s15, [r3]
 800708e:	eeb4 7a67 	vcmp.f32	s14, s15
 8007092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007096:	d040      	beq.n	800711a <_ZN6Timer111SetLoopTimeEf+0xba>
	 						{
	 							Prescaler++;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	88db      	ldrh	r3, [r3, #6]
 800709c:	3301      	adds	r3, #1
 800709e:	b29a      	uxth	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	80da      	strh	r2, [r3, #6]
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	809a      	strh	r2, [r3, #4]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	889b      	ldrh	r3, [r3, #4]
 80070ae:	461a      	mov	r2, r3
 80070b0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80070b4:	429a      	cmp	r2, r3
 80070b6:	dce4      	bgt.n	8007082 <_ZN6Timer111SetLoopTimeEf+0x22>
	 							{
	 							ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	88db      	ldrh	r3, [r3, #6]
 80070bc:	ee07 3a90 	vmov	s15, r3
 80070c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	889b      	ldrh	r3, [r3, #4]
 80070c8:	ee07 3a90 	vmov	s15, r3
 80070cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070d8:	ee27 8a27 	vmul.f32	s16, s14, s15
 80070dc:	f7fe f9bc 	bl	8005458 <HAL_RCC_GetPCLK1Freq>
 80070e0:	ee07 0a90 	vmov	s15, r0
 80070e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070e8:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	edc3 7a02 	vstr	s15, [r3, #8]
	 								if(ajustperiod==period)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	ed93 7a02 	vldr	s14, [r3, #8]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	edd3 7a00 	vldr	s15, [r3]
 80070fe:	eeb4 7a67 	vcmp.f32	s14, s15
 8007102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007106:	d006      	beq.n	8007116 <_ZN6Timer111SetLoopTimeEf+0xb6>
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	889b      	ldrh	r3, [r3, #4]
 800710c:	3301      	adds	r3, #1
 800710e:	b29a      	uxth	r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	809a      	strh	r2, [r3, #4]
 8007114:	e7c9      	b.n	80070aa <_ZN6Timer111SetLoopTimeEf+0x4a>
	 								{
	 									break;
 8007116:	bf00      	nop
	 						while(ajustperiod!=period)
 8007118:	e7b3      	b.n	8007082 <_ZN6Timer111SetLoopTimeEf+0x22>
	 								}
	 							}
	 						}
	 						htim->Init.Prescaler=(unsigned short)Prescaler-1;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	88d2      	ldrh	r2, [r2, #6]
 8007122:	3a01      	subs	r2, #1
 8007124:	605a      	str	r2, [r3, #4]
	 						htim->Init.Period=(unsigned short)counterperiod;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	8892      	ldrh	r2, [r2, #4]
 800712e:	60da      	str	r2, [r3, #12]

				/***********************************************/

	}
 8007130:	bf00      	nop
 8007132:	3708      	adds	r7, #8
 8007134:	46bd      	mov	sp, r7
 8007136:	ecbd 8b02 	vpop	{d8}
 800713a:	bd80      	pop	{r7, pc}
 800713c:	447a0000 	.word	0x447a0000

08007140 <_ZN6Timer15StartEv>:
	void Start()
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
		{
		HAL_TIM_Base_Init(htim);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	4618      	mov	r0, r3
 800714e:	f7fe faed 	bl	800572c <HAL_TIM_Base_Init>
			HAL_TIM_Base_Start_IT(htim);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	4618      	mov	r0, r3
 8007158:	f7fe fb13 	bl	8005782 <HAL_TIM_Base_Start_IT>
		}
 800715c:	bf00      	nop
 800715e:	3708      	adds	r7, #8
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b0b0      	sub	sp, #192	; 0xc0
 8007168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 setbuf(stdout, NULL);
 800716a:	4b24      	ldr	r3, [pc, #144]	; (80071fc <main+0x98>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	2100      	movs	r1, #0
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fbbc 	bl	80078f0 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007178:	f7fa fe16 	bl	8001da8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800717c:	f000 f842 	bl	8007204 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007180:	f7ff fd7e 	bl	8006c80 <MX_GPIO_Init>
  MX_DMA_Init();
 8007184:	f7ff fd56 	bl	8006c34 <MX_DMA_Init>
  MX_ADC1_Init();
 8007188:	f7ff faf2 	bl	8006770 <MX_ADC1_Init>
  MX_ADC2_Init();
 800718c:	f7ff fb7a 	bl	8006884 <MX_ADC2_Init>
  MX_CAN_Init();
 8007190:	f7ff fcc6 	bl	8006b20 <MX_CAN_Init>
  MX_USART2_UART_Init();
 8007194:	f000 fac4 	bl	8007720 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8007198:	f000 fa66 	bl	8007668 <MX_TIM6_Init>
  MX_I2C1_Init();
 800719c:	f7ff fde0 	bl	8006d60 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  LowlayerHandelTypedef hlow;
 80071a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7ff feb3 	bl	8006f10 <_ZN21LowlayerHandelTypedefC1Ev>
  FilterConfig();
 80071aa:	f7ff f987 	bl	80064bc <_Z12FilterConfigv>
  hlow.ad1.Start();
 80071ae:	f7ff f96f 	bl	8006490 <_ZN3ADC5StartEv>
  Timer1 LoopInt(&htim6);
 80071b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80071b6:	4912      	ldr	r1, [pc, #72]	; (8007200 <main+0x9c>)
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7ff ff34 	bl	8007026 <_ZN6Timer1C1EP17TIM_HandleTypeDef>
  LoopInt.SetLoopTime(2);
 80071be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80071c2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7ff ff4a 	bl	8007060 <_ZN6Timer111SetLoopTimeEf>
  LoopInt.Start();
 80071cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7ff ffb5 	bl	8007140 <_ZN6Timer15StartEv>
  App app(&hlow);
 80071d6:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80071da:	1d3b      	adds	r3, r7, #4
 80071dc:	4611      	mov	r1, r2
 80071de:	4618      	mov	r0, r3
 80071e0:	f7ff ff02 	bl	8006fe8 <_ZN3AppC1EP21LowlayerHandelTypedef>
#ifdef DEBUG
	  //hlow.DebugADC();
	  hlow.DebugSW();
#endif
	  //app.TaskShift();
hlow.extcan.Send(0x89, 0, 0);
 80071e4:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80071e8:	2300      	movs	r3, #0
 80071ea:	2200      	movs	r2, #0
 80071ec:	2189      	movs	r1, #137	; 0x89
 80071ee:	f7ff f9d7 	bl	80065a0 <_ZN6CanBus4SendEmhPh>
HAL_Delay(1);	//  printf("id:%d\n\r",RXmsg.ExtId);
 80071f2:	2001      	movs	r0, #1
 80071f4:	f7fa fe3e 	bl	8001e74 <HAL_Delay>
hlow.extcan.Send(0x89, 0, 0);
 80071f8:	e7f4      	b.n	80071e4 <main+0x80>
 80071fa:	bf00      	nop
 80071fc:	2000000c 	.word	0x2000000c
 8007200:	200008c8 	.word	0x200008c8

08007204 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b096      	sub	sp, #88	; 0x58
 8007208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800720a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800720e:	2228      	movs	r2, #40	; 0x28
 8007210:	2100      	movs	r1, #0
 8007212:	4618      	mov	r0, r3
 8007214:	f000 fb4c 	bl	80078b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007218:	f107 031c 	add.w	r3, r7, #28
 800721c:	2200      	movs	r2, #0
 800721e:	601a      	str	r2, [r3, #0]
 8007220:	605a      	str	r2, [r3, #4]
 8007222:	609a      	str	r2, [r3, #8]
 8007224:	60da      	str	r2, [r3, #12]
 8007226:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007228:	1d3b      	adds	r3, r7, #4
 800722a:	2200      	movs	r2, #0
 800722c:	601a      	str	r2, [r3, #0]
 800722e:	605a      	str	r2, [r3, #4]
 8007230:	609a      	str	r2, [r3, #8]
 8007232:	60da      	str	r2, [r3, #12]
 8007234:	611a      	str	r2, [r3, #16]
 8007236:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8007238:	2303      	movs	r3, #3
 800723a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800723c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007240:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8007242:	2300      	movs	r3, #0
 8007244:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007246:	2301      	movs	r3, #1
 8007248:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800724a:	2310      	movs	r3, #16
 800724c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800724e:	2302      	movs	r3, #2
 8007250:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007256:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8007258:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800725c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800725e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007262:	4618      	mov	r0, r3
 8007264:	f7fd f818 	bl	8004298 <HAL_RCC_OscConfig>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	bf14      	ite	ne
 800726e:	2301      	movne	r3, #1
 8007270:	2300      	moveq	r3, #0
 8007272:	b2db      	uxtb	r3, r3
 8007274:	2b00      	cmp	r3, #0
 8007276:	d001      	beq.n	800727c <_Z18SystemClock_Configv+0x78>
  {
    Error_Handler();
 8007278:	f000 f831 	bl	80072de <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800727c:	230f      	movs	r3, #15
 800727e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007280:	2302      	movs	r3, #2
 8007282:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007284:	2300      	movs	r3, #0
 8007286:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800728c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800728e:	2300      	movs	r3, #0
 8007290:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007292:	f107 031c 	add.w	r3, r7, #28
 8007296:	2102      	movs	r1, #2
 8007298:	4618      	mov	r0, r3
 800729a:	f7fd feeb 	bl	8005074 <HAL_RCC_ClockConfig>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	bf14      	ite	ne
 80072a4:	2301      	movne	r3, #1
 80072a6:	2300      	moveq	r3, #0
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d001      	beq.n	80072b2 <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 80072ae:	f000 f816 	bl	80072de <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80072b2:	2320      	movs	r3, #32
 80072b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80072b6:	2300      	movs	r3, #0
 80072b8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80072ba:	1d3b      	adds	r3, r7, #4
 80072bc:	4618      	mov	r0, r3
 80072be:	f7fe f90f 	bl	80054e0 <HAL_RCCEx_PeriphCLKConfig>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	bf14      	ite	ne
 80072c8:	2301      	movne	r3, #1
 80072ca:	2300      	moveq	r3, #0
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 80072d2:	f000 f804 	bl	80072de <Error_Handler>
  }
}
 80072d6:	bf00      	nop
 80072d8:	3758      	adds	r7, #88	; 0x58
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}

080072de <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80072de:	b480      	push	{r7}
 80072e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80072e2:	bf00      	nop
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80072f4:	1d39      	adds	r1, r7, #4
 80072f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80072fa:	2201      	movs	r2, #1
 80072fc:	4803      	ldr	r0, [pc, #12]	; (800730c <__io_putchar+0x20>)
 80072fe:	f7fe fcda 	bl	8005cb6 <HAL_UART_Transmit>

  return ch;
 8007302:	687b      	ldr	r3, [r7, #4]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3708      	adds	r7, #8
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	20000908 	.word	0x20000908

08007310 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  uint8_t ch = 0;
 8007318:	2300      	movs	r3, #0
 800731a:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 800731c:	f107 010f 	add.w	r1, r7, #15
 8007320:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007324:	2201      	movs	r2, #1
 8007326:	480a      	ldr	r0, [pc, #40]	; (8007350 <__io_getchar+0x40>)
 8007328:	f7fe fd52 	bl	8005dd0 <HAL_UART_Receive>

  if (ch == '\r')
 800732c:	7bfb      	ldrb	r3, [r7, #15]
 800732e:	2b0d      	cmp	r3, #13
 8007330:	d104      	bne.n	800733c <__io_getchar+0x2c>
  {
      __io_putchar('\r');
 8007332:	200d      	movs	r0, #13
 8007334:	f7ff ffda 	bl	80072ec <__io_putchar>
      ch = '\n';
 8007338:	230a      	movs	r3, #10
 800733a:	73fb      	strb	r3, [r7, #15]
  }

  return __io_putchar(ch);
 800733c:	7bfb      	ldrb	r3, [r7, #15]
 800733e:	4618      	mov	r0, r3
 8007340:	f7ff ffd4 	bl	80072ec <__io_putchar>
 8007344:	4603      	mov	r3, r0
//  return ch;
}
 8007346:	4618      	mov	r0, r3
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	20000908 	.word	0x20000908

08007354 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800735a:	4a0f      	ldr	r2, [pc, #60]	; (8007398 <HAL_MspInit+0x44>)
 800735c:	4b0e      	ldr	r3, [pc, #56]	; (8007398 <HAL_MspInit+0x44>)
 800735e:	699b      	ldr	r3, [r3, #24]
 8007360:	f043 0301 	orr.w	r3, r3, #1
 8007364:	6193      	str	r3, [r2, #24]
 8007366:	4b0c      	ldr	r3, [pc, #48]	; (8007398 <HAL_MspInit+0x44>)
 8007368:	699b      	ldr	r3, [r3, #24]
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	607b      	str	r3, [r7, #4]
 8007370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007372:	4a09      	ldr	r2, [pc, #36]	; (8007398 <HAL_MspInit+0x44>)
 8007374:	4b08      	ldr	r3, [pc, #32]	; (8007398 <HAL_MspInit+0x44>)
 8007376:	69db      	ldr	r3, [r3, #28]
 8007378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800737c:	61d3      	str	r3, [r2, #28]
 800737e:	4b06      	ldr	r3, [pc, #24]	; (8007398 <HAL_MspInit+0x44>)
 8007380:	69db      	ldr	r3, [r3, #28]
 8007382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800738a:	bf00      	nop
 800738c:	370c      	adds	r7, #12
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	40021000 	.word	0x40021000

0800739c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800739c:	b480      	push	{r7}
 800739e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80073a0:	bf00      	nop
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr

080073aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80073aa:	b480      	push	{r7}
 80073ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80073ae:	e7fe      	b.n	80073ae <HardFault_Handler+0x4>

080073b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80073b0:	b480      	push	{r7}
 80073b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80073b4:	e7fe      	b.n	80073b4 <MemManage_Handler+0x4>

080073b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80073b6:	b480      	push	{r7}
 80073b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80073ba:	e7fe      	b.n	80073ba <BusFault_Handler+0x4>

080073bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80073bc:	b480      	push	{r7}
 80073be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80073c0:	e7fe      	b.n	80073c0 <UsageFault_Handler+0x4>

080073c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80073c2:	b480      	push	{r7}
 80073c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80073c6:	bf00      	nop
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80073d0:	b480      	push	{r7}
 80073d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80073d4:	bf00      	nop
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80073de:	b480      	push	{r7}
 80073e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80073e2:	bf00      	nop
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80073f0:	f7fa fd20 	bl	8001e34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80073f4:	bf00      	nop
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80073fc:	4802      	ldr	r0, [pc, #8]	; (8007408 <DMA1_Channel1_IRQHandler+0x10>)
 80073fe:	f7fc fba4 	bl	8003b4a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007402:	bf00      	nop
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	200007cc 	.word	0x200007cc

0800740c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007410:	4802      	ldr	r0, [pc, #8]	; (800741c <DMA1_Channel2_IRQHandler+0x10>)
 8007412:	f7fc fb9a 	bl	8003b4a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007416:	bf00      	nop
 8007418:	bd80      	pop	{r7, pc}
 800741a:	bf00      	nop
 800741c:	20000810 	.word	0x20000810

08007420 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8007424:	4802      	ldr	r0, [pc, #8]	; (8007430 <CAN_RX0_IRQHandler+0x10>)
 8007426:	f7fb ffb5 	bl	8003394 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 800742a:	bf00      	nop
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	20000854 	.word	0x20000854

08007434 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8007438:	4802      	ldr	r0, [pc, #8]	; (8007444 <CAN_RX1_IRQHandler+0x10>)
 800743a:	f7fb ffab 	bl	8003394 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 800743e:	bf00      	nop
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	20000854 	.word	0x20000854

08007448 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800744c:	4802      	ldr	r0, [pc, #8]	; (8007458 <TIM6_DAC1_IRQHandler+0x10>)
 800744e:	f7fe f9b3 	bl	80057b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8007452:	bf00      	nop
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	200008c8 	.word	0x200008c8

0800745c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800745c:	b480      	push	{r7}
 800745e:	af00      	add	r7, sp, #0
	return 1;
 8007460:	2301      	movs	r3, #1
}
 8007462:	4618      	mov	r0, r3
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <_kill>:

int _kill(int pid, int sig)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8007476:	f000 f9f1 	bl	800785c <__errno>
 800747a:	4602      	mov	r2, r0
 800747c:	2316      	movs	r3, #22
 800747e:	6013      	str	r3, [r2, #0]
	return -1;
 8007480:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007484:	4618      	mov	r0, r3
 8007486:	3708      	adds	r7, #8
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <_exit>:

void _exit (int status)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8007494:	f04f 31ff 	mov.w	r1, #4294967295
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f7ff ffe7 	bl	800746c <_kill>
	while (1) {}		/* Make sure we hang here */
 800749e:	e7fe      	b.n	800749e <_exit+0x12>

080074a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80074a0:	b590      	push	{r4, r7, lr}
 80074a2:	b087      	sub	sp, #28
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80074ac:	2300      	movs	r3, #0
 80074ae:	617b      	str	r3, [r7, #20]
 80074b0:	e00a      	b.n	80074c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80074b2:	68bc      	ldr	r4, [r7, #8]
 80074b4:	1c63      	adds	r3, r4, #1
 80074b6:	60bb      	str	r3, [r7, #8]
 80074b8:	f7ff ff2a 	bl	8007310 <__io_getchar>
 80074bc:	4603      	mov	r3, r0
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	3301      	adds	r3, #1
 80074c6:	617b      	str	r3, [r7, #20]
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	dbf0      	blt.n	80074b2 <_read+0x12>
	}

return len;
 80074d0:	687b      	ldr	r3, [r7, #4]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	371c      	adds	r7, #28
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd90      	pop	{r4, r7, pc}

080074da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b086      	sub	sp, #24
 80074de:	af00      	add	r7, sp, #0
 80074e0:	60f8      	str	r0, [r7, #12]
 80074e2:	60b9      	str	r1, [r7, #8]
 80074e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80074e6:	2300      	movs	r3, #0
 80074e8:	617b      	str	r3, [r7, #20]
 80074ea:	e009      	b.n	8007500 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	1c5a      	adds	r2, r3, #1
 80074f0:	60ba      	str	r2, [r7, #8]
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7ff fef9 	bl	80072ec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	3301      	adds	r3, #1
 80074fe:	617b      	str	r3, [r7, #20]
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	429a      	cmp	r2, r3
 8007506:	dbf1      	blt.n	80074ec <_write+0x12>
	}
	return len;
 8007508:	687b      	ldr	r3, [r7, #4]
}
 800750a:	4618      	mov	r0, r3
 800750c:	3718      	adds	r7, #24
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
	...

08007514 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800751c:	4b11      	ldr	r3, [pc, #68]	; (8007564 <_sbrk+0x50>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d102      	bne.n	800752a <_sbrk+0x16>
		heap_end = &end;
 8007524:	4b0f      	ldr	r3, [pc, #60]	; (8007564 <_sbrk+0x50>)
 8007526:	4a10      	ldr	r2, [pc, #64]	; (8007568 <_sbrk+0x54>)
 8007528:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800752a:	4b0e      	ldr	r3, [pc, #56]	; (8007564 <_sbrk+0x50>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007530:	4b0c      	ldr	r3, [pc, #48]	; (8007564 <_sbrk+0x50>)
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4413      	add	r3, r2
 8007538:	466a      	mov	r2, sp
 800753a:	4293      	cmp	r3, r2
 800753c:	d907      	bls.n	800754e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800753e:	f000 f98d 	bl	800785c <__errno>
 8007542:	4602      	mov	r2, r0
 8007544:	230c      	movs	r3, #12
 8007546:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007548:	f04f 33ff 	mov.w	r3, #4294967295
 800754c:	e006      	b.n	800755c <_sbrk+0x48>
	}

	heap_end += incr;
 800754e:	4b05      	ldr	r3, [pc, #20]	; (8007564 <_sbrk+0x50>)
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4413      	add	r3, r2
 8007556:	4a03      	ldr	r2, [pc, #12]	; (8007564 <_sbrk+0x50>)
 8007558:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800755a:	68fb      	ldr	r3, [r7, #12]
}
 800755c:	4618      	mov	r0, r3
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}
 8007564:	200006e8 	.word	0x200006e8
 8007568:	20000988 	.word	0x20000988

0800756c <_close>:

int _close(int file)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
	return -1;
 8007574:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007578:	4618      	mov	r0, r3
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007594:	605a      	str	r2, [r3, #4]
	return 0;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	370c      	adds	r7, #12
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <_isatty>:

int _isatty(int file)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
	return 1;
 80075ac:	2301      	movs	r3, #1
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	370c      	adds	r7, #12
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b085      	sub	sp, #20
 80075be:	af00      	add	r7, sp, #0
 80075c0:	60f8      	str	r0, [r7, #12]
 80075c2:	60b9      	str	r1, [r7, #8]
 80075c4:	607a      	str	r2, [r7, #4]
	return 0;
 80075c6:	2300      	movs	r3, #0
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3714      	adds	r7, #20
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80075d4:	b480      	push	{r7}
 80075d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80075d8:	4a1f      	ldr	r2, [pc, #124]	; (8007658 <SystemInit+0x84>)
 80075da:	4b1f      	ldr	r3, [pc, #124]	; (8007658 <SystemInit+0x84>)
 80075dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80075e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80075e8:	4a1c      	ldr	r2, [pc, #112]	; (800765c <SystemInit+0x88>)
 80075ea:	4b1c      	ldr	r3, [pc, #112]	; (800765c <SystemInit+0x88>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f043 0301 	orr.w	r3, r3, #1
 80075f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80075f4:	4919      	ldr	r1, [pc, #100]	; (800765c <SystemInit+0x88>)
 80075f6:	4b19      	ldr	r3, [pc, #100]	; (800765c <SystemInit+0x88>)
 80075f8:	685a      	ldr	r2, [r3, #4]
 80075fa:	4b19      	ldr	r3, [pc, #100]	; (8007660 <SystemInit+0x8c>)
 80075fc:	4013      	ands	r3, r2
 80075fe:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8007600:	4a16      	ldr	r2, [pc, #88]	; (800765c <SystemInit+0x88>)
 8007602:	4b16      	ldr	r3, [pc, #88]	; (800765c <SystemInit+0x88>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800760a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800760e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007610:	4a12      	ldr	r2, [pc, #72]	; (800765c <SystemInit+0x88>)
 8007612:	4b12      	ldr	r3, [pc, #72]	; (800765c <SystemInit+0x88>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800761a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800761c:	4a0f      	ldr	r2, [pc, #60]	; (800765c <SystemInit+0x88>)
 800761e:	4b0f      	ldr	r3, [pc, #60]	; (800765c <SystemInit+0x88>)
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007626:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8007628:	4a0c      	ldr	r2, [pc, #48]	; (800765c <SystemInit+0x88>)
 800762a:	4b0c      	ldr	r3, [pc, #48]	; (800765c <SystemInit+0x88>)
 800762c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762e:	f023 030f 	bic.w	r3, r3, #15
 8007632:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8007634:	4909      	ldr	r1, [pc, #36]	; (800765c <SystemInit+0x88>)
 8007636:	4b09      	ldr	r3, [pc, #36]	; (800765c <SystemInit+0x88>)
 8007638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800763a:	4b0a      	ldr	r3, [pc, #40]	; (8007664 <SystemInit+0x90>)
 800763c:	4013      	ands	r3, r2
 800763e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8007640:	4b06      	ldr	r3, [pc, #24]	; (800765c <SystemInit+0x88>)
 8007642:	2200      	movs	r2, #0
 8007644:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007646:	4b04      	ldr	r3, [pc, #16]	; (8007658 <SystemInit+0x84>)
 8007648:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800764c:	609a      	str	r2, [r3, #8]
#endif
}
 800764e:	bf00      	nop
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr
 8007658:	e000ed00 	.word	0xe000ed00
 800765c:	40021000 	.word	0x40021000
 8007660:	f87fc00c 	.word	0xf87fc00c
 8007664:	ff00fccc 	.word	0xff00fccc

08007668 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800766e:	1d3b      	adds	r3, r7, #4
 8007670:	2200      	movs	r2, #0
 8007672:	601a      	str	r2, [r3, #0]
 8007674:	605a      	str	r2, [r3, #4]
 8007676:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 8007678:	4b14      	ldr	r3, [pc, #80]	; (80076cc <MX_TIM6_Init+0x64>)
 800767a:	4a15      	ldr	r2, [pc, #84]	; (80076d0 <MX_TIM6_Init+0x68>)
 800767c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800767e:	4b13      	ldr	r3, [pc, #76]	; (80076cc <MX_TIM6_Init+0x64>)
 8007680:	2200      	movs	r2, #0
 8007682:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007684:	4b11      	ldr	r3, [pc, #68]	; (80076cc <MX_TIM6_Init+0x64>)
 8007686:	2200      	movs	r2, #0
 8007688:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0;
 800768a:	4b10      	ldr	r3, [pc, #64]	; (80076cc <MX_TIM6_Init+0x64>)
 800768c:	2200      	movs	r2, #0
 800768e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007690:	4b0e      	ldr	r3, [pc, #56]	; (80076cc <MX_TIM6_Init+0x64>)
 8007692:	2200      	movs	r2, #0
 8007694:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007696:	480d      	ldr	r0, [pc, #52]	; (80076cc <MX_TIM6_Init+0x64>)
 8007698:	f7fe f848 	bl	800572c <HAL_TIM_Base_Init>
 800769c:	4603      	mov	r3, r0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d001      	beq.n	80076a6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80076a2:	f7ff fe1c 	bl	80072de <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80076a6:	2300      	movs	r3, #0
 80076a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80076aa:	2300      	movs	r3, #0
 80076ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80076ae:	1d3b      	adds	r3, r7, #4
 80076b0:	4619      	mov	r1, r3
 80076b2:	4806      	ldr	r0, [pc, #24]	; (80076cc <MX_TIM6_Init+0x64>)
 80076b4:	f7fe fa42 	bl	8005b3c <HAL_TIMEx_MasterConfigSynchronization>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80076be:	f7ff fe0e 	bl	80072de <Error_Handler>
  }

}
 80076c2:	bf00      	nop
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	200008c8 	.word	0x200008c8
 80076d0:	40001000 	.word	0x40001000

080076d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a0d      	ldr	r2, [pc, #52]	; (8007718 <HAL_TIM_Base_MspInit+0x44>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d113      	bne.n	800770e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80076e6:	4a0d      	ldr	r2, [pc, #52]	; (800771c <HAL_TIM_Base_MspInit+0x48>)
 80076e8:	4b0c      	ldr	r3, [pc, #48]	; (800771c <HAL_TIM_Base_MspInit+0x48>)
 80076ea:	69db      	ldr	r3, [r3, #28]
 80076ec:	f043 0310 	orr.w	r3, r3, #16
 80076f0:	61d3      	str	r3, [r2, #28]
 80076f2:	4b0a      	ldr	r3, [pc, #40]	; (800771c <HAL_TIM_Base_MspInit+0x48>)
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f003 0310 	and.w	r3, r3, #16
 80076fa:	60fb      	str	r3, [r7, #12]
 80076fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80076fe:	2200      	movs	r2, #0
 8007700:	2100      	movs	r1, #0
 8007702:	2036      	movs	r0, #54	; 0x36
 8007704:	f7fc f945 	bl	8003992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8007708:	2036      	movs	r0, #54	; 0x36
 800770a:	f7fc f95e 	bl	80039ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800770e:	bf00      	nop
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	40001000 	.word	0x40001000
 800771c:	40021000 	.word	0x40021000

08007720 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8007724:	4b14      	ldr	r3, [pc, #80]	; (8007778 <MX_USART2_UART_Init+0x58>)
 8007726:	4a15      	ldr	r2, [pc, #84]	; (800777c <MX_USART2_UART_Init+0x5c>)
 8007728:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800772a:	4b13      	ldr	r3, [pc, #76]	; (8007778 <MX_USART2_UART_Init+0x58>)
 800772c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007730:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007732:	4b11      	ldr	r3, [pc, #68]	; (8007778 <MX_USART2_UART_Init+0x58>)
 8007734:	2200      	movs	r2, #0
 8007736:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007738:	4b0f      	ldr	r3, [pc, #60]	; (8007778 <MX_USART2_UART_Init+0x58>)
 800773a:	2200      	movs	r2, #0
 800773c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800773e:	4b0e      	ldr	r3, [pc, #56]	; (8007778 <MX_USART2_UART_Init+0x58>)
 8007740:	2200      	movs	r2, #0
 8007742:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007744:	4b0c      	ldr	r3, [pc, #48]	; (8007778 <MX_USART2_UART_Init+0x58>)
 8007746:	220c      	movs	r2, #12
 8007748:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800774a:	4b0b      	ldr	r3, [pc, #44]	; (8007778 <MX_USART2_UART_Init+0x58>)
 800774c:	2200      	movs	r2, #0
 800774e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007750:	4b09      	ldr	r3, [pc, #36]	; (8007778 <MX_USART2_UART_Init+0x58>)
 8007752:	2200      	movs	r2, #0
 8007754:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007756:	4b08      	ldr	r3, [pc, #32]	; (8007778 <MX_USART2_UART_Init+0x58>)
 8007758:	2200      	movs	r2, #0
 800775a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800775c:	4b06      	ldr	r3, [pc, #24]	; (8007778 <MX_USART2_UART_Init+0x58>)
 800775e:	2200      	movs	r2, #0
 8007760:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007762:	4805      	ldr	r0, [pc, #20]	; (8007778 <MX_USART2_UART_Init+0x58>)
 8007764:	f7fe fa56 	bl	8005c14 <HAL_UART_Init>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d001      	beq.n	8007772 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800776e:	f7ff fdb6 	bl	80072de <Error_Handler>
  }

}
 8007772:	bf00      	nop
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	20000908 	.word	0x20000908
 800777c:	40004400 	.word	0x40004400

08007780 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b08a      	sub	sp, #40	; 0x28
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007788:	f107 0314 	add.w	r3, r7, #20
 800778c:	2200      	movs	r2, #0
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	605a      	str	r2, [r3, #4]
 8007792:	609a      	str	r2, [r3, #8]
 8007794:	60da      	str	r2, [r3, #12]
 8007796:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a18      	ldr	r2, [pc, #96]	; (8007800 <HAL_UART_MspInit+0x80>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d129      	bne.n	80077f6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80077a2:	4a18      	ldr	r2, [pc, #96]	; (8007804 <HAL_UART_MspInit+0x84>)
 80077a4:	4b17      	ldr	r3, [pc, #92]	; (8007804 <HAL_UART_MspInit+0x84>)
 80077a6:	69db      	ldr	r3, [r3, #28]
 80077a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077ac:	61d3      	str	r3, [r2, #28]
 80077ae:	4b15      	ldr	r3, [pc, #84]	; (8007804 <HAL_UART_MspInit+0x84>)
 80077b0:	69db      	ldr	r3, [r3, #28]
 80077b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077b6:	613b      	str	r3, [r7, #16]
 80077b8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077ba:	4a12      	ldr	r2, [pc, #72]	; (8007804 <HAL_UART_MspInit+0x84>)
 80077bc:	4b11      	ldr	r3, [pc, #68]	; (8007804 <HAL_UART_MspInit+0x84>)
 80077be:	695b      	ldr	r3, [r3, #20]
 80077c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077c4:	6153      	str	r3, [r2, #20]
 80077c6:	4b0f      	ldr	r3, [pc, #60]	; (8007804 <HAL_UART_MspInit+0x84>)
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ce:	60fb      	str	r3, [r7, #12]
 80077d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80077d2:	f248 0304 	movw	r3, #32772	; 0x8004
 80077d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077d8:	2302      	movs	r3, #2
 80077da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077dc:	2300      	movs	r3, #0
 80077de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80077e0:	2303      	movs	r3, #3
 80077e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80077e4:	2307      	movs	r3, #7
 80077e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077e8:	f107 0314 	add.w	r3, r7, #20
 80077ec:	4619      	mov	r1, r3
 80077ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80077f2:	f7fc fa9b 	bl	8003d2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80077f6:	bf00      	nop
 80077f8:	3728      	adds	r7, #40	; 0x28
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	40004400 	.word	0x40004400
 8007804:	40021000 	.word	0x40021000

08007808 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007808:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007840 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800780c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800780e:	e003      	b.n	8007818 <LoopCopyDataInit>

08007810 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007810:	4b0c      	ldr	r3, [pc, #48]	; (8007844 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007812:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007814:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007816:	3104      	adds	r1, #4

08007818 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007818:	480b      	ldr	r0, [pc, #44]	; (8007848 <LoopForever+0xa>)
	ldr	r3, =_edata
 800781a:	4b0c      	ldr	r3, [pc, #48]	; (800784c <LoopForever+0xe>)
	adds	r2, r0, r1
 800781c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800781e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007820:	d3f6      	bcc.n	8007810 <CopyDataInit>
	ldr	r2, =_sbss
 8007822:	4a0b      	ldr	r2, [pc, #44]	; (8007850 <LoopForever+0x12>)
	b	LoopFillZerobss
 8007824:	e002      	b.n	800782c <LoopFillZerobss>

08007826 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007826:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007828:	f842 3b04 	str.w	r3, [r2], #4

0800782c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800782c:	4b09      	ldr	r3, [pc, #36]	; (8007854 <LoopForever+0x16>)
	cmp	r2, r3
 800782e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007830:	d3f9      	bcc.n	8007826 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007832:	f7ff fecf 	bl	80075d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007836:	f000 f817 	bl	8007868 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800783a:	f7ff fc93 	bl	8007164 <main>

0800783e <LoopForever>:

LoopForever:
    b LoopForever
 800783e:	e7fe      	b.n	800783e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007840:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8007844:	0800ba20 	.word	0x0800ba20
	ldr	r0, =_sdata
 8007848:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800784c:	2000067c 	.word	0x2000067c
	ldr	r2, =_sbss
 8007850:	2000067c 	.word	0x2000067c
	ldr	r3, = _ebss
 8007854:	20000988 	.word	0x20000988

08007858 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007858:	e7fe      	b.n	8007858 <ADC1_2_IRQHandler>
	...

0800785c <__errno>:
 800785c:	4b01      	ldr	r3, [pc, #4]	; (8007864 <__errno+0x8>)
 800785e:	6818      	ldr	r0, [r3, #0]
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	2000000c 	.word	0x2000000c

08007868 <__libc_init_array>:
 8007868:	b570      	push	{r4, r5, r6, lr}
 800786a:	4e0d      	ldr	r6, [pc, #52]	; (80078a0 <__libc_init_array+0x38>)
 800786c:	4c0d      	ldr	r4, [pc, #52]	; (80078a4 <__libc_init_array+0x3c>)
 800786e:	1ba4      	subs	r4, r4, r6
 8007870:	10a4      	asrs	r4, r4, #2
 8007872:	2500      	movs	r5, #0
 8007874:	42a5      	cmp	r5, r4
 8007876:	d109      	bne.n	800788c <__libc_init_array+0x24>
 8007878:	4e0b      	ldr	r6, [pc, #44]	; (80078a8 <__libc_init_array+0x40>)
 800787a:	4c0c      	ldr	r4, [pc, #48]	; (80078ac <__libc_init_array+0x44>)
 800787c:	f003 fe7e 	bl	800b57c <_init>
 8007880:	1ba4      	subs	r4, r4, r6
 8007882:	10a4      	asrs	r4, r4, #2
 8007884:	2500      	movs	r5, #0
 8007886:	42a5      	cmp	r5, r4
 8007888:	d105      	bne.n	8007896 <__libc_init_array+0x2e>
 800788a:	bd70      	pop	{r4, r5, r6, pc}
 800788c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007890:	4798      	blx	r3
 8007892:	3501      	adds	r5, #1
 8007894:	e7ee      	b.n	8007874 <__libc_init_array+0xc>
 8007896:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800789a:	4798      	blx	r3
 800789c:	3501      	adds	r5, #1
 800789e:	e7f2      	b.n	8007886 <__libc_init_array+0x1e>
 80078a0:	0800ba18 	.word	0x0800ba18
 80078a4:	0800ba18 	.word	0x0800ba18
 80078a8:	0800ba18 	.word	0x0800ba18
 80078ac:	0800ba1c 	.word	0x0800ba1c

080078b0 <memset>:
 80078b0:	4402      	add	r2, r0
 80078b2:	4603      	mov	r3, r0
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d100      	bne.n	80078ba <memset+0xa>
 80078b8:	4770      	bx	lr
 80078ba:	f803 1b01 	strb.w	r1, [r3], #1
 80078be:	e7f9      	b.n	80078b4 <memset+0x4>

080078c0 <printf>:
 80078c0:	b40f      	push	{r0, r1, r2, r3}
 80078c2:	4b0a      	ldr	r3, [pc, #40]	; (80078ec <printf+0x2c>)
 80078c4:	b513      	push	{r0, r1, r4, lr}
 80078c6:	681c      	ldr	r4, [r3, #0]
 80078c8:	b124      	cbz	r4, 80078d4 <printf+0x14>
 80078ca:	69a3      	ldr	r3, [r4, #24]
 80078cc:	b913      	cbnz	r3, 80078d4 <printf+0x14>
 80078ce:	4620      	mov	r0, r4
 80078d0:	f002 f94e 	bl	8009b70 <__sinit>
 80078d4:	ab05      	add	r3, sp, #20
 80078d6:	9a04      	ldr	r2, [sp, #16]
 80078d8:	68a1      	ldr	r1, [r4, #8]
 80078da:	9301      	str	r3, [sp, #4]
 80078dc:	4620      	mov	r0, r4
 80078de:	f000 f8db 	bl	8007a98 <_vfprintf_r>
 80078e2:	b002      	add	sp, #8
 80078e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078e8:	b004      	add	sp, #16
 80078ea:	4770      	bx	lr
 80078ec:	2000000c 	.word	0x2000000c

080078f0 <setbuf>:
 80078f0:	2900      	cmp	r1, #0
 80078f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078f6:	bf0c      	ite	eq
 80078f8:	2202      	moveq	r2, #2
 80078fa:	2200      	movne	r2, #0
 80078fc:	f000 b800 	b.w	8007900 <setvbuf>

08007900 <setvbuf>:
 8007900:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007904:	461d      	mov	r5, r3
 8007906:	4b60      	ldr	r3, [pc, #384]	; (8007a88 <setvbuf+0x188>)
 8007908:	681e      	ldr	r6, [r3, #0]
 800790a:	4604      	mov	r4, r0
 800790c:	460f      	mov	r7, r1
 800790e:	4690      	mov	r8, r2
 8007910:	b126      	cbz	r6, 800791c <setvbuf+0x1c>
 8007912:	69b3      	ldr	r3, [r6, #24]
 8007914:	b913      	cbnz	r3, 800791c <setvbuf+0x1c>
 8007916:	4630      	mov	r0, r6
 8007918:	f002 f92a 	bl	8009b70 <__sinit>
 800791c:	4b5b      	ldr	r3, [pc, #364]	; (8007a8c <setvbuf+0x18c>)
 800791e:	429c      	cmp	r4, r3
 8007920:	d166      	bne.n	80079f0 <setvbuf+0xf0>
 8007922:	6874      	ldr	r4, [r6, #4]
 8007924:	f1b8 0f02 	cmp.w	r8, #2
 8007928:	d006      	beq.n	8007938 <setvbuf+0x38>
 800792a:	f1b8 0f01 	cmp.w	r8, #1
 800792e:	f200 80a7 	bhi.w	8007a80 <setvbuf+0x180>
 8007932:	2d00      	cmp	r5, #0
 8007934:	f2c0 80a4 	blt.w	8007a80 <setvbuf+0x180>
 8007938:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800793a:	07da      	lsls	r2, r3, #31
 800793c:	d405      	bmi.n	800794a <setvbuf+0x4a>
 800793e:	89a3      	ldrh	r3, [r4, #12]
 8007940:	059b      	lsls	r3, r3, #22
 8007942:	d402      	bmi.n	800794a <setvbuf+0x4a>
 8007944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007946:	f002 fad3 	bl	8009ef0 <__retarget_lock_acquire_recursive>
 800794a:	4621      	mov	r1, r4
 800794c:	4630      	mov	r0, r6
 800794e:	f002 f87b 	bl	8009a48 <_fflush_r>
 8007952:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007954:	b141      	cbz	r1, 8007968 <setvbuf+0x68>
 8007956:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800795a:	4299      	cmp	r1, r3
 800795c:	d002      	beq.n	8007964 <setvbuf+0x64>
 800795e:	4630      	mov	r0, r6
 8007960:	f002 f9dc 	bl	8009d1c <_free_r>
 8007964:	2300      	movs	r3, #0
 8007966:	6363      	str	r3, [r4, #52]	; 0x34
 8007968:	2300      	movs	r3, #0
 800796a:	61a3      	str	r3, [r4, #24]
 800796c:	6063      	str	r3, [r4, #4]
 800796e:	89a3      	ldrh	r3, [r4, #12]
 8007970:	0618      	lsls	r0, r3, #24
 8007972:	d503      	bpl.n	800797c <setvbuf+0x7c>
 8007974:	6921      	ldr	r1, [r4, #16]
 8007976:	4630      	mov	r0, r6
 8007978:	f002 f9d0 	bl	8009d1c <_free_r>
 800797c:	89a3      	ldrh	r3, [r4, #12]
 800797e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007982:	f023 0303 	bic.w	r3, r3, #3
 8007986:	f1b8 0f02 	cmp.w	r8, #2
 800798a:	81a3      	strh	r3, [r4, #12]
 800798c:	d072      	beq.n	8007a74 <setvbuf+0x174>
 800798e:	ab01      	add	r3, sp, #4
 8007990:	466a      	mov	r2, sp
 8007992:	4621      	mov	r1, r4
 8007994:	4630      	mov	r0, r6
 8007996:	f002 faad 	bl	8009ef4 <__swhatbuf_r>
 800799a:	89a3      	ldrh	r3, [r4, #12]
 800799c:	4318      	orrs	r0, r3
 800799e:	81a0      	strh	r0, [r4, #12]
 80079a0:	2d00      	cmp	r5, #0
 80079a2:	d12f      	bne.n	8007a04 <setvbuf+0x104>
 80079a4:	9d00      	ldr	r5, [sp, #0]
 80079a6:	4628      	mov	r0, r5
 80079a8:	f002 fb10 	bl	8009fcc <malloc>
 80079ac:	4607      	mov	r7, r0
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d162      	bne.n	8007a78 <setvbuf+0x178>
 80079b2:	f8dd 9000 	ldr.w	r9, [sp]
 80079b6:	45a9      	cmp	r9, r5
 80079b8:	d150      	bne.n	8007a5c <setvbuf+0x15c>
 80079ba:	f04f 35ff 	mov.w	r5, #4294967295
 80079be:	2200      	movs	r2, #0
 80079c0:	60a2      	str	r2, [r4, #8]
 80079c2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80079c6:	6022      	str	r2, [r4, #0]
 80079c8:	6122      	str	r2, [r4, #16]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d0:	6162      	str	r2, [r4, #20]
 80079d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80079d4:	f043 0302 	orr.w	r3, r3, #2
 80079d8:	07d1      	lsls	r1, r2, #31
 80079da:	81a3      	strh	r3, [r4, #12]
 80079dc:	d404      	bmi.n	80079e8 <setvbuf+0xe8>
 80079de:	059b      	lsls	r3, r3, #22
 80079e0:	d402      	bmi.n	80079e8 <setvbuf+0xe8>
 80079e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079e4:	f002 fa85 	bl	8009ef2 <__retarget_lock_release_recursive>
 80079e8:	4628      	mov	r0, r5
 80079ea:	b003      	add	sp, #12
 80079ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079f0:	4b27      	ldr	r3, [pc, #156]	; (8007a90 <setvbuf+0x190>)
 80079f2:	429c      	cmp	r4, r3
 80079f4:	d101      	bne.n	80079fa <setvbuf+0xfa>
 80079f6:	68b4      	ldr	r4, [r6, #8]
 80079f8:	e794      	b.n	8007924 <setvbuf+0x24>
 80079fa:	4b26      	ldr	r3, [pc, #152]	; (8007a94 <setvbuf+0x194>)
 80079fc:	429c      	cmp	r4, r3
 80079fe:	bf08      	it	eq
 8007a00:	68f4      	ldreq	r4, [r6, #12]
 8007a02:	e78f      	b.n	8007924 <setvbuf+0x24>
 8007a04:	2f00      	cmp	r7, #0
 8007a06:	d0ce      	beq.n	80079a6 <setvbuf+0xa6>
 8007a08:	69b3      	ldr	r3, [r6, #24]
 8007a0a:	b913      	cbnz	r3, 8007a12 <setvbuf+0x112>
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	f002 f8af 	bl	8009b70 <__sinit>
 8007a12:	9b00      	ldr	r3, [sp, #0]
 8007a14:	6127      	str	r7, [r4, #16]
 8007a16:	429d      	cmp	r5, r3
 8007a18:	bf18      	it	ne
 8007a1a:	89a3      	ldrhne	r3, [r4, #12]
 8007a1c:	6027      	str	r7, [r4, #0]
 8007a1e:	bf1c      	itt	ne
 8007a20:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8007a24:	81a3      	strhne	r3, [r4, #12]
 8007a26:	f1b8 0f01 	cmp.w	r8, #1
 8007a2a:	bf08      	it	eq
 8007a2c:	89a3      	ldrheq	r3, [r4, #12]
 8007a2e:	6165      	str	r5, [r4, #20]
 8007a30:	bf04      	itt	eq
 8007a32:	f043 0301 	orreq.w	r3, r3, #1
 8007a36:	81a3      	strheq	r3, [r4, #12]
 8007a38:	89a3      	ldrh	r3, [r4, #12]
 8007a3a:	f013 0208 	ands.w	r2, r3, #8
 8007a3e:	d01d      	beq.n	8007a7c <setvbuf+0x17c>
 8007a40:	07da      	lsls	r2, r3, #31
 8007a42:	bf41      	itttt	mi
 8007a44:	2200      	movmi	r2, #0
 8007a46:	426d      	negmi	r5, r5
 8007a48:	60a2      	strmi	r2, [r4, #8]
 8007a4a:	61a5      	strmi	r5, [r4, #24]
 8007a4c:	bf58      	it	pl
 8007a4e:	60a5      	strpl	r5, [r4, #8]
 8007a50:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007a52:	f015 0501 	ands.w	r5, r5, #1
 8007a56:	d0c2      	beq.n	80079de <setvbuf+0xde>
 8007a58:	2500      	movs	r5, #0
 8007a5a:	e7c5      	b.n	80079e8 <setvbuf+0xe8>
 8007a5c:	4648      	mov	r0, r9
 8007a5e:	f002 fab5 	bl	8009fcc <malloc>
 8007a62:	4607      	mov	r7, r0
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d0a8      	beq.n	80079ba <setvbuf+0xba>
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a6e:	81a3      	strh	r3, [r4, #12]
 8007a70:	464d      	mov	r5, r9
 8007a72:	e7c9      	b.n	8007a08 <setvbuf+0x108>
 8007a74:	2500      	movs	r5, #0
 8007a76:	e7a2      	b.n	80079be <setvbuf+0xbe>
 8007a78:	46a9      	mov	r9, r5
 8007a7a:	e7f5      	b.n	8007a68 <setvbuf+0x168>
 8007a7c:	60a2      	str	r2, [r4, #8]
 8007a7e:	e7e7      	b.n	8007a50 <setvbuf+0x150>
 8007a80:	f04f 35ff 	mov.w	r5, #4294967295
 8007a84:	e7b0      	b.n	80079e8 <setvbuf+0xe8>
 8007a86:	bf00      	nop
 8007a88:	2000000c 	.word	0x2000000c
 8007a8c:	0800b670 	.word	0x0800b670
 8007a90:	0800b690 	.word	0x0800b690
 8007a94:	0800b650 	.word	0x0800b650

08007a98 <_vfprintf_r>:
 8007a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a9c:	b0bd      	sub	sp, #244	; 0xf4
 8007a9e:	4688      	mov	r8, r1
 8007aa0:	4615      	mov	r5, r2
 8007aa2:	461c      	mov	r4, r3
 8007aa4:	461f      	mov	r7, r3
 8007aa6:	4683      	mov	fp, r0
 8007aa8:	f002 fa12 	bl	8009ed0 <_localeconv_r>
 8007aac:	6803      	ldr	r3, [r0, #0]
 8007aae:	930d      	str	r3, [sp, #52]	; 0x34
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7f8 fbdd 	bl	8000270 <strlen>
 8007ab6:	9009      	str	r0, [sp, #36]	; 0x24
 8007ab8:	f1bb 0f00 	cmp.w	fp, #0
 8007abc:	d005      	beq.n	8007aca <_vfprintf_r+0x32>
 8007abe:	f8db 3018 	ldr.w	r3, [fp, #24]
 8007ac2:	b913      	cbnz	r3, 8007aca <_vfprintf_r+0x32>
 8007ac4:	4658      	mov	r0, fp
 8007ac6:	f002 f853 	bl	8009b70 <__sinit>
 8007aca:	4b99      	ldr	r3, [pc, #612]	; (8007d30 <_vfprintf_r+0x298>)
 8007acc:	4598      	cmp	r8, r3
 8007ace:	d137      	bne.n	8007b40 <_vfprintf_r+0xa8>
 8007ad0:	f8db 8004 	ldr.w	r8, [fp, #4]
 8007ad4:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8007ad8:	07d8      	lsls	r0, r3, #31
 8007ada:	d407      	bmi.n	8007aec <_vfprintf_r+0x54>
 8007adc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007ae0:	0599      	lsls	r1, r3, #22
 8007ae2:	d403      	bmi.n	8007aec <_vfprintf_r+0x54>
 8007ae4:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8007ae8:	f002 fa02 	bl	8009ef0 <__retarget_lock_acquire_recursive>
 8007aec:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8007af0:	049a      	lsls	r2, r3, #18
 8007af2:	d409      	bmi.n	8007b08 <_vfprintf_r+0x70>
 8007af4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007af8:	f8a8 300c 	strh.w	r3, [r8, #12]
 8007afc:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8007b00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b04:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8007b08:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007b0c:	071e      	lsls	r6, r3, #28
 8007b0e:	d502      	bpl.n	8007b16 <_vfprintf_r+0x7e>
 8007b10:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007b14:	bb03      	cbnz	r3, 8007b58 <_vfprintf_r+0xc0>
 8007b16:	4641      	mov	r1, r8
 8007b18:	4658      	mov	r0, fp
 8007b1a:	f001 f839 	bl	8008b90 <__swsetup_r>
 8007b1e:	b1d8      	cbz	r0, 8007b58 <_vfprintf_r+0xc0>
 8007b20:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8007b24:	07dd      	lsls	r5, r3, #31
 8007b26:	d407      	bmi.n	8007b38 <_vfprintf_r+0xa0>
 8007b28:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007b2c:	059c      	lsls	r4, r3, #22
 8007b2e:	d403      	bmi.n	8007b38 <_vfprintf_r+0xa0>
 8007b30:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8007b34:	f002 f9dd 	bl	8009ef2 <__retarget_lock_release_recursive>
 8007b38:	f04f 33ff 	mov.w	r3, #4294967295
 8007b3c:	930a      	str	r3, [sp, #40]	; 0x28
 8007b3e:	e026      	b.n	8007b8e <_vfprintf_r+0xf6>
 8007b40:	4b7c      	ldr	r3, [pc, #496]	; (8007d34 <_vfprintf_r+0x29c>)
 8007b42:	4598      	cmp	r8, r3
 8007b44:	d102      	bne.n	8007b4c <_vfprintf_r+0xb4>
 8007b46:	f8db 8008 	ldr.w	r8, [fp, #8]
 8007b4a:	e7c3      	b.n	8007ad4 <_vfprintf_r+0x3c>
 8007b4c:	4b7a      	ldr	r3, [pc, #488]	; (8007d38 <_vfprintf_r+0x2a0>)
 8007b4e:	4598      	cmp	r8, r3
 8007b50:	bf08      	it	eq
 8007b52:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8007b56:	e7bd      	b.n	8007ad4 <_vfprintf_r+0x3c>
 8007b58:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007b5c:	f003 021a 	and.w	r2, r3, #26
 8007b60:	2a0a      	cmp	r2, #10
 8007b62:	d118      	bne.n	8007b96 <_vfprintf_r+0xfe>
 8007b64:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8007b68:	2a00      	cmp	r2, #0
 8007b6a:	db14      	blt.n	8007b96 <_vfprintf_r+0xfe>
 8007b6c:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8007b70:	07d0      	lsls	r0, r2, #31
 8007b72:	d405      	bmi.n	8007b80 <_vfprintf_r+0xe8>
 8007b74:	0599      	lsls	r1, r3, #22
 8007b76:	d403      	bmi.n	8007b80 <_vfprintf_r+0xe8>
 8007b78:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8007b7c:	f002 f9b9 	bl	8009ef2 <__retarget_lock_release_recursive>
 8007b80:	4623      	mov	r3, r4
 8007b82:	462a      	mov	r2, r5
 8007b84:	4641      	mov	r1, r8
 8007b86:	4658      	mov	r0, fp
 8007b88:	f000 ffc2 	bl	8008b10 <__sbprintf>
 8007b8c:	900a      	str	r0, [sp, #40]	; 0x28
 8007b8e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007b90:	b03d      	add	sp, #244	; 0xf4
 8007b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b96:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8007d28 <_vfprintf_r+0x290>
 8007b9a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	ac2c      	add	r4, sp, #176	; 0xb0
 8007ba2:	941f      	str	r4, [sp, #124]	; 0x7c
 8007ba4:	9321      	str	r3, [sp, #132]	; 0x84
 8007ba6:	9320      	str	r3, [sp, #128]	; 0x80
 8007ba8:	9505      	str	r5, [sp, #20]
 8007baa:	9303      	str	r3, [sp, #12]
 8007bac:	9311      	str	r3, [sp, #68]	; 0x44
 8007bae:	9310      	str	r3, [sp, #64]	; 0x40
 8007bb0:	930a      	str	r3, [sp, #40]	; 0x28
 8007bb2:	9d05      	ldr	r5, [sp, #20]
 8007bb4:	462b      	mov	r3, r5
 8007bb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bba:	b112      	cbz	r2, 8007bc2 <_vfprintf_r+0x12a>
 8007bbc:	2a25      	cmp	r2, #37	; 0x25
 8007bbe:	f040 8083 	bne.w	8007cc8 <_vfprintf_r+0x230>
 8007bc2:	9b05      	ldr	r3, [sp, #20]
 8007bc4:	1aee      	subs	r6, r5, r3
 8007bc6:	d00d      	beq.n	8007be4 <_vfprintf_r+0x14c>
 8007bc8:	e884 0048 	stmia.w	r4, {r3, r6}
 8007bcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bce:	4433      	add	r3, r6
 8007bd0:	9321      	str	r3, [sp, #132]	; 0x84
 8007bd2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	2b07      	cmp	r3, #7
 8007bd8:	9320      	str	r3, [sp, #128]	; 0x80
 8007bda:	dc77      	bgt.n	8007ccc <_vfprintf_r+0x234>
 8007bdc:	3408      	adds	r4, #8
 8007bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007be0:	4433      	add	r3, r6
 8007be2:	930a      	str	r3, [sp, #40]	; 0x28
 8007be4:	782b      	ldrb	r3, [r5, #0]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 8739 	beq.w	8008a5e <_vfprintf_r+0xfc6>
 8007bec:	2300      	movs	r3, #0
 8007bee:	1c69      	adds	r1, r5, #1
 8007bf0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	f04f 3aff 	mov.w	sl, #4294967295
 8007bfa:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bfc:	461d      	mov	r5, r3
 8007bfe:	200a      	movs	r0, #10
 8007c00:	1c4e      	adds	r6, r1, #1
 8007c02:	7809      	ldrb	r1, [r1, #0]
 8007c04:	9605      	str	r6, [sp, #20]
 8007c06:	9102      	str	r1, [sp, #8]
 8007c08:	9902      	ldr	r1, [sp, #8]
 8007c0a:	3920      	subs	r1, #32
 8007c0c:	2958      	cmp	r1, #88	; 0x58
 8007c0e:	f200 841d 	bhi.w	800844c <_vfprintf_r+0x9b4>
 8007c12:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007c16:	00b3      	.short	0x00b3
 8007c18:	041b041b 	.word	0x041b041b
 8007c1c:	041b00b8 	.word	0x041b00b8
 8007c20:	041b041b 	.word	0x041b041b
 8007c24:	041b041b 	.word	0x041b041b
 8007c28:	00bb041b 	.word	0x00bb041b
 8007c2c:	041b0065 	.word	0x041b0065
 8007c30:	00c700c4 	.word	0x00c700c4
 8007c34:	00e4041b 	.word	0x00e4041b
 8007c38:	00e700e7 	.word	0x00e700e7
 8007c3c:	00e700e7 	.word	0x00e700e7
 8007c40:	00e700e7 	.word	0x00e700e7
 8007c44:	00e700e7 	.word	0x00e700e7
 8007c48:	041b00e7 	.word	0x041b00e7
 8007c4c:	041b041b 	.word	0x041b041b
 8007c50:	041b041b 	.word	0x041b041b
 8007c54:	041b041b 	.word	0x041b041b
 8007c58:	041b041b 	.word	0x041b041b
 8007c5c:	011b041b 	.word	0x011b041b
 8007c60:	041b0131 	.word	0x041b0131
 8007c64:	041b0131 	.word	0x041b0131
 8007c68:	041b041b 	.word	0x041b041b
 8007c6c:	00fa041b 	.word	0x00fa041b
 8007c70:	041b041b 	.word	0x041b041b
 8007c74:	041b0346 	.word	0x041b0346
 8007c78:	041b041b 	.word	0x041b041b
 8007c7c:	041b041b 	.word	0x041b041b
 8007c80:	041b03ad 	.word	0x041b03ad
 8007c84:	0093041b 	.word	0x0093041b
 8007c88:	041b041b 	.word	0x041b041b
 8007c8c:	041b041b 	.word	0x041b041b
 8007c90:	041b041b 	.word	0x041b041b
 8007c94:	041b041b 	.word	0x041b041b
 8007c98:	041b041b 	.word	0x041b041b
 8007c9c:	006b010d 	.word	0x006b010d
 8007ca0:	01310131 	.word	0x01310131
 8007ca4:	00fd0131 	.word	0x00fd0131
 8007ca8:	041b006b 	.word	0x041b006b
 8007cac:	0100041b 	.word	0x0100041b
 8007cb0:	0328041b 	.word	0x0328041b
 8007cb4:	037c0348 	.word	0x037c0348
 8007cb8:	041b0107 	.word	0x041b0107
 8007cbc:	041b038d 	.word	0x041b038d
 8007cc0:	041b03af 	.word	0x041b03af
 8007cc4:	03c7041b 	.word	0x03c7041b
 8007cc8:	461d      	mov	r5, r3
 8007cca:	e773      	b.n	8007bb4 <_vfprintf_r+0x11c>
 8007ccc:	aa1f      	add	r2, sp, #124	; 0x7c
 8007cce:	4641      	mov	r1, r8
 8007cd0:	4658      	mov	r0, fp
 8007cd2:	f002 fecc 	bl	800aa6e <__sprint_r>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	f040 8699 	bne.w	8008a0e <_vfprintf_r+0xf76>
 8007cdc:	ac2c      	add	r4, sp, #176	; 0xb0
 8007cde:	e77e      	b.n	8007bde <_vfprintf_r+0x146>
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	222b      	movs	r2, #43	; 0x2b
 8007ce4:	9905      	ldr	r1, [sp, #20]
 8007ce6:	e78b      	b.n	8007c00 <_vfprintf_r+0x168>
 8007ce8:	460f      	mov	r7, r1
 8007cea:	e7fb      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007cec:	b10b      	cbz	r3, 8007cf2 <_vfprintf_r+0x25a>
 8007cee:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8007cf2:	06aa      	lsls	r2, r5, #26
 8007cf4:	f140 80b0 	bpl.w	8007e58 <_vfprintf_r+0x3c0>
 8007cf8:	3707      	adds	r7, #7
 8007cfa:	f027 0707 	bic.w	r7, r7, #7
 8007cfe:	f107 0308 	add.w	r3, r7, #8
 8007d02:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007d06:	9304      	str	r3, [sp, #16]
 8007d08:	2e00      	cmp	r6, #0
 8007d0a:	f177 0300 	sbcs.w	r3, r7, #0
 8007d0e:	da06      	bge.n	8007d1e <_vfprintf_r+0x286>
 8007d10:	4276      	negs	r6, r6
 8007d12:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8007d16:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007d1a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e2d0      	b.n	80082c4 <_vfprintf_r+0x82c>
 8007d22:	bf00      	nop
 8007d24:	f3af 8000 	nop.w
	...
 8007d30:	0800b670 	.word	0x0800b670
 8007d34:	0800b690 	.word	0x0800b690
 8007d38:	0800b650 	.word	0x0800b650
 8007d3c:	b10b      	cbz	r3, 8007d42 <_vfprintf_r+0x2aa>
 8007d3e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8007d42:	4ba2      	ldr	r3, [pc, #648]	; (8007fcc <_vfprintf_r+0x534>)
 8007d44:	9311      	str	r3, [sp, #68]	; 0x44
 8007d46:	06a9      	lsls	r1, r5, #26
 8007d48:	f140 8331 	bpl.w	80083ae <_vfprintf_r+0x916>
 8007d4c:	3707      	adds	r7, #7
 8007d4e:	f027 0707 	bic.w	r7, r7, #7
 8007d52:	f107 0308 	add.w	r3, r7, #8
 8007d56:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007d5a:	9304      	str	r3, [sp, #16]
 8007d5c:	07eb      	lsls	r3, r5, #31
 8007d5e:	d50b      	bpl.n	8007d78 <_vfprintf_r+0x2e0>
 8007d60:	ea56 0307 	orrs.w	r3, r6, r7
 8007d64:	d008      	beq.n	8007d78 <_vfprintf_r+0x2e0>
 8007d66:	2330      	movs	r3, #48	; 0x30
 8007d68:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8007d6c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8007d70:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8007d74:	f045 0502 	orr.w	r5, r5, #2
 8007d78:	2302      	movs	r3, #2
 8007d7a:	e2a0      	b.n	80082be <_vfprintf_r+0x826>
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	d1b1      	bne.n	8007ce4 <_vfprintf_r+0x24c>
 8007d80:	2301      	movs	r3, #1
 8007d82:	2220      	movs	r2, #32
 8007d84:	e7ae      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007d86:	f045 0501 	orr.w	r5, r5, #1
 8007d8a:	e7ab      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007d8c:	683e      	ldr	r6, [r7, #0]
 8007d8e:	960b      	str	r6, [sp, #44]	; 0x2c
 8007d90:	2e00      	cmp	r6, #0
 8007d92:	f107 0104 	add.w	r1, r7, #4
 8007d96:	daa7      	bge.n	8007ce8 <_vfprintf_r+0x250>
 8007d98:	4276      	negs	r6, r6
 8007d9a:	960b      	str	r6, [sp, #44]	; 0x2c
 8007d9c:	460f      	mov	r7, r1
 8007d9e:	f045 0504 	orr.w	r5, r5, #4
 8007da2:	e79f      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007da4:	9905      	ldr	r1, [sp, #20]
 8007da6:	1c4e      	adds	r6, r1, #1
 8007da8:	7809      	ldrb	r1, [r1, #0]
 8007daa:	9102      	str	r1, [sp, #8]
 8007dac:	292a      	cmp	r1, #42	; 0x2a
 8007dae:	d010      	beq.n	8007dd2 <_vfprintf_r+0x33a>
 8007db0:	f04f 0a00 	mov.w	sl, #0
 8007db4:	9605      	str	r6, [sp, #20]
 8007db6:	9902      	ldr	r1, [sp, #8]
 8007db8:	3930      	subs	r1, #48	; 0x30
 8007dba:	2909      	cmp	r1, #9
 8007dbc:	f63f af24 	bhi.w	8007c08 <_vfprintf_r+0x170>
 8007dc0:	fb00 1a0a 	mla	sl, r0, sl, r1
 8007dc4:	9905      	ldr	r1, [sp, #20]
 8007dc6:	460e      	mov	r6, r1
 8007dc8:	f816 1b01 	ldrb.w	r1, [r6], #1
 8007dcc:	9102      	str	r1, [sp, #8]
 8007dce:	9605      	str	r6, [sp, #20]
 8007dd0:	e7f1      	b.n	8007db6 <_vfprintf_r+0x31e>
 8007dd2:	6839      	ldr	r1, [r7, #0]
 8007dd4:	9605      	str	r6, [sp, #20]
 8007dd6:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 8007dda:	3704      	adds	r7, #4
 8007ddc:	e782      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007dde:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8007de2:	e77f      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007de4:	2100      	movs	r1, #0
 8007de6:	910b      	str	r1, [sp, #44]	; 0x2c
 8007de8:	9902      	ldr	r1, [sp, #8]
 8007dea:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007dec:	3930      	subs	r1, #48	; 0x30
 8007dee:	fb00 1106 	mla	r1, r0, r6, r1
 8007df2:	910b      	str	r1, [sp, #44]	; 0x2c
 8007df4:	9905      	ldr	r1, [sp, #20]
 8007df6:	460e      	mov	r6, r1
 8007df8:	f816 1b01 	ldrb.w	r1, [r6], #1
 8007dfc:	9102      	str	r1, [sp, #8]
 8007dfe:	9902      	ldr	r1, [sp, #8]
 8007e00:	9605      	str	r6, [sp, #20]
 8007e02:	3930      	subs	r1, #48	; 0x30
 8007e04:	2909      	cmp	r1, #9
 8007e06:	d9ef      	bls.n	8007de8 <_vfprintf_r+0x350>
 8007e08:	e6fe      	b.n	8007c08 <_vfprintf_r+0x170>
 8007e0a:	f045 0508 	orr.w	r5, r5, #8
 8007e0e:	e769      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007e10:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8007e14:	e766      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007e16:	9905      	ldr	r1, [sp, #20]
 8007e18:	7809      	ldrb	r1, [r1, #0]
 8007e1a:	296c      	cmp	r1, #108	; 0x6c
 8007e1c:	d105      	bne.n	8007e2a <_vfprintf_r+0x392>
 8007e1e:	9905      	ldr	r1, [sp, #20]
 8007e20:	3101      	adds	r1, #1
 8007e22:	9105      	str	r1, [sp, #20]
 8007e24:	f045 0520 	orr.w	r5, r5, #32
 8007e28:	e75c      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007e2a:	f045 0510 	orr.w	r5, r5, #16
 8007e2e:	e759      	b.n	8007ce4 <_vfprintf_r+0x24c>
 8007e30:	1d3b      	adds	r3, r7, #4
 8007e32:	9304      	str	r3, [sp, #16]
 8007e34:	2600      	movs	r6, #0
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8007e3c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8007e40:	f04f 0a01 	mov.w	sl, #1
 8007e44:	9608      	str	r6, [sp, #32]
 8007e46:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 8007e4a:	e11e      	b.n	800808a <_vfprintf_r+0x5f2>
 8007e4c:	b10b      	cbz	r3, 8007e52 <_vfprintf_r+0x3ba>
 8007e4e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8007e52:	f045 0510 	orr.w	r5, r5, #16
 8007e56:	e74c      	b.n	8007cf2 <_vfprintf_r+0x25a>
 8007e58:	f015 0f10 	tst.w	r5, #16
 8007e5c:	f107 0304 	add.w	r3, r7, #4
 8007e60:	d003      	beq.n	8007e6a <_vfprintf_r+0x3d2>
 8007e62:	683e      	ldr	r6, [r7, #0]
 8007e64:	9304      	str	r3, [sp, #16]
 8007e66:	17f7      	asrs	r7, r6, #31
 8007e68:	e74e      	b.n	8007d08 <_vfprintf_r+0x270>
 8007e6a:	683e      	ldr	r6, [r7, #0]
 8007e6c:	9304      	str	r3, [sp, #16]
 8007e6e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007e72:	bf18      	it	ne
 8007e74:	b236      	sxthne	r6, r6
 8007e76:	e7f6      	b.n	8007e66 <_vfprintf_r+0x3ce>
 8007e78:	b10b      	cbz	r3, 8007e7e <_vfprintf_r+0x3e6>
 8007e7a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8007e7e:	3707      	adds	r7, #7
 8007e80:	f027 0707 	bic.w	r7, r7, #7
 8007e84:	f107 0308 	add.w	r3, r7, #8
 8007e88:	9304      	str	r3, [sp, #16]
 8007e8a:	ed97 7b00 	vldr	d7, [r7]
 8007e8e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007e92:	9b06      	ldr	r3, [sp, #24]
 8007e94:	9312      	str	r3, [sp, #72]	; 0x48
 8007e96:	9b07      	ldr	r3, [sp, #28]
 8007e98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e9c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea2:	4b4b      	ldr	r3, [pc, #300]	; (8007fd0 <_vfprintf_r+0x538>)
 8007ea4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8007ea8:	f7f8 fe3c 	bl	8000b24 <__aeabi_dcmpun>
 8007eac:	2800      	cmp	r0, #0
 8007eae:	f040 85e3 	bne.w	8008a78 <_vfprintf_r+0xfe0>
 8007eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8007eb6:	4b46      	ldr	r3, [pc, #280]	; (8007fd0 <_vfprintf_r+0x538>)
 8007eb8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8007ebc:	f7f8 fe14 	bl	8000ae8 <__aeabi_dcmple>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	f040 85d9 	bne.w	8008a78 <_vfprintf_r+0xfe0>
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	2300      	movs	r3, #0
 8007eca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ece:	f7f8 fe01 	bl	8000ad4 <__aeabi_dcmplt>
 8007ed2:	b110      	cbz	r0, 8007eda <_vfprintf_r+0x442>
 8007ed4:	232d      	movs	r3, #45	; 0x2d
 8007ed6:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8007eda:	4b3e      	ldr	r3, [pc, #248]	; (8007fd4 <_vfprintf_r+0x53c>)
 8007edc:	4a3e      	ldr	r2, [pc, #248]	; (8007fd8 <_vfprintf_r+0x540>)
 8007ede:	9902      	ldr	r1, [sp, #8]
 8007ee0:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8007ee4:	2947      	cmp	r1, #71	; 0x47
 8007ee6:	bfcc      	ite	gt
 8007ee8:	4691      	movgt	r9, r2
 8007eea:	4699      	movle	r9, r3
 8007eec:	f04f 0a03 	mov.w	sl, #3
 8007ef0:	2600      	movs	r6, #0
 8007ef2:	9608      	str	r6, [sp, #32]
 8007ef4:	e0c9      	b.n	800808a <_vfprintf_r+0x5f2>
 8007ef6:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007efa:	d022      	beq.n	8007f42 <_vfprintf_r+0x4aa>
 8007efc:	9b02      	ldr	r3, [sp, #8]
 8007efe:	f023 0320 	bic.w	r3, r3, #32
 8007f02:	2b47      	cmp	r3, #71	; 0x47
 8007f04:	d104      	bne.n	8007f10 <_vfprintf_r+0x478>
 8007f06:	f1ba 0f00 	cmp.w	sl, #0
 8007f0a:	bf08      	it	eq
 8007f0c:	f04f 0a01 	moveq.w	sl, #1
 8007f10:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8007f14:	9314      	str	r3, [sp, #80]	; 0x50
 8007f16:	9b07      	ldr	r3, [sp, #28]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	da15      	bge.n	8007f48 <_vfprintf_r+0x4b0>
 8007f1c:	9b06      	ldr	r3, [sp, #24]
 8007f1e:	930e      	str	r3, [sp, #56]	; 0x38
 8007f20:	9b07      	ldr	r3, [sp, #28]
 8007f22:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007f26:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f28:	232d      	movs	r3, #45	; 0x2d
 8007f2a:	930c      	str	r3, [sp, #48]	; 0x30
 8007f2c:	9b02      	ldr	r3, [sp, #8]
 8007f2e:	f023 0720 	bic.w	r7, r3, #32
 8007f32:	2f46      	cmp	r7, #70	; 0x46
 8007f34:	d00e      	beq.n	8007f54 <_vfprintf_r+0x4bc>
 8007f36:	2f45      	cmp	r7, #69	; 0x45
 8007f38:	d146      	bne.n	8007fc8 <_vfprintf_r+0x530>
 8007f3a:	f10a 0601 	add.w	r6, sl, #1
 8007f3e:	2102      	movs	r1, #2
 8007f40:	e00a      	b.n	8007f58 <_vfprintf_r+0x4c0>
 8007f42:	f04f 0a06 	mov.w	sl, #6
 8007f46:	e7e3      	b.n	8007f10 <_vfprintf_r+0x478>
 8007f48:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8007f52:	e7ea      	b.n	8007f2a <_vfprintf_r+0x492>
 8007f54:	4656      	mov	r6, sl
 8007f56:	2103      	movs	r1, #3
 8007f58:	ab1d      	add	r3, sp, #116	; 0x74
 8007f5a:	9301      	str	r3, [sp, #4]
 8007f5c:	ab1a      	add	r3, sp, #104	; 0x68
 8007f5e:	9300      	str	r3, [sp, #0]
 8007f60:	4632      	mov	r2, r6
 8007f62:	ab19      	add	r3, sp, #100	; 0x64
 8007f64:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8007f68:	4658      	mov	r0, fp
 8007f6a:	f000 ff0d 	bl	8008d88 <_dtoa_r>
 8007f6e:	2f47      	cmp	r7, #71	; 0x47
 8007f70:	4681      	mov	r9, r0
 8007f72:	d102      	bne.n	8007f7a <_vfprintf_r+0x4e2>
 8007f74:	07eb      	lsls	r3, r5, #31
 8007f76:	f140 858c 	bpl.w	8008a92 <_vfprintf_r+0xffa>
 8007f7a:	eb09 0306 	add.w	r3, r9, r6
 8007f7e:	2f46      	cmp	r7, #70	; 0x46
 8007f80:	9303      	str	r3, [sp, #12]
 8007f82:	d111      	bne.n	8007fa8 <_vfprintf_r+0x510>
 8007f84:	f899 3000 	ldrb.w	r3, [r9]
 8007f88:	2b30      	cmp	r3, #48	; 0x30
 8007f8a:	d109      	bne.n	8007fa0 <_vfprintf_r+0x508>
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	2300      	movs	r3, #0
 8007f90:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007f94:	f7f8 fd94 	bl	8000ac0 <__aeabi_dcmpeq>
 8007f98:	b910      	cbnz	r0, 8007fa0 <_vfprintf_r+0x508>
 8007f9a:	f1c6 0601 	rsb	r6, r6, #1
 8007f9e:	9619      	str	r6, [sp, #100]	; 0x64
 8007fa0:	9a03      	ldr	r2, [sp, #12]
 8007fa2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007fa4:	441a      	add	r2, r3
 8007fa6:	9203      	str	r2, [sp, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	2300      	movs	r3, #0
 8007fac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007fb0:	f7f8 fd86 	bl	8000ac0 <__aeabi_dcmpeq>
 8007fb4:	b990      	cbnz	r0, 8007fdc <_vfprintf_r+0x544>
 8007fb6:	2230      	movs	r2, #48	; 0x30
 8007fb8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007fba:	9903      	ldr	r1, [sp, #12]
 8007fbc:	4299      	cmp	r1, r3
 8007fbe:	d90f      	bls.n	8007fe0 <_vfprintf_r+0x548>
 8007fc0:	1c59      	adds	r1, r3, #1
 8007fc2:	911d      	str	r1, [sp, #116]	; 0x74
 8007fc4:	701a      	strb	r2, [r3, #0]
 8007fc6:	e7f7      	b.n	8007fb8 <_vfprintf_r+0x520>
 8007fc8:	4656      	mov	r6, sl
 8007fca:	e7b8      	b.n	8007f3e <_vfprintf_r+0x4a6>
 8007fcc:	0800b5fc 	.word	0x0800b5fc
 8007fd0:	7fefffff 	.word	0x7fefffff
 8007fd4:	0800b5ec 	.word	0x0800b5ec
 8007fd8:	0800b5f0 	.word	0x0800b5f0
 8007fdc:	9b03      	ldr	r3, [sp, #12]
 8007fde:	931d      	str	r3, [sp, #116]	; 0x74
 8007fe0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007fe2:	2f47      	cmp	r7, #71	; 0x47
 8007fe4:	eba3 0309 	sub.w	r3, r3, r9
 8007fe8:	9303      	str	r3, [sp, #12]
 8007fea:	f040 80f8 	bne.w	80081de <_vfprintf_r+0x746>
 8007fee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ff0:	1cdf      	adds	r7, r3, #3
 8007ff2:	db02      	blt.n	8007ffa <_vfprintf_r+0x562>
 8007ff4:	459a      	cmp	sl, r3
 8007ff6:	f280 811f 	bge.w	8008238 <_vfprintf_r+0x7a0>
 8007ffa:	9b02      	ldr	r3, [sp, #8]
 8007ffc:	3b02      	subs	r3, #2
 8007ffe:	9302      	str	r3, [sp, #8]
 8008000:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008002:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8008006:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800800a:	1e53      	subs	r3, r2, #1
 800800c:	2b00      	cmp	r3, #0
 800800e:	9319      	str	r3, [sp, #100]	; 0x64
 8008010:	bfb6      	itet	lt
 8008012:	f1c2 0301 	rsblt	r3, r2, #1
 8008016:	222b      	movge	r2, #43	; 0x2b
 8008018:	222d      	movlt	r2, #45	; 0x2d
 800801a:	2b09      	cmp	r3, #9
 800801c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8008020:	f340 80fa 	ble.w	8008218 <_vfprintf_r+0x780>
 8008024:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8008028:	260a      	movs	r6, #10
 800802a:	fb93 f0f6 	sdiv	r0, r3, r6
 800802e:	fb06 3310 	mls	r3, r6, r0, r3
 8008032:	3330      	adds	r3, #48	; 0x30
 8008034:	2809      	cmp	r0, #9
 8008036:	f802 3c01 	strb.w	r3, [r2, #-1]
 800803a:	f102 31ff 	add.w	r1, r2, #4294967295
 800803e:	4603      	mov	r3, r0
 8008040:	f300 80e3 	bgt.w	800820a <_vfprintf_r+0x772>
 8008044:	3330      	adds	r3, #48	; 0x30
 8008046:	f801 3c01 	strb.w	r3, [r1, #-1]
 800804a:	3a02      	subs	r2, #2
 800804c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8008050:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8008054:	4282      	cmp	r2, r0
 8008056:	4619      	mov	r1, r3
 8008058:	f0c0 80d9 	bcc.w	800820e <_vfprintf_r+0x776>
 800805c:	9a03      	ldr	r2, [sp, #12]
 800805e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008060:	1acb      	subs	r3, r1, r3
 8008062:	2a01      	cmp	r2, #1
 8008064:	9310      	str	r3, [sp, #64]	; 0x40
 8008066:	eb03 0a02 	add.w	sl, r3, r2
 800806a:	dc03      	bgt.n	8008074 <_vfprintf_r+0x5dc>
 800806c:	f015 0301 	ands.w	r3, r5, #1
 8008070:	9308      	str	r3, [sp, #32]
 8008072:	d003      	beq.n	800807c <_vfprintf_r+0x5e4>
 8008074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008076:	449a      	add	sl, r3
 8008078:	2300      	movs	r3, #0
 800807a:	9308      	str	r3, [sp, #32]
 800807c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800807e:	b113      	cbz	r3, 8008086 <_vfprintf_r+0x5ee>
 8008080:	232d      	movs	r3, #45	; 0x2d
 8008082:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008086:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008088:	2600      	movs	r6, #0
 800808a:	4556      	cmp	r6, sl
 800808c:	4633      	mov	r3, r6
 800808e:	bfb8      	it	lt
 8008090:	4653      	movlt	r3, sl
 8008092:	930c      	str	r3, [sp, #48]	; 0x30
 8008094:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008098:	b113      	cbz	r3, 80080a0 <_vfprintf_r+0x608>
 800809a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800809c:	3301      	adds	r3, #1
 800809e:	930c      	str	r3, [sp, #48]	; 0x30
 80080a0:	f015 0302 	ands.w	r3, r5, #2
 80080a4:	9314      	str	r3, [sp, #80]	; 0x50
 80080a6:	bf1e      	ittt	ne
 80080a8:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 80080aa:	3302      	addne	r3, #2
 80080ac:	930c      	strne	r3, [sp, #48]	; 0x30
 80080ae:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80080b2:	9315      	str	r3, [sp, #84]	; 0x54
 80080b4:	d114      	bne.n	80080e0 <_vfprintf_r+0x648>
 80080b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080ba:	1a9f      	subs	r7, r3, r2
 80080bc:	2f00      	cmp	r7, #0
 80080be:	dd0f      	ble.n	80080e0 <_vfprintf_r+0x648>
 80080c0:	4ba8      	ldr	r3, [pc, #672]	; (8008364 <_vfprintf_r+0x8cc>)
 80080c2:	6023      	str	r3, [r4, #0]
 80080c4:	2f10      	cmp	r7, #16
 80080c6:	f300 81d3 	bgt.w	8008470 <_vfprintf_r+0x9d8>
 80080ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080cc:	6067      	str	r7, [r4, #4]
 80080ce:	441f      	add	r7, r3
 80080d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80080d2:	9721      	str	r7, [sp, #132]	; 0x84
 80080d4:	3301      	adds	r3, #1
 80080d6:	2b07      	cmp	r3, #7
 80080d8:	9320      	str	r3, [sp, #128]	; 0x80
 80080da:	f300 81e0 	bgt.w	800849e <_vfprintf_r+0xa06>
 80080de:	3408      	adds	r4, #8
 80080e0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80080e4:	b173      	cbz	r3, 8008104 <_vfprintf_r+0x66c>
 80080e6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80080ea:	6023      	str	r3, [r4, #0]
 80080ec:	2301      	movs	r3, #1
 80080ee:	6063      	str	r3, [r4, #4]
 80080f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080f2:	3301      	adds	r3, #1
 80080f4:	9321      	str	r3, [sp, #132]	; 0x84
 80080f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80080f8:	3301      	adds	r3, #1
 80080fa:	2b07      	cmp	r3, #7
 80080fc:	9320      	str	r3, [sp, #128]	; 0x80
 80080fe:	f300 81d8 	bgt.w	80084b2 <_vfprintf_r+0xa1a>
 8008102:	3408      	adds	r4, #8
 8008104:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008106:	b16b      	cbz	r3, 8008124 <_vfprintf_r+0x68c>
 8008108:	ab18      	add	r3, sp, #96	; 0x60
 800810a:	6023      	str	r3, [r4, #0]
 800810c:	2302      	movs	r3, #2
 800810e:	6063      	str	r3, [r4, #4]
 8008110:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008112:	3302      	adds	r3, #2
 8008114:	9321      	str	r3, [sp, #132]	; 0x84
 8008116:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008118:	3301      	adds	r3, #1
 800811a:	2b07      	cmp	r3, #7
 800811c:	9320      	str	r3, [sp, #128]	; 0x80
 800811e:	f300 81d2 	bgt.w	80084c6 <_vfprintf_r+0xa2e>
 8008122:	3408      	adds	r4, #8
 8008124:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008126:	2b80      	cmp	r3, #128	; 0x80
 8008128:	d114      	bne.n	8008154 <_vfprintf_r+0x6bc>
 800812a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800812c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800812e:	1a9f      	subs	r7, r3, r2
 8008130:	2f00      	cmp	r7, #0
 8008132:	dd0f      	ble.n	8008154 <_vfprintf_r+0x6bc>
 8008134:	4b8c      	ldr	r3, [pc, #560]	; (8008368 <_vfprintf_r+0x8d0>)
 8008136:	6023      	str	r3, [r4, #0]
 8008138:	2f10      	cmp	r7, #16
 800813a:	f300 81ce 	bgt.w	80084da <_vfprintf_r+0xa42>
 800813e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008140:	6067      	str	r7, [r4, #4]
 8008142:	441f      	add	r7, r3
 8008144:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008146:	9721      	str	r7, [sp, #132]	; 0x84
 8008148:	3301      	adds	r3, #1
 800814a:	2b07      	cmp	r3, #7
 800814c:	9320      	str	r3, [sp, #128]	; 0x80
 800814e:	f300 81dd 	bgt.w	800850c <_vfprintf_r+0xa74>
 8008152:	3408      	adds	r4, #8
 8008154:	eba6 060a 	sub.w	r6, r6, sl
 8008158:	2e00      	cmp	r6, #0
 800815a:	dd0f      	ble.n	800817c <_vfprintf_r+0x6e4>
 800815c:	4f82      	ldr	r7, [pc, #520]	; (8008368 <_vfprintf_r+0x8d0>)
 800815e:	6027      	str	r7, [r4, #0]
 8008160:	2e10      	cmp	r6, #16
 8008162:	f300 81dd 	bgt.w	8008520 <_vfprintf_r+0xa88>
 8008166:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008168:	9821      	ldr	r0, [sp, #132]	; 0x84
 800816a:	6066      	str	r6, [r4, #4]
 800816c:	3301      	adds	r3, #1
 800816e:	4406      	add	r6, r0
 8008170:	2b07      	cmp	r3, #7
 8008172:	9621      	str	r6, [sp, #132]	; 0x84
 8008174:	9320      	str	r3, [sp, #128]	; 0x80
 8008176:	f300 81ea 	bgt.w	800854e <_vfprintf_r+0xab6>
 800817a:	3408      	adds	r4, #8
 800817c:	05e9      	lsls	r1, r5, #23
 800817e:	f100 81f0 	bmi.w	8008562 <_vfprintf_r+0xaca>
 8008182:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008184:	e884 0600 	stmia.w	r4, {r9, sl}
 8008188:	4453      	add	r3, sl
 800818a:	9321      	str	r3, [sp, #132]	; 0x84
 800818c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800818e:	3301      	adds	r3, #1
 8008190:	2b07      	cmp	r3, #7
 8008192:	9320      	str	r3, [sp, #128]	; 0x80
 8008194:	f340 841b 	ble.w	80089ce <_vfprintf_r+0xf36>
 8008198:	aa1f      	add	r2, sp, #124	; 0x7c
 800819a:	4641      	mov	r1, r8
 800819c:	4658      	mov	r0, fp
 800819e:	f002 fc66 	bl	800aa6e <__sprint_r>
 80081a2:	2800      	cmp	r0, #0
 80081a4:	f040 8433 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80081a8:	ac2c      	add	r4, sp, #176	; 0xb0
 80081aa:	0768      	lsls	r0, r5, #29
 80081ac:	f100 8412 	bmi.w	80089d4 <_vfprintf_r+0xf3c>
 80081b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80081b4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80081b6:	428a      	cmp	r2, r1
 80081b8:	bfac      	ite	ge
 80081ba:	189b      	addge	r3, r3, r2
 80081bc:	185b      	addlt	r3, r3, r1
 80081be:	930a      	str	r3, [sp, #40]	; 0x28
 80081c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081c2:	b13b      	cbz	r3, 80081d4 <_vfprintf_r+0x73c>
 80081c4:	aa1f      	add	r2, sp, #124	; 0x7c
 80081c6:	4641      	mov	r1, r8
 80081c8:	4658      	mov	r0, fp
 80081ca:	f002 fc50 	bl	800aa6e <__sprint_r>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f040 841d 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80081d4:	2300      	movs	r3, #0
 80081d6:	9320      	str	r3, [sp, #128]	; 0x80
 80081d8:	9f04      	ldr	r7, [sp, #16]
 80081da:	ac2c      	add	r4, sp, #176	; 0xb0
 80081dc:	e4e9      	b.n	8007bb2 <_vfprintf_r+0x11a>
 80081de:	9b02      	ldr	r3, [sp, #8]
 80081e0:	2b65      	cmp	r3, #101	; 0x65
 80081e2:	f77f af0d 	ble.w	8008000 <_vfprintf_r+0x568>
 80081e6:	9b02      	ldr	r3, [sp, #8]
 80081e8:	2b66      	cmp	r3, #102	; 0x66
 80081ea:	d125      	bne.n	8008238 <_vfprintf_r+0x7a0>
 80081ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	dd1a      	ble.n	8008228 <_vfprintf_r+0x790>
 80081f2:	f1ba 0f00 	cmp.w	sl, #0
 80081f6:	d101      	bne.n	80081fc <_vfprintf_r+0x764>
 80081f8:	07ee      	lsls	r6, r5, #31
 80081fa:	d502      	bpl.n	8008202 <_vfprintf_r+0x76a>
 80081fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081fe:	4413      	add	r3, r2
 8008200:	4453      	add	r3, sl
 8008202:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008204:	9208      	str	r2, [sp, #32]
 8008206:	469a      	mov	sl, r3
 8008208:	e738      	b.n	800807c <_vfprintf_r+0x5e4>
 800820a:	460a      	mov	r2, r1
 800820c:	e70d      	b.n	800802a <_vfprintf_r+0x592>
 800820e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008212:	f803 1b01 	strb.w	r1, [r3], #1
 8008216:	e71d      	b.n	8008054 <_vfprintf_r+0x5bc>
 8008218:	2230      	movs	r2, #48	; 0x30
 800821a:	4413      	add	r3, r2
 800821c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8008220:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8008224:	a91c      	add	r1, sp, #112	; 0x70
 8008226:	e719      	b.n	800805c <_vfprintf_r+0x5c4>
 8008228:	f1ba 0f00 	cmp.w	sl, #0
 800822c:	d101      	bne.n	8008232 <_vfprintf_r+0x79a>
 800822e:	07ed      	lsls	r5, r5, #31
 8008230:	d515      	bpl.n	800825e <_vfprintf_r+0x7c6>
 8008232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008234:	3301      	adds	r3, #1
 8008236:	e7e3      	b.n	8008200 <_vfprintf_r+0x768>
 8008238:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	429a      	cmp	r2, r3
 800823e:	db06      	blt.n	800824e <_vfprintf_r+0x7b6>
 8008240:	07e8      	lsls	r0, r5, #31
 8008242:	d50e      	bpl.n	8008262 <_vfprintf_r+0x7ca>
 8008244:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008246:	4413      	add	r3, r2
 8008248:	2267      	movs	r2, #103	; 0x67
 800824a:	9202      	str	r2, [sp, #8]
 800824c:	e7d9      	b.n	8008202 <_vfprintf_r+0x76a>
 800824e:	9b03      	ldr	r3, [sp, #12]
 8008250:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008252:	2a00      	cmp	r2, #0
 8008254:	440b      	add	r3, r1
 8008256:	dcf7      	bgt.n	8008248 <_vfprintf_r+0x7b0>
 8008258:	f1c2 0201 	rsb	r2, r2, #1
 800825c:	e7f3      	b.n	8008246 <_vfprintf_r+0x7ae>
 800825e:	2301      	movs	r3, #1
 8008260:	e7cf      	b.n	8008202 <_vfprintf_r+0x76a>
 8008262:	4613      	mov	r3, r2
 8008264:	e7f0      	b.n	8008248 <_vfprintf_r+0x7b0>
 8008266:	b10b      	cbz	r3, 800826c <_vfprintf_r+0x7d4>
 8008268:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800826c:	f015 0f20 	tst.w	r5, #32
 8008270:	f107 0304 	add.w	r3, r7, #4
 8008274:	d008      	beq.n	8008288 <_vfprintf_r+0x7f0>
 8008276:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008278:	683a      	ldr	r2, [r7, #0]
 800827a:	17ce      	asrs	r6, r1, #31
 800827c:	4608      	mov	r0, r1
 800827e:	4631      	mov	r1, r6
 8008280:	e9c2 0100 	strd	r0, r1, [r2]
 8008284:	461f      	mov	r7, r3
 8008286:	e494      	b.n	8007bb2 <_vfprintf_r+0x11a>
 8008288:	06e9      	lsls	r1, r5, #27
 800828a:	d503      	bpl.n	8008294 <_vfprintf_r+0x7fc>
 800828c:	683a      	ldr	r2, [r7, #0]
 800828e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008290:	6011      	str	r1, [r2, #0]
 8008292:	e7f7      	b.n	8008284 <_vfprintf_r+0x7ec>
 8008294:	066a      	lsls	r2, r5, #25
 8008296:	d5f9      	bpl.n	800828c <_vfprintf_r+0x7f4>
 8008298:	683a      	ldr	r2, [r7, #0]
 800829a:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800829e:	8011      	strh	r1, [r2, #0]
 80082a0:	e7f0      	b.n	8008284 <_vfprintf_r+0x7ec>
 80082a2:	f045 0510 	orr.w	r5, r5, #16
 80082a6:	f015 0320 	ands.w	r3, r5, #32
 80082aa:	d022      	beq.n	80082f2 <_vfprintf_r+0x85a>
 80082ac:	3707      	adds	r7, #7
 80082ae:	f027 0707 	bic.w	r7, r7, #7
 80082b2:	f107 0308 	add.w	r3, r7, #8
 80082b6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80082ba:	9304      	str	r3, [sp, #16]
 80082bc:	2300      	movs	r3, #0
 80082be:	2200      	movs	r2, #0
 80082c0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80082c4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80082c8:	f000 83e8 	beq.w	8008a9c <_vfprintf_r+0x1004>
 80082cc:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80082d0:	9208      	str	r2, [sp, #32]
 80082d2:	ea56 0207 	orrs.w	r2, r6, r7
 80082d6:	f040 83e6 	bne.w	8008aa6 <_vfprintf_r+0x100e>
 80082da:	f1ba 0f00 	cmp.w	sl, #0
 80082de:	f000 80a9 	beq.w	8008434 <_vfprintf_r+0x99c>
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d075      	beq.n	80083d2 <_vfprintf_r+0x93a>
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	f000 8090 	beq.w	800840c <_vfprintf_r+0x974>
 80082ec:	2600      	movs	r6, #0
 80082ee:	2700      	movs	r7, #0
 80082f0:	e3df      	b.n	8008ab2 <_vfprintf_r+0x101a>
 80082f2:	1d3a      	adds	r2, r7, #4
 80082f4:	f015 0110 	ands.w	r1, r5, #16
 80082f8:	9204      	str	r2, [sp, #16]
 80082fa:	d002      	beq.n	8008302 <_vfprintf_r+0x86a>
 80082fc:	683e      	ldr	r6, [r7, #0]
 80082fe:	2700      	movs	r7, #0
 8008300:	e7dd      	b.n	80082be <_vfprintf_r+0x826>
 8008302:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8008306:	d0f9      	beq.n	80082fc <_vfprintf_r+0x864>
 8008308:	883e      	ldrh	r6, [r7, #0]
 800830a:	2700      	movs	r7, #0
 800830c:	e7d6      	b.n	80082bc <_vfprintf_r+0x824>
 800830e:	1d3b      	adds	r3, r7, #4
 8008310:	9304      	str	r3, [sp, #16]
 8008312:	2330      	movs	r3, #48	; 0x30
 8008314:	2278      	movs	r2, #120	; 0x78
 8008316:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800831a:	4b14      	ldr	r3, [pc, #80]	; (800836c <_vfprintf_r+0x8d4>)
 800831c:	683e      	ldr	r6, [r7, #0]
 800831e:	9311      	str	r3, [sp, #68]	; 0x44
 8008320:	2700      	movs	r7, #0
 8008322:	f045 0502 	orr.w	r5, r5, #2
 8008326:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800832a:	2302      	movs	r3, #2
 800832c:	9202      	str	r2, [sp, #8]
 800832e:	e7c6      	b.n	80082be <_vfprintf_r+0x826>
 8008330:	1d3b      	adds	r3, r7, #4
 8008332:	2600      	movs	r6, #0
 8008334:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008338:	9304      	str	r3, [sp, #16]
 800833a:	f8d7 9000 	ldr.w	r9, [r7]
 800833e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008342:	d00a      	beq.n	800835a <_vfprintf_r+0x8c2>
 8008344:	4652      	mov	r2, sl
 8008346:	4631      	mov	r1, r6
 8008348:	4648      	mov	r0, r9
 800834a:	f7f7 ff41 	bl	80001d0 <memchr>
 800834e:	2800      	cmp	r0, #0
 8008350:	f000 808c 	beq.w	800846c <_vfprintf_r+0x9d4>
 8008354:	eba0 0a09 	sub.w	sl, r0, r9
 8008358:	e5cb      	b.n	8007ef2 <_vfprintf_r+0x45a>
 800835a:	4648      	mov	r0, r9
 800835c:	f7f7 ff88 	bl	8000270 <strlen>
 8008360:	4682      	mov	sl, r0
 8008362:	e5c6      	b.n	8007ef2 <_vfprintf_r+0x45a>
 8008364:	0800b620 	.word	0x0800b620
 8008368:	0800b630 	.word	0x0800b630
 800836c:	0800b60d 	.word	0x0800b60d
 8008370:	f045 0510 	orr.w	r5, r5, #16
 8008374:	06ae      	lsls	r6, r5, #26
 8008376:	d509      	bpl.n	800838c <_vfprintf_r+0x8f4>
 8008378:	3707      	adds	r7, #7
 800837a:	f027 0707 	bic.w	r7, r7, #7
 800837e:	f107 0308 	add.w	r3, r7, #8
 8008382:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008386:	9304      	str	r3, [sp, #16]
 8008388:	2301      	movs	r3, #1
 800838a:	e798      	b.n	80082be <_vfprintf_r+0x826>
 800838c:	1d3b      	adds	r3, r7, #4
 800838e:	f015 0f10 	tst.w	r5, #16
 8008392:	9304      	str	r3, [sp, #16]
 8008394:	d001      	beq.n	800839a <_vfprintf_r+0x902>
 8008396:	683e      	ldr	r6, [r7, #0]
 8008398:	e002      	b.n	80083a0 <_vfprintf_r+0x908>
 800839a:	0668      	lsls	r0, r5, #25
 800839c:	d5fb      	bpl.n	8008396 <_vfprintf_r+0x8fe>
 800839e:	883e      	ldrh	r6, [r7, #0]
 80083a0:	2700      	movs	r7, #0
 80083a2:	e7f1      	b.n	8008388 <_vfprintf_r+0x8f0>
 80083a4:	b10b      	cbz	r3, 80083aa <_vfprintf_r+0x912>
 80083a6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80083aa:	4ba2      	ldr	r3, [pc, #648]	; (8008634 <_vfprintf_r+0xb9c>)
 80083ac:	e4ca      	b.n	8007d44 <_vfprintf_r+0x2ac>
 80083ae:	1d3b      	adds	r3, r7, #4
 80083b0:	f015 0f10 	tst.w	r5, #16
 80083b4:	9304      	str	r3, [sp, #16]
 80083b6:	d001      	beq.n	80083bc <_vfprintf_r+0x924>
 80083b8:	683e      	ldr	r6, [r7, #0]
 80083ba:	e002      	b.n	80083c2 <_vfprintf_r+0x92a>
 80083bc:	066a      	lsls	r2, r5, #25
 80083be:	d5fb      	bpl.n	80083b8 <_vfprintf_r+0x920>
 80083c0:	883e      	ldrh	r6, [r7, #0]
 80083c2:	2700      	movs	r7, #0
 80083c4:	e4ca      	b.n	8007d5c <_vfprintf_r+0x2c4>
 80083c6:	464b      	mov	r3, r9
 80083c8:	e374      	b.n	8008ab4 <_vfprintf_r+0x101c>
 80083ca:	2f00      	cmp	r7, #0
 80083cc:	bf08      	it	eq
 80083ce:	2e0a      	cmpeq	r6, #10
 80083d0:	d205      	bcs.n	80083de <_vfprintf_r+0x946>
 80083d2:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 80083d6:	3630      	adds	r6, #48	; 0x30
 80083d8:	f809 6d41 	strb.w	r6, [r9, #-65]!
 80083dc:	e385      	b.n	8008aea <_vfprintf_r+0x1052>
 80083de:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80083e2:	4630      	mov	r0, r6
 80083e4:	4639      	mov	r1, r7
 80083e6:	220a      	movs	r2, #10
 80083e8:	2300      	movs	r3, #0
 80083ea:	f7f8 fbd9 	bl	8000ba0 <__aeabi_uldivmod>
 80083ee:	3230      	adds	r2, #48	; 0x30
 80083f0:	f809 2d01 	strb.w	r2, [r9, #-1]!
 80083f4:	2300      	movs	r3, #0
 80083f6:	4630      	mov	r0, r6
 80083f8:	4639      	mov	r1, r7
 80083fa:	220a      	movs	r2, #10
 80083fc:	f7f8 fbd0 	bl	8000ba0 <__aeabi_uldivmod>
 8008400:	4606      	mov	r6, r0
 8008402:	460f      	mov	r7, r1
 8008404:	ea56 0307 	orrs.w	r3, r6, r7
 8008408:	d1eb      	bne.n	80083e2 <_vfprintf_r+0x94a>
 800840a:	e36e      	b.n	8008aea <_vfprintf_r+0x1052>
 800840c:	2600      	movs	r6, #0
 800840e:	2700      	movs	r7, #0
 8008410:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8008414:	f006 030f 	and.w	r3, r6, #15
 8008418:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800841a:	5cd3      	ldrb	r3, [r2, r3]
 800841c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008420:	0933      	lsrs	r3, r6, #4
 8008422:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008426:	093a      	lsrs	r2, r7, #4
 8008428:	461e      	mov	r6, r3
 800842a:	4617      	mov	r7, r2
 800842c:	ea56 0307 	orrs.w	r3, r6, r7
 8008430:	d1f0      	bne.n	8008414 <_vfprintf_r+0x97c>
 8008432:	e35a      	b.n	8008aea <_vfprintf_r+0x1052>
 8008434:	b93b      	cbnz	r3, 8008446 <_vfprintf_r+0x9ae>
 8008436:	07e8      	lsls	r0, r5, #31
 8008438:	d505      	bpl.n	8008446 <_vfprintf_r+0x9ae>
 800843a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800843e:	2330      	movs	r3, #48	; 0x30
 8008440:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8008444:	e351      	b.n	8008aea <_vfprintf_r+0x1052>
 8008446:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800844a:	e34e      	b.n	8008aea <_vfprintf_r+0x1052>
 800844c:	b10b      	cbz	r3, 8008452 <_vfprintf_r+0x9ba>
 800844e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008452:	9b02      	ldr	r3, [sp, #8]
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 8302 	beq.w	8008a5e <_vfprintf_r+0xfc6>
 800845a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800845e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8008462:	2600      	movs	r6, #0
 8008464:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008468:	9704      	str	r7, [sp, #16]
 800846a:	e4e9      	b.n	8007e40 <_vfprintf_r+0x3a8>
 800846c:	4606      	mov	r6, r0
 800846e:	e540      	b.n	8007ef2 <_vfprintf_r+0x45a>
 8008470:	2310      	movs	r3, #16
 8008472:	6063      	str	r3, [r4, #4]
 8008474:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008476:	3310      	adds	r3, #16
 8008478:	9321      	str	r3, [sp, #132]	; 0x84
 800847a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800847c:	3301      	adds	r3, #1
 800847e:	2b07      	cmp	r3, #7
 8008480:	9320      	str	r3, [sp, #128]	; 0x80
 8008482:	dc02      	bgt.n	800848a <_vfprintf_r+0x9f2>
 8008484:	3408      	adds	r4, #8
 8008486:	3f10      	subs	r7, #16
 8008488:	e61a      	b.n	80080c0 <_vfprintf_r+0x628>
 800848a:	aa1f      	add	r2, sp, #124	; 0x7c
 800848c:	4641      	mov	r1, r8
 800848e:	4658      	mov	r0, fp
 8008490:	f002 faed 	bl	800aa6e <__sprint_r>
 8008494:	2800      	cmp	r0, #0
 8008496:	f040 82ba 	bne.w	8008a0e <_vfprintf_r+0xf76>
 800849a:	ac2c      	add	r4, sp, #176	; 0xb0
 800849c:	e7f3      	b.n	8008486 <_vfprintf_r+0x9ee>
 800849e:	aa1f      	add	r2, sp, #124	; 0x7c
 80084a0:	4641      	mov	r1, r8
 80084a2:	4658      	mov	r0, fp
 80084a4:	f002 fae3 	bl	800aa6e <__sprint_r>
 80084a8:	2800      	cmp	r0, #0
 80084aa:	f040 82b0 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80084ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80084b0:	e616      	b.n	80080e0 <_vfprintf_r+0x648>
 80084b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80084b4:	4641      	mov	r1, r8
 80084b6:	4658      	mov	r0, fp
 80084b8:	f002 fad9 	bl	800aa6e <__sprint_r>
 80084bc:	2800      	cmp	r0, #0
 80084be:	f040 82a6 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80084c2:	ac2c      	add	r4, sp, #176	; 0xb0
 80084c4:	e61e      	b.n	8008104 <_vfprintf_r+0x66c>
 80084c6:	aa1f      	add	r2, sp, #124	; 0x7c
 80084c8:	4641      	mov	r1, r8
 80084ca:	4658      	mov	r0, fp
 80084cc:	f002 facf 	bl	800aa6e <__sprint_r>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	f040 829c 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80084d6:	ac2c      	add	r4, sp, #176	; 0xb0
 80084d8:	e624      	b.n	8008124 <_vfprintf_r+0x68c>
 80084da:	2210      	movs	r2, #16
 80084dc:	6062      	str	r2, [r4, #4]
 80084de:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80084e0:	3210      	adds	r2, #16
 80084e2:	9221      	str	r2, [sp, #132]	; 0x84
 80084e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80084e6:	3201      	adds	r2, #1
 80084e8:	2a07      	cmp	r2, #7
 80084ea:	9220      	str	r2, [sp, #128]	; 0x80
 80084ec:	dc02      	bgt.n	80084f4 <_vfprintf_r+0xa5c>
 80084ee:	3408      	adds	r4, #8
 80084f0:	3f10      	subs	r7, #16
 80084f2:	e620      	b.n	8008136 <_vfprintf_r+0x69e>
 80084f4:	aa1f      	add	r2, sp, #124	; 0x7c
 80084f6:	4641      	mov	r1, r8
 80084f8:	4658      	mov	r0, fp
 80084fa:	9314      	str	r3, [sp, #80]	; 0x50
 80084fc:	f002 fab7 	bl	800aa6e <__sprint_r>
 8008500:	2800      	cmp	r0, #0
 8008502:	f040 8284 	bne.w	8008a0e <_vfprintf_r+0xf76>
 8008506:	ac2c      	add	r4, sp, #176	; 0xb0
 8008508:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800850a:	e7f1      	b.n	80084f0 <_vfprintf_r+0xa58>
 800850c:	aa1f      	add	r2, sp, #124	; 0x7c
 800850e:	4641      	mov	r1, r8
 8008510:	4658      	mov	r0, fp
 8008512:	f002 faac 	bl	800aa6e <__sprint_r>
 8008516:	2800      	cmp	r0, #0
 8008518:	f040 8279 	bne.w	8008a0e <_vfprintf_r+0xf76>
 800851c:	ac2c      	add	r4, sp, #176	; 0xb0
 800851e:	e619      	b.n	8008154 <_vfprintf_r+0x6bc>
 8008520:	2310      	movs	r3, #16
 8008522:	6063      	str	r3, [r4, #4]
 8008524:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008526:	3310      	adds	r3, #16
 8008528:	9321      	str	r3, [sp, #132]	; 0x84
 800852a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800852c:	3301      	adds	r3, #1
 800852e:	2b07      	cmp	r3, #7
 8008530:	9320      	str	r3, [sp, #128]	; 0x80
 8008532:	dc02      	bgt.n	800853a <_vfprintf_r+0xaa2>
 8008534:	3408      	adds	r4, #8
 8008536:	3e10      	subs	r6, #16
 8008538:	e611      	b.n	800815e <_vfprintf_r+0x6c6>
 800853a:	aa1f      	add	r2, sp, #124	; 0x7c
 800853c:	4641      	mov	r1, r8
 800853e:	4658      	mov	r0, fp
 8008540:	f002 fa95 	bl	800aa6e <__sprint_r>
 8008544:	2800      	cmp	r0, #0
 8008546:	f040 8262 	bne.w	8008a0e <_vfprintf_r+0xf76>
 800854a:	ac2c      	add	r4, sp, #176	; 0xb0
 800854c:	e7f3      	b.n	8008536 <_vfprintf_r+0xa9e>
 800854e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008550:	4641      	mov	r1, r8
 8008552:	4658      	mov	r0, fp
 8008554:	f002 fa8b 	bl	800aa6e <__sprint_r>
 8008558:	2800      	cmp	r0, #0
 800855a:	f040 8258 	bne.w	8008a0e <_vfprintf_r+0xf76>
 800855e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008560:	e60c      	b.n	800817c <_vfprintf_r+0x6e4>
 8008562:	9b02      	ldr	r3, [sp, #8]
 8008564:	2b65      	cmp	r3, #101	; 0x65
 8008566:	f340 81ad 	ble.w	80088c4 <_vfprintf_r+0xe2c>
 800856a:	2200      	movs	r2, #0
 800856c:	2300      	movs	r3, #0
 800856e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008572:	f7f8 faa5 	bl	8000ac0 <__aeabi_dcmpeq>
 8008576:	2800      	cmp	r0, #0
 8008578:	d062      	beq.n	8008640 <_vfprintf_r+0xba8>
 800857a:	4b2f      	ldr	r3, [pc, #188]	; (8008638 <_vfprintf_r+0xba0>)
 800857c:	6023      	str	r3, [r4, #0]
 800857e:	2301      	movs	r3, #1
 8008580:	6063      	str	r3, [r4, #4]
 8008582:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008584:	3301      	adds	r3, #1
 8008586:	9321      	str	r3, [sp, #132]	; 0x84
 8008588:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800858a:	3301      	adds	r3, #1
 800858c:	2b07      	cmp	r3, #7
 800858e:	9320      	str	r3, [sp, #128]	; 0x80
 8008590:	dc25      	bgt.n	80085de <_vfprintf_r+0xb46>
 8008592:	3408      	adds	r4, #8
 8008594:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008596:	9a03      	ldr	r2, [sp, #12]
 8008598:	4293      	cmp	r3, r2
 800859a:	db02      	blt.n	80085a2 <_vfprintf_r+0xb0a>
 800859c:	07ea      	lsls	r2, r5, #31
 800859e:	f57f ae04 	bpl.w	80081aa <_vfprintf_r+0x712>
 80085a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085a4:	6023      	str	r3, [r4, #0]
 80085a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a8:	6063      	str	r3, [r4, #4]
 80085aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085ae:	4413      	add	r3, r2
 80085b0:	9321      	str	r3, [sp, #132]	; 0x84
 80085b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80085b4:	3301      	adds	r3, #1
 80085b6:	2b07      	cmp	r3, #7
 80085b8:	9320      	str	r3, [sp, #128]	; 0x80
 80085ba:	dc1a      	bgt.n	80085f2 <_vfprintf_r+0xb5a>
 80085bc:	3408      	adds	r4, #8
 80085be:	9b03      	ldr	r3, [sp, #12]
 80085c0:	1e5e      	subs	r6, r3, #1
 80085c2:	2e00      	cmp	r6, #0
 80085c4:	f77f adf1 	ble.w	80081aa <_vfprintf_r+0x712>
 80085c8:	4f1c      	ldr	r7, [pc, #112]	; (800863c <_vfprintf_r+0xba4>)
 80085ca:	f04f 0910 	mov.w	r9, #16
 80085ce:	2e10      	cmp	r6, #16
 80085d0:	6027      	str	r7, [r4, #0]
 80085d2:	dc18      	bgt.n	8008606 <_vfprintf_r+0xb6e>
 80085d4:	6066      	str	r6, [r4, #4]
 80085d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085d8:	441e      	add	r6, r3
 80085da:	9621      	str	r6, [sp, #132]	; 0x84
 80085dc:	e5d6      	b.n	800818c <_vfprintf_r+0x6f4>
 80085de:	aa1f      	add	r2, sp, #124	; 0x7c
 80085e0:	4641      	mov	r1, r8
 80085e2:	4658      	mov	r0, fp
 80085e4:	f002 fa43 	bl	800aa6e <__sprint_r>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	f040 8210 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80085ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80085f0:	e7d0      	b.n	8008594 <_vfprintf_r+0xafc>
 80085f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80085f4:	4641      	mov	r1, r8
 80085f6:	4658      	mov	r0, fp
 80085f8:	f002 fa39 	bl	800aa6e <__sprint_r>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	f040 8206 	bne.w	8008a0e <_vfprintf_r+0xf76>
 8008602:	ac2c      	add	r4, sp, #176	; 0xb0
 8008604:	e7db      	b.n	80085be <_vfprintf_r+0xb26>
 8008606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008608:	f8c4 9004 	str.w	r9, [r4, #4]
 800860c:	3310      	adds	r3, #16
 800860e:	9321      	str	r3, [sp, #132]	; 0x84
 8008610:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008612:	3301      	adds	r3, #1
 8008614:	2b07      	cmp	r3, #7
 8008616:	9320      	str	r3, [sp, #128]	; 0x80
 8008618:	dc02      	bgt.n	8008620 <_vfprintf_r+0xb88>
 800861a:	3408      	adds	r4, #8
 800861c:	3e10      	subs	r6, #16
 800861e:	e7d6      	b.n	80085ce <_vfprintf_r+0xb36>
 8008620:	aa1f      	add	r2, sp, #124	; 0x7c
 8008622:	4641      	mov	r1, r8
 8008624:	4658      	mov	r0, fp
 8008626:	f002 fa22 	bl	800aa6e <__sprint_r>
 800862a:	2800      	cmp	r0, #0
 800862c:	f040 81ef 	bne.w	8008a0e <_vfprintf_r+0xf76>
 8008630:	ac2c      	add	r4, sp, #176	; 0xb0
 8008632:	e7f3      	b.n	800861c <_vfprintf_r+0xb84>
 8008634:	0800b60d 	.word	0x0800b60d
 8008638:	0800b61e 	.word	0x0800b61e
 800863c:	0800b630 	.word	0x0800b630
 8008640:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008642:	2b00      	cmp	r3, #0
 8008644:	dc7a      	bgt.n	800873c <_vfprintf_r+0xca4>
 8008646:	4b9d      	ldr	r3, [pc, #628]	; (80088bc <_vfprintf_r+0xe24>)
 8008648:	6023      	str	r3, [r4, #0]
 800864a:	2301      	movs	r3, #1
 800864c:	6063      	str	r3, [r4, #4]
 800864e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008650:	3301      	adds	r3, #1
 8008652:	9321      	str	r3, [sp, #132]	; 0x84
 8008654:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008656:	3301      	adds	r3, #1
 8008658:	2b07      	cmp	r3, #7
 800865a:	9320      	str	r3, [sp, #128]	; 0x80
 800865c:	dc44      	bgt.n	80086e8 <_vfprintf_r+0xc50>
 800865e:	3408      	adds	r4, #8
 8008660:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008662:	b923      	cbnz	r3, 800866e <_vfprintf_r+0xbd6>
 8008664:	9b03      	ldr	r3, [sp, #12]
 8008666:	b913      	cbnz	r3, 800866e <_vfprintf_r+0xbd6>
 8008668:	07eb      	lsls	r3, r5, #31
 800866a:	f57f ad9e 	bpl.w	80081aa <_vfprintf_r+0x712>
 800866e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008670:	6023      	str	r3, [r4, #0]
 8008672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008674:	6063      	str	r3, [r4, #4]
 8008676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008678:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800867a:	4413      	add	r3, r2
 800867c:	9321      	str	r3, [sp, #132]	; 0x84
 800867e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008680:	3301      	adds	r3, #1
 8008682:	2b07      	cmp	r3, #7
 8008684:	9320      	str	r3, [sp, #128]	; 0x80
 8008686:	dc39      	bgt.n	80086fc <_vfprintf_r+0xc64>
 8008688:	f104 0308 	add.w	r3, r4, #8
 800868c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800868e:	2e00      	cmp	r6, #0
 8008690:	da19      	bge.n	80086c6 <_vfprintf_r+0xc2e>
 8008692:	4f8b      	ldr	r7, [pc, #556]	; (80088c0 <_vfprintf_r+0xe28>)
 8008694:	4276      	negs	r6, r6
 8008696:	2410      	movs	r4, #16
 8008698:	2e10      	cmp	r6, #16
 800869a:	601f      	str	r7, [r3, #0]
 800869c:	dc38      	bgt.n	8008710 <_vfprintf_r+0xc78>
 800869e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086a0:	605e      	str	r6, [r3, #4]
 80086a2:	4416      	add	r6, r2
 80086a4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086a6:	9621      	str	r6, [sp, #132]	; 0x84
 80086a8:	3201      	adds	r2, #1
 80086aa:	2a07      	cmp	r2, #7
 80086ac:	f103 0308 	add.w	r3, r3, #8
 80086b0:	9220      	str	r2, [sp, #128]	; 0x80
 80086b2:	dd08      	ble.n	80086c6 <_vfprintf_r+0xc2e>
 80086b4:	aa1f      	add	r2, sp, #124	; 0x7c
 80086b6:	4641      	mov	r1, r8
 80086b8:	4658      	mov	r0, fp
 80086ba:	f002 f9d8 	bl	800aa6e <__sprint_r>
 80086be:	2800      	cmp	r0, #0
 80086c0:	f040 81a5 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80086c4:	ab2c      	add	r3, sp, #176	; 0xb0
 80086c6:	9a03      	ldr	r2, [sp, #12]
 80086c8:	605a      	str	r2, [r3, #4]
 80086ca:	9903      	ldr	r1, [sp, #12]
 80086cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086ce:	f8c3 9000 	str.w	r9, [r3]
 80086d2:	440a      	add	r2, r1
 80086d4:	9221      	str	r2, [sp, #132]	; 0x84
 80086d6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086d8:	3201      	adds	r2, #1
 80086da:	2a07      	cmp	r2, #7
 80086dc:	9220      	str	r2, [sp, #128]	; 0x80
 80086de:	f73f ad5b 	bgt.w	8008198 <_vfprintf_r+0x700>
 80086e2:	f103 0408 	add.w	r4, r3, #8
 80086e6:	e560      	b.n	80081aa <_vfprintf_r+0x712>
 80086e8:	aa1f      	add	r2, sp, #124	; 0x7c
 80086ea:	4641      	mov	r1, r8
 80086ec:	4658      	mov	r0, fp
 80086ee:	f002 f9be 	bl	800aa6e <__sprint_r>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	f040 818b 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80086f8:	ac2c      	add	r4, sp, #176	; 0xb0
 80086fa:	e7b1      	b.n	8008660 <_vfprintf_r+0xbc8>
 80086fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80086fe:	4641      	mov	r1, r8
 8008700:	4658      	mov	r0, fp
 8008702:	f002 f9b4 	bl	800aa6e <__sprint_r>
 8008706:	2800      	cmp	r0, #0
 8008708:	f040 8181 	bne.w	8008a0e <_vfprintf_r+0xf76>
 800870c:	ab2c      	add	r3, sp, #176	; 0xb0
 800870e:	e7bd      	b.n	800868c <_vfprintf_r+0xbf4>
 8008710:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008712:	605c      	str	r4, [r3, #4]
 8008714:	3210      	adds	r2, #16
 8008716:	9221      	str	r2, [sp, #132]	; 0x84
 8008718:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800871a:	3201      	adds	r2, #1
 800871c:	2a07      	cmp	r2, #7
 800871e:	9220      	str	r2, [sp, #128]	; 0x80
 8008720:	dc02      	bgt.n	8008728 <_vfprintf_r+0xc90>
 8008722:	3308      	adds	r3, #8
 8008724:	3e10      	subs	r6, #16
 8008726:	e7b7      	b.n	8008698 <_vfprintf_r+0xc00>
 8008728:	aa1f      	add	r2, sp, #124	; 0x7c
 800872a:	4641      	mov	r1, r8
 800872c:	4658      	mov	r0, fp
 800872e:	f002 f99e 	bl	800aa6e <__sprint_r>
 8008732:	2800      	cmp	r0, #0
 8008734:	f040 816b 	bne.w	8008a0e <_vfprintf_r+0xf76>
 8008738:	ab2c      	add	r3, sp, #176	; 0xb0
 800873a:	e7f3      	b.n	8008724 <_vfprintf_r+0xc8c>
 800873c:	9b08      	ldr	r3, [sp, #32]
 800873e:	9a03      	ldr	r2, [sp, #12]
 8008740:	4293      	cmp	r3, r2
 8008742:	bfa8      	it	ge
 8008744:	4613      	movge	r3, r2
 8008746:	2b00      	cmp	r3, #0
 8008748:	461e      	mov	r6, r3
 800874a:	dd0b      	ble.n	8008764 <_vfprintf_r+0xccc>
 800874c:	6063      	str	r3, [r4, #4]
 800874e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008750:	f8c4 9000 	str.w	r9, [r4]
 8008754:	4433      	add	r3, r6
 8008756:	9321      	str	r3, [sp, #132]	; 0x84
 8008758:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800875a:	3301      	adds	r3, #1
 800875c:	2b07      	cmp	r3, #7
 800875e:	9320      	str	r3, [sp, #128]	; 0x80
 8008760:	dc62      	bgt.n	8008828 <_vfprintf_r+0xd90>
 8008762:	3408      	adds	r4, #8
 8008764:	9b08      	ldr	r3, [sp, #32]
 8008766:	2e00      	cmp	r6, #0
 8008768:	bfa8      	it	ge
 800876a:	1b9b      	subge	r3, r3, r6
 800876c:	2b00      	cmp	r3, #0
 800876e:	461e      	mov	r6, r3
 8008770:	dd0f      	ble.n	8008792 <_vfprintf_r+0xcfa>
 8008772:	4f53      	ldr	r7, [pc, #332]	; (80088c0 <_vfprintf_r+0xe28>)
 8008774:	f04f 0a10 	mov.w	sl, #16
 8008778:	2e10      	cmp	r6, #16
 800877a:	6027      	str	r7, [r4, #0]
 800877c:	dc5e      	bgt.n	800883c <_vfprintf_r+0xda4>
 800877e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008780:	6066      	str	r6, [r4, #4]
 8008782:	441e      	add	r6, r3
 8008784:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008786:	9621      	str	r6, [sp, #132]	; 0x84
 8008788:	3301      	adds	r3, #1
 800878a:	2b07      	cmp	r3, #7
 800878c:	9320      	str	r3, [sp, #128]	; 0x80
 800878e:	dc6c      	bgt.n	800886a <_vfprintf_r+0xdd2>
 8008790:	3408      	adds	r4, #8
 8008792:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008794:	9a03      	ldr	r2, [sp, #12]
 8008796:	4293      	cmp	r3, r2
 8008798:	db01      	blt.n	800879e <_vfprintf_r+0xd06>
 800879a:	07ef      	lsls	r7, r5, #31
 800879c:	d50d      	bpl.n	80087ba <_vfprintf_r+0xd22>
 800879e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087a0:	6023      	str	r3, [r4, #0]
 80087a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087a4:	6063      	str	r3, [r4, #4]
 80087a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087aa:	4413      	add	r3, r2
 80087ac:	9321      	str	r3, [sp, #132]	; 0x84
 80087ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80087b0:	3301      	adds	r3, #1
 80087b2:	2b07      	cmp	r3, #7
 80087b4:	9320      	str	r3, [sp, #128]	; 0x80
 80087b6:	dc62      	bgt.n	800887e <_vfprintf_r+0xde6>
 80087b8:	3408      	adds	r4, #8
 80087ba:	9b03      	ldr	r3, [sp, #12]
 80087bc:	9a08      	ldr	r2, [sp, #32]
 80087be:	1a9e      	subs	r6, r3, r2
 80087c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087c2:	9a03      	ldr	r2, [sp, #12]
 80087c4:	1ad3      	subs	r3, r2, r3
 80087c6:	429e      	cmp	r6, r3
 80087c8:	bfa8      	it	ge
 80087ca:	461e      	movge	r6, r3
 80087cc:	2e00      	cmp	r6, #0
 80087ce:	dd0c      	ble.n	80087ea <_vfprintf_r+0xd52>
 80087d0:	9b08      	ldr	r3, [sp, #32]
 80087d2:	444b      	add	r3, r9
 80087d4:	e884 0048 	stmia.w	r4, {r3, r6}
 80087d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087da:	4433      	add	r3, r6
 80087dc:	9321      	str	r3, [sp, #132]	; 0x84
 80087de:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80087e0:	3301      	adds	r3, #1
 80087e2:	2b07      	cmp	r3, #7
 80087e4:	9320      	str	r3, [sp, #128]	; 0x80
 80087e6:	dc54      	bgt.n	8008892 <_vfprintf_r+0xdfa>
 80087e8:	3408      	adds	r4, #8
 80087ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087ec:	9a03      	ldr	r2, [sp, #12]
 80087ee:	2e00      	cmp	r6, #0
 80087f0:	eba2 0303 	sub.w	r3, r2, r3
 80087f4:	bfac      	ite	ge
 80087f6:	1b9e      	subge	r6, r3, r6
 80087f8:	461e      	movlt	r6, r3
 80087fa:	2e00      	cmp	r6, #0
 80087fc:	f77f acd5 	ble.w	80081aa <_vfprintf_r+0x712>
 8008800:	4f2f      	ldr	r7, [pc, #188]	; (80088c0 <_vfprintf_r+0xe28>)
 8008802:	f04f 0910 	mov.w	r9, #16
 8008806:	2e10      	cmp	r6, #16
 8008808:	6027      	str	r7, [r4, #0]
 800880a:	f77f aee3 	ble.w	80085d4 <_vfprintf_r+0xb3c>
 800880e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008810:	f8c4 9004 	str.w	r9, [r4, #4]
 8008814:	3310      	adds	r3, #16
 8008816:	9321      	str	r3, [sp, #132]	; 0x84
 8008818:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800881a:	3301      	adds	r3, #1
 800881c:	2b07      	cmp	r3, #7
 800881e:	9320      	str	r3, [sp, #128]	; 0x80
 8008820:	dc41      	bgt.n	80088a6 <_vfprintf_r+0xe0e>
 8008822:	3408      	adds	r4, #8
 8008824:	3e10      	subs	r6, #16
 8008826:	e7ee      	b.n	8008806 <_vfprintf_r+0xd6e>
 8008828:	aa1f      	add	r2, sp, #124	; 0x7c
 800882a:	4641      	mov	r1, r8
 800882c:	4658      	mov	r0, fp
 800882e:	f002 f91e 	bl	800aa6e <__sprint_r>
 8008832:	2800      	cmp	r0, #0
 8008834:	f040 80eb 	bne.w	8008a0e <_vfprintf_r+0xf76>
 8008838:	ac2c      	add	r4, sp, #176	; 0xb0
 800883a:	e793      	b.n	8008764 <_vfprintf_r+0xccc>
 800883c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800883e:	f8c4 a004 	str.w	sl, [r4, #4]
 8008842:	3310      	adds	r3, #16
 8008844:	9321      	str	r3, [sp, #132]	; 0x84
 8008846:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008848:	3301      	adds	r3, #1
 800884a:	2b07      	cmp	r3, #7
 800884c:	9320      	str	r3, [sp, #128]	; 0x80
 800884e:	dc02      	bgt.n	8008856 <_vfprintf_r+0xdbe>
 8008850:	3408      	adds	r4, #8
 8008852:	3e10      	subs	r6, #16
 8008854:	e790      	b.n	8008778 <_vfprintf_r+0xce0>
 8008856:	aa1f      	add	r2, sp, #124	; 0x7c
 8008858:	4641      	mov	r1, r8
 800885a:	4658      	mov	r0, fp
 800885c:	f002 f907 	bl	800aa6e <__sprint_r>
 8008860:	2800      	cmp	r0, #0
 8008862:	f040 80d4 	bne.w	8008a0e <_vfprintf_r+0xf76>
 8008866:	ac2c      	add	r4, sp, #176	; 0xb0
 8008868:	e7f3      	b.n	8008852 <_vfprintf_r+0xdba>
 800886a:	aa1f      	add	r2, sp, #124	; 0x7c
 800886c:	4641      	mov	r1, r8
 800886e:	4658      	mov	r0, fp
 8008870:	f002 f8fd 	bl	800aa6e <__sprint_r>
 8008874:	2800      	cmp	r0, #0
 8008876:	f040 80ca 	bne.w	8008a0e <_vfprintf_r+0xf76>
 800887a:	ac2c      	add	r4, sp, #176	; 0xb0
 800887c:	e789      	b.n	8008792 <_vfprintf_r+0xcfa>
 800887e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008880:	4641      	mov	r1, r8
 8008882:	4658      	mov	r0, fp
 8008884:	f002 f8f3 	bl	800aa6e <__sprint_r>
 8008888:	2800      	cmp	r0, #0
 800888a:	f040 80c0 	bne.w	8008a0e <_vfprintf_r+0xf76>
 800888e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008890:	e793      	b.n	80087ba <_vfprintf_r+0xd22>
 8008892:	aa1f      	add	r2, sp, #124	; 0x7c
 8008894:	4641      	mov	r1, r8
 8008896:	4658      	mov	r0, fp
 8008898:	f002 f8e9 	bl	800aa6e <__sprint_r>
 800889c:	2800      	cmp	r0, #0
 800889e:	f040 80b6 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80088a2:	ac2c      	add	r4, sp, #176	; 0xb0
 80088a4:	e7a1      	b.n	80087ea <_vfprintf_r+0xd52>
 80088a6:	aa1f      	add	r2, sp, #124	; 0x7c
 80088a8:	4641      	mov	r1, r8
 80088aa:	4658      	mov	r0, fp
 80088ac:	f002 f8df 	bl	800aa6e <__sprint_r>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	f040 80ac 	bne.w	8008a0e <_vfprintf_r+0xf76>
 80088b6:	ac2c      	add	r4, sp, #176	; 0xb0
 80088b8:	e7b4      	b.n	8008824 <_vfprintf_r+0xd8c>
 80088ba:	bf00      	nop
 80088bc:	0800b61e 	.word	0x0800b61e
 80088c0:	0800b630 	.word	0x0800b630
 80088c4:	9b03      	ldr	r3, [sp, #12]
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	dc01      	bgt.n	80088ce <_vfprintf_r+0xe36>
 80088ca:	07ee      	lsls	r6, r5, #31
 80088cc:	d576      	bpl.n	80089bc <_vfprintf_r+0xf24>
 80088ce:	2301      	movs	r3, #1
 80088d0:	6063      	str	r3, [r4, #4]
 80088d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088d4:	f8c4 9000 	str.w	r9, [r4]
 80088d8:	3301      	adds	r3, #1
 80088da:	9321      	str	r3, [sp, #132]	; 0x84
 80088dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80088de:	3301      	adds	r3, #1
 80088e0:	2b07      	cmp	r3, #7
 80088e2:	9320      	str	r3, [sp, #128]	; 0x80
 80088e4:	dc36      	bgt.n	8008954 <_vfprintf_r+0xebc>
 80088e6:	3408      	adds	r4, #8
 80088e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088ea:	6023      	str	r3, [r4, #0]
 80088ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ee:	6063      	str	r3, [r4, #4]
 80088f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088f4:	4413      	add	r3, r2
 80088f6:	9321      	str	r3, [sp, #132]	; 0x84
 80088f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80088fa:	3301      	adds	r3, #1
 80088fc:	2b07      	cmp	r3, #7
 80088fe:	9320      	str	r3, [sp, #128]	; 0x80
 8008900:	dc31      	bgt.n	8008966 <_vfprintf_r+0xece>
 8008902:	3408      	adds	r4, #8
 8008904:	2300      	movs	r3, #0
 8008906:	2200      	movs	r2, #0
 8008908:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800890c:	f7f8 f8d8 	bl	8000ac0 <__aeabi_dcmpeq>
 8008910:	9b03      	ldr	r3, [sp, #12]
 8008912:	1e5e      	subs	r6, r3, #1
 8008914:	2800      	cmp	r0, #0
 8008916:	d12f      	bne.n	8008978 <_vfprintf_r+0xee0>
 8008918:	f109 0301 	add.w	r3, r9, #1
 800891c:	e884 0048 	stmia.w	r4, {r3, r6}
 8008920:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008922:	9a03      	ldr	r2, [sp, #12]
 8008924:	3b01      	subs	r3, #1
 8008926:	4413      	add	r3, r2
 8008928:	9321      	str	r3, [sp, #132]	; 0x84
 800892a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800892c:	3301      	adds	r3, #1
 800892e:	2b07      	cmp	r3, #7
 8008930:	9320      	str	r3, [sp, #128]	; 0x80
 8008932:	dd4a      	ble.n	80089ca <_vfprintf_r+0xf32>
 8008934:	aa1f      	add	r2, sp, #124	; 0x7c
 8008936:	4641      	mov	r1, r8
 8008938:	4658      	mov	r0, fp
 800893a:	f002 f898 	bl	800aa6e <__sprint_r>
 800893e:	2800      	cmp	r0, #0
 8008940:	d165      	bne.n	8008a0e <_vfprintf_r+0xf76>
 8008942:	ac2c      	add	r4, sp, #176	; 0xb0
 8008944:	ab1b      	add	r3, sp, #108	; 0x6c
 8008946:	6023      	str	r3, [r4, #0]
 8008948:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800894a:	6063      	str	r3, [r4, #4]
 800894c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800894e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008950:	4413      	add	r3, r2
 8008952:	e41a      	b.n	800818a <_vfprintf_r+0x6f2>
 8008954:	aa1f      	add	r2, sp, #124	; 0x7c
 8008956:	4641      	mov	r1, r8
 8008958:	4658      	mov	r0, fp
 800895a:	f002 f888 	bl	800aa6e <__sprint_r>
 800895e:	2800      	cmp	r0, #0
 8008960:	d155      	bne.n	8008a0e <_vfprintf_r+0xf76>
 8008962:	ac2c      	add	r4, sp, #176	; 0xb0
 8008964:	e7c0      	b.n	80088e8 <_vfprintf_r+0xe50>
 8008966:	aa1f      	add	r2, sp, #124	; 0x7c
 8008968:	4641      	mov	r1, r8
 800896a:	4658      	mov	r0, fp
 800896c:	f002 f87f 	bl	800aa6e <__sprint_r>
 8008970:	2800      	cmp	r0, #0
 8008972:	d14c      	bne.n	8008a0e <_vfprintf_r+0xf76>
 8008974:	ac2c      	add	r4, sp, #176	; 0xb0
 8008976:	e7c5      	b.n	8008904 <_vfprintf_r+0xe6c>
 8008978:	2e00      	cmp	r6, #0
 800897a:	dde3      	ble.n	8008944 <_vfprintf_r+0xeac>
 800897c:	4f60      	ldr	r7, [pc, #384]	; (8008b00 <_vfprintf_r+0x1068>)
 800897e:	f04f 0910 	mov.w	r9, #16
 8008982:	2e10      	cmp	r6, #16
 8008984:	6027      	str	r7, [r4, #0]
 8008986:	dc04      	bgt.n	8008992 <_vfprintf_r+0xefa>
 8008988:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800898a:	6066      	str	r6, [r4, #4]
 800898c:	441e      	add	r6, r3
 800898e:	9621      	str	r6, [sp, #132]	; 0x84
 8008990:	e7cb      	b.n	800892a <_vfprintf_r+0xe92>
 8008992:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008994:	f8c4 9004 	str.w	r9, [r4, #4]
 8008998:	3310      	adds	r3, #16
 800899a:	9321      	str	r3, [sp, #132]	; 0x84
 800899c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800899e:	3301      	adds	r3, #1
 80089a0:	2b07      	cmp	r3, #7
 80089a2:	9320      	str	r3, [sp, #128]	; 0x80
 80089a4:	dc02      	bgt.n	80089ac <_vfprintf_r+0xf14>
 80089a6:	3408      	adds	r4, #8
 80089a8:	3e10      	subs	r6, #16
 80089aa:	e7ea      	b.n	8008982 <_vfprintf_r+0xeea>
 80089ac:	aa1f      	add	r2, sp, #124	; 0x7c
 80089ae:	4641      	mov	r1, r8
 80089b0:	4658      	mov	r0, fp
 80089b2:	f002 f85c 	bl	800aa6e <__sprint_r>
 80089b6:	bb50      	cbnz	r0, 8008a0e <_vfprintf_r+0xf76>
 80089b8:	ac2c      	add	r4, sp, #176	; 0xb0
 80089ba:	e7f5      	b.n	80089a8 <_vfprintf_r+0xf10>
 80089bc:	2301      	movs	r3, #1
 80089be:	6063      	str	r3, [r4, #4]
 80089c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089c2:	f8c4 9000 	str.w	r9, [r4]
 80089c6:	3301      	adds	r3, #1
 80089c8:	e7ae      	b.n	8008928 <_vfprintf_r+0xe90>
 80089ca:	3408      	adds	r4, #8
 80089cc:	e7ba      	b.n	8008944 <_vfprintf_r+0xeac>
 80089ce:	3408      	adds	r4, #8
 80089d0:	f7ff bbeb 	b.w	80081aa <_vfprintf_r+0x712>
 80089d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089d8:	1a9d      	subs	r5, r3, r2
 80089da:	2d00      	cmp	r5, #0
 80089dc:	f77f abe8 	ble.w	80081b0 <_vfprintf_r+0x718>
 80089e0:	2610      	movs	r6, #16
 80089e2:	4b48      	ldr	r3, [pc, #288]	; (8008b04 <_vfprintf_r+0x106c>)
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	2d10      	cmp	r5, #16
 80089e8:	dc24      	bgt.n	8008a34 <_vfprintf_r+0xf9c>
 80089ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089ec:	6065      	str	r5, [r4, #4]
 80089ee:	441d      	add	r5, r3
 80089f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089f2:	9521      	str	r5, [sp, #132]	; 0x84
 80089f4:	3301      	adds	r3, #1
 80089f6:	2b07      	cmp	r3, #7
 80089f8:	9320      	str	r3, [sp, #128]	; 0x80
 80089fa:	f77f abd9 	ble.w	80081b0 <_vfprintf_r+0x718>
 80089fe:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a00:	4641      	mov	r1, r8
 8008a02:	4658      	mov	r0, fp
 8008a04:	f002 f833 	bl	800aa6e <__sprint_r>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	f43f abd1 	beq.w	80081b0 <_vfprintf_r+0x718>
 8008a0e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8008a12:	07d9      	lsls	r1, r3, #31
 8008a14:	d407      	bmi.n	8008a26 <_vfprintf_r+0xf8e>
 8008a16:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008a1a:	059a      	lsls	r2, r3, #22
 8008a1c:	d403      	bmi.n	8008a26 <_vfprintf_r+0xf8e>
 8008a1e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8008a22:	f001 fa66 	bl	8009ef2 <__retarget_lock_release_recursive>
 8008a26:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008a2a:	065b      	lsls	r3, r3, #25
 8008a2c:	f57f a8af 	bpl.w	8007b8e <_vfprintf_r+0xf6>
 8008a30:	f7ff b882 	b.w	8007b38 <_vfprintf_r+0xa0>
 8008a34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a36:	6066      	str	r6, [r4, #4]
 8008a38:	3310      	adds	r3, #16
 8008a3a:	9321      	str	r3, [sp, #132]	; 0x84
 8008a3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a3e:	3301      	adds	r3, #1
 8008a40:	2b07      	cmp	r3, #7
 8008a42:	9320      	str	r3, [sp, #128]	; 0x80
 8008a44:	dc02      	bgt.n	8008a4c <_vfprintf_r+0xfb4>
 8008a46:	3408      	adds	r4, #8
 8008a48:	3d10      	subs	r5, #16
 8008a4a:	e7ca      	b.n	80089e2 <_vfprintf_r+0xf4a>
 8008a4c:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a4e:	4641      	mov	r1, r8
 8008a50:	4658      	mov	r0, fp
 8008a52:	f002 f80c 	bl	800aa6e <__sprint_r>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	d1d9      	bne.n	8008a0e <_vfprintf_r+0xf76>
 8008a5a:	ac2c      	add	r4, sp, #176	; 0xb0
 8008a5c:	e7f4      	b.n	8008a48 <_vfprintf_r+0xfb0>
 8008a5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a60:	b913      	cbnz	r3, 8008a68 <_vfprintf_r+0xfd0>
 8008a62:	2300      	movs	r3, #0
 8008a64:	9320      	str	r3, [sp, #128]	; 0x80
 8008a66:	e7d2      	b.n	8008a0e <_vfprintf_r+0xf76>
 8008a68:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a6a:	4641      	mov	r1, r8
 8008a6c:	4658      	mov	r0, fp
 8008a6e:	f001 fffe 	bl	800aa6e <__sprint_r>
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d0f5      	beq.n	8008a62 <_vfprintf_r+0xfca>
 8008a76:	e7ca      	b.n	8008a0e <_vfprintf_r+0xf76>
 8008a78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a7c:	4610      	mov	r0, r2
 8008a7e:	4619      	mov	r1, r3
 8008a80:	f7f8 f850 	bl	8000b24 <__aeabi_dcmpun>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	f43f aa36 	beq.w	8007ef6 <_vfprintf_r+0x45e>
 8008a8a:	4b1f      	ldr	r3, [pc, #124]	; (8008b08 <_vfprintf_r+0x1070>)
 8008a8c:	4a1f      	ldr	r2, [pc, #124]	; (8008b0c <_vfprintf_r+0x1074>)
 8008a8e:	f7ff ba26 	b.w	8007ede <_vfprintf_r+0x446>
 8008a92:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a94:	1a1b      	subs	r3, r3, r0
 8008a96:	9303      	str	r3, [sp, #12]
 8008a98:	f7ff baa9 	b.w	8007fee <_vfprintf_r+0x556>
 8008a9c:	ea56 0207 	orrs.w	r2, r6, r7
 8008aa0:	9508      	str	r5, [sp, #32]
 8008aa2:	f43f ac1e 	beq.w	80082e2 <_vfprintf_r+0x84a>
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	f43f ac8f 	beq.w	80083ca <_vfprintf_r+0x932>
 8008aac:	2b02      	cmp	r3, #2
 8008aae:	f43f acaf 	beq.w	8008410 <_vfprintf_r+0x978>
 8008ab2:	ab2c      	add	r3, sp, #176	; 0xb0
 8008ab4:	08f1      	lsrs	r1, r6, #3
 8008ab6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8008aba:	08f8      	lsrs	r0, r7, #3
 8008abc:	f006 0207 	and.w	r2, r6, #7
 8008ac0:	4607      	mov	r7, r0
 8008ac2:	460e      	mov	r6, r1
 8008ac4:	3230      	adds	r2, #48	; 0x30
 8008ac6:	ea56 0107 	orrs.w	r1, r6, r7
 8008aca:	f103 39ff 	add.w	r9, r3, #4294967295
 8008ace:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008ad2:	f47f ac78 	bne.w	80083c6 <_vfprintf_r+0x92e>
 8008ad6:	9908      	ldr	r1, [sp, #32]
 8008ad8:	07cd      	lsls	r5, r1, #31
 8008ada:	d506      	bpl.n	8008aea <_vfprintf_r+0x1052>
 8008adc:	2a30      	cmp	r2, #48	; 0x30
 8008ade:	d004      	beq.n	8008aea <_vfprintf_r+0x1052>
 8008ae0:	2230      	movs	r2, #48	; 0x30
 8008ae2:	f809 2c01 	strb.w	r2, [r9, #-1]
 8008ae6:	f1a3 0902 	sub.w	r9, r3, #2
 8008aea:	4656      	mov	r6, sl
 8008aec:	2300      	movs	r3, #0
 8008aee:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8008af2:	9d08      	ldr	r5, [sp, #32]
 8008af4:	9308      	str	r3, [sp, #32]
 8008af6:	ebaa 0a09 	sub.w	sl, sl, r9
 8008afa:	f7ff bac6 	b.w	800808a <_vfprintf_r+0x5f2>
 8008afe:	bf00      	nop
 8008b00:	0800b630 	.word	0x0800b630
 8008b04:	0800b620 	.word	0x0800b620
 8008b08:	0800b5f4 	.word	0x0800b5f4
 8008b0c:	0800b5f8 	.word	0x0800b5f8

08008b10 <__sbprintf>:
 8008b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b12:	460c      	mov	r4, r1
 8008b14:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008b18:	461f      	mov	r7, r3
 8008b1a:	8989      	ldrh	r1, [r1, #12]
 8008b1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b1e:	9319      	str	r3, [sp, #100]	; 0x64
 8008b20:	89e3      	ldrh	r3, [r4, #14]
 8008b22:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008b26:	f021 0102 	bic.w	r1, r1, #2
 8008b2a:	6a23      	ldr	r3, [r4, #32]
 8008b2c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8008b30:	9308      	str	r3, [sp, #32]
 8008b32:	a91a      	add	r1, sp, #104	; 0x68
 8008b34:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008b36:	930a      	str	r3, [sp, #40]	; 0x28
 8008b38:	4615      	mov	r5, r2
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	4606      	mov	r6, r0
 8008b3e:	9100      	str	r1, [sp, #0]
 8008b40:	9104      	str	r1, [sp, #16]
 8008b42:	a816      	add	r0, sp, #88	; 0x58
 8008b44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008b48:	9102      	str	r1, [sp, #8]
 8008b4a:	9105      	str	r1, [sp, #20]
 8008b4c:	9306      	str	r3, [sp, #24]
 8008b4e:	f001 f9cd 	bl	8009eec <__retarget_lock_init_recursive>
 8008b52:	462a      	mov	r2, r5
 8008b54:	463b      	mov	r3, r7
 8008b56:	4669      	mov	r1, sp
 8008b58:	4630      	mov	r0, r6
 8008b5a:	f7fe ff9d 	bl	8007a98 <_vfprintf_r>
 8008b5e:	1e05      	subs	r5, r0, #0
 8008b60:	db07      	blt.n	8008b72 <__sbprintf+0x62>
 8008b62:	4669      	mov	r1, sp
 8008b64:	4630      	mov	r0, r6
 8008b66:	f000 ff6f 	bl	8009a48 <_fflush_r>
 8008b6a:	2800      	cmp	r0, #0
 8008b6c:	bf18      	it	ne
 8008b6e:	f04f 35ff 	movne.w	r5, #4294967295
 8008b72:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008b76:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008b78:	065b      	lsls	r3, r3, #25
 8008b7a:	bf42      	ittt	mi
 8008b7c:	89a3      	ldrhmi	r3, [r4, #12]
 8008b7e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8008b82:	81a3      	strhmi	r3, [r4, #12]
 8008b84:	f001 f9b3 	bl	8009eee <__retarget_lock_close_recursive>
 8008b88:	4628      	mov	r0, r5
 8008b8a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b90 <__swsetup_r>:
 8008b90:	4b32      	ldr	r3, [pc, #200]	; (8008c5c <__swsetup_r+0xcc>)
 8008b92:	b570      	push	{r4, r5, r6, lr}
 8008b94:	681d      	ldr	r5, [r3, #0]
 8008b96:	4606      	mov	r6, r0
 8008b98:	460c      	mov	r4, r1
 8008b9a:	b125      	cbz	r5, 8008ba6 <__swsetup_r+0x16>
 8008b9c:	69ab      	ldr	r3, [r5, #24]
 8008b9e:	b913      	cbnz	r3, 8008ba6 <__swsetup_r+0x16>
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	f000 ffe5 	bl	8009b70 <__sinit>
 8008ba6:	4b2e      	ldr	r3, [pc, #184]	; (8008c60 <__swsetup_r+0xd0>)
 8008ba8:	429c      	cmp	r4, r3
 8008baa:	d10f      	bne.n	8008bcc <__swsetup_r+0x3c>
 8008bac:	686c      	ldr	r4, [r5, #4]
 8008bae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bb2:	b29a      	uxth	r2, r3
 8008bb4:	0715      	lsls	r5, r2, #28
 8008bb6:	d42c      	bmi.n	8008c12 <__swsetup_r+0x82>
 8008bb8:	06d0      	lsls	r0, r2, #27
 8008bba:	d411      	bmi.n	8008be0 <__swsetup_r+0x50>
 8008bbc:	2209      	movs	r2, #9
 8008bbe:	6032      	str	r2, [r6, #0]
 8008bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bc4:	81a3      	strh	r3, [r4, #12]
 8008bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bca:	bd70      	pop	{r4, r5, r6, pc}
 8008bcc:	4b25      	ldr	r3, [pc, #148]	; (8008c64 <__swsetup_r+0xd4>)
 8008bce:	429c      	cmp	r4, r3
 8008bd0:	d101      	bne.n	8008bd6 <__swsetup_r+0x46>
 8008bd2:	68ac      	ldr	r4, [r5, #8]
 8008bd4:	e7eb      	b.n	8008bae <__swsetup_r+0x1e>
 8008bd6:	4b24      	ldr	r3, [pc, #144]	; (8008c68 <__swsetup_r+0xd8>)
 8008bd8:	429c      	cmp	r4, r3
 8008bda:	bf08      	it	eq
 8008bdc:	68ec      	ldreq	r4, [r5, #12]
 8008bde:	e7e6      	b.n	8008bae <__swsetup_r+0x1e>
 8008be0:	0751      	lsls	r1, r2, #29
 8008be2:	d512      	bpl.n	8008c0a <__swsetup_r+0x7a>
 8008be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008be6:	b141      	cbz	r1, 8008bfa <__swsetup_r+0x6a>
 8008be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bec:	4299      	cmp	r1, r3
 8008bee:	d002      	beq.n	8008bf6 <__swsetup_r+0x66>
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f001 f893 	bl	8009d1c <_free_r>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8008bfa:	89a3      	ldrh	r3, [r4, #12]
 8008bfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c00:	81a3      	strh	r3, [r4, #12]
 8008c02:	2300      	movs	r3, #0
 8008c04:	6063      	str	r3, [r4, #4]
 8008c06:	6923      	ldr	r3, [r4, #16]
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	89a3      	ldrh	r3, [r4, #12]
 8008c0c:	f043 0308 	orr.w	r3, r3, #8
 8008c10:	81a3      	strh	r3, [r4, #12]
 8008c12:	6923      	ldr	r3, [r4, #16]
 8008c14:	b94b      	cbnz	r3, 8008c2a <__swsetup_r+0x9a>
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c20:	d003      	beq.n	8008c2a <__swsetup_r+0x9a>
 8008c22:	4621      	mov	r1, r4
 8008c24:	4630      	mov	r0, r6
 8008c26:	f001 f991 	bl	8009f4c <__smakebuf_r>
 8008c2a:	89a2      	ldrh	r2, [r4, #12]
 8008c2c:	f012 0301 	ands.w	r3, r2, #1
 8008c30:	d00c      	beq.n	8008c4c <__swsetup_r+0xbc>
 8008c32:	2300      	movs	r3, #0
 8008c34:	60a3      	str	r3, [r4, #8]
 8008c36:	6963      	ldr	r3, [r4, #20]
 8008c38:	425b      	negs	r3, r3
 8008c3a:	61a3      	str	r3, [r4, #24]
 8008c3c:	6923      	ldr	r3, [r4, #16]
 8008c3e:	b953      	cbnz	r3, 8008c56 <__swsetup_r+0xc6>
 8008c40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c44:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008c48:	d1ba      	bne.n	8008bc0 <__swsetup_r+0x30>
 8008c4a:	bd70      	pop	{r4, r5, r6, pc}
 8008c4c:	0792      	lsls	r2, r2, #30
 8008c4e:	bf58      	it	pl
 8008c50:	6963      	ldrpl	r3, [r4, #20]
 8008c52:	60a3      	str	r3, [r4, #8]
 8008c54:	e7f2      	b.n	8008c3c <__swsetup_r+0xac>
 8008c56:	2000      	movs	r0, #0
 8008c58:	e7f7      	b.n	8008c4a <__swsetup_r+0xba>
 8008c5a:	bf00      	nop
 8008c5c:	2000000c 	.word	0x2000000c
 8008c60:	0800b670 	.word	0x0800b670
 8008c64:	0800b690 	.word	0x0800b690
 8008c68:	0800b650 	.word	0x0800b650

08008c6c <quorem>:
 8008c6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c70:	6903      	ldr	r3, [r0, #16]
 8008c72:	690c      	ldr	r4, [r1, #16]
 8008c74:	429c      	cmp	r4, r3
 8008c76:	4680      	mov	r8, r0
 8008c78:	f300 8082 	bgt.w	8008d80 <quorem+0x114>
 8008c7c:	3c01      	subs	r4, #1
 8008c7e:	f101 0714 	add.w	r7, r1, #20
 8008c82:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8008c86:	f100 0614 	add.w	r6, r0, #20
 8008c8a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008c8e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008c92:	eb06 030e 	add.w	r3, r6, lr
 8008c96:	3501      	adds	r5, #1
 8008c98:	eb07 090e 	add.w	r9, r7, lr
 8008c9c:	9301      	str	r3, [sp, #4]
 8008c9e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008ca2:	b395      	cbz	r5, 8008d0a <quorem+0x9e>
 8008ca4:	f04f 0a00 	mov.w	sl, #0
 8008ca8:	4638      	mov	r0, r7
 8008caa:	46b4      	mov	ip, r6
 8008cac:	46d3      	mov	fp, sl
 8008cae:	f850 2b04 	ldr.w	r2, [r0], #4
 8008cb2:	b293      	uxth	r3, r2
 8008cb4:	fb05 a303 	mla	r3, r5, r3, sl
 8008cb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	ebab 0303 	sub.w	r3, fp, r3
 8008cc2:	0c12      	lsrs	r2, r2, #16
 8008cc4:	f8bc b000 	ldrh.w	fp, [ip]
 8008cc8:	fb05 a202 	mla	r2, r5, r2, sl
 8008ccc:	fa13 f38b 	uxtah	r3, r3, fp
 8008cd0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008cd4:	fa1f fb82 	uxth.w	fp, r2
 8008cd8:	f8dc 2000 	ldr.w	r2, [ip]
 8008cdc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008ce0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cea:	4581      	cmp	r9, r0
 8008cec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008cf0:	f84c 3b04 	str.w	r3, [ip], #4
 8008cf4:	d2db      	bcs.n	8008cae <quorem+0x42>
 8008cf6:	f856 300e 	ldr.w	r3, [r6, lr]
 8008cfa:	b933      	cbnz	r3, 8008d0a <quorem+0x9e>
 8008cfc:	9b01      	ldr	r3, [sp, #4]
 8008cfe:	3b04      	subs	r3, #4
 8008d00:	429e      	cmp	r6, r3
 8008d02:	461a      	mov	r2, r3
 8008d04:	d330      	bcc.n	8008d68 <quorem+0xfc>
 8008d06:	f8c8 4010 	str.w	r4, [r8, #16]
 8008d0a:	4640      	mov	r0, r8
 8008d0c:	f001 fd95 	bl	800a83a <__mcmp>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	db25      	blt.n	8008d60 <quorem+0xf4>
 8008d14:	3501      	adds	r5, #1
 8008d16:	4630      	mov	r0, r6
 8008d18:	f04f 0e00 	mov.w	lr, #0
 8008d1c:	f857 2b04 	ldr.w	r2, [r7], #4
 8008d20:	f8d0 c000 	ldr.w	ip, [r0]
 8008d24:	b293      	uxth	r3, r2
 8008d26:	ebae 0303 	sub.w	r3, lr, r3
 8008d2a:	0c12      	lsrs	r2, r2, #16
 8008d2c:	fa13 f38c 	uxtah	r3, r3, ip
 8008d30:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008d34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d3e:	45b9      	cmp	r9, r7
 8008d40:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008d44:	f840 3b04 	str.w	r3, [r0], #4
 8008d48:	d2e8      	bcs.n	8008d1c <quorem+0xb0>
 8008d4a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008d4e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008d52:	b92a      	cbnz	r2, 8008d60 <quorem+0xf4>
 8008d54:	3b04      	subs	r3, #4
 8008d56:	429e      	cmp	r6, r3
 8008d58:	461a      	mov	r2, r3
 8008d5a:	d30b      	bcc.n	8008d74 <quorem+0x108>
 8008d5c:	f8c8 4010 	str.w	r4, [r8, #16]
 8008d60:	4628      	mov	r0, r5
 8008d62:	b003      	add	sp, #12
 8008d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d68:	6812      	ldr	r2, [r2, #0]
 8008d6a:	3b04      	subs	r3, #4
 8008d6c:	2a00      	cmp	r2, #0
 8008d6e:	d1ca      	bne.n	8008d06 <quorem+0x9a>
 8008d70:	3c01      	subs	r4, #1
 8008d72:	e7c5      	b.n	8008d00 <quorem+0x94>
 8008d74:	6812      	ldr	r2, [r2, #0]
 8008d76:	3b04      	subs	r3, #4
 8008d78:	2a00      	cmp	r2, #0
 8008d7a:	d1ef      	bne.n	8008d5c <quorem+0xf0>
 8008d7c:	3c01      	subs	r4, #1
 8008d7e:	e7ea      	b.n	8008d56 <quorem+0xea>
 8008d80:	2000      	movs	r0, #0
 8008d82:	e7ee      	b.n	8008d62 <quorem+0xf6>
 8008d84:	0000      	movs	r0, r0
	...

08008d88 <_dtoa_r>:
 8008d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8c:	ec57 6b10 	vmov	r6, r7, d0
 8008d90:	b097      	sub	sp, #92	; 0x5c
 8008d92:	e9cd 6700 	strd	r6, r7, [sp]
 8008d96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d98:	9107      	str	r1, [sp, #28]
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	920a      	str	r2, [sp, #40]	; 0x28
 8008d9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008da0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008da2:	b93e      	cbnz	r6, 8008db4 <_dtoa_r+0x2c>
 8008da4:	2010      	movs	r0, #16
 8008da6:	f001 f911 	bl	8009fcc <malloc>
 8008daa:	6260      	str	r0, [r4, #36]	; 0x24
 8008dac:	6046      	str	r6, [r0, #4]
 8008dae:	6086      	str	r6, [r0, #8]
 8008db0:	6006      	str	r6, [r0, #0]
 8008db2:	60c6      	str	r6, [r0, #12]
 8008db4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008db6:	6819      	ldr	r1, [r3, #0]
 8008db8:	b151      	cbz	r1, 8008dd0 <_dtoa_r+0x48>
 8008dba:	685a      	ldr	r2, [r3, #4]
 8008dbc:	604a      	str	r2, [r1, #4]
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	4093      	lsls	r3, r2
 8008dc2:	608b      	str	r3, [r1, #8]
 8008dc4:	4620      	mov	r0, r4
 8008dc6:	f001 fb63 	bl	800a490 <_Bfree>
 8008dca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dcc:	2200      	movs	r2, #0
 8008dce:	601a      	str	r2, [r3, #0]
 8008dd0:	9b01      	ldr	r3, [sp, #4]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	bfbf      	itttt	lt
 8008dd6:	2301      	movlt	r3, #1
 8008dd8:	602b      	strlt	r3, [r5, #0]
 8008dda:	9b01      	ldrlt	r3, [sp, #4]
 8008ddc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008de0:	bfb2      	itee	lt
 8008de2:	9301      	strlt	r3, [sp, #4]
 8008de4:	2300      	movge	r3, #0
 8008de6:	602b      	strge	r3, [r5, #0]
 8008de8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008dec:	4ba8      	ldr	r3, [pc, #672]	; (8009090 <_dtoa_r+0x308>)
 8008dee:	ea33 0308 	bics.w	r3, r3, r8
 8008df2:	d11b      	bne.n	8008e2c <_dtoa_r+0xa4>
 8008df4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008df6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008dfa:	6013      	str	r3, [r2, #0]
 8008dfc:	9b00      	ldr	r3, [sp, #0]
 8008dfe:	b923      	cbnz	r3, 8008e0a <_dtoa_r+0x82>
 8008e00:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008e04:	2800      	cmp	r0, #0
 8008e06:	f000 8578 	beq.w	80098fa <_dtoa_r+0xb72>
 8008e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e0c:	b953      	cbnz	r3, 8008e24 <_dtoa_r+0x9c>
 8008e0e:	4ba1      	ldr	r3, [pc, #644]	; (8009094 <_dtoa_r+0x30c>)
 8008e10:	e021      	b.n	8008e56 <_dtoa_r+0xce>
 8008e12:	4ba1      	ldr	r3, [pc, #644]	; (8009098 <_dtoa_r+0x310>)
 8008e14:	9302      	str	r3, [sp, #8]
 8008e16:	3308      	adds	r3, #8
 8008e18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008e1a:	6013      	str	r3, [r2, #0]
 8008e1c:	9802      	ldr	r0, [sp, #8]
 8008e1e:	b017      	add	sp, #92	; 0x5c
 8008e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e24:	4b9b      	ldr	r3, [pc, #620]	; (8009094 <_dtoa_r+0x30c>)
 8008e26:	9302      	str	r3, [sp, #8]
 8008e28:	3303      	adds	r3, #3
 8008e2a:	e7f5      	b.n	8008e18 <_dtoa_r+0x90>
 8008e2c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008e30:	2200      	movs	r2, #0
 8008e32:	2300      	movs	r3, #0
 8008e34:	4630      	mov	r0, r6
 8008e36:	4639      	mov	r1, r7
 8008e38:	f7f7 fe42 	bl	8000ac0 <__aeabi_dcmpeq>
 8008e3c:	4681      	mov	r9, r0
 8008e3e:	b160      	cbz	r0, 8008e5a <_dtoa_r+0xd2>
 8008e40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e42:	2301      	movs	r3, #1
 8008e44:	6013      	str	r3, [r2, #0]
 8008e46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	f000 8553 	beq.w	80098f4 <_dtoa_r+0xb6c>
 8008e4e:	4b93      	ldr	r3, [pc, #588]	; (800909c <_dtoa_r+0x314>)
 8008e50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008e52:	6013      	str	r3, [r2, #0]
 8008e54:	3b01      	subs	r3, #1
 8008e56:	9302      	str	r3, [sp, #8]
 8008e58:	e7e0      	b.n	8008e1c <_dtoa_r+0x94>
 8008e5a:	aa14      	add	r2, sp, #80	; 0x50
 8008e5c:	a915      	add	r1, sp, #84	; 0x54
 8008e5e:	ec47 6b10 	vmov	d0, r6, r7
 8008e62:	4620      	mov	r0, r4
 8008e64:	f001 fd61 	bl	800a92a <__d2b>
 8008e68:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008e6c:	4682      	mov	sl, r0
 8008e6e:	2d00      	cmp	r5, #0
 8008e70:	d07e      	beq.n	8008f70 <_dtoa_r+0x1e8>
 8008e72:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e76:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008e7a:	4630      	mov	r0, r6
 8008e7c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008e80:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e84:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8008e88:	2200      	movs	r2, #0
 8008e8a:	4b85      	ldr	r3, [pc, #532]	; (80090a0 <_dtoa_r+0x318>)
 8008e8c:	f7f7 f9fc 	bl	8000288 <__aeabi_dsub>
 8008e90:	a379      	add	r3, pc, #484	; (adr r3, 8009078 <_dtoa_r+0x2f0>)
 8008e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e96:	f7f7 fbab 	bl	80005f0 <__aeabi_dmul>
 8008e9a:	a379      	add	r3, pc, #484	; (adr r3, 8009080 <_dtoa_r+0x2f8>)
 8008e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea0:	f7f7 f9f4 	bl	800028c <__adddf3>
 8008ea4:	4606      	mov	r6, r0
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	460f      	mov	r7, r1
 8008eaa:	f7f7 fb3b 	bl	8000524 <__aeabi_i2d>
 8008eae:	a376      	add	r3, pc, #472	; (adr r3, 8009088 <_dtoa_r+0x300>)
 8008eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb4:	f7f7 fb9c 	bl	80005f0 <__aeabi_dmul>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	460b      	mov	r3, r1
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	4639      	mov	r1, r7
 8008ec0:	f7f7 f9e4 	bl	800028c <__adddf3>
 8008ec4:	4606      	mov	r6, r0
 8008ec6:	460f      	mov	r7, r1
 8008ec8:	f7f7 fe42 	bl	8000b50 <__aeabi_d2iz>
 8008ecc:	2200      	movs	r2, #0
 8008ece:	4683      	mov	fp, r0
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	4639      	mov	r1, r7
 8008ed6:	f7f7 fdfd 	bl	8000ad4 <__aeabi_dcmplt>
 8008eda:	b158      	cbz	r0, 8008ef4 <_dtoa_r+0x16c>
 8008edc:	4658      	mov	r0, fp
 8008ede:	f7f7 fb21 	bl	8000524 <__aeabi_i2d>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	4639      	mov	r1, r7
 8008eea:	f7f7 fde9 	bl	8000ac0 <__aeabi_dcmpeq>
 8008eee:	b908      	cbnz	r0, 8008ef4 <_dtoa_r+0x16c>
 8008ef0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008ef4:	f1bb 0f16 	cmp.w	fp, #22
 8008ef8:	d859      	bhi.n	8008fae <_dtoa_r+0x226>
 8008efa:	496a      	ldr	r1, [pc, #424]	; (80090a4 <_dtoa_r+0x31c>)
 8008efc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008f00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f08:	f7f7 fe02 	bl	8000b10 <__aeabi_dcmpgt>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	d050      	beq.n	8008fb2 <_dtoa_r+0x22a>
 8008f10:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f14:	2300      	movs	r3, #0
 8008f16:	930e      	str	r3, [sp, #56]	; 0x38
 8008f18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f1a:	1b5d      	subs	r5, r3, r5
 8008f1c:	1e6b      	subs	r3, r5, #1
 8008f1e:	9306      	str	r3, [sp, #24]
 8008f20:	bf45      	ittet	mi
 8008f22:	f1c5 0301 	rsbmi	r3, r5, #1
 8008f26:	9305      	strmi	r3, [sp, #20]
 8008f28:	2300      	movpl	r3, #0
 8008f2a:	2300      	movmi	r3, #0
 8008f2c:	bf4c      	ite	mi
 8008f2e:	9306      	strmi	r3, [sp, #24]
 8008f30:	9305      	strpl	r3, [sp, #20]
 8008f32:	f1bb 0f00 	cmp.w	fp, #0
 8008f36:	db3e      	blt.n	8008fb6 <_dtoa_r+0x22e>
 8008f38:	9b06      	ldr	r3, [sp, #24]
 8008f3a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008f3e:	445b      	add	r3, fp
 8008f40:	9306      	str	r3, [sp, #24]
 8008f42:	2300      	movs	r3, #0
 8008f44:	9308      	str	r3, [sp, #32]
 8008f46:	9b07      	ldr	r3, [sp, #28]
 8008f48:	2b09      	cmp	r3, #9
 8008f4a:	f200 80af 	bhi.w	80090ac <_dtoa_r+0x324>
 8008f4e:	2b05      	cmp	r3, #5
 8008f50:	bfc4      	itt	gt
 8008f52:	3b04      	subgt	r3, #4
 8008f54:	9307      	strgt	r3, [sp, #28]
 8008f56:	9b07      	ldr	r3, [sp, #28]
 8008f58:	f1a3 0302 	sub.w	r3, r3, #2
 8008f5c:	bfcc      	ite	gt
 8008f5e:	2600      	movgt	r6, #0
 8008f60:	2601      	movle	r6, #1
 8008f62:	2b03      	cmp	r3, #3
 8008f64:	f200 80ae 	bhi.w	80090c4 <_dtoa_r+0x33c>
 8008f68:	e8df f003 	tbb	[pc, r3]
 8008f6c:	772f8482 	.word	0x772f8482
 8008f70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f72:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008f74:	441d      	add	r5, r3
 8008f76:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f7a:	2b20      	cmp	r3, #32
 8008f7c:	dd11      	ble.n	8008fa2 <_dtoa_r+0x21a>
 8008f7e:	9a00      	ldr	r2, [sp, #0]
 8008f80:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008f84:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008f88:	fa22 f000 	lsr.w	r0, r2, r0
 8008f8c:	fa08 f303 	lsl.w	r3, r8, r3
 8008f90:	4318      	orrs	r0, r3
 8008f92:	f7f7 fab7 	bl	8000504 <__aeabi_ui2d>
 8008f96:	2301      	movs	r3, #1
 8008f98:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008f9c:	3d01      	subs	r5, #1
 8008f9e:	9312      	str	r3, [sp, #72]	; 0x48
 8008fa0:	e772      	b.n	8008e88 <_dtoa_r+0x100>
 8008fa2:	f1c3 0020 	rsb	r0, r3, #32
 8008fa6:	9b00      	ldr	r3, [sp, #0]
 8008fa8:	fa03 f000 	lsl.w	r0, r3, r0
 8008fac:	e7f1      	b.n	8008f92 <_dtoa_r+0x20a>
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e7b1      	b.n	8008f16 <_dtoa_r+0x18e>
 8008fb2:	900e      	str	r0, [sp, #56]	; 0x38
 8008fb4:	e7b0      	b.n	8008f18 <_dtoa_r+0x190>
 8008fb6:	9b05      	ldr	r3, [sp, #20]
 8008fb8:	eba3 030b 	sub.w	r3, r3, fp
 8008fbc:	9305      	str	r3, [sp, #20]
 8008fbe:	f1cb 0300 	rsb	r3, fp, #0
 8008fc2:	9308      	str	r3, [sp, #32]
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fc8:	e7bd      	b.n	8008f46 <_dtoa_r+0x1be>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8008fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	dd7a      	ble.n	80090ca <_dtoa_r+0x342>
 8008fd4:	9304      	str	r3, [sp, #16]
 8008fd6:	9303      	str	r3, [sp, #12]
 8008fd8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008fda:	2200      	movs	r2, #0
 8008fdc:	606a      	str	r2, [r5, #4]
 8008fde:	2104      	movs	r1, #4
 8008fe0:	f101 0214 	add.w	r2, r1, #20
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d975      	bls.n	80090d4 <_dtoa_r+0x34c>
 8008fe8:	6869      	ldr	r1, [r5, #4]
 8008fea:	4620      	mov	r0, r4
 8008fec:	f001 fa1c 	bl	800a428 <_Balloc>
 8008ff0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ff2:	6028      	str	r0, [r5, #0]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	9302      	str	r3, [sp, #8]
 8008ff8:	9b03      	ldr	r3, [sp, #12]
 8008ffa:	2b0e      	cmp	r3, #14
 8008ffc:	f200 80e5 	bhi.w	80091ca <_dtoa_r+0x442>
 8009000:	2e00      	cmp	r6, #0
 8009002:	f000 80e2 	beq.w	80091ca <_dtoa_r+0x442>
 8009006:	ed9d 7b00 	vldr	d7, [sp]
 800900a:	f1bb 0f00 	cmp.w	fp, #0
 800900e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009012:	dd74      	ble.n	80090fe <_dtoa_r+0x376>
 8009014:	4a23      	ldr	r2, [pc, #140]	; (80090a4 <_dtoa_r+0x31c>)
 8009016:	f00b 030f 	and.w	r3, fp, #15
 800901a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800901e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009022:	06f0      	lsls	r0, r6, #27
 8009024:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009028:	d559      	bpl.n	80090de <_dtoa_r+0x356>
 800902a:	4b1f      	ldr	r3, [pc, #124]	; (80090a8 <_dtoa_r+0x320>)
 800902c:	ec51 0b17 	vmov	r0, r1, d7
 8009030:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009034:	f7f7 fc06 	bl	8000844 <__aeabi_ddiv>
 8009038:	e9cd 0100 	strd	r0, r1, [sp]
 800903c:	f006 060f 	and.w	r6, r6, #15
 8009040:	2503      	movs	r5, #3
 8009042:	4f19      	ldr	r7, [pc, #100]	; (80090a8 <_dtoa_r+0x320>)
 8009044:	2e00      	cmp	r6, #0
 8009046:	d14c      	bne.n	80090e2 <_dtoa_r+0x35a>
 8009048:	4642      	mov	r2, r8
 800904a:	464b      	mov	r3, r9
 800904c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009050:	f7f7 fbf8 	bl	8000844 <__aeabi_ddiv>
 8009054:	e9cd 0100 	strd	r0, r1, [sp]
 8009058:	e06a      	b.n	8009130 <_dtoa_r+0x3a8>
 800905a:	2301      	movs	r3, #1
 800905c:	9309      	str	r3, [sp, #36]	; 0x24
 800905e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009060:	445b      	add	r3, fp
 8009062:	9304      	str	r3, [sp, #16]
 8009064:	3301      	adds	r3, #1
 8009066:	2b01      	cmp	r3, #1
 8009068:	9303      	str	r3, [sp, #12]
 800906a:	bfb8      	it	lt
 800906c:	2301      	movlt	r3, #1
 800906e:	e7b3      	b.n	8008fd8 <_dtoa_r+0x250>
 8009070:	2300      	movs	r3, #0
 8009072:	e7ab      	b.n	8008fcc <_dtoa_r+0x244>
 8009074:	2300      	movs	r3, #0
 8009076:	e7f1      	b.n	800905c <_dtoa_r+0x2d4>
 8009078:	636f4361 	.word	0x636f4361
 800907c:	3fd287a7 	.word	0x3fd287a7
 8009080:	8b60c8b3 	.word	0x8b60c8b3
 8009084:	3fc68a28 	.word	0x3fc68a28
 8009088:	509f79fb 	.word	0x509f79fb
 800908c:	3fd34413 	.word	0x3fd34413
 8009090:	7ff00000 	.word	0x7ff00000
 8009094:	0800b649 	.word	0x0800b649
 8009098:	0800b640 	.word	0x0800b640
 800909c:	0800b61f 	.word	0x0800b61f
 80090a0:	3ff80000 	.word	0x3ff80000
 80090a4:	0800b6d8 	.word	0x0800b6d8
 80090a8:	0800b6b0 	.word	0x0800b6b0
 80090ac:	2601      	movs	r6, #1
 80090ae:	2300      	movs	r3, #0
 80090b0:	9307      	str	r3, [sp, #28]
 80090b2:	9609      	str	r6, [sp, #36]	; 0x24
 80090b4:	f04f 33ff 	mov.w	r3, #4294967295
 80090b8:	9304      	str	r3, [sp, #16]
 80090ba:	9303      	str	r3, [sp, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	2312      	movs	r3, #18
 80090c0:	920a      	str	r2, [sp, #40]	; 0x28
 80090c2:	e789      	b.n	8008fd8 <_dtoa_r+0x250>
 80090c4:	2301      	movs	r3, #1
 80090c6:	9309      	str	r3, [sp, #36]	; 0x24
 80090c8:	e7f4      	b.n	80090b4 <_dtoa_r+0x32c>
 80090ca:	2301      	movs	r3, #1
 80090cc:	9304      	str	r3, [sp, #16]
 80090ce:	9303      	str	r3, [sp, #12]
 80090d0:	461a      	mov	r2, r3
 80090d2:	e7f5      	b.n	80090c0 <_dtoa_r+0x338>
 80090d4:	686a      	ldr	r2, [r5, #4]
 80090d6:	3201      	adds	r2, #1
 80090d8:	606a      	str	r2, [r5, #4]
 80090da:	0049      	lsls	r1, r1, #1
 80090dc:	e780      	b.n	8008fe0 <_dtoa_r+0x258>
 80090de:	2502      	movs	r5, #2
 80090e0:	e7af      	b.n	8009042 <_dtoa_r+0x2ba>
 80090e2:	07f1      	lsls	r1, r6, #31
 80090e4:	d508      	bpl.n	80090f8 <_dtoa_r+0x370>
 80090e6:	4640      	mov	r0, r8
 80090e8:	4649      	mov	r1, r9
 80090ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090ee:	f7f7 fa7f 	bl	80005f0 <__aeabi_dmul>
 80090f2:	3501      	adds	r5, #1
 80090f4:	4680      	mov	r8, r0
 80090f6:	4689      	mov	r9, r1
 80090f8:	1076      	asrs	r6, r6, #1
 80090fa:	3708      	adds	r7, #8
 80090fc:	e7a2      	b.n	8009044 <_dtoa_r+0x2bc>
 80090fe:	f000 809d 	beq.w	800923c <_dtoa_r+0x4b4>
 8009102:	f1cb 0600 	rsb	r6, fp, #0
 8009106:	4b9f      	ldr	r3, [pc, #636]	; (8009384 <_dtoa_r+0x5fc>)
 8009108:	4f9f      	ldr	r7, [pc, #636]	; (8009388 <_dtoa_r+0x600>)
 800910a:	f006 020f 	and.w	r2, r6, #15
 800910e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009116:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800911a:	f7f7 fa69 	bl	80005f0 <__aeabi_dmul>
 800911e:	e9cd 0100 	strd	r0, r1, [sp]
 8009122:	1136      	asrs	r6, r6, #4
 8009124:	2300      	movs	r3, #0
 8009126:	2502      	movs	r5, #2
 8009128:	2e00      	cmp	r6, #0
 800912a:	d17c      	bne.n	8009226 <_dtoa_r+0x49e>
 800912c:	2b00      	cmp	r3, #0
 800912e:	d191      	bne.n	8009054 <_dtoa_r+0x2cc>
 8009130:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009132:	2b00      	cmp	r3, #0
 8009134:	f000 8084 	beq.w	8009240 <_dtoa_r+0x4b8>
 8009138:	e9dd 8900 	ldrd	r8, r9, [sp]
 800913c:	2200      	movs	r2, #0
 800913e:	4b93      	ldr	r3, [pc, #588]	; (800938c <_dtoa_r+0x604>)
 8009140:	4640      	mov	r0, r8
 8009142:	4649      	mov	r1, r9
 8009144:	f7f7 fcc6 	bl	8000ad4 <__aeabi_dcmplt>
 8009148:	2800      	cmp	r0, #0
 800914a:	d079      	beq.n	8009240 <_dtoa_r+0x4b8>
 800914c:	9b03      	ldr	r3, [sp, #12]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d076      	beq.n	8009240 <_dtoa_r+0x4b8>
 8009152:	9b04      	ldr	r3, [sp, #16]
 8009154:	2b00      	cmp	r3, #0
 8009156:	dd34      	ble.n	80091c2 <_dtoa_r+0x43a>
 8009158:	2200      	movs	r2, #0
 800915a:	4b8d      	ldr	r3, [pc, #564]	; (8009390 <_dtoa_r+0x608>)
 800915c:	4640      	mov	r0, r8
 800915e:	4649      	mov	r1, r9
 8009160:	f7f7 fa46 	bl	80005f0 <__aeabi_dmul>
 8009164:	e9cd 0100 	strd	r0, r1, [sp]
 8009168:	9e04      	ldr	r6, [sp, #16]
 800916a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800916e:	3501      	adds	r5, #1
 8009170:	4628      	mov	r0, r5
 8009172:	f7f7 f9d7 	bl	8000524 <__aeabi_i2d>
 8009176:	e9dd 2300 	ldrd	r2, r3, [sp]
 800917a:	f7f7 fa39 	bl	80005f0 <__aeabi_dmul>
 800917e:	2200      	movs	r2, #0
 8009180:	4b84      	ldr	r3, [pc, #528]	; (8009394 <_dtoa_r+0x60c>)
 8009182:	f7f7 f883 	bl	800028c <__adddf3>
 8009186:	4680      	mov	r8, r0
 8009188:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800918c:	2e00      	cmp	r6, #0
 800918e:	d15a      	bne.n	8009246 <_dtoa_r+0x4be>
 8009190:	2200      	movs	r2, #0
 8009192:	4b81      	ldr	r3, [pc, #516]	; (8009398 <_dtoa_r+0x610>)
 8009194:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009198:	f7f7 f876 	bl	8000288 <__aeabi_dsub>
 800919c:	4642      	mov	r2, r8
 800919e:	464b      	mov	r3, r9
 80091a0:	e9cd 0100 	strd	r0, r1, [sp]
 80091a4:	f7f7 fcb4 	bl	8000b10 <__aeabi_dcmpgt>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	f040 829b 	bne.w	80096e4 <_dtoa_r+0x95c>
 80091ae:	4642      	mov	r2, r8
 80091b0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80091b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80091b8:	f7f7 fc8c 	bl	8000ad4 <__aeabi_dcmplt>
 80091bc:	2800      	cmp	r0, #0
 80091be:	f040 828f 	bne.w	80096e0 <_dtoa_r+0x958>
 80091c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80091c6:	e9cd 2300 	strd	r2, r3, [sp]
 80091ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f2c0 8150 	blt.w	8009472 <_dtoa_r+0x6ea>
 80091d2:	f1bb 0f0e 	cmp.w	fp, #14
 80091d6:	f300 814c 	bgt.w	8009472 <_dtoa_r+0x6ea>
 80091da:	4b6a      	ldr	r3, [pc, #424]	; (8009384 <_dtoa_r+0x5fc>)
 80091dc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80091e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f280 80da 	bge.w	80093a0 <_dtoa_r+0x618>
 80091ec:	9b03      	ldr	r3, [sp, #12]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f300 80d6 	bgt.w	80093a0 <_dtoa_r+0x618>
 80091f4:	f040 8273 	bne.w	80096de <_dtoa_r+0x956>
 80091f8:	2200      	movs	r2, #0
 80091fa:	4b67      	ldr	r3, [pc, #412]	; (8009398 <_dtoa_r+0x610>)
 80091fc:	4640      	mov	r0, r8
 80091fe:	4649      	mov	r1, r9
 8009200:	f7f7 f9f6 	bl	80005f0 <__aeabi_dmul>
 8009204:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009208:	f7f7 fc78 	bl	8000afc <__aeabi_dcmpge>
 800920c:	9e03      	ldr	r6, [sp, #12]
 800920e:	4637      	mov	r7, r6
 8009210:	2800      	cmp	r0, #0
 8009212:	f040 824a 	bne.w	80096aa <_dtoa_r+0x922>
 8009216:	9b02      	ldr	r3, [sp, #8]
 8009218:	9a02      	ldr	r2, [sp, #8]
 800921a:	1c5d      	adds	r5, r3, #1
 800921c:	2331      	movs	r3, #49	; 0x31
 800921e:	7013      	strb	r3, [r2, #0]
 8009220:	f10b 0b01 	add.w	fp, fp, #1
 8009224:	e245      	b.n	80096b2 <_dtoa_r+0x92a>
 8009226:	07f2      	lsls	r2, r6, #31
 8009228:	d505      	bpl.n	8009236 <_dtoa_r+0x4ae>
 800922a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800922e:	f7f7 f9df 	bl	80005f0 <__aeabi_dmul>
 8009232:	3501      	adds	r5, #1
 8009234:	2301      	movs	r3, #1
 8009236:	1076      	asrs	r6, r6, #1
 8009238:	3708      	adds	r7, #8
 800923a:	e775      	b.n	8009128 <_dtoa_r+0x3a0>
 800923c:	2502      	movs	r5, #2
 800923e:	e777      	b.n	8009130 <_dtoa_r+0x3a8>
 8009240:	465f      	mov	r7, fp
 8009242:	9e03      	ldr	r6, [sp, #12]
 8009244:	e794      	b.n	8009170 <_dtoa_r+0x3e8>
 8009246:	9a02      	ldr	r2, [sp, #8]
 8009248:	4b4e      	ldr	r3, [pc, #312]	; (8009384 <_dtoa_r+0x5fc>)
 800924a:	4432      	add	r2, r6
 800924c:	9213      	str	r2, [sp, #76]	; 0x4c
 800924e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009250:	1e71      	subs	r1, r6, #1
 8009252:	2a00      	cmp	r2, #0
 8009254:	d048      	beq.n	80092e8 <_dtoa_r+0x560>
 8009256:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800925a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925e:	2000      	movs	r0, #0
 8009260:	494e      	ldr	r1, [pc, #312]	; (800939c <_dtoa_r+0x614>)
 8009262:	f7f7 faef 	bl	8000844 <__aeabi_ddiv>
 8009266:	4642      	mov	r2, r8
 8009268:	464b      	mov	r3, r9
 800926a:	f7f7 f80d 	bl	8000288 <__aeabi_dsub>
 800926e:	9d02      	ldr	r5, [sp, #8]
 8009270:	4680      	mov	r8, r0
 8009272:	4689      	mov	r9, r1
 8009274:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009278:	f7f7 fc6a 	bl	8000b50 <__aeabi_d2iz>
 800927c:	4606      	mov	r6, r0
 800927e:	f7f7 f951 	bl	8000524 <__aeabi_i2d>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	e9dd 0100 	ldrd	r0, r1, [sp]
 800928a:	f7f6 fffd 	bl	8000288 <__aeabi_dsub>
 800928e:	3630      	adds	r6, #48	; 0x30
 8009290:	f805 6b01 	strb.w	r6, [r5], #1
 8009294:	4642      	mov	r2, r8
 8009296:	464b      	mov	r3, r9
 8009298:	e9cd 0100 	strd	r0, r1, [sp]
 800929c:	f7f7 fc1a 	bl	8000ad4 <__aeabi_dcmplt>
 80092a0:	2800      	cmp	r0, #0
 80092a2:	d165      	bne.n	8009370 <_dtoa_r+0x5e8>
 80092a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092a8:	2000      	movs	r0, #0
 80092aa:	4938      	ldr	r1, [pc, #224]	; (800938c <_dtoa_r+0x604>)
 80092ac:	f7f6 ffec 	bl	8000288 <__aeabi_dsub>
 80092b0:	4642      	mov	r2, r8
 80092b2:	464b      	mov	r3, r9
 80092b4:	f7f7 fc0e 	bl	8000ad4 <__aeabi_dcmplt>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	f040 80ba 	bne.w	8009432 <_dtoa_r+0x6aa>
 80092be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092c0:	429d      	cmp	r5, r3
 80092c2:	f43f af7e 	beq.w	80091c2 <_dtoa_r+0x43a>
 80092c6:	2200      	movs	r2, #0
 80092c8:	4b31      	ldr	r3, [pc, #196]	; (8009390 <_dtoa_r+0x608>)
 80092ca:	4640      	mov	r0, r8
 80092cc:	4649      	mov	r1, r9
 80092ce:	f7f7 f98f 	bl	80005f0 <__aeabi_dmul>
 80092d2:	2200      	movs	r2, #0
 80092d4:	4680      	mov	r8, r0
 80092d6:	4689      	mov	r9, r1
 80092d8:	4b2d      	ldr	r3, [pc, #180]	; (8009390 <_dtoa_r+0x608>)
 80092da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092de:	f7f7 f987 	bl	80005f0 <__aeabi_dmul>
 80092e2:	e9cd 0100 	strd	r0, r1, [sp]
 80092e6:	e7c5      	b.n	8009274 <_dtoa_r+0x4ec>
 80092e8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80092ec:	4642      	mov	r2, r8
 80092ee:	464b      	mov	r3, r9
 80092f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092f4:	f7f7 f97c 	bl	80005f0 <__aeabi_dmul>
 80092f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80092fc:	9d02      	ldr	r5, [sp, #8]
 80092fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009302:	f7f7 fc25 	bl	8000b50 <__aeabi_d2iz>
 8009306:	4606      	mov	r6, r0
 8009308:	f7f7 f90c 	bl	8000524 <__aeabi_i2d>
 800930c:	3630      	adds	r6, #48	; 0x30
 800930e:	4602      	mov	r2, r0
 8009310:	460b      	mov	r3, r1
 8009312:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009316:	f7f6 ffb7 	bl	8000288 <__aeabi_dsub>
 800931a:	f805 6b01 	strb.w	r6, [r5], #1
 800931e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009320:	42ab      	cmp	r3, r5
 8009322:	4680      	mov	r8, r0
 8009324:	4689      	mov	r9, r1
 8009326:	f04f 0200 	mov.w	r2, #0
 800932a:	d125      	bne.n	8009378 <_dtoa_r+0x5f0>
 800932c:	4b1b      	ldr	r3, [pc, #108]	; (800939c <_dtoa_r+0x614>)
 800932e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009332:	f7f6 ffab 	bl	800028c <__adddf3>
 8009336:	4602      	mov	r2, r0
 8009338:	460b      	mov	r3, r1
 800933a:	4640      	mov	r0, r8
 800933c:	4649      	mov	r1, r9
 800933e:	f7f7 fbe7 	bl	8000b10 <__aeabi_dcmpgt>
 8009342:	2800      	cmp	r0, #0
 8009344:	d175      	bne.n	8009432 <_dtoa_r+0x6aa>
 8009346:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800934a:	2000      	movs	r0, #0
 800934c:	4913      	ldr	r1, [pc, #76]	; (800939c <_dtoa_r+0x614>)
 800934e:	f7f6 ff9b 	bl	8000288 <__aeabi_dsub>
 8009352:	4602      	mov	r2, r0
 8009354:	460b      	mov	r3, r1
 8009356:	4640      	mov	r0, r8
 8009358:	4649      	mov	r1, r9
 800935a:	f7f7 fbbb 	bl	8000ad4 <__aeabi_dcmplt>
 800935e:	2800      	cmp	r0, #0
 8009360:	f43f af2f 	beq.w	80091c2 <_dtoa_r+0x43a>
 8009364:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009368:	2b30      	cmp	r3, #48	; 0x30
 800936a:	f105 32ff 	add.w	r2, r5, #4294967295
 800936e:	d001      	beq.n	8009374 <_dtoa_r+0x5ec>
 8009370:	46bb      	mov	fp, r7
 8009372:	e04d      	b.n	8009410 <_dtoa_r+0x688>
 8009374:	4615      	mov	r5, r2
 8009376:	e7f5      	b.n	8009364 <_dtoa_r+0x5dc>
 8009378:	4b05      	ldr	r3, [pc, #20]	; (8009390 <_dtoa_r+0x608>)
 800937a:	f7f7 f939 	bl	80005f0 <__aeabi_dmul>
 800937e:	e9cd 0100 	strd	r0, r1, [sp]
 8009382:	e7bc      	b.n	80092fe <_dtoa_r+0x576>
 8009384:	0800b6d8 	.word	0x0800b6d8
 8009388:	0800b6b0 	.word	0x0800b6b0
 800938c:	3ff00000 	.word	0x3ff00000
 8009390:	40240000 	.word	0x40240000
 8009394:	401c0000 	.word	0x401c0000
 8009398:	40140000 	.word	0x40140000
 800939c:	3fe00000 	.word	0x3fe00000
 80093a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80093a4:	9d02      	ldr	r5, [sp, #8]
 80093a6:	4642      	mov	r2, r8
 80093a8:	464b      	mov	r3, r9
 80093aa:	4630      	mov	r0, r6
 80093ac:	4639      	mov	r1, r7
 80093ae:	f7f7 fa49 	bl	8000844 <__aeabi_ddiv>
 80093b2:	f7f7 fbcd 	bl	8000b50 <__aeabi_d2iz>
 80093b6:	9000      	str	r0, [sp, #0]
 80093b8:	f7f7 f8b4 	bl	8000524 <__aeabi_i2d>
 80093bc:	4642      	mov	r2, r8
 80093be:	464b      	mov	r3, r9
 80093c0:	f7f7 f916 	bl	80005f0 <__aeabi_dmul>
 80093c4:	4602      	mov	r2, r0
 80093c6:	460b      	mov	r3, r1
 80093c8:	4630      	mov	r0, r6
 80093ca:	4639      	mov	r1, r7
 80093cc:	f7f6 ff5c 	bl	8000288 <__aeabi_dsub>
 80093d0:	9e00      	ldr	r6, [sp, #0]
 80093d2:	9f03      	ldr	r7, [sp, #12]
 80093d4:	3630      	adds	r6, #48	; 0x30
 80093d6:	f805 6b01 	strb.w	r6, [r5], #1
 80093da:	9e02      	ldr	r6, [sp, #8]
 80093dc:	1bae      	subs	r6, r5, r6
 80093de:	42b7      	cmp	r7, r6
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	d138      	bne.n	8009458 <_dtoa_r+0x6d0>
 80093e6:	f7f6 ff51 	bl	800028c <__adddf3>
 80093ea:	4606      	mov	r6, r0
 80093ec:	460f      	mov	r7, r1
 80093ee:	4602      	mov	r2, r0
 80093f0:	460b      	mov	r3, r1
 80093f2:	4640      	mov	r0, r8
 80093f4:	4649      	mov	r1, r9
 80093f6:	f7f7 fb6d 	bl	8000ad4 <__aeabi_dcmplt>
 80093fa:	b9c8      	cbnz	r0, 8009430 <_dtoa_r+0x6a8>
 80093fc:	4632      	mov	r2, r6
 80093fe:	463b      	mov	r3, r7
 8009400:	4640      	mov	r0, r8
 8009402:	4649      	mov	r1, r9
 8009404:	f7f7 fb5c 	bl	8000ac0 <__aeabi_dcmpeq>
 8009408:	b110      	cbz	r0, 8009410 <_dtoa_r+0x688>
 800940a:	9b00      	ldr	r3, [sp, #0]
 800940c:	07db      	lsls	r3, r3, #31
 800940e:	d40f      	bmi.n	8009430 <_dtoa_r+0x6a8>
 8009410:	4651      	mov	r1, sl
 8009412:	4620      	mov	r0, r4
 8009414:	f001 f83c 	bl	800a490 <_Bfree>
 8009418:	2300      	movs	r3, #0
 800941a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800941c:	702b      	strb	r3, [r5, #0]
 800941e:	f10b 0301 	add.w	r3, fp, #1
 8009422:	6013      	str	r3, [r2, #0]
 8009424:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009426:	2b00      	cmp	r3, #0
 8009428:	f43f acf8 	beq.w	8008e1c <_dtoa_r+0x94>
 800942c:	601d      	str	r5, [r3, #0]
 800942e:	e4f5      	b.n	8008e1c <_dtoa_r+0x94>
 8009430:	465f      	mov	r7, fp
 8009432:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009436:	2a39      	cmp	r2, #57	; 0x39
 8009438:	f105 33ff 	add.w	r3, r5, #4294967295
 800943c:	d106      	bne.n	800944c <_dtoa_r+0x6c4>
 800943e:	9a02      	ldr	r2, [sp, #8]
 8009440:	429a      	cmp	r2, r3
 8009442:	d107      	bne.n	8009454 <_dtoa_r+0x6cc>
 8009444:	2330      	movs	r3, #48	; 0x30
 8009446:	7013      	strb	r3, [r2, #0]
 8009448:	3701      	adds	r7, #1
 800944a:	4613      	mov	r3, r2
 800944c:	781a      	ldrb	r2, [r3, #0]
 800944e:	3201      	adds	r2, #1
 8009450:	701a      	strb	r2, [r3, #0]
 8009452:	e78d      	b.n	8009370 <_dtoa_r+0x5e8>
 8009454:	461d      	mov	r5, r3
 8009456:	e7ec      	b.n	8009432 <_dtoa_r+0x6aa>
 8009458:	2200      	movs	r2, #0
 800945a:	4ba4      	ldr	r3, [pc, #656]	; (80096ec <_dtoa_r+0x964>)
 800945c:	f7f7 f8c8 	bl	80005f0 <__aeabi_dmul>
 8009460:	2200      	movs	r2, #0
 8009462:	2300      	movs	r3, #0
 8009464:	4606      	mov	r6, r0
 8009466:	460f      	mov	r7, r1
 8009468:	f7f7 fb2a 	bl	8000ac0 <__aeabi_dcmpeq>
 800946c:	2800      	cmp	r0, #0
 800946e:	d09a      	beq.n	80093a6 <_dtoa_r+0x61e>
 8009470:	e7ce      	b.n	8009410 <_dtoa_r+0x688>
 8009472:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009474:	2a00      	cmp	r2, #0
 8009476:	f000 80cd 	beq.w	8009614 <_dtoa_r+0x88c>
 800947a:	9a07      	ldr	r2, [sp, #28]
 800947c:	2a01      	cmp	r2, #1
 800947e:	f300 80af 	bgt.w	80095e0 <_dtoa_r+0x858>
 8009482:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009484:	2a00      	cmp	r2, #0
 8009486:	f000 80a7 	beq.w	80095d8 <_dtoa_r+0x850>
 800948a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800948e:	9e08      	ldr	r6, [sp, #32]
 8009490:	9d05      	ldr	r5, [sp, #20]
 8009492:	9a05      	ldr	r2, [sp, #20]
 8009494:	441a      	add	r2, r3
 8009496:	9205      	str	r2, [sp, #20]
 8009498:	9a06      	ldr	r2, [sp, #24]
 800949a:	2101      	movs	r1, #1
 800949c:	441a      	add	r2, r3
 800949e:	4620      	mov	r0, r4
 80094a0:	9206      	str	r2, [sp, #24]
 80094a2:	f001 f895 	bl	800a5d0 <__i2b>
 80094a6:	4607      	mov	r7, r0
 80094a8:	2d00      	cmp	r5, #0
 80094aa:	dd0c      	ble.n	80094c6 <_dtoa_r+0x73e>
 80094ac:	9b06      	ldr	r3, [sp, #24]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	dd09      	ble.n	80094c6 <_dtoa_r+0x73e>
 80094b2:	42ab      	cmp	r3, r5
 80094b4:	9a05      	ldr	r2, [sp, #20]
 80094b6:	bfa8      	it	ge
 80094b8:	462b      	movge	r3, r5
 80094ba:	1ad2      	subs	r2, r2, r3
 80094bc:	9205      	str	r2, [sp, #20]
 80094be:	9a06      	ldr	r2, [sp, #24]
 80094c0:	1aed      	subs	r5, r5, r3
 80094c2:	1ad3      	subs	r3, r2, r3
 80094c4:	9306      	str	r3, [sp, #24]
 80094c6:	9b08      	ldr	r3, [sp, #32]
 80094c8:	b1f3      	cbz	r3, 8009508 <_dtoa_r+0x780>
 80094ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f000 80a5 	beq.w	800961c <_dtoa_r+0x894>
 80094d2:	2e00      	cmp	r6, #0
 80094d4:	dd10      	ble.n	80094f8 <_dtoa_r+0x770>
 80094d6:	4639      	mov	r1, r7
 80094d8:	4632      	mov	r2, r6
 80094da:	4620      	mov	r0, r4
 80094dc:	f001 f90e 	bl	800a6fc <__pow5mult>
 80094e0:	4652      	mov	r2, sl
 80094e2:	4601      	mov	r1, r0
 80094e4:	4607      	mov	r7, r0
 80094e6:	4620      	mov	r0, r4
 80094e8:	f001 f87b 	bl	800a5e2 <__multiply>
 80094ec:	4651      	mov	r1, sl
 80094ee:	4680      	mov	r8, r0
 80094f0:	4620      	mov	r0, r4
 80094f2:	f000 ffcd 	bl	800a490 <_Bfree>
 80094f6:	46c2      	mov	sl, r8
 80094f8:	9b08      	ldr	r3, [sp, #32]
 80094fa:	1b9a      	subs	r2, r3, r6
 80094fc:	d004      	beq.n	8009508 <_dtoa_r+0x780>
 80094fe:	4651      	mov	r1, sl
 8009500:	4620      	mov	r0, r4
 8009502:	f001 f8fb 	bl	800a6fc <__pow5mult>
 8009506:	4682      	mov	sl, r0
 8009508:	2101      	movs	r1, #1
 800950a:	4620      	mov	r0, r4
 800950c:	f001 f860 	bl	800a5d0 <__i2b>
 8009510:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009512:	2b00      	cmp	r3, #0
 8009514:	4606      	mov	r6, r0
 8009516:	f340 8083 	ble.w	8009620 <_dtoa_r+0x898>
 800951a:	461a      	mov	r2, r3
 800951c:	4601      	mov	r1, r0
 800951e:	4620      	mov	r0, r4
 8009520:	f001 f8ec 	bl	800a6fc <__pow5mult>
 8009524:	9b07      	ldr	r3, [sp, #28]
 8009526:	2b01      	cmp	r3, #1
 8009528:	4606      	mov	r6, r0
 800952a:	dd7c      	ble.n	8009626 <_dtoa_r+0x89e>
 800952c:	f04f 0800 	mov.w	r8, #0
 8009530:	6933      	ldr	r3, [r6, #16]
 8009532:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009536:	6918      	ldr	r0, [r3, #16]
 8009538:	f000 fffc 	bl	800a534 <__hi0bits>
 800953c:	f1c0 0020 	rsb	r0, r0, #32
 8009540:	9b06      	ldr	r3, [sp, #24]
 8009542:	4418      	add	r0, r3
 8009544:	f010 001f 	ands.w	r0, r0, #31
 8009548:	f000 8096 	beq.w	8009678 <_dtoa_r+0x8f0>
 800954c:	f1c0 0320 	rsb	r3, r0, #32
 8009550:	2b04      	cmp	r3, #4
 8009552:	f340 8087 	ble.w	8009664 <_dtoa_r+0x8dc>
 8009556:	9b05      	ldr	r3, [sp, #20]
 8009558:	f1c0 001c 	rsb	r0, r0, #28
 800955c:	4403      	add	r3, r0
 800955e:	9305      	str	r3, [sp, #20]
 8009560:	9b06      	ldr	r3, [sp, #24]
 8009562:	4405      	add	r5, r0
 8009564:	4403      	add	r3, r0
 8009566:	9306      	str	r3, [sp, #24]
 8009568:	9b05      	ldr	r3, [sp, #20]
 800956a:	2b00      	cmp	r3, #0
 800956c:	dd05      	ble.n	800957a <_dtoa_r+0x7f2>
 800956e:	4651      	mov	r1, sl
 8009570:	461a      	mov	r2, r3
 8009572:	4620      	mov	r0, r4
 8009574:	f001 f910 	bl	800a798 <__lshift>
 8009578:	4682      	mov	sl, r0
 800957a:	9b06      	ldr	r3, [sp, #24]
 800957c:	2b00      	cmp	r3, #0
 800957e:	dd05      	ble.n	800958c <_dtoa_r+0x804>
 8009580:	4631      	mov	r1, r6
 8009582:	461a      	mov	r2, r3
 8009584:	4620      	mov	r0, r4
 8009586:	f001 f907 	bl	800a798 <__lshift>
 800958a:	4606      	mov	r6, r0
 800958c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800958e:	2b00      	cmp	r3, #0
 8009590:	d074      	beq.n	800967c <_dtoa_r+0x8f4>
 8009592:	4631      	mov	r1, r6
 8009594:	4650      	mov	r0, sl
 8009596:	f001 f950 	bl	800a83a <__mcmp>
 800959a:	2800      	cmp	r0, #0
 800959c:	da6e      	bge.n	800967c <_dtoa_r+0x8f4>
 800959e:	2300      	movs	r3, #0
 80095a0:	4651      	mov	r1, sl
 80095a2:	220a      	movs	r2, #10
 80095a4:	4620      	mov	r0, r4
 80095a6:	f000 ff8a 	bl	800a4be <__multadd>
 80095aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80095b0:	4682      	mov	sl, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f000 81a8 	beq.w	8009908 <_dtoa_r+0xb80>
 80095b8:	2300      	movs	r3, #0
 80095ba:	4639      	mov	r1, r7
 80095bc:	220a      	movs	r2, #10
 80095be:	4620      	mov	r0, r4
 80095c0:	f000 ff7d 	bl	800a4be <__multadd>
 80095c4:	9b04      	ldr	r3, [sp, #16]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	4607      	mov	r7, r0
 80095ca:	f300 80c8 	bgt.w	800975e <_dtoa_r+0x9d6>
 80095ce:	9b07      	ldr	r3, [sp, #28]
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	f340 80c4 	ble.w	800975e <_dtoa_r+0x9d6>
 80095d6:	e059      	b.n	800968c <_dtoa_r+0x904>
 80095d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095da:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095de:	e756      	b.n	800948e <_dtoa_r+0x706>
 80095e0:	9b03      	ldr	r3, [sp, #12]
 80095e2:	1e5e      	subs	r6, r3, #1
 80095e4:	9b08      	ldr	r3, [sp, #32]
 80095e6:	42b3      	cmp	r3, r6
 80095e8:	bfbf      	itttt	lt
 80095ea:	9b08      	ldrlt	r3, [sp, #32]
 80095ec:	9608      	strlt	r6, [sp, #32]
 80095ee:	1af2      	sublt	r2, r6, r3
 80095f0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80095f2:	bfb6      	itet	lt
 80095f4:	189b      	addlt	r3, r3, r2
 80095f6:	1b9e      	subge	r6, r3, r6
 80095f8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80095fa:	9b03      	ldr	r3, [sp, #12]
 80095fc:	bfb8      	it	lt
 80095fe:	2600      	movlt	r6, #0
 8009600:	2b00      	cmp	r3, #0
 8009602:	bfb9      	ittee	lt
 8009604:	9b05      	ldrlt	r3, [sp, #20]
 8009606:	9a03      	ldrlt	r2, [sp, #12]
 8009608:	9d05      	ldrge	r5, [sp, #20]
 800960a:	9b03      	ldrge	r3, [sp, #12]
 800960c:	bfbc      	itt	lt
 800960e:	1a9d      	sublt	r5, r3, r2
 8009610:	2300      	movlt	r3, #0
 8009612:	e73e      	b.n	8009492 <_dtoa_r+0x70a>
 8009614:	9e08      	ldr	r6, [sp, #32]
 8009616:	9d05      	ldr	r5, [sp, #20]
 8009618:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800961a:	e745      	b.n	80094a8 <_dtoa_r+0x720>
 800961c:	9a08      	ldr	r2, [sp, #32]
 800961e:	e76e      	b.n	80094fe <_dtoa_r+0x776>
 8009620:	9b07      	ldr	r3, [sp, #28]
 8009622:	2b01      	cmp	r3, #1
 8009624:	dc19      	bgt.n	800965a <_dtoa_r+0x8d2>
 8009626:	9b00      	ldr	r3, [sp, #0]
 8009628:	b9bb      	cbnz	r3, 800965a <_dtoa_r+0x8d2>
 800962a:	9b01      	ldr	r3, [sp, #4]
 800962c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009630:	b99b      	cbnz	r3, 800965a <_dtoa_r+0x8d2>
 8009632:	9b01      	ldr	r3, [sp, #4]
 8009634:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009638:	0d1b      	lsrs	r3, r3, #20
 800963a:	051b      	lsls	r3, r3, #20
 800963c:	b183      	cbz	r3, 8009660 <_dtoa_r+0x8d8>
 800963e:	9b05      	ldr	r3, [sp, #20]
 8009640:	3301      	adds	r3, #1
 8009642:	9305      	str	r3, [sp, #20]
 8009644:	9b06      	ldr	r3, [sp, #24]
 8009646:	3301      	adds	r3, #1
 8009648:	9306      	str	r3, [sp, #24]
 800964a:	f04f 0801 	mov.w	r8, #1
 800964e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009650:	2b00      	cmp	r3, #0
 8009652:	f47f af6d 	bne.w	8009530 <_dtoa_r+0x7a8>
 8009656:	2001      	movs	r0, #1
 8009658:	e772      	b.n	8009540 <_dtoa_r+0x7b8>
 800965a:	f04f 0800 	mov.w	r8, #0
 800965e:	e7f6      	b.n	800964e <_dtoa_r+0x8c6>
 8009660:	4698      	mov	r8, r3
 8009662:	e7f4      	b.n	800964e <_dtoa_r+0x8c6>
 8009664:	d080      	beq.n	8009568 <_dtoa_r+0x7e0>
 8009666:	9a05      	ldr	r2, [sp, #20]
 8009668:	331c      	adds	r3, #28
 800966a:	441a      	add	r2, r3
 800966c:	9205      	str	r2, [sp, #20]
 800966e:	9a06      	ldr	r2, [sp, #24]
 8009670:	441a      	add	r2, r3
 8009672:	441d      	add	r5, r3
 8009674:	4613      	mov	r3, r2
 8009676:	e776      	b.n	8009566 <_dtoa_r+0x7de>
 8009678:	4603      	mov	r3, r0
 800967a:	e7f4      	b.n	8009666 <_dtoa_r+0x8de>
 800967c:	9b03      	ldr	r3, [sp, #12]
 800967e:	2b00      	cmp	r3, #0
 8009680:	dc36      	bgt.n	80096f0 <_dtoa_r+0x968>
 8009682:	9b07      	ldr	r3, [sp, #28]
 8009684:	2b02      	cmp	r3, #2
 8009686:	dd33      	ble.n	80096f0 <_dtoa_r+0x968>
 8009688:	9b03      	ldr	r3, [sp, #12]
 800968a:	9304      	str	r3, [sp, #16]
 800968c:	9b04      	ldr	r3, [sp, #16]
 800968e:	b963      	cbnz	r3, 80096aa <_dtoa_r+0x922>
 8009690:	4631      	mov	r1, r6
 8009692:	2205      	movs	r2, #5
 8009694:	4620      	mov	r0, r4
 8009696:	f000 ff12 	bl	800a4be <__multadd>
 800969a:	4601      	mov	r1, r0
 800969c:	4606      	mov	r6, r0
 800969e:	4650      	mov	r0, sl
 80096a0:	f001 f8cb 	bl	800a83a <__mcmp>
 80096a4:	2800      	cmp	r0, #0
 80096a6:	f73f adb6 	bgt.w	8009216 <_dtoa_r+0x48e>
 80096aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096ac:	9d02      	ldr	r5, [sp, #8]
 80096ae:	ea6f 0b03 	mvn.w	fp, r3
 80096b2:	2300      	movs	r3, #0
 80096b4:	9303      	str	r3, [sp, #12]
 80096b6:	4631      	mov	r1, r6
 80096b8:	4620      	mov	r0, r4
 80096ba:	f000 fee9 	bl	800a490 <_Bfree>
 80096be:	2f00      	cmp	r7, #0
 80096c0:	f43f aea6 	beq.w	8009410 <_dtoa_r+0x688>
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	b12b      	cbz	r3, 80096d4 <_dtoa_r+0x94c>
 80096c8:	42bb      	cmp	r3, r7
 80096ca:	d003      	beq.n	80096d4 <_dtoa_r+0x94c>
 80096cc:	4619      	mov	r1, r3
 80096ce:	4620      	mov	r0, r4
 80096d0:	f000 fede 	bl	800a490 <_Bfree>
 80096d4:	4639      	mov	r1, r7
 80096d6:	4620      	mov	r0, r4
 80096d8:	f000 feda 	bl	800a490 <_Bfree>
 80096dc:	e698      	b.n	8009410 <_dtoa_r+0x688>
 80096de:	2600      	movs	r6, #0
 80096e0:	4637      	mov	r7, r6
 80096e2:	e7e2      	b.n	80096aa <_dtoa_r+0x922>
 80096e4:	46bb      	mov	fp, r7
 80096e6:	4637      	mov	r7, r6
 80096e8:	e595      	b.n	8009216 <_dtoa_r+0x48e>
 80096ea:	bf00      	nop
 80096ec:	40240000 	.word	0x40240000
 80096f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096f2:	bb93      	cbnz	r3, 800975a <_dtoa_r+0x9d2>
 80096f4:	9b03      	ldr	r3, [sp, #12]
 80096f6:	9304      	str	r3, [sp, #16]
 80096f8:	9d02      	ldr	r5, [sp, #8]
 80096fa:	4631      	mov	r1, r6
 80096fc:	4650      	mov	r0, sl
 80096fe:	f7ff fab5 	bl	8008c6c <quorem>
 8009702:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009706:	f805 9b01 	strb.w	r9, [r5], #1
 800970a:	9b02      	ldr	r3, [sp, #8]
 800970c:	9a04      	ldr	r2, [sp, #16]
 800970e:	1aeb      	subs	r3, r5, r3
 8009710:	429a      	cmp	r2, r3
 8009712:	f300 80dc 	bgt.w	80098ce <_dtoa_r+0xb46>
 8009716:	9b02      	ldr	r3, [sp, #8]
 8009718:	2a01      	cmp	r2, #1
 800971a:	bfac      	ite	ge
 800971c:	189b      	addge	r3, r3, r2
 800971e:	3301      	addlt	r3, #1
 8009720:	4698      	mov	r8, r3
 8009722:	2300      	movs	r3, #0
 8009724:	9303      	str	r3, [sp, #12]
 8009726:	4651      	mov	r1, sl
 8009728:	2201      	movs	r2, #1
 800972a:	4620      	mov	r0, r4
 800972c:	f001 f834 	bl	800a798 <__lshift>
 8009730:	4631      	mov	r1, r6
 8009732:	4682      	mov	sl, r0
 8009734:	f001 f881 	bl	800a83a <__mcmp>
 8009738:	2800      	cmp	r0, #0
 800973a:	f300 808d 	bgt.w	8009858 <_dtoa_r+0xad0>
 800973e:	d103      	bne.n	8009748 <_dtoa_r+0x9c0>
 8009740:	f019 0f01 	tst.w	r9, #1
 8009744:	f040 8088 	bne.w	8009858 <_dtoa_r+0xad0>
 8009748:	4645      	mov	r5, r8
 800974a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800974e:	2b30      	cmp	r3, #48	; 0x30
 8009750:	f105 32ff 	add.w	r2, r5, #4294967295
 8009754:	d1af      	bne.n	80096b6 <_dtoa_r+0x92e>
 8009756:	4615      	mov	r5, r2
 8009758:	e7f7      	b.n	800974a <_dtoa_r+0x9c2>
 800975a:	9b03      	ldr	r3, [sp, #12]
 800975c:	9304      	str	r3, [sp, #16]
 800975e:	2d00      	cmp	r5, #0
 8009760:	dd05      	ble.n	800976e <_dtoa_r+0x9e6>
 8009762:	4639      	mov	r1, r7
 8009764:	462a      	mov	r2, r5
 8009766:	4620      	mov	r0, r4
 8009768:	f001 f816 	bl	800a798 <__lshift>
 800976c:	4607      	mov	r7, r0
 800976e:	f1b8 0f00 	cmp.w	r8, #0
 8009772:	d04c      	beq.n	800980e <_dtoa_r+0xa86>
 8009774:	6879      	ldr	r1, [r7, #4]
 8009776:	4620      	mov	r0, r4
 8009778:	f000 fe56 	bl	800a428 <_Balloc>
 800977c:	693a      	ldr	r2, [r7, #16]
 800977e:	3202      	adds	r2, #2
 8009780:	4605      	mov	r5, r0
 8009782:	0092      	lsls	r2, r2, #2
 8009784:	f107 010c 	add.w	r1, r7, #12
 8009788:	300c      	adds	r0, #12
 800978a:	f000 fe35 	bl	800a3f8 <memcpy>
 800978e:	2201      	movs	r2, #1
 8009790:	4629      	mov	r1, r5
 8009792:	4620      	mov	r0, r4
 8009794:	f001 f800 	bl	800a798 <__lshift>
 8009798:	9b00      	ldr	r3, [sp, #0]
 800979a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800979e:	9703      	str	r7, [sp, #12]
 80097a0:	f003 0301 	and.w	r3, r3, #1
 80097a4:	4607      	mov	r7, r0
 80097a6:	9305      	str	r3, [sp, #20]
 80097a8:	4631      	mov	r1, r6
 80097aa:	4650      	mov	r0, sl
 80097ac:	f7ff fa5e 	bl	8008c6c <quorem>
 80097b0:	9903      	ldr	r1, [sp, #12]
 80097b2:	4605      	mov	r5, r0
 80097b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80097b8:	4650      	mov	r0, sl
 80097ba:	f001 f83e 	bl	800a83a <__mcmp>
 80097be:	463a      	mov	r2, r7
 80097c0:	9000      	str	r0, [sp, #0]
 80097c2:	4631      	mov	r1, r6
 80097c4:	4620      	mov	r0, r4
 80097c6:	f001 f852 	bl	800a86e <__mdiff>
 80097ca:	68c3      	ldr	r3, [r0, #12]
 80097cc:	4602      	mov	r2, r0
 80097ce:	bb03      	cbnz	r3, 8009812 <_dtoa_r+0xa8a>
 80097d0:	4601      	mov	r1, r0
 80097d2:	9006      	str	r0, [sp, #24]
 80097d4:	4650      	mov	r0, sl
 80097d6:	f001 f830 	bl	800a83a <__mcmp>
 80097da:	9a06      	ldr	r2, [sp, #24]
 80097dc:	4603      	mov	r3, r0
 80097de:	4611      	mov	r1, r2
 80097e0:	4620      	mov	r0, r4
 80097e2:	9306      	str	r3, [sp, #24]
 80097e4:	f000 fe54 	bl	800a490 <_Bfree>
 80097e8:	9b06      	ldr	r3, [sp, #24]
 80097ea:	b9a3      	cbnz	r3, 8009816 <_dtoa_r+0xa8e>
 80097ec:	9a07      	ldr	r2, [sp, #28]
 80097ee:	b992      	cbnz	r2, 8009816 <_dtoa_r+0xa8e>
 80097f0:	9a05      	ldr	r2, [sp, #20]
 80097f2:	b982      	cbnz	r2, 8009816 <_dtoa_r+0xa8e>
 80097f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80097f8:	d029      	beq.n	800984e <_dtoa_r+0xac6>
 80097fa:	9b00      	ldr	r3, [sp, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	dd01      	ble.n	8009804 <_dtoa_r+0xa7c>
 8009800:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009804:	f108 0501 	add.w	r5, r8, #1
 8009808:	f888 9000 	strb.w	r9, [r8]
 800980c:	e753      	b.n	80096b6 <_dtoa_r+0x92e>
 800980e:	4638      	mov	r0, r7
 8009810:	e7c2      	b.n	8009798 <_dtoa_r+0xa10>
 8009812:	2301      	movs	r3, #1
 8009814:	e7e3      	b.n	80097de <_dtoa_r+0xa56>
 8009816:	9a00      	ldr	r2, [sp, #0]
 8009818:	2a00      	cmp	r2, #0
 800981a:	db04      	blt.n	8009826 <_dtoa_r+0xa9e>
 800981c:	d125      	bne.n	800986a <_dtoa_r+0xae2>
 800981e:	9a07      	ldr	r2, [sp, #28]
 8009820:	bb1a      	cbnz	r2, 800986a <_dtoa_r+0xae2>
 8009822:	9a05      	ldr	r2, [sp, #20]
 8009824:	bb0a      	cbnz	r2, 800986a <_dtoa_r+0xae2>
 8009826:	2b00      	cmp	r3, #0
 8009828:	ddec      	ble.n	8009804 <_dtoa_r+0xa7c>
 800982a:	4651      	mov	r1, sl
 800982c:	2201      	movs	r2, #1
 800982e:	4620      	mov	r0, r4
 8009830:	f000 ffb2 	bl	800a798 <__lshift>
 8009834:	4631      	mov	r1, r6
 8009836:	4682      	mov	sl, r0
 8009838:	f000 ffff 	bl	800a83a <__mcmp>
 800983c:	2800      	cmp	r0, #0
 800983e:	dc03      	bgt.n	8009848 <_dtoa_r+0xac0>
 8009840:	d1e0      	bne.n	8009804 <_dtoa_r+0xa7c>
 8009842:	f019 0f01 	tst.w	r9, #1
 8009846:	d0dd      	beq.n	8009804 <_dtoa_r+0xa7c>
 8009848:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800984c:	d1d8      	bne.n	8009800 <_dtoa_r+0xa78>
 800984e:	2339      	movs	r3, #57	; 0x39
 8009850:	f888 3000 	strb.w	r3, [r8]
 8009854:	f108 0801 	add.w	r8, r8, #1
 8009858:	4645      	mov	r5, r8
 800985a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800985e:	2b39      	cmp	r3, #57	; 0x39
 8009860:	f105 32ff 	add.w	r2, r5, #4294967295
 8009864:	d03b      	beq.n	80098de <_dtoa_r+0xb56>
 8009866:	3301      	adds	r3, #1
 8009868:	e040      	b.n	80098ec <_dtoa_r+0xb64>
 800986a:	2b00      	cmp	r3, #0
 800986c:	f108 0501 	add.w	r5, r8, #1
 8009870:	dd05      	ble.n	800987e <_dtoa_r+0xaf6>
 8009872:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009876:	d0ea      	beq.n	800984e <_dtoa_r+0xac6>
 8009878:	f109 0901 	add.w	r9, r9, #1
 800987c:	e7c4      	b.n	8009808 <_dtoa_r+0xa80>
 800987e:	9b02      	ldr	r3, [sp, #8]
 8009880:	9a04      	ldr	r2, [sp, #16]
 8009882:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009886:	1aeb      	subs	r3, r5, r3
 8009888:	4293      	cmp	r3, r2
 800988a:	46a8      	mov	r8, r5
 800988c:	f43f af4b 	beq.w	8009726 <_dtoa_r+0x99e>
 8009890:	4651      	mov	r1, sl
 8009892:	2300      	movs	r3, #0
 8009894:	220a      	movs	r2, #10
 8009896:	4620      	mov	r0, r4
 8009898:	f000 fe11 	bl	800a4be <__multadd>
 800989c:	9b03      	ldr	r3, [sp, #12]
 800989e:	9903      	ldr	r1, [sp, #12]
 80098a0:	42bb      	cmp	r3, r7
 80098a2:	4682      	mov	sl, r0
 80098a4:	f04f 0300 	mov.w	r3, #0
 80098a8:	f04f 020a 	mov.w	r2, #10
 80098ac:	4620      	mov	r0, r4
 80098ae:	d104      	bne.n	80098ba <_dtoa_r+0xb32>
 80098b0:	f000 fe05 	bl	800a4be <__multadd>
 80098b4:	9003      	str	r0, [sp, #12]
 80098b6:	4607      	mov	r7, r0
 80098b8:	e776      	b.n	80097a8 <_dtoa_r+0xa20>
 80098ba:	f000 fe00 	bl	800a4be <__multadd>
 80098be:	2300      	movs	r3, #0
 80098c0:	9003      	str	r0, [sp, #12]
 80098c2:	220a      	movs	r2, #10
 80098c4:	4639      	mov	r1, r7
 80098c6:	4620      	mov	r0, r4
 80098c8:	f000 fdf9 	bl	800a4be <__multadd>
 80098cc:	e7f3      	b.n	80098b6 <_dtoa_r+0xb2e>
 80098ce:	4651      	mov	r1, sl
 80098d0:	2300      	movs	r3, #0
 80098d2:	220a      	movs	r2, #10
 80098d4:	4620      	mov	r0, r4
 80098d6:	f000 fdf2 	bl	800a4be <__multadd>
 80098da:	4682      	mov	sl, r0
 80098dc:	e70d      	b.n	80096fa <_dtoa_r+0x972>
 80098de:	9b02      	ldr	r3, [sp, #8]
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d105      	bne.n	80098f0 <_dtoa_r+0xb68>
 80098e4:	9a02      	ldr	r2, [sp, #8]
 80098e6:	f10b 0b01 	add.w	fp, fp, #1
 80098ea:	2331      	movs	r3, #49	; 0x31
 80098ec:	7013      	strb	r3, [r2, #0]
 80098ee:	e6e2      	b.n	80096b6 <_dtoa_r+0x92e>
 80098f0:	4615      	mov	r5, r2
 80098f2:	e7b2      	b.n	800985a <_dtoa_r+0xad2>
 80098f4:	4b09      	ldr	r3, [pc, #36]	; (800991c <_dtoa_r+0xb94>)
 80098f6:	f7ff baae 	b.w	8008e56 <_dtoa_r+0xce>
 80098fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f47f aa88 	bne.w	8008e12 <_dtoa_r+0x8a>
 8009902:	4b07      	ldr	r3, [pc, #28]	; (8009920 <_dtoa_r+0xb98>)
 8009904:	f7ff baa7 	b.w	8008e56 <_dtoa_r+0xce>
 8009908:	9b04      	ldr	r3, [sp, #16]
 800990a:	2b00      	cmp	r3, #0
 800990c:	f73f aef4 	bgt.w	80096f8 <_dtoa_r+0x970>
 8009910:	9b07      	ldr	r3, [sp, #28]
 8009912:	2b02      	cmp	r3, #2
 8009914:	f77f aef0 	ble.w	80096f8 <_dtoa_r+0x970>
 8009918:	e6b8      	b.n	800968c <_dtoa_r+0x904>
 800991a:	bf00      	nop
 800991c:	0800b61e 	.word	0x0800b61e
 8009920:	0800b640 	.word	0x0800b640

08009924 <__sflush_r>:
 8009924:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009928:	b293      	uxth	r3, r2
 800992a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800992e:	4605      	mov	r5, r0
 8009930:	0718      	lsls	r0, r3, #28
 8009932:	460c      	mov	r4, r1
 8009934:	d461      	bmi.n	80099fa <__sflush_r+0xd6>
 8009936:	684b      	ldr	r3, [r1, #4]
 8009938:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800993c:	2b00      	cmp	r3, #0
 800993e:	818a      	strh	r2, [r1, #12]
 8009940:	dc05      	bgt.n	800994e <__sflush_r+0x2a>
 8009942:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009944:	2b00      	cmp	r3, #0
 8009946:	dc02      	bgt.n	800994e <__sflush_r+0x2a>
 8009948:	2000      	movs	r0, #0
 800994a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800994e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009950:	2e00      	cmp	r6, #0
 8009952:	d0f9      	beq.n	8009948 <__sflush_r+0x24>
 8009954:	2300      	movs	r3, #0
 8009956:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800995a:	682f      	ldr	r7, [r5, #0]
 800995c:	602b      	str	r3, [r5, #0]
 800995e:	d037      	beq.n	80099d0 <__sflush_r+0xac>
 8009960:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009962:	89a3      	ldrh	r3, [r4, #12]
 8009964:	075a      	lsls	r2, r3, #29
 8009966:	d505      	bpl.n	8009974 <__sflush_r+0x50>
 8009968:	6863      	ldr	r3, [r4, #4]
 800996a:	1ac0      	subs	r0, r0, r3
 800996c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800996e:	b10b      	cbz	r3, 8009974 <__sflush_r+0x50>
 8009970:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009972:	1ac0      	subs	r0, r0, r3
 8009974:	2300      	movs	r3, #0
 8009976:	4602      	mov	r2, r0
 8009978:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800997a:	6a21      	ldr	r1, [r4, #32]
 800997c:	4628      	mov	r0, r5
 800997e:	47b0      	blx	r6
 8009980:	1c43      	adds	r3, r0, #1
 8009982:	89a3      	ldrh	r3, [r4, #12]
 8009984:	d106      	bne.n	8009994 <__sflush_r+0x70>
 8009986:	6829      	ldr	r1, [r5, #0]
 8009988:	291d      	cmp	r1, #29
 800998a:	d84f      	bhi.n	8009a2c <__sflush_r+0x108>
 800998c:	4a2d      	ldr	r2, [pc, #180]	; (8009a44 <__sflush_r+0x120>)
 800998e:	40ca      	lsrs	r2, r1
 8009990:	07d6      	lsls	r6, r2, #31
 8009992:	d54b      	bpl.n	8009a2c <__sflush_r+0x108>
 8009994:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009998:	b21b      	sxth	r3, r3
 800999a:	2200      	movs	r2, #0
 800999c:	6062      	str	r2, [r4, #4]
 800999e:	04d9      	lsls	r1, r3, #19
 80099a0:	6922      	ldr	r2, [r4, #16]
 80099a2:	81a3      	strh	r3, [r4, #12]
 80099a4:	6022      	str	r2, [r4, #0]
 80099a6:	d504      	bpl.n	80099b2 <__sflush_r+0x8e>
 80099a8:	1c42      	adds	r2, r0, #1
 80099aa:	d101      	bne.n	80099b0 <__sflush_r+0x8c>
 80099ac:	682b      	ldr	r3, [r5, #0]
 80099ae:	b903      	cbnz	r3, 80099b2 <__sflush_r+0x8e>
 80099b0:	6560      	str	r0, [r4, #84]	; 0x54
 80099b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099b4:	602f      	str	r7, [r5, #0]
 80099b6:	2900      	cmp	r1, #0
 80099b8:	d0c6      	beq.n	8009948 <__sflush_r+0x24>
 80099ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099be:	4299      	cmp	r1, r3
 80099c0:	d002      	beq.n	80099c8 <__sflush_r+0xa4>
 80099c2:	4628      	mov	r0, r5
 80099c4:	f000 f9aa 	bl	8009d1c <_free_r>
 80099c8:	2000      	movs	r0, #0
 80099ca:	6360      	str	r0, [r4, #52]	; 0x34
 80099cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099d0:	6a21      	ldr	r1, [r4, #32]
 80099d2:	2301      	movs	r3, #1
 80099d4:	4628      	mov	r0, r5
 80099d6:	47b0      	blx	r6
 80099d8:	1c41      	adds	r1, r0, #1
 80099da:	d1c2      	bne.n	8009962 <__sflush_r+0x3e>
 80099dc:	682b      	ldr	r3, [r5, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d0bf      	beq.n	8009962 <__sflush_r+0x3e>
 80099e2:	2b1d      	cmp	r3, #29
 80099e4:	d001      	beq.n	80099ea <__sflush_r+0xc6>
 80099e6:	2b16      	cmp	r3, #22
 80099e8:	d101      	bne.n	80099ee <__sflush_r+0xca>
 80099ea:	602f      	str	r7, [r5, #0]
 80099ec:	e7ac      	b.n	8009948 <__sflush_r+0x24>
 80099ee:	89a3      	ldrh	r3, [r4, #12]
 80099f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099f4:	81a3      	strh	r3, [r4, #12]
 80099f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099fa:	690f      	ldr	r7, [r1, #16]
 80099fc:	2f00      	cmp	r7, #0
 80099fe:	d0a3      	beq.n	8009948 <__sflush_r+0x24>
 8009a00:	079b      	lsls	r3, r3, #30
 8009a02:	680e      	ldr	r6, [r1, #0]
 8009a04:	bf08      	it	eq
 8009a06:	694b      	ldreq	r3, [r1, #20]
 8009a08:	600f      	str	r7, [r1, #0]
 8009a0a:	bf18      	it	ne
 8009a0c:	2300      	movne	r3, #0
 8009a0e:	eba6 0807 	sub.w	r8, r6, r7
 8009a12:	608b      	str	r3, [r1, #8]
 8009a14:	f1b8 0f00 	cmp.w	r8, #0
 8009a18:	dd96      	ble.n	8009948 <__sflush_r+0x24>
 8009a1a:	4643      	mov	r3, r8
 8009a1c:	463a      	mov	r2, r7
 8009a1e:	6a21      	ldr	r1, [r4, #32]
 8009a20:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009a22:	4628      	mov	r0, r5
 8009a24:	47b0      	blx	r6
 8009a26:	2800      	cmp	r0, #0
 8009a28:	dc07      	bgt.n	8009a3a <__sflush_r+0x116>
 8009a2a:	89a3      	ldrh	r3, [r4, #12]
 8009a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a30:	81a3      	strh	r3, [r4, #12]
 8009a32:	f04f 30ff 	mov.w	r0, #4294967295
 8009a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a3a:	4407      	add	r7, r0
 8009a3c:	eba8 0800 	sub.w	r8, r8, r0
 8009a40:	e7e8      	b.n	8009a14 <__sflush_r+0xf0>
 8009a42:	bf00      	nop
 8009a44:	20400001 	.word	0x20400001

08009a48 <_fflush_r>:
 8009a48:	b538      	push	{r3, r4, r5, lr}
 8009a4a:	690b      	ldr	r3, [r1, #16]
 8009a4c:	4605      	mov	r5, r0
 8009a4e:	460c      	mov	r4, r1
 8009a50:	b913      	cbnz	r3, 8009a58 <_fflush_r+0x10>
 8009a52:	2500      	movs	r5, #0
 8009a54:	4628      	mov	r0, r5
 8009a56:	bd38      	pop	{r3, r4, r5, pc}
 8009a58:	b118      	cbz	r0, 8009a62 <_fflush_r+0x1a>
 8009a5a:	6983      	ldr	r3, [r0, #24]
 8009a5c:	b90b      	cbnz	r3, 8009a62 <_fflush_r+0x1a>
 8009a5e:	f000 f887 	bl	8009b70 <__sinit>
 8009a62:	4b14      	ldr	r3, [pc, #80]	; (8009ab4 <_fflush_r+0x6c>)
 8009a64:	429c      	cmp	r4, r3
 8009a66:	d11b      	bne.n	8009aa0 <_fflush_r+0x58>
 8009a68:	686c      	ldr	r4, [r5, #4]
 8009a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d0ef      	beq.n	8009a52 <_fflush_r+0xa>
 8009a72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a74:	07d0      	lsls	r0, r2, #31
 8009a76:	d404      	bmi.n	8009a82 <_fflush_r+0x3a>
 8009a78:	0599      	lsls	r1, r3, #22
 8009a7a:	d402      	bmi.n	8009a82 <_fflush_r+0x3a>
 8009a7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a7e:	f000 fa37 	bl	8009ef0 <__retarget_lock_acquire_recursive>
 8009a82:	4628      	mov	r0, r5
 8009a84:	4621      	mov	r1, r4
 8009a86:	f7ff ff4d 	bl	8009924 <__sflush_r>
 8009a8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a8c:	07da      	lsls	r2, r3, #31
 8009a8e:	4605      	mov	r5, r0
 8009a90:	d4e0      	bmi.n	8009a54 <_fflush_r+0xc>
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	059b      	lsls	r3, r3, #22
 8009a96:	d4dd      	bmi.n	8009a54 <_fflush_r+0xc>
 8009a98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a9a:	f000 fa2a 	bl	8009ef2 <__retarget_lock_release_recursive>
 8009a9e:	e7d9      	b.n	8009a54 <_fflush_r+0xc>
 8009aa0:	4b05      	ldr	r3, [pc, #20]	; (8009ab8 <_fflush_r+0x70>)
 8009aa2:	429c      	cmp	r4, r3
 8009aa4:	d101      	bne.n	8009aaa <_fflush_r+0x62>
 8009aa6:	68ac      	ldr	r4, [r5, #8]
 8009aa8:	e7df      	b.n	8009a6a <_fflush_r+0x22>
 8009aaa:	4b04      	ldr	r3, [pc, #16]	; (8009abc <_fflush_r+0x74>)
 8009aac:	429c      	cmp	r4, r3
 8009aae:	bf08      	it	eq
 8009ab0:	68ec      	ldreq	r4, [r5, #12]
 8009ab2:	e7da      	b.n	8009a6a <_fflush_r+0x22>
 8009ab4:	0800b670 	.word	0x0800b670
 8009ab8:	0800b690 	.word	0x0800b690
 8009abc:	0800b650 	.word	0x0800b650

08009ac0 <_cleanup_r>:
 8009ac0:	4901      	ldr	r1, [pc, #4]	; (8009ac8 <_cleanup_r+0x8>)
 8009ac2:	f000 b9e7 	b.w	8009e94 <_fwalk_reent>
 8009ac6:	bf00      	nop
 8009ac8:	0800ab79 	.word	0x0800ab79

08009acc <std.isra.0>:
 8009acc:	2300      	movs	r3, #0
 8009ace:	b510      	push	{r4, lr}
 8009ad0:	4604      	mov	r4, r0
 8009ad2:	6003      	str	r3, [r0, #0]
 8009ad4:	6043      	str	r3, [r0, #4]
 8009ad6:	6083      	str	r3, [r0, #8]
 8009ad8:	8181      	strh	r1, [r0, #12]
 8009ada:	6643      	str	r3, [r0, #100]	; 0x64
 8009adc:	81c2      	strh	r2, [r0, #14]
 8009ade:	6103      	str	r3, [r0, #16]
 8009ae0:	6143      	str	r3, [r0, #20]
 8009ae2:	6183      	str	r3, [r0, #24]
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	2208      	movs	r2, #8
 8009ae8:	305c      	adds	r0, #92	; 0x5c
 8009aea:	f7fd fee1 	bl	80078b0 <memset>
 8009aee:	4b05      	ldr	r3, [pc, #20]	; (8009b04 <std.isra.0+0x38>)
 8009af0:	6263      	str	r3, [r4, #36]	; 0x24
 8009af2:	4b05      	ldr	r3, [pc, #20]	; (8009b08 <std.isra.0+0x3c>)
 8009af4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009af6:	4b05      	ldr	r3, [pc, #20]	; (8009b0c <std.isra.0+0x40>)
 8009af8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009afa:	4b05      	ldr	r3, [pc, #20]	; (8009b10 <std.isra.0+0x44>)
 8009afc:	6224      	str	r4, [r4, #32]
 8009afe:	6323      	str	r3, [r4, #48]	; 0x30
 8009b00:	bd10      	pop	{r4, pc}
 8009b02:	bf00      	nop
 8009b04:	0800a9e9 	.word	0x0800a9e9
 8009b08:	0800aa0b 	.word	0x0800aa0b
 8009b0c:	0800aa43 	.word	0x0800aa43
 8009b10:	0800aa67 	.word	0x0800aa67

08009b14 <__sfmoreglue>:
 8009b14:	b570      	push	{r4, r5, r6, lr}
 8009b16:	1e4a      	subs	r2, r1, #1
 8009b18:	2568      	movs	r5, #104	; 0x68
 8009b1a:	4355      	muls	r5, r2
 8009b1c:	460e      	mov	r6, r1
 8009b1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009b22:	f000 fa5b 	bl	8009fdc <_malloc_r>
 8009b26:	4604      	mov	r4, r0
 8009b28:	b140      	cbz	r0, 8009b3c <__sfmoreglue+0x28>
 8009b2a:	2100      	movs	r1, #0
 8009b2c:	e880 0042 	stmia.w	r0, {r1, r6}
 8009b30:	300c      	adds	r0, #12
 8009b32:	60a0      	str	r0, [r4, #8]
 8009b34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009b38:	f7fd feba 	bl	80078b0 <memset>
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	bd70      	pop	{r4, r5, r6, pc}

08009b40 <__sfp_lock_acquire>:
 8009b40:	4801      	ldr	r0, [pc, #4]	; (8009b48 <__sfp_lock_acquire+0x8>)
 8009b42:	f000 b9d5 	b.w	8009ef0 <__retarget_lock_acquire_recursive>
 8009b46:	bf00      	nop
 8009b48:	20000980 	.word	0x20000980

08009b4c <__sfp_lock_release>:
 8009b4c:	4801      	ldr	r0, [pc, #4]	; (8009b54 <__sfp_lock_release+0x8>)
 8009b4e:	f000 b9d0 	b.w	8009ef2 <__retarget_lock_release_recursive>
 8009b52:	bf00      	nop
 8009b54:	20000980 	.word	0x20000980

08009b58 <__sinit_lock_acquire>:
 8009b58:	4801      	ldr	r0, [pc, #4]	; (8009b60 <__sinit_lock_acquire+0x8>)
 8009b5a:	f000 b9c9 	b.w	8009ef0 <__retarget_lock_acquire_recursive>
 8009b5e:	bf00      	nop
 8009b60:	2000097b 	.word	0x2000097b

08009b64 <__sinit_lock_release>:
 8009b64:	4801      	ldr	r0, [pc, #4]	; (8009b6c <__sinit_lock_release+0x8>)
 8009b66:	f000 b9c4 	b.w	8009ef2 <__retarget_lock_release_recursive>
 8009b6a:	bf00      	nop
 8009b6c:	2000097b 	.word	0x2000097b

08009b70 <__sinit>:
 8009b70:	b510      	push	{r4, lr}
 8009b72:	4604      	mov	r4, r0
 8009b74:	f7ff fff0 	bl	8009b58 <__sinit_lock_acquire>
 8009b78:	69a3      	ldr	r3, [r4, #24]
 8009b7a:	b11b      	cbz	r3, 8009b84 <__sinit+0x14>
 8009b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b80:	f7ff bff0 	b.w	8009b64 <__sinit_lock_release>
 8009b84:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8009b88:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8009b8c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8009b90:	4b12      	ldr	r3, [pc, #72]	; (8009bdc <__sinit+0x6c>)
 8009b92:	4a13      	ldr	r2, [pc, #76]	; (8009be0 <__sinit+0x70>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	62a2      	str	r2, [r4, #40]	; 0x28
 8009b98:	429c      	cmp	r4, r3
 8009b9a:	bf04      	itt	eq
 8009b9c:	2301      	moveq	r3, #1
 8009b9e:	61a3      	streq	r3, [r4, #24]
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	f000 f81f 	bl	8009be4 <__sfp>
 8009ba6:	6060      	str	r0, [r4, #4]
 8009ba8:	4620      	mov	r0, r4
 8009baa:	f000 f81b 	bl	8009be4 <__sfp>
 8009bae:	60a0      	str	r0, [r4, #8]
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f000 f817 	bl	8009be4 <__sfp>
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	60e0      	str	r0, [r4, #12]
 8009bba:	2104      	movs	r1, #4
 8009bbc:	6860      	ldr	r0, [r4, #4]
 8009bbe:	f7ff ff85 	bl	8009acc <std.isra.0>
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	2109      	movs	r1, #9
 8009bc6:	68a0      	ldr	r0, [r4, #8]
 8009bc8:	f7ff ff80 	bl	8009acc <std.isra.0>
 8009bcc:	2202      	movs	r2, #2
 8009bce:	2112      	movs	r1, #18
 8009bd0:	68e0      	ldr	r0, [r4, #12]
 8009bd2:	f7ff ff7b 	bl	8009acc <std.isra.0>
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	61a3      	str	r3, [r4, #24]
 8009bda:	e7cf      	b.n	8009b7c <__sinit+0xc>
 8009bdc:	0800b5e8 	.word	0x0800b5e8
 8009be0:	08009ac1 	.word	0x08009ac1

08009be4 <__sfp>:
 8009be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be6:	4607      	mov	r7, r0
 8009be8:	f7ff ffaa 	bl	8009b40 <__sfp_lock_acquire>
 8009bec:	4b1f      	ldr	r3, [pc, #124]	; (8009c6c <__sfp+0x88>)
 8009bee:	681e      	ldr	r6, [r3, #0]
 8009bf0:	69b3      	ldr	r3, [r6, #24]
 8009bf2:	b913      	cbnz	r3, 8009bfa <__sfp+0x16>
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	f7ff ffbb 	bl	8009b70 <__sinit>
 8009bfa:	36d8      	adds	r6, #216	; 0xd8
 8009bfc:	68b4      	ldr	r4, [r6, #8]
 8009bfe:	6873      	ldr	r3, [r6, #4]
 8009c00:	3b01      	subs	r3, #1
 8009c02:	d503      	bpl.n	8009c0c <__sfp+0x28>
 8009c04:	6833      	ldr	r3, [r6, #0]
 8009c06:	b133      	cbz	r3, 8009c16 <__sfp+0x32>
 8009c08:	6836      	ldr	r6, [r6, #0]
 8009c0a:	e7f7      	b.n	8009bfc <__sfp+0x18>
 8009c0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009c10:	b17d      	cbz	r5, 8009c32 <__sfp+0x4e>
 8009c12:	3468      	adds	r4, #104	; 0x68
 8009c14:	e7f4      	b.n	8009c00 <__sfp+0x1c>
 8009c16:	2104      	movs	r1, #4
 8009c18:	4638      	mov	r0, r7
 8009c1a:	f7ff ff7b 	bl	8009b14 <__sfmoreglue>
 8009c1e:	4604      	mov	r4, r0
 8009c20:	6030      	str	r0, [r6, #0]
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d1f0      	bne.n	8009c08 <__sfp+0x24>
 8009c26:	f7ff ff91 	bl	8009b4c <__sfp_lock_release>
 8009c2a:	230c      	movs	r3, #12
 8009c2c:	603b      	str	r3, [r7, #0]
 8009c2e:	4620      	mov	r0, r4
 8009c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009c36:	81e3      	strh	r3, [r4, #14]
 8009c38:	2301      	movs	r3, #1
 8009c3a:	81a3      	strh	r3, [r4, #12]
 8009c3c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009c40:	6665      	str	r5, [r4, #100]	; 0x64
 8009c42:	f000 f953 	bl	8009eec <__retarget_lock_init_recursive>
 8009c46:	f7ff ff81 	bl	8009b4c <__sfp_lock_release>
 8009c4a:	6025      	str	r5, [r4, #0]
 8009c4c:	60a5      	str	r5, [r4, #8]
 8009c4e:	6065      	str	r5, [r4, #4]
 8009c50:	6125      	str	r5, [r4, #16]
 8009c52:	6165      	str	r5, [r4, #20]
 8009c54:	61a5      	str	r5, [r4, #24]
 8009c56:	2208      	movs	r2, #8
 8009c58:	4629      	mov	r1, r5
 8009c5a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009c5e:	f7fd fe27 	bl	80078b0 <memset>
 8009c62:	6365      	str	r5, [r4, #52]	; 0x34
 8009c64:	63a5      	str	r5, [r4, #56]	; 0x38
 8009c66:	64a5      	str	r5, [r4, #72]	; 0x48
 8009c68:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009c6a:	e7e0      	b.n	8009c2e <__sfp+0x4a>
 8009c6c:	0800b5e8 	.word	0x0800b5e8

08009c70 <_malloc_trim_r>:
 8009c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c74:	4f25      	ldr	r7, [pc, #148]	; (8009d0c <_malloc_trim_r+0x9c>)
 8009c76:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8009d18 <_malloc_trim_r+0xa8>
 8009c7a:	4689      	mov	r9, r1
 8009c7c:	4606      	mov	r6, r0
 8009c7e:	f000 fbc7 	bl	800a410 <__malloc_lock>
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	685d      	ldr	r5, [r3, #4]
 8009c86:	f1a8 0411 	sub.w	r4, r8, #17
 8009c8a:	f025 0503 	bic.w	r5, r5, #3
 8009c8e:	eba4 0409 	sub.w	r4, r4, r9
 8009c92:	442c      	add	r4, r5
 8009c94:	fbb4 f4f8 	udiv	r4, r4, r8
 8009c98:	3c01      	subs	r4, #1
 8009c9a:	fb08 f404 	mul.w	r4, r8, r4
 8009c9e:	4544      	cmp	r4, r8
 8009ca0:	da05      	bge.n	8009cae <_malloc_trim_r+0x3e>
 8009ca2:	4630      	mov	r0, r6
 8009ca4:	f000 fbba 	bl	800a41c <__malloc_unlock>
 8009ca8:	2000      	movs	r0, #0
 8009caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cae:	2100      	movs	r1, #0
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	f000 fe89 	bl	800a9c8 <_sbrk_r>
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	442b      	add	r3, r5
 8009cba:	4298      	cmp	r0, r3
 8009cbc:	d1f1      	bne.n	8009ca2 <_malloc_trim_r+0x32>
 8009cbe:	4261      	negs	r1, r4
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	f000 fe81 	bl	800a9c8 <_sbrk_r>
 8009cc6:	3001      	adds	r0, #1
 8009cc8:	d110      	bne.n	8009cec <_malloc_trim_r+0x7c>
 8009cca:	2100      	movs	r1, #0
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f000 fe7b 	bl	800a9c8 <_sbrk_r>
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	1a83      	subs	r3, r0, r2
 8009cd6:	2b0f      	cmp	r3, #15
 8009cd8:	dde3      	ble.n	8009ca2 <_malloc_trim_r+0x32>
 8009cda:	490d      	ldr	r1, [pc, #52]	; (8009d10 <_malloc_trim_r+0xa0>)
 8009cdc:	6809      	ldr	r1, [r1, #0]
 8009cde:	1a40      	subs	r0, r0, r1
 8009ce0:	490c      	ldr	r1, [pc, #48]	; (8009d14 <_malloc_trim_r+0xa4>)
 8009ce2:	f043 0301 	orr.w	r3, r3, #1
 8009ce6:	6008      	str	r0, [r1, #0]
 8009ce8:	6053      	str	r3, [r2, #4]
 8009cea:	e7da      	b.n	8009ca2 <_malloc_trim_r+0x32>
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	4a09      	ldr	r2, [pc, #36]	; (8009d14 <_malloc_trim_r+0xa4>)
 8009cf0:	1b2d      	subs	r5, r5, r4
 8009cf2:	f045 0501 	orr.w	r5, r5, #1
 8009cf6:	605d      	str	r5, [r3, #4]
 8009cf8:	6813      	ldr	r3, [r2, #0]
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	1b1c      	subs	r4, r3, r4
 8009cfe:	6014      	str	r4, [r2, #0]
 8009d00:	f000 fb8c 	bl	800a41c <__malloc_unlock>
 8009d04:	2001      	movs	r0, #1
 8009d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d0a:	bf00      	nop
 8009d0c:	20000100 	.word	0x20000100
 8009d10:	20000508 	.word	0x20000508
 8009d14:	200006ec 	.word	0x200006ec
 8009d18:	00001000 	.word	0x00001000

08009d1c <_free_r>:
 8009d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d20:	4604      	mov	r4, r0
 8009d22:	4688      	mov	r8, r1
 8009d24:	2900      	cmp	r1, #0
 8009d26:	f000 80ab 	beq.w	8009e80 <_free_r+0x164>
 8009d2a:	f000 fb71 	bl	800a410 <__malloc_lock>
 8009d2e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8009d32:	4d54      	ldr	r5, [pc, #336]	; (8009e84 <_free_r+0x168>)
 8009d34:	f022 0001 	bic.w	r0, r2, #1
 8009d38:	f1a8 0308 	sub.w	r3, r8, #8
 8009d3c:	181f      	adds	r7, r3, r0
 8009d3e:	68a9      	ldr	r1, [r5, #8]
 8009d40:	687e      	ldr	r6, [r7, #4]
 8009d42:	428f      	cmp	r7, r1
 8009d44:	f026 0603 	bic.w	r6, r6, #3
 8009d48:	f002 0201 	and.w	r2, r2, #1
 8009d4c:	d11b      	bne.n	8009d86 <_free_r+0x6a>
 8009d4e:	4430      	add	r0, r6
 8009d50:	b93a      	cbnz	r2, 8009d62 <_free_r+0x46>
 8009d52:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8009d56:	1a9b      	subs	r3, r3, r2
 8009d58:	4410      	add	r0, r2
 8009d5a:	6899      	ldr	r1, [r3, #8]
 8009d5c:	68da      	ldr	r2, [r3, #12]
 8009d5e:	60ca      	str	r2, [r1, #12]
 8009d60:	6091      	str	r1, [r2, #8]
 8009d62:	f040 0201 	orr.w	r2, r0, #1
 8009d66:	605a      	str	r2, [r3, #4]
 8009d68:	60ab      	str	r3, [r5, #8]
 8009d6a:	4b47      	ldr	r3, [pc, #284]	; (8009e88 <_free_r+0x16c>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4298      	cmp	r0, r3
 8009d70:	d304      	bcc.n	8009d7c <_free_r+0x60>
 8009d72:	4b46      	ldr	r3, [pc, #280]	; (8009e8c <_free_r+0x170>)
 8009d74:	4620      	mov	r0, r4
 8009d76:	6819      	ldr	r1, [r3, #0]
 8009d78:	f7ff ff7a 	bl	8009c70 <_malloc_trim_r>
 8009d7c:	4620      	mov	r0, r4
 8009d7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d82:	f000 bb4b 	b.w	800a41c <__malloc_unlock>
 8009d86:	607e      	str	r6, [r7, #4]
 8009d88:	2a00      	cmp	r2, #0
 8009d8a:	d139      	bne.n	8009e00 <_free_r+0xe4>
 8009d8c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8009d90:	1a5b      	subs	r3, r3, r1
 8009d92:	4408      	add	r0, r1
 8009d94:	6899      	ldr	r1, [r3, #8]
 8009d96:	f105 0e08 	add.w	lr, r5, #8
 8009d9a:	4571      	cmp	r1, lr
 8009d9c:	d032      	beq.n	8009e04 <_free_r+0xe8>
 8009d9e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8009da2:	f8c1 e00c 	str.w	lr, [r1, #12]
 8009da6:	f8ce 1008 	str.w	r1, [lr, #8]
 8009daa:	19b9      	adds	r1, r7, r6
 8009dac:	6849      	ldr	r1, [r1, #4]
 8009dae:	07c9      	lsls	r1, r1, #31
 8009db0:	d40a      	bmi.n	8009dc8 <_free_r+0xac>
 8009db2:	4430      	add	r0, r6
 8009db4:	68b9      	ldr	r1, [r7, #8]
 8009db6:	bb3a      	cbnz	r2, 8009e08 <_free_r+0xec>
 8009db8:	4e35      	ldr	r6, [pc, #212]	; (8009e90 <_free_r+0x174>)
 8009dba:	42b1      	cmp	r1, r6
 8009dbc:	d124      	bne.n	8009e08 <_free_r+0xec>
 8009dbe:	616b      	str	r3, [r5, #20]
 8009dc0:	612b      	str	r3, [r5, #16]
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	60d9      	str	r1, [r3, #12]
 8009dc6:	6099      	str	r1, [r3, #8]
 8009dc8:	f040 0101 	orr.w	r1, r0, #1
 8009dcc:	6059      	str	r1, [r3, #4]
 8009dce:	5018      	str	r0, [r3, r0]
 8009dd0:	2a00      	cmp	r2, #0
 8009dd2:	d1d3      	bne.n	8009d7c <_free_r+0x60>
 8009dd4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009dd8:	d21a      	bcs.n	8009e10 <_free_r+0xf4>
 8009dda:	08c0      	lsrs	r0, r0, #3
 8009ddc:	1081      	asrs	r1, r0, #2
 8009dde:	2201      	movs	r2, #1
 8009de0:	408a      	lsls	r2, r1
 8009de2:	6869      	ldr	r1, [r5, #4]
 8009de4:	3001      	adds	r0, #1
 8009de6:	430a      	orrs	r2, r1
 8009de8:	606a      	str	r2, [r5, #4]
 8009dea:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8009dee:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8009df2:	6099      	str	r1, [r3, #8]
 8009df4:	3a08      	subs	r2, #8
 8009df6:	60da      	str	r2, [r3, #12]
 8009df8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8009dfc:	60cb      	str	r3, [r1, #12]
 8009dfe:	e7bd      	b.n	8009d7c <_free_r+0x60>
 8009e00:	2200      	movs	r2, #0
 8009e02:	e7d2      	b.n	8009daa <_free_r+0x8e>
 8009e04:	2201      	movs	r2, #1
 8009e06:	e7d0      	b.n	8009daa <_free_r+0x8e>
 8009e08:	68fe      	ldr	r6, [r7, #12]
 8009e0a:	60ce      	str	r6, [r1, #12]
 8009e0c:	60b1      	str	r1, [r6, #8]
 8009e0e:	e7db      	b.n	8009dc8 <_free_r+0xac>
 8009e10:	0a42      	lsrs	r2, r0, #9
 8009e12:	2a04      	cmp	r2, #4
 8009e14:	d813      	bhi.n	8009e3e <_free_r+0x122>
 8009e16:	0982      	lsrs	r2, r0, #6
 8009e18:	3238      	adds	r2, #56	; 0x38
 8009e1a:	1c51      	adds	r1, r2, #1
 8009e1c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8009e20:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8009e24:	428e      	cmp	r6, r1
 8009e26:	d124      	bne.n	8009e72 <_free_r+0x156>
 8009e28:	2001      	movs	r0, #1
 8009e2a:	1092      	asrs	r2, r2, #2
 8009e2c:	fa00 f202 	lsl.w	r2, r0, r2
 8009e30:	6868      	ldr	r0, [r5, #4]
 8009e32:	4302      	orrs	r2, r0
 8009e34:	606a      	str	r2, [r5, #4]
 8009e36:	60de      	str	r6, [r3, #12]
 8009e38:	6099      	str	r1, [r3, #8]
 8009e3a:	60b3      	str	r3, [r6, #8]
 8009e3c:	e7de      	b.n	8009dfc <_free_r+0xe0>
 8009e3e:	2a14      	cmp	r2, #20
 8009e40:	d801      	bhi.n	8009e46 <_free_r+0x12a>
 8009e42:	325b      	adds	r2, #91	; 0x5b
 8009e44:	e7e9      	b.n	8009e1a <_free_r+0xfe>
 8009e46:	2a54      	cmp	r2, #84	; 0x54
 8009e48:	d802      	bhi.n	8009e50 <_free_r+0x134>
 8009e4a:	0b02      	lsrs	r2, r0, #12
 8009e4c:	326e      	adds	r2, #110	; 0x6e
 8009e4e:	e7e4      	b.n	8009e1a <_free_r+0xfe>
 8009e50:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009e54:	d802      	bhi.n	8009e5c <_free_r+0x140>
 8009e56:	0bc2      	lsrs	r2, r0, #15
 8009e58:	3277      	adds	r2, #119	; 0x77
 8009e5a:	e7de      	b.n	8009e1a <_free_r+0xfe>
 8009e5c:	f240 5154 	movw	r1, #1364	; 0x554
 8009e60:	428a      	cmp	r2, r1
 8009e62:	bf9a      	itte	ls
 8009e64:	0c82      	lsrls	r2, r0, #18
 8009e66:	327c      	addls	r2, #124	; 0x7c
 8009e68:	227e      	movhi	r2, #126	; 0x7e
 8009e6a:	e7d6      	b.n	8009e1a <_free_r+0xfe>
 8009e6c:	6889      	ldr	r1, [r1, #8]
 8009e6e:	428e      	cmp	r6, r1
 8009e70:	d004      	beq.n	8009e7c <_free_r+0x160>
 8009e72:	684a      	ldr	r2, [r1, #4]
 8009e74:	f022 0203 	bic.w	r2, r2, #3
 8009e78:	4290      	cmp	r0, r2
 8009e7a:	d3f7      	bcc.n	8009e6c <_free_r+0x150>
 8009e7c:	68ce      	ldr	r6, [r1, #12]
 8009e7e:	e7da      	b.n	8009e36 <_free_r+0x11a>
 8009e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e84:	20000100 	.word	0x20000100
 8009e88:	2000050c 	.word	0x2000050c
 8009e8c:	2000071c 	.word	0x2000071c
 8009e90:	20000108 	.word	0x20000108

08009e94 <_fwalk_reent>:
 8009e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e98:	4680      	mov	r8, r0
 8009e9a:	4689      	mov	r9, r1
 8009e9c:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8009ea0:	2600      	movs	r6, #0
 8009ea2:	b914      	cbnz	r4, 8009eaa <_fwalk_reent+0x16>
 8009ea4:	4630      	mov	r0, r6
 8009ea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eaa:	68a5      	ldr	r5, [r4, #8]
 8009eac:	6867      	ldr	r7, [r4, #4]
 8009eae:	3f01      	subs	r7, #1
 8009eb0:	d501      	bpl.n	8009eb6 <_fwalk_reent+0x22>
 8009eb2:	6824      	ldr	r4, [r4, #0]
 8009eb4:	e7f5      	b.n	8009ea2 <_fwalk_reent+0xe>
 8009eb6:	89ab      	ldrh	r3, [r5, #12]
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d907      	bls.n	8009ecc <_fwalk_reent+0x38>
 8009ebc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	d003      	beq.n	8009ecc <_fwalk_reent+0x38>
 8009ec4:	4629      	mov	r1, r5
 8009ec6:	4640      	mov	r0, r8
 8009ec8:	47c8      	blx	r9
 8009eca:	4306      	orrs	r6, r0
 8009ecc:	3568      	adds	r5, #104	; 0x68
 8009ece:	e7ee      	b.n	8009eae <_fwalk_reent+0x1a>

08009ed0 <_localeconv_r>:
 8009ed0:	4b04      	ldr	r3, [pc, #16]	; (8009ee4 <_localeconv_r+0x14>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	6a18      	ldr	r0, [r3, #32]
 8009ed6:	4b04      	ldr	r3, [pc, #16]	; (8009ee8 <_localeconv_r+0x18>)
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	bf08      	it	eq
 8009edc:	4618      	moveq	r0, r3
 8009ede:	30f0      	adds	r0, #240	; 0xf0
 8009ee0:	4770      	bx	lr
 8009ee2:	bf00      	nop
 8009ee4:	2000000c 	.word	0x2000000c
 8009ee8:	20000510 	.word	0x20000510

08009eec <__retarget_lock_init_recursive>:
 8009eec:	4770      	bx	lr

08009eee <__retarget_lock_close_recursive>:
 8009eee:	4770      	bx	lr

08009ef0 <__retarget_lock_acquire_recursive>:
 8009ef0:	4770      	bx	lr

08009ef2 <__retarget_lock_release_recursive>:
 8009ef2:	4770      	bx	lr

08009ef4 <__swhatbuf_r>:
 8009ef4:	b570      	push	{r4, r5, r6, lr}
 8009ef6:	460e      	mov	r6, r1
 8009ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009efc:	2900      	cmp	r1, #0
 8009efe:	b090      	sub	sp, #64	; 0x40
 8009f00:	4614      	mov	r4, r2
 8009f02:	461d      	mov	r5, r3
 8009f04:	da09      	bge.n	8009f1a <__swhatbuf_r+0x26>
 8009f06:	89b3      	ldrh	r3, [r6, #12]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009f0e:	602a      	str	r2, [r5, #0]
 8009f10:	d116      	bne.n	8009f40 <__swhatbuf_r+0x4c>
 8009f12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f16:	6023      	str	r3, [r4, #0]
 8009f18:	e015      	b.n	8009f46 <__swhatbuf_r+0x52>
 8009f1a:	aa01      	add	r2, sp, #4
 8009f1c:	f000 ff02 	bl	800ad24 <_fstat_r>
 8009f20:	2800      	cmp	r0, #0
 8009f22:	dbf0      	blt.n	8009f06 <__swhatbuf_r+0x12>
 8009f24:	9a02      	ldr	r2, [sp, #8]
 8009f26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f2e:	425a      	negs	r2, r3
 8009f30:	415a      	adcs	r2, r3
 8009f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f36:	602a      	str	r2, [r5, #0]
 8009f38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009f3c:	6023      	str	r3, [r4, #0]
 8009f3e:	e002      	b.n	8009f46 <__swhatbuf_r+0x52>
 8009f40:	2340      	movs	r3, #64	; 0x40
 8009f42:	6023      	str	r3, [r4, #0]
 8009f44:	4610      	mov	r0, r2
 8009f46:	b010      	add	sp, #64	; 0x40
 8009f48:	bd70      	pop	{r4, r5, r6, pc}
	...

08009f4c <__smakebuf_r>:
 8009f4c:	898b      	ldrh	r3, [r1, #12]
 8009f4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f50:	079d      	lsls	r5, r3, #30
 8009f52:	4606      	mov	r6, r0
 8009f54:	460c      	mov	r4, r1
 8009f56:	d507      	bpl.n	8009f68 <__smakebuf_r+0x1c>
 8009f58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f5c:	6023      	str	r3, [r4, #0]
 8009f5e:	6123      	str	r3, [r4, #16]
 8009f60:	2301      	movs	r3, #1
 8009f62:	6163      	str	r3, [r4, #20]
 8009f64:	b002      	add	sp, #8
 8009f66:	bd70      	pop	{r4, r5, r6, pc}
 8009f68:	ab01      	add	r3, sp, #4
 8009f6a:	466a      	mov	r2, sp
 8009f6c:	f7ff ffc2 	bl	8009ef4 <__swhatbuf_r>
 8009f70:	9900      	ldr	r1, [sp, #0]
 8009f72:	4605      	mov	r5, r0
 8009f74:	4630      	mov	r0, r6
 8009f76:	f000 f831 	bl	8009fdc <_malloc_r>
 8009f7a:	b948      	cbnz	r0, 8009f90 <__smakebuf_r+0x44>
 8009f7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f80:	059a      	lsls	r2, r3, #22
 8009f82:	d4ef      	bmi.n	8009f64 <__smakebuf_r+0x18>
 8009f84:	f023 0303 	bic.w	r3, r3, #3
 8009f88:	f043 0302 	orr.w	r3, r3, #2
 8009f8c:	81a3      	strh	r3, [r4, #12]
 8009f8e:	e7e3      	b.n	8009f58 <__smakebuf_r+0xc>
 8009f90:	4b0d      	ldr	r3, [pc, #52]	; (8009fc8 <__smakebuf_r+0x7c>)
 8009f92:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f94:	89a3      	ldrh	r3, [r4, #12]
 8009f96:	6020      	str	r0, [r4, #0]
 8009f98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f9c:	81a3      	strh	r3, [r4, #12]
 8009f9e:	9b00      	ldr	r3, [sp, #0]
 8009fa0:	6163      	str	r3, [r4, #20]
 8009fa2:	9b01      	ldr	r3, [sp, #4]
 8009fa4:	6120      	str	r0, [r4, #16]
 8009fa6:	b15b      	cbz	r3, 8009fc0 <__smakebuf_r+0x74>
 8009fa8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fac:	4630      	mov	r0, r6
 8009fae:	f001 f819 	bl	800afe4 <_isatty_r>
 8009fb2:	b128      	cbz	r0, 8009fc0 <__smakebuf_r+0x74>
 8009fb4:	89a3      	ldrh	r3, [r4, #12]
 8009fb6:	f023 0303 	bic.w	r3, r3, #3
 8009fba:	f043 0301 	orr.w	r3, r3, #1
 8009fbe:	81a3      	strh	r3, [r4, #12]
 8009fc0:	89a3      	ldrh	r3, [r4, #12]
 8009fc2:	431d      	orrs	r5, r3
 8009fc4:	81a5      	strh	r5, [r4, #12]
 8009fc6:	e7cd      	b.n	8009f64 <__smakebuf_r+0x18>
 8009fc8:	08009ac1 	.word	0x08009ac1

08009fcc <malloc>:
 8009fcc:	4b02      	ldr	r3, [pc, #8]	; (8009fd8 <malloc+0xc>)
 8009fce:	4601      	mov	r1, r0
 8009fd0:	6818      	ldr	r0, [r3, #0]
 8009fd2:	f000 b803 	b.w	8009fdc <_malloc_r>
 8009fd6:	bf00      	nop
 8009fd8:	2000000c 	.word	0x2000000c

08009fdc <_malloc_r>:
 8009fdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe0:	f101 040b 	add.w	r4, r1, #11
 8009fe4:	2c16      	cmp	r4, #22
 8009fe6:	4681      	mov	r9, r0
 8009fe8:	d907      	bls.n	8009ffa <_malloc_r+0x1e>
 8009fea:	f034 0407 	bics.w	r4, r4, #7
 8009fee:	d505      	bpl.n	8009ffc <_malloc_r+0x20>
 8009ff0:	230c      	movs	r3, #12
 8009ff2:	f8c9 3000 	str.w	r3, [r9]
 8009ff6:	2600      	movs	r6, #0
 8009ff8:	e131      	b.n	800a25e <_malloc_r+0x282>
 8009ffa:	2410      	movs	r4, #16
 8009ffc:	428c      	cmp	r4, r1
 8009ffe:	d3f7      	bcc.n	8009ff0 <_malloc_r+0x14>
 800a000:	4648      	mov	r0, r9
 800a002:	f000 fa05 	bl	800a410 <__malloc_lock>
 800a006:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a00a:	4d9c      	ldr	r5, [pc, #624]	; (800a27c <_malloc_r+0x2a0>)
 800a00c:	d236      	bcs.n	800a07c <_malloc_r+0xa0>
 800a00e:	f104 0208 	add.w	r2, r4, #8
 800a012:	442a      	add	r2, r5
 800a014:	f1a2 0108 	sub.w	r1, r2, #8
 800a018:	6856      	ldr	r6, [r2, #4]
 800a01a:	428e      	cmp	r6, r1
 800a01c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a020:	d102      	bne.n	800a028 <_malloc_r+0x4c>
 800a022:	68d6      	ldr	r6, [r2, #12]
 800a024:	42b2      	cmp	r2, r6
 800a026:	d010      	beq.n	800a04a <_malloc_r+0x6e>
 800a028:	6873      	ldr	r3, [r6, #4]
 800a02a:	68f2      	ldr	r2, [r6, #12]
 800a02c:	68b1      	ldr	r1, [r6, #8]
 800a02e:	f023 0303 	bic.w	r3, r3, #3
 800a032:	60ca      	str	r2, [r1, #12]
 800a034:	4433      	add	r3, r6
 800a036:	6091      	str	r1, [r2, #8]
 800a038:	685a      	ldr	r2, [r3, #4]
 800a03a:	f042 0201 	orr.w	r2, r2, #1
 800a03e:	605a      	str	r2, [r3, #4]
 800a040:	4648      	mov	r0, r9
 800a042:	f000 f9eb 	bl	800a41c <__malloc_unlock>
 800a046:	3608      	adds	r6, #8
 800a048:	e109      	b.n	800a25e <_malloc_r+0x282>
 800a04a:	3302      	adds	r3, #2
 800a04c:	4a8c      	ldr	r2, [pc, #560]	; (800a280 <_malloc_r+0x2a4>)
 800a04e:	692e      	ldr	r6, [r5, #16]
 800a050:	4296      	cmp	r6, r2
 800a052:	4611      	mov	r1, r2
 800a054:	d06d      	beq.n	800a132 <_malloc_r+0x156>
 800a056:	6870      	ldr	r0, [r6, #4]
 800a058:	f020 0003 	bic.w	r0, r0, #3
 800a05c:	1b07      	subs	r7, r0, r4
 800a05e:	2f0f      	cmp	r7, #15
 800a060:	dd47      	ble.n	800a0f2 <_malloc_r+0x116>
 800a062:	1933      	adds	r3, r6, r4
 800a064:	f044 0401 	orr.w	r4, r4, #1
 800a068:	6074      	str	r4, [r6, #4]
 800a06a:	616b      	str	r3, [r5, #20]
 800a06c:	612b      	str	r3, [r5, #16]
 800a06e:	60da      	str	r2, [r3, #12]
 800a070:	609a      	str	r2, [r3, #8]
 800a072:	f047 0201 	orr.w	r2, r7, #1
 800a076:	605a      	str	r2, [r3, #4]
 800a078:	5037      	str	r7, [r6, r0]
 800a07a:	e7e1      	b.n	800a040 <_malloc_r+0x64>
 800a07c:	0a63      	lsrs	r3, r4, #9
 800a07e:	d02a      	beq.n	800a0d6 <_malloc_r+0xfa>
 800a080:	2b04      	cmp	r3, #4
 800a082:	d812      	bhi.n	800a0aa <_malloc_r+0xce>
 800a084:	09a3      	lsrs	r3, r4, #6
 800a086:	3338      	adds	r3, #56	; 0x38
 800a088:	1c5a      	adds	r2, r3, #1
 800a08a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a08e:	f1a2 0008 	sub.w	r0, r2, #8
 800a092:	6856      	ldr	r6, [r2, #4]
 800a094:	4286      	cmp	r6, r0
 800a096:	d006      	beq.n	800a0a6 <_malloc_r+0xca>
 800a098:	6872      	ldr	r2, [r6, #4]
 800a09a:	f022 0203 	bic.w	r2, r2, #3
 800a09e:	1b11      	subs	r1, r2, r4
 800a0a0:	290f      	cmp	r1, #15
 800a0a2:	dd1c      	ble.n	800a0de <_malloc_r+0x102>
 800a0a4:	3b01      	subs	r3, #1
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	e7d0      	b.n	800a04c <_malloc_r+0x70>
 800a0aa:	2b14      	cmp	r3, #20
 800a0ac:	d801      	bhi.n	800a0b2 <_malloc_r+0xd6>
 800a0ae:	335b      	adds	r3, #91	; 0x5b
 800a0b0:	e7ea      	b.n	800a088 <_malloc_r+0xac>
 800a0b2:	2b54      	cmp	r3, #84	; 0x54
 800a0b4:	d802      	bhi.n	800a0bc <_malloc_r+0xe0>
 800a0b6:	0b23      	lsrs	r3, r4, #12
 800a0b8:	336e      	adds	r3, #110	; 0x6e
 800a0ba:	e7e5      	b.n	800a088 <_malloc_r+0xac>
 800a0bc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a0c0:	d802      	bhi.n	800a0c8 <_malloc_r+0xec>
 800a0c2:	0be3      	lsrs	r3, r4, #15
 800a0c4:	3377      	adds	r3, #119	; 0x77
 800a0c6:	e7df      	b.n	800a088 <_malloc_r+0xac>
 800a0c8:	f240 5254 	movw	r2, #1364	; 0x554
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d804      	bhi.n	800a0da <_malloc_r+0xfe>
 800a0d0:	0ca3      	lsrs	r3, r4, #18
 800a0d2:	337c      	adds	r3, #124	; 0x7c
 800a0d4:	e7d8      	b.n	800a088 <_malloc_r+0xac>
 800a0d6:	233f      	movs	r3, #63	; 0x3f
 800a0d8:	e7d6      	b.n	800a088 <_malloc_r+0xac>
 800a0da:	237e      	movs	r3, #126	; 0x7e
 800a0dc:	e7d4      	b.n	800a088 <_malloc_r+0xac>
 800a0de:	2900      	cmp	r1, #0
 800a0e0:	68f1      	ldr	r1, [r6, #12]
 800a0e2:	db04      	blt.n	800a0ee <_malloc_r+0x112>
 800a0e4:	68b3      	ldr	r3, [r6, #8]
 800a0e6:	60d9      	str	r1, [r3, #12]
 800a0e8:	608b      	str	r3, [r1, #8]
 800a0ea:	18b3      	adds	r3, r6, r2
 800a0ec:	e7a4      	b.n	800a038 <_malloc_r+0x5c>
 800a0ee:	460e      	mov	r6, r1
 800a0f0:	e7d0      	b.n	800a094 <_malloc_r+0xb8>
 800a0f2:	2f00      	cmp	r7, #0
 800a0f4:	616a      	str	r2, [r5, #20]
 800a0f6:	612a      	str	r2, [r5, #16]
 800a0f8:	db05      	blt.n	800a106 <_malloc_r+0x12a>
 800a0fa:	4430      	add	r0, r6
 800a0fc:	6843      	ldr	r3, [r0, #4]
 800a0fe:	f043 0301 	orr.w	r3, r3, #1
 800a102:	6043      	str	r3, [r0, #4]
 800a104:	e79c      	b.n	800a040 <_malloc_r+0x64>
 800a106:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a10a:	d244      	bcs.n	800a196 <_malloc_r+0x1ba>
 800a10c:	08c0      	lsrs	r0, r0, #3
 800a10e:	1087      	asrs	r7, r0, #2
 800a110:	2201      	movs	r2, #1
 800a112:	fa02 f707 	lsl.w	r7, r2, r7
 800a116:	686a      	ldr	r2, [r5, #4]
 800a118:	3001      	adds	r0, #1
 800a11a:	433a      	orrs	r2, r7
 800a11c:	606a      	str	r2, [r5, #4]
 800a11e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a122:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a126:	60b7      	str	r7, [r6, #8]
 800a128:	3a08      	subs	r2, #8
 800a12a:	60f2      	str	r2, [r6, #12]
 800a12c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a130:	60fe      	str	r6, [r7, #12]
 800a132:	2001      	movs	r0, #1
 800a134:	109a      	asrs	r2, r3, #2
 800a136:	fa00 f202 	lsl.w	r2, r0, r2
 800a13a:	6868      	ldr	r0, [r5, #4]
 800a13c:	4282      	cmp	r2, r0
 800a13e:	f200 80a1 	bhi.w	800a284 <_malloc_r+0x2a8>
 800a142:	4202      	tst	r2, r0
 800a144:	d106      	bne.n	800a154 <_malloc_r+0x178>
 800a146:	f023 0303 	bic.w	r3, r3, #3
 800a14a:	0052      	lsls	r2, r2, #1
 800a14c:	4202      	tst	r2, r0
 800a14e:	f103 0304 	add.w	r3, r3, #4
 800a152:	d0fa      	beq.n	800a14a <_malloc_r+0x16e>
 800a154:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a158:	46e0      	mov	r8, ip
 800a15a:	469e      	mov	lr, r3
 800a15c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a160:	4546      	cmp	r6, r8
 800a162:	d153      	bne.n	800a20c <_malloc_r+0x230>
 800a164:	f10e 0e01 	add.w	lr, lr, #1
 800a168:	f01e 0f03 	tst.w	lr, #3
 800a16c:	f108 0808 	add.w	r8, r8, #8
 800a170:	d1f4      	bne.n	800a15c <_malloc_r+0x180>
 800a172:	0798      	lsls	r0, r3, #30
 800a174:	d179      	bne.n	800a26a <_malloc_r+0x28e>
 800a176:	686b      	ldr	r3, [r5, #4]
 800a178:	ea23 0302 	bic.w	r3, r3, r2
 800a17c:	606b      	str	r3, [r5, #4]
 800a17e:	6868      	ldr	r0, [r5, #4]
 800a180:	0052      	lsls	r2, r2, #1
 800a182:	4282      	cmp	r2, r0
 800a184:	d87e      	bhi.n	800a284 <_malloc_r+0x2a8>
 800a186:	2a00      	cmp	r2, #0
 800a188:	d07c      	beq.n	800a284 <_malloc_r+0x2a8>
 800a18a:	4673      	mov	r3, lr
 800a18c:	4202      	tst	r2, r0
 800a18e:	d1e1      	bne.n	800a154 <_malloc_r+0x178>
 800a190:	3304      	adds	r3, #4
 800a192:	0052      	lsls	r2, r2, #1
 800a194:	e7fa      	b.n	800a18c <_malloc_r+0x1b0>
 800a196:	0a42      	lsrs	r2, r0, #9
 800a198:	2a04      	cmp	r2, #4
 800a19a:	d815      	bhi.n	800a1c8 <_malloc_r+0x1ec>
 800a19c:	0982      	lsrs	r2, r0, #6
 800a19e:	3238      	adds	r2, #56	; 0x38
 800a1a0:	1c57      	adds	r7, r2, #1
 800a1a2:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a1a6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a1aa:	45be      	cmp	lr, r7
 800a1ac:	d126      	bne.n	800a1fc <_malloc_r+0x220>
 800a1ae:	2001      	movs	r0, #1
 800a1b0:	1092      	asrs	r2, r2, #2
 800a1b2:	fa00 f202 	lsl.w	r2, r0, r2
 800a1b6:	6868      	ldr	r0, [r5, #4]
 800a1b8:	4310      	orrs	r0, r2
 800a1ba:	6068      	str	r0, [r5, #4]
 800a1bc:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a1c0:	60b7      	str	r7, [r6, #8]
 800a1c2:	f8ce 6008 	str.w	r6, [lr, #8]
 800a1c6:	e7b3      	b.n	800a130 <_malloc_r+0x154>
 800a1c8:	2a14      	cmp	r2, #20
 800a1ca:	d801      	bhi.n	800a1d0 <_malloc_r+0x1f4>
 800a1cc:	325b      	adds	r2, #91	; 0x5b
 800a1ce:	e7e7      	b.n	800a1a0 <_malloc_r+0x1c4>
 800a1d0:	2a54      	cmp	r2, #84	; 0x54
 800a1d2:	d802      	bhi.n	800a1da <_malloc_r+0x1fe>
 800a1d4:	0b02      	lsrs	r2, r0, #12
 800a1d6:	326e      	adds	r2, #110	; 0x6e
 800a1d8:	e7e2      	b.n	800a1a0 <_malloc_r+0x1c4>
 800a1da:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a1de:	d802      	bhi.n	800a1e6 <_malloc_r+0x20a>
 800a1e0:	0bc2      	lsrs	r2, r0, #15
 800a1e2:	3277      	adds	r2, #119	; 0x77
 800a1e4:	e7dc      	b.n	800a1a0 <_malloc_r+0x1c4>
 800a1e6:	f240 5754 	movw	r7, #1364	; 0x554
 800a1ea:	42ba      	cmp	r2, r7
 800a1ec:	bf9a      	itte	ls
 800a1ee:	0c82      	lsrls	r2, r0, #18
 800a1f0:	327c      	addls	r2, #124	; 0x7c
 800a1f2:	227e      	movhi	r2, #126	; 0x7e
 800a1f4:	e7d4      	b.n	800a1a0 <_malloc_r+0x1c4>
 800a1f6:	68bf      	ldr	r7, [r7, #8]
 800a1f8:	45be      	cmp	lr, r7
 800a1fa:	d004      	beq.n	800a206 <_malloc_r+0x22a>
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	f022 0203 	bic.w	r2, r2, #3
 800a202:	4290      	cmp	r0, r2
 800a204:	d3f7      	bcc.n	800a1f6 <_malloc_r+0x21a>
 800a206:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a20a:	e7d7      	b.n	800a1bc <_malloc_r+0x1e0>
 800a20c:	6870      	ldr	r0, [r6, #4]
 800a20e:	68f7      	ldr	r7, [r6, #12]
 800a210:	f020 0003 	bic.w	r0, r0, #3
 800a214:	eba0 0a04 	sub.w	sl, r0, r4
 800a218:	f1ba 0f0f 	cmp.w	sl, #15
 800a21c:	dd10      	ble.n	800a240 <_malloc_r+0x264>
 800a21e:	68b2      	ldr	r2, [r6, #8]
 800a220:	1933      	adds	r3, r6, r4
 800a222:	f044 0401 	orr.w	r4, r4, #1
 800a226:	6074      	str	r4, [r6, #4]
 800a228:	60d7      	str	r7, [r2, #12]
 800a22a:	60ba      	str	r2, [r7, #8]
 800a22c:	f04a 0201 	orr.w	r2, sl, #1
 800a230:	616b      	str	r3, [r5, #20]
 800a232:	612b      	str	r3, [r5, #16]
 800a234:	60d9      	str	r1, [r3, #12]
 800a236:	6099      	str	r1, [r3, #8]
 800a238:	605a      	str	r2, [r3, #4]
 800a23a:	f846 a000 	str.w	sl, [r6, r0]
 800a23e:	e6ff      	b.n	800a040 <_malloc_r+0x64>
 800a240:	f1ba 0f00 	cmp.w	sl, #0
 800a244:	db0f      	blt.n	800a266 <_malloc_r+0x28a>
 800a246:	4430      	add	r0, r6
 800a248:	6843      	ldr	r3, [r0, #4]
 800a24a:	f043 0301 	orr.w	r3, r3, #1
 800a24e:	6043      	str	r3, [r0, #4]
 800a250:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a254:	4648      	mov	r0, r9
 800a256:	60df      	str	r7, [r3, #12]
 800a258:	60bb      	str	r3, [r7, #8]
 800a25a:	f000 f8df 	bl	800a41c <__malloc_unlock>
 800a25e:	4630      	mov	r0, r6
 800a260:	b003      	add	sp, #12
 800a262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a266:	463e      	mov	r6, r7
 800a268:	e77a      	b.n	800a160 <_malloc_r+0x184>
 800a26a:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a26e:	4584      	cmp	ip, r0
 800a270:	f103 33ff 	add.w	r3, r3, #4294967295
 800a274:	f43f af7d 	beq.w	800a172 <_malloc_r+0x196>
 800a278:	e781      	b.n	800a17e <_malloc_r+0x1a2>
 800a27a:	bf00      	nop
 800a27c:	20000100 	.word	0x20000100
 800a280:	20000108 	.word	0x20000108
 800a284:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a288:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a28c:	f026 0603 	bic.w	r6, r6, #3
 800a290:	42b4      	cmp	r4, r6
 800a292:	d803      	bhi.n	800a29c <_malloc_r+0x2c0>
 800a294:	1b33      	subs	r3, r6, r4
 800a296:	2b0f      	cmp	r3, #15
 800a298:	f300 8096 	bgt.w	800a3c8 <_malloc_r+0x3ec>
 800a29c:	4a4f      	ldr	r2, [pc, #316]	; (800a3dc <_malloc_r+0x400>)
 800a29e:	6817      	ldr	r7, [r2, #0]
 800a2a0:	4a4f      	ldr	r2, [pc, #316]	; (800a3e0 <_malloc_r+0x404>)
 800a2a2:	6811      	ldr	r1, [r2, #0]
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	3101      	adds	r1, #1
 800a2a8:	eb0b 0306 	add.w	r3, fp, r6
 800a2ac:	4427      	add	r7, r4
 800a2ae:	d005      	beq.n	800a2bc <_malloc_r+0x2e0>
 800a2b0:	494c      	ldr	r1, [pc, #304]	; (800a3e4 <_malloc_r+0x408>)
 800a2b2:	3901      	subs	r1, #1
 800a2b4:	440f      	add	r7, r1
 800a2b6:	3101      	adds	r1, #1
 800a2b8:	4249      	negs	r1, r1
 800a2ba:	400f      	ands	r7, r1
 800a2bc:	4639      	mov	r1, r7
 800a2be:	4648      	mov	r0, r9
 800a2c0:	9201      	str	r2, [sp, #4]
 800a2c2:	9300      	str	r3, [sp, #0]
 800a2c4:	f000 fb80 	bl	800a9c8 <_sbrk_r>
 800a2c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a2cc:	4680      	mov	r8, r0
 800a2ce:	d056      	beq.n	800a37e <_malloc_r+0x3a2>
 800a2d0:	9b00      	ldr	r3, [sp, #0]
 800a2d2:	9a01      	ldr	r2, [sp, #4]
 800a2d4:	4283      	cmp	r3, r0
 800a2d6:	d901      	bls.n	800a2dc <_malloc_r+0x300>
 800a2d8:	45ab      	cmp	fp, r5
 800a2da:	d150      	bne.n	800a37e <_malloc_r+0x3a2>
 800a2dc:	4842      	ldr	r0, [pc, #264]	; (800a3e8 <_malloc_r+0x40c>)
 800a2de:	6801      	ldr	r1, [r0, #0]
 800a2e0:	4543      	cmp	r3, r8
 800a2e2:	eb07 0e01 	add.w	lr, r7, r1
 800a2e6:	f8c0 e000 	str.w	lr, [r0]
 800a2ea:	4940      	ldr	r1, [pc, #256]	; (800a3ec <_malloc_r+0x410>)
 800a2ec:	4682      	mov	sl, r0
 800a2ee:	d113      	bne.n	800a318 <_malloc_r+0x33c>
 800a2f0:	420b      	tst	r3, r1
 800a2f2:	d111      	bne.n	800a318 <_malloc_r+0x33c>
 800a2f4:	68ab      	ldr	r3, [r5, #8]
 800a2f6:	443e      	add	r6, r7
 800a2f8:	f046 0601 	orr.w	r6, r6, #1
 800a2fc:	605e      	str	r6, [r3, #4]
 800a2fe:	4a3c      	ldr	r2, [pc, #240]	; (800a3f0 <_malloc_r+0x414>)
 800a300:	f8da 3000 	ldr.w	r3, [sl]
 800a304:	6811      	ldr	r1, [r2, #0]
 800a306:	428b      	cmp	r3, r1
 800a308:	bf88      	it	hi
 800a30a:	6013      	strhi	r3, [r2, #0]
 800a30c:	4a39      	ldr	r2, [pc, #228]	; (800a3f4 <_malloc_r+0x418>)
 800a30e:	6811      	ldr	r1, [r2, #0]
 800a310:	428b      	cmp	r3, r1
 800a312:	bf88      	it	hi
 800a314:	6013      	strhi	r3, [r2, #0]
 800a316:	e032      	b.n	800a37e <_malloc_r+0x3a2>
 800a318:	6810      	ldr	r0, [r2, #0]
 800a31a:	3001      	adds	r0, #1
 800a31c:	bf1b      	ittet	ne
 800a31e:	eba8 0303 	subne.w	r3, r8, r3
 800a322:	4473      	addne	r3, lr
 800a324:	f8c2 8000 	streq.w	r8, [r2]
 800a328:	f8ca 3000 	strne.w	r3, [sl]
 800a32c:	f018 0007 	ands.w	r0, r8, #7
 800a330:	bf1c      	itt	ne
 800a332:	f1c0 0008 	rsbne	r0, r0, #8
 800a336:	4480      	addne	r8, r0
 800a338:	4b2a      	ldr	r3, [pc, #168]	; (800a3e4 <_malloc_r+0x408>)
 800a33a:	4447      	add	r7, r8
 800a33c:	4418      	add	r0, r3
 800a33e:	400f      	ands	r7, r1
 800a340:	1bc7      	subs	r7, r0, r7
 800a342:	4639      	mov	r1, r7
 800a344:	4648      	mov	r0, r9
 800a346:	f000 fb3f 	bl	800a9c8 <_sbrk_r>
 800a34a:	1c43      	adds	r3, r0, #1
 800a34c:	bf08      	it	eq
 800a34e:	4640      	moveq	r0, r8
 800a350:	f8da 3000 	ldr.w	r3, [sl]
 800a354:	f8c5 8008 	str.w	r8, [r5, #8]
 800a358:	bf08      	it	eq
 800a35a:	2700      	moveq	r7, #0
 800a35c:	eba0 0008 	sub.w	r0, r0, r8
 800a360:	443b      	add	r3, r7
 800a362:	4407      	add	r7, r0
 800a364:	f047 0701 	orr.w	r7, r7, #1
 800a368:	45ab      	cmp	fp, r5
 800a36a:	f8ca 3000 	str.w	r3, [sl]
 800a36e:	f8c8 7004 	str.w	r7, [r8, #4]
 800a372:	d0c4      	beq.n	800a2fe <_malloc_r+0x322>
 800a374:	2e0f      	cmp	r6, #15
 800a376:	d810      	bhi.n	800a39a <_malloc_r+0x3be>
 800a378:	2301      	movs	r3, #1
 800a37a:	f8c8 3004 	str.w	r3, [r8, #4]
 800a37e:	68ab      	ldr	r3, [r5, #8]
 800a380:	685a      	ldr	r2, [r3, #4]
 800a382:	f022 0203 	bic.w	r2, r2, #3
 800a386:	4294      	cmp	r4, r2
 800a388:	eba2 0304 	sub.w	r3, r2, r4
 800a38c:	d801      	bhi.n	800a392 <_malloc_r+0x3b6>
 800a38e:	2b0f      	cmp	r3, #15
 800a390:	dc1a      	bgt.n	800a3c8 <_malloc_r+0x3ec>
 800a392:	4648      	mov	r0, r9
 800a394:	f000 f842 	bl	800a41c <__malloc_unlock>
 800a398:	e62d      	b.n	8009ff6 <_malloc_r+0x1a>
 800a39a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a39e:	3e0c      	subs	r6, #12
 800a3a0:	f026 0607 	bic.w	r6, r6, #7
 800a3a4:	f003 0301 	and.w	r3, r3, #1
 800a3a8:	4333      	orrs	r3, r6
 800a3aa:	f8cb 3004 	str.w	r3, [fp, #4]
 800a3ae:	eb0b 0306 	add.w	r3, fp, r6
 800a3b2:	2205      	movs	r2, #5
 800a3b4:	2e0f      	cmp	r6, #15
 800a3b6:	605a      	str	r2, [r3, #4]
 800a3b8:	609a      	str	r2, [r3, #8]
 800a3ba:	d9a0      	bls.n	800a2fe <_malloc_r+0x322>
 800a3bc:	f10b 0108 	add.w	r1, fp, #8
 800a3c0:	4648      	mov	r0, r9
 800a3c2:	f7ff fcab 	bl	8009d1c <_free_r>
 800a3c6:	e79a      	b.n	800a2fe <_malloc_r+0x322>
 800a3c8:	68ae      	ldr	r6, [r5, #8]
 800a3ca:	f044 0201 	orr.w	r2, r4, #1
 800a3ce:	4434      	add	r4, r6
 800a3d0:	f043 0301 	orr.w	r3, r3, #1
 800a3d4:	6072      	str	r2, [r6, #4]
 800a3d6:	60ac      	str	r4, [r5, #8]
 800a3d8:	6063      	str	r3, [r4, #4]
 800a3da:	e631      	b.n	800a040 <_malloc_r+0x64>
 800a3dc:	2000071c 	.word	0x2000071c
 800a3e0:	20000508 	.word	0x20000508
 800a3e4:	00001000 	.word	0x00001000
 800a3e8:	200006ec 	.word	0x200006ec
 800a3ec:	00000fff 	.word	0x00000fff
 800a3f0:	20000714 	.word	0x20000714
 800a3f4:	20000718 	.word	0x20000718

0800a3f8 <memcpy>:
 800a3f8:	b510      	push	{r4, lr}
 800a3fa:	1e43      	subs	r3, r0, #1
 800a3fc:	440a      	add	r2, r1
 800a3fe:	4291      	cmp	r1, r2
 800a400:	d100      	bne.n	800a404 <memcpy+0xc>
 800a402:	bd10      	pop	{r4, pc}
 800a404:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a408:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a40c:	e7f7      	b.n	800a3fe <memcpy+0x6>
	...

0800a410 <__malloc_lock>:
 800a410:	4801      	ldr	r0, [pc, #4]	; (800a418 <__malloc_lock+0x8>)
 800a412:	f7ff bd6d 	b.w	8009ef0 <__retarget_lock_acquire_recursive>
 800a416:	bf00      	nop
 800a418:	2000097c 	.word	0x2000097c

0800a41c <__malloc_unlock>:
 800a41c:	4801      	ldr	r0, [pc, #4]	; (800a424 <__malloc_unlock+0x8>)
 800a41e:	f7ff bd68 	b.w	8009ef2 <__retarget_lock_release_recursive>
 800a422:	bf00      	nop
 800a424:	2000097c 	.word	0x2000097c

0800a428 <_Balloc>:
 800a428:	b570      	push	{r4, r5, r6, lr}
 800a42a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a42c:	4604      	mov	r4, r0
 800a42e:	460e      	mov	r6, r1
 800a430:	b93d      	cbnz	r5, 800a442 <_Balloc+0x1a>
 800a432:	2010      	movs	r0, #16
 800a434:	f7ff fdca 	bl	8009fcc <malloc>
 800a438:	6260      	str	r0, [r4, #36]	; 0x24
 800a43a:	6045      	str	r5, [r0, #4]
 800a43c:	6085      	str	r5, [r0, #8]
 800a43e:	6005      	str	r5, [r0, #0]
 800a440:	60c5      	str	r5, [r0, #12]
 800a442:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a444:	68eb      	ldr	r3, [r5, #12]
 800a446:	b183      	cbz	r3, 800a46a <_Balloc+0x42>
 800a448:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a44a:	68db      	ldr	r3, [r3, #12]
 800a44c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a450:	b9b8      	cbnz	r0, 800a482 <_Balloc+0x5a>
 800a452:	2101      	movs	r1, #1
 800a454:	fa01 f506 	lsl.w	r5, r1, r6
 800a458:	1d6a      	adds	r2, r5, #5
 800a45a:	0092      	lsls	r2, r2, #2
 800a45c:	4620      	mov	r0, r4
 800a45e:	f000 fb4d 	bl	800aafc <_calloc_r>
 800a462:	b160      	cbz	r0, 800a47e <_Balloc+0x56>
 800a464:	6046      	str	r6, [r0, #4]
 800a466:	6085      	str	r5, [r0, #8]
 800a468:	e00e      	b.n	800a488 <_Balloc+0x60>
 800a46a:	2221      	movs	r2, #33	; 0x21
 800a46c:	2104      	movs	r1, #4
 800a46e:	4620      	mov	r0, r4
 800a470:	f000 fb44 	bl	800aafc <_calloc_r>
 800a474:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a476:	60e8      	str	r0, [r5, #12]
 800a478:	68db      	ldr	r3, [r3, #12]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d1e4      	bne.n	800a448 <_Balloc+0x20>
 800a47e:	2000      	movs	r0, #0
 800a480:	bd70      	pop	{r4, r5, r6, pc}
 800a482:	6802      	ldr	r2, [r0, #0]
 800a484:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a488:	2300      	movs	r3, #0
 800a48a:	6103      	str	r3, [r0, #16]
 800a48c:	60c3      	str	r3, [r0, #12]
 800a48e:	bd70      	pop	{r4, r5, r6, pc}

0800a490 <_Bfree>:
 800a490:	b570      	push	{r4, r5, r6, lr}
 800a492:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a494:	4606      	mov	r6, r0
 800a496:	460d      	mov	r5, r1
 800a498:	b93c      	cbnz	r4, 800a4aa <_Bfree+0x1a>
 800a49a:	2010      	movs	r0, #16
 800a49c:	f7ff fd96 	bl	8009fcc <malloc>
 800a4a0:	6270      	str	r0, [r6, #36]	; 0x24
 800a4a2:	6044      	str	r4, [r0, #4]
 800a4a4:	6084      	str	r4, [r0, #8]
 800a4a6:	6004      	str	r4, [r0, #0]
 800a4a8:	60c4      	str	r4, [r0, #12]
 800a4aa:	b13d      	cbz	r5, 800a4bc <_Bfree+0x2c>
 800a4ac:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a4ae:	686a      	ldr	r2, [r5, #4]
 800a4b0:	68db      	ldr	r3, [r3, #12]
 800a4b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a4b6:	6029      	str	r1, [r5, #0]
 800a4b8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a4bc:	bd70      	pop	{r4, r5, r6, pc}

0800a4be <__multadd>:
 800a4be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4c2:	690d      	ldr	r5, [r1, #16]
 800a4c4:	461f      	mov	r7, r3
 800a4c6:	4606      	mov	r6, r0
 800a4c8:	460c      	mov	r4, r1
 800a4ca:	f101 0e14 	add.w	lr, r1, #20
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	f8de 0000 	ldr.w	r0, [lr]
 800a4d4:	b281      	uxth	r1, r0
 800a4d6:	fb02 7101 	mla	r1, r2, r1, r7
 800a4da:	0c0f      	lsrs	r7, r1, #16
 800a4dc:	0c00      	lsrs	r0, r0, #16
 800a4de:	fb02 7000 	mla	r0, r2, r0, r7
 800a4e2:	b289      	uxth	r1, r1
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a4ea:	429d      	cmp	r5, r3
 800a4ec:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a4f0:	f84e 1b04 	str.w	r1, [lr], #4
 800a4f4:	dcec      	bgt.n	800a4d0 <__multadd+0x12>
 800a4f6:	b1d7      	cbz	r7, 800a52e <__multadd+0x70>
 800a4f8:	68a3      	ldr	r3, [r4, #8]
 800a4fa:	429d      	cmp	r5, r3
 800a4fc:	db12      	blt.n	800a524 <__multadd+0x66>
 800a4fe:	6861      	ldr	r1, [r4, #4]
 800a500:	4630      	mov	r0, r6
 800a502:	3101      	adds	r1, #1
 800a504:	f7ff ff90 	bl	800a428 <_Balloc>
 800a508:	6922      	ldr	r2, [r4, #16]
 800a50a:	3202      	adds	r2, #2
 800a50c:	f104 010c 	add.w	r1, r4, #12
 800a510:	4680      	mov	r8, r0
 800a512:	0092      	lsls	r2, r2, #2
 800a514:	300c      	adds	r0, #12
 800a516:	f7ff ff6f 	bl	800a3f8 <memcpy>
 800a51a:	4621      	mov	r1, r4
 800a51c:	4630      	mov	r0, r6
 800a51e:	f7ff ffb7 	bl	800a490 <_Bfree>
 800a522:	4644      	mov	r4, r8
 800a524:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a528:	3501      	adds	r5, #1
 800a52a:	615f      	str	r7, [r3, #20]
 800a52c:	6125      	str	r5, [r4, #16]
 800a52e:	4620      	mov	r0, r4
 800a530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a534 <__hi0bits>:
 800a534:	0c02      	lsrs	r2, r0, #16
 800a536:	0412      	lsls	r2, r2, #16
 800a538:	4603      	mov	r3, r0
 800a53a:	b9b2      	cbnz	r2, 800a56a <__hi0bits+0x36>
 800a53c:	0403      	lsls	r3, r0, #16
 800a53e:	2010      	movs	r0, #16
 800a540:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a544:	bf04      	itt	eq
 800a546:	021b      	lsleq	r3, r3, #8
 800a548:	3008      	addeq	r0, #8
 800a54a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a54e:	bf04      	itt	eq
 800a550:	011b      	lsleq	r3, r3, #4
 800a552:	3004      	addeq	r0, #4
 800a554:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a558:	bf04      	itt	eq
 800a55a:	009b      	lsleq	r3, r3, #2
 800a55c:	3002      	addeq	r0, #2
 800a55e:	2b00      	cmp	r3, #0
 800a560:	db06      	blt.n	800a570 <__hi0bits+0x3c>
 800a562:	005b      	lsls	r3, r3, #1
 800a564:	d503      	bpl.n	800a56e <__hi0bits+0x3a>
 800a566:	3001      	adds	r0, #1
 800a568:	4770      	bx	lr
 800a56a:	2000      	movs	r0, #0
 800a56c:	e7e8      	b.n	800a540 <__hi0bits+0xc>
 800a56e:	2020      	movs	r0, #32
 800a570:	4770      	bx	lr

0800a572 <__lo0bits>:
 800a572:	6803      	ldr	r3, [r0, #0]
 800a574:	f013 0207 	ands.w	r2, r3, #7
 800a578:	4601      	mov	r1, r0
 800a57a:	d00b      	beq.n	800a594 <__lo0bits+0x22>
 800a57c:	07da      	lsls	r2, r3, #31
 800a57e:	d423      	bmi.n	800a5c8 <__lo0bits+0x56>
 800a580:	0798      	lsls	r0, r3, #30
 800a582:	bf49      	itett	mi
 800a584:	085b      	lsrmi	r3, r3, #1
 800a586:	089b      	lsrpl	r3, r3, #2
 800a588:	2001      	movmi	r0, #1
 800a58a:	600b      	strmi	r3, [r1, #0]
 800a58c:	bf5c      	itt	pl
 800a58e:	600b      	strpl	r3, [r1, #0]
 800a590:	2002      	movpl	r0, #2
 800a592:	4770      	bx	lr
 800a594:	b298      	uxth	r0, r3
 800a596:	b9a8      	cbnz	r0, 800a5c4 <__lo0bits+0x52>
 800a598:	0c1b      	lsrs	r3, r3, #16
 800a59a:	2010      	movs	r0, #16
 800a59c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a5a0:	bf04      	itt	eq
 800a5a2:	0a1b      	lsreq	r3, r3, #8
 800a5a4:	3008      	addeq	r0, #8
 800a5a6:	071a      	lsls	r2, r3, #28
 800a5a8:	bf04      	itt	eq
 800a5aa:	091b      	lsreq	r3, r3, #4
 800a5ac:	3004      	addeq	r0, #4
 800a5ae:	079a      	lsls	r2, r3, #30
 800a5b0:	bf04      	itt	eq
 800a5b2:	089b      	lsreq	r3, r3, #2
 800a5b4:	3002      	addeq	r0, #2
 800a5b6:	07da      	lsls	r2, r3, #31
 800a5b8:	d402      	bmi.n	800a5c0 <__lo0bits+0x4e>
 800a5ba:	085b      	lsrs	r3, r3, #1
 800a5bc:	d006      	beq.n	800a5cc <__lo0bits+0x5a>
 800a5be:	3001      	adds	r0, #1
 800a5c0:	600b      	str	r3, [r1, #0]
 800a5c2:	4770      	bx	lr
 800a5c4:	4610      	mov	r0, r2
 800a5c6:	e7e9      	b.n	800a59c <__lo0bits+0x2a>
 800a5c8:	2000      	movs	r0, #0
 800a5ca:	4770      	bx	lr
 800a5cc:	2020      	movs	r0, #32
 800a5ce:	4770      	bx	lr

0800a5d0 <__i2b>:
 800a5d0:	b510      	push	{r4, lr}
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	2101      	movs	r1, #1
 800a5d6:	f7ff ff27 	bl	800a428 <_Balloc>
 800a5da:	2201      	movs	r2, #1
 800a5dc:	6144      	str	r4, [r0, #20]
 800a5de:	6102      	str	r2, [r0, #16]
 800a5e0:	bd10      	pop	{r4, pc}

0800a5e2 <__multiply>:
 800a5e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5e6:	4614      	mov	r4, r2
 800a5e8:	690a      	ldr	r2, [r1, #16]
 800a5ea:	6923      	ldr	r3, [r4, #16]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	bfb8      	it	lt
 800a5f0:	460b      	movlt	r3, r1
 800a5f2:	4689      	mov	r9, r1
 800a5f4:	bfbc      	itt	lt
 800a5f6:	46a1      	movlt	r9, r4
 800a5f8:	461c      	movlt	r4, r3
 800a5fa:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a5fe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a602:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a606:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a60a:	eb07 060a 	add.w	r6, r7, sl
 800a60e:	429e      	cmp	r6, r3
 800a610:	bfc8      	it	gt
 800a612:	3101      	addgt	r1, #1
 800a614:	f7ff ff08 	bl	800a428 <_Balloc>
 800a618:	f100 0514 	add.w	r5, r0, #20
 800a61c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a620:	462b      	mov	r3, r5
 800a622:	2200      	movs	r2, #0
 800a624:	4543      	cmp	r3, r8
 800a626:	d316      	bcc.n	800a656 <__multiply+0x74>
 800a628:	f104 0214 	add.w	r2, r4, #20
 800a62c:	f109 0114 	add.w	r1, r9, #20
 800a630:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800a634:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a638:	9301      	str	r3, [sp, #4]
 800a63a:	9c01      	ldr	r4, [sp, #4]
 800a63c:	4294      	cmp	r4, r2
 800a63e:	4613      	mov	r3, r2
 800a640:	d80c      	bhi.n	800a65c <__multiply+0x7a>
 800a642:	2e00      	cmp	r6, #0
 800a644:	dd03      	ble.n	800a64e <__multiply+0x6c>
 800a646:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d054      	beq.n	800a6f8 <__multiply+0x116>
 800a64e:	6106      	str	r6, [r0, #16]
 800a650:	b003      	add	sp, #12
 800a652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a656:	f843 2b04 	str.w	r2, [r3], #4
 800a65a:	e7e3      	b.n	800a624 <__multiply+0x42>
 800a65c:	f8b3 a000 	ldrh.w	sl, [r3]
 800a660:	3204      	adds	r2, #4
 800a662:	f1ba 0f00 	cmp.w	sl, #0
 800a666:	d020      	beq.n	800a6aa <__multiply+0xc8>
 800a668:	46ae      	mov	lr, r5
 800a66a:	4689      	mov	r9, r1
 800a66c:	f04f 0c00 	mov.w	ip, #0
 800a670:	f859 4b04 	ldr.w	r4, [r9], #4
 800a674:	f8be b000 	ldrh.w	fp, [lr]
 800a678:	b2a3      	uxth	r3, r4
 800a67a:	fb0a b303 	mla	r3, sl, r3, fp
 800a67e:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800a682:	f8de 4000 	ldr.w	r4, [lr]
 800a686:	4463      	add	r3, ip
 800a688:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a68c:	fb0a c40b 	mla	r4, sl, fp, ip
 800a690:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a694:	b29b      	uxth	r3, r3
 800a696:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a69a:	454f      	cmp	r7, r9
 800a69c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a6a0:	f84e 3b04 	str.w	r3, [lr], #4
 800a6a4:	d8e4      	bhi.n	800a670 <__multiply+0x8e>
 800a6a6:	f8ce c000 	str.w	ip, [lr]
 800a6aa:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800a6ae:	f1b9 0f00 	cmp.w	r9, #0
 800a6b2:	d01f      	beq.n	800a6f4 <__multiply+0x112>
 800a6b4:	682b      	ldr	r3, [r5, #0]
 800a6b6:	46ae      	mov	lr, r5
 800a6b8:	468c      	mov	ip, r1
 800a6ba:	f04f 0a00 	mov.w	sl, #0
 800a6be:	f8bc 4000 	ldrh.w	r4, [ip]
 800a6c2:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a6c6:	fb09 b404 	mla	r4, r9, r4, fp
 800a6ca:	44a2      	add	sl, r4
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a6d2:	f84e 3b04 	str.w	r3, [lr], #4
 800a6d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a6da:	f8be 4000 	ldrh.w	r4, [lr]
 800a6de:	0c1b      	lsrs	r3, r3, #16
 800a6e0:	fb09 4303 	mla	r3, r9, r3, r4
 800a6e4:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800a6e8:	4567      	cmp	r7, ip
 800a6ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6ee:	d8e6      	bhi.n	800a6be <__multiply+0xdc>
 800a6f0:	f8ce 3000 	str.w	r3, [lr]
 800a6f4:	3504      	adds	r5, #4
 800a6f6:	e7a0      	b.n	800a63a <__multiply+0x58>
 800a6f8:	3e01      	subs	r6, #1
 800a6fa:	e7a2      	b.n	800a642 <__multiply+0x60>

0800a6fc <__pow5mult>:
 800a6fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a700:	4615      	mov	r5, r2
 800a702:	f012 0203 	ands.w	r2, r2, #3
 800a706:	4606      	mov	r6, r0
 800a708:	460f      	mov	r7, r1
 800a70a:	d007      	beq.n	800a71c <__pow5mult+0x20>
 800a70c:	3a01      	subs	r2, #1
 800a70e:	4c21      	ldr	r4, [pc, #132]	; (800a794 <__pow5mult+0x98>)
 800a710:	2300      	movs	r3, #0
 800a712:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a716:	f7ff fed2 	bl	800a4be <__multadd>
 800a71a:	4607      	mov	r7, r0
 800a71c:	10ad      	asrs	r5, r5, #2
 800a71e:	d035      	beq.n	800a78c <__pow5mult+0x90>
 800a720:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a722:	b93c      	cbnz	r4, 800a734 <__pow5mult+0x38>
 800a724:	2010      	movs	r0, #16
 800a726:	f7ff fc51 	bl	8009fcc <malloc>
 800a72a:	6270      	str	r0, [r6, #36]	; 0x24
 800a72c:	6044      	str	r4, [r0, #4]
 800a72e:	6084      	str	r4, [r0, #8]
 800a730:	6004      	str	r4, [r0, #0]
 800a732:	60c4      	str	r4, [r0, #12]
 800a734:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a738:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a73c:	b94c      	cbnz	r4, 800a752 <__pow5mult+0x56>
 800a73e:	f240 2171 	movw	r1, #625	; 0x271
 800a742:	4630      	mov	r0, r6
 800a744:	f7ff ff44 	bl	800a5d0 <__i2b>
 800a748:	2300      	movs	r3, #0
 800a74a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a74e:	4604      	mov	r4, r0
 800a750:	6003      	str	r3, [r0, #0]
 800a752:	f04f 0800 	mov.w	r8, #0
 800a756:	07eb      	lsls	r3, r5, #31
 800a758:	d50a      	bpl.n	800a770 <__pow5mult+0x74>
 800a75a:	4639      	mov	r1, r7
 800a75c:	4622      	mov	r2, r4
 800a75e:	4630      	mov	r0, r6
 800a760:	f7ff ff3f 	bl	800a5e2 <__multiply>
 800a764:	4639      	mov	r1, r7
 800a766:	4681      	mov	r9, r0
 800a768:	4630      	mov	r0, r6
 800a76a:	f7ff fe91 	bl	800a490 <_Bfree>
 800a76e:	464f      	mov	r7, r9
 800a770:	106d      	asrs	r5, r5, #1
 800a772:	d00b      	beq.n	800a78c <__pow5mult+0x90>
 800a774:	6820      	ldr	r0, [r4, #0]
 800a776:	b938      	cbnz	r0, 800a788 <__pow5mult+0x8c>
 800a778:	4622      	mov	r2, r4
 800a77a:	4621      	mov	r1, r4
 800a77c:	4630      	mov	r0, r6
 800a77e:	f7ff ff30 	bl	800a5e2 <__multiply>
 800a782:	6020      	str	r0, [r4, #0]
 800a784:	f8c0 8000 	str.w	r8, [r0]
 800a788:	4604      	mov	r4, r0
 800a78a:	e7e4      	b.n	800a756 <__pow5mult+0x5a>
 800a78c:	4638      	mov	r0, r7
 800a78e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a792:	bf00      	nop
 800a794:	0800b7a0 	.word	0x0800b7a0

0800a798 <__lshift>:
 800a798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a79c:	460c      	mov	r4, r1
 800a79e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7a2:	6923      	ldr	r3, [r4, #16]
 800a7a4:	6849      	ldr	r1, [r1, #4]
 800a7a6:	eb0a 0903 	add.w	r9, sl, r3
 800a7aa:	68a3      	ldr	r3, [r4, #8]
 800a7ac:	4607      	mov	r7, r0
 800a7ae:	4616      	mov	r6, r2
 800a7b0:	f109 0501 	add.w	r5, r9, #1
 800a7b4:	42ab      	cmp	r3, r5
 800a7b6:	db31      	blt.n	800a81c <__lshift+0x84>
 800a7b8:	4638      	mov	r0, r7
 800a7ba:	f7ff fe35 	bl	800a428 <_Balloc>
 800a7be:	2200      	movs	r2, #0
 800a7c0:	4680      	mov	r8, r0
 800a7c2:	f100 0314 	add.w	r3, r0, #20
 800a7c6:	4611      	mov	r1, r2
 800a7c8:	4552      	cmp	r2, sl
 800a7ca:	db2a      	blt.n	800a822 <__lshift+0x8a>
 800a7cc:	6920      	ldr	r0, [r4, #16]
 800a7ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7d2:	f104 0114 	add.w	r1, r4, #20
 800a7d6:	f016 021f 	ands.w	r2, r6, #31
 800a7da:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a7de:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800a7e2:	d022      	beq.n	800a82a <__lshift+0x92>
 800a7e4:	f1c2 0c20 	rsb	ip, r2, #32
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	680e      	ldr	r6, [r1, #0]
 800a7ec:	4096      	lsls	r6, r2
 800a7ee:	4330      	orrs	r0, r6
 800a7f0:	f843 0b04 	str.w	r0, [r3], #4
 800a7f4:	f851 0b04 	ldr.w	r0, [r1], #4
 800a7f8:	458e      	cmp	lr, r1
 800a7fa:	fa20 f00c 	lsr.w	r0, r0, ip
 800a7fe:	d8f4      	bhi.n	800a7ea <__lshift+0x52>
 800a800:	6018      	str	r0, [r3, #0]
 800a802:	b108      	cbz	r0, 800a808 <__lshift+0x70>
 800a804:	f109 0502 	add.w	r5, r9, #2
 800a808:	3d01      	subs	r5, #1
 800a80a:	4638      	mov	r0, r7
 800a80c:	f8c8 5010 	str.w	r5, [r8, #16]
 800a810:	4621      	mov	r1, r4
 800a812:	f7ff fe3d 	bl	800a490 <_Bfree>
 800a816:	4640      	mov	r0, r8
 800a818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a81c:	3101      	adds	r1, #1
 800a81e:	005b      	lsls	r3, r3, #1
 800a820:	e7c8      	b.n	800a7b4 <__lshift+0x1c>
 800a822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a826:	3201      	adds	r2, #1
 800a828:	e7ce      	b.n	800a7c8 <__lshift+0x30>
 800a82a:	3b04      	subs	r3, #4
 800a82c:	f851 2b04 	ldr.w	r2, [r1], #4
 800a830:	f843 2f04 	str.w	r2, [r3, #4]!
 800a834:	458e      	cmp	lr, r1
 800a836:	d8f9      	bhi.n	800a82c <__lshift+0x94>
 800a838:	e7e6      	b.n	800a808 <__lshift+0x70>

0800a83a <__mcmp>:
 800a83a:	6903      	ldr	r3, [r0, #16]
 800a83c:	690a      	ldr	r2, [r1, #16]
 800a83e:	1a9b      	subs	r3, r3, r2
 800a840:	b530      	push	{r4, r5, lr}
 800a842:	d10c      	bne.n	800a85e <__mcmp+0x24>
 800a844:	0092      	lsls	r2, r2, #2
 800a846:	3014      	adds	r0, #20
 800a848:	3114      	adds	r1, #20
 800a84a:	1884      	adds	r4, r0, r2
 800a84c:	4411      	add	r1, r2
 800a84e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a852:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a856:	4295      	cmp	r5, r2
 800a858:	d003      	beq.n	800a862 <__mcmp+0x28>
 800a85a:	d305      	bcc.n	800a868 <__mcmp+0x2e>
 800a85c:	2301      	movs	r3, #1
 800a85e:	4618      	mov	r0, r3
 800a860:	bd30      	pop	{r4, r5, pc}
 800a862:	42a0      	cmp	r0, r4
 800a864:	d3f3      	bcc.n	800a84e <__mcmp+0x14>
 800a866:	e7fa      	b.n	800a85e <__mcmp+0x24>
 800a868:	f04f 33ff 	mov.w	r3, #4294967295
 800a86c:	e7f7      	b.n	800a85e <__mcmp+0x24>

0800a86e <__mdiff>:
 800a86e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a872:	460d      	mov	r5, r1
 800a874:	4607      	mov	r7, r0
 800a876:	4611      	mov	r1, r2
 800a878:	4628      	mov	r0, r5
 800a87a:	4614      	mov	r4, r2
 800a87c:	f7ff ffdd 	bl	800a83a <__mcmp>
 800a880:	1e06      	subs	r6, r0, #0
 800a882:	d108      	bne.n	800a896 <__mdiff+0x28>
 800a884:	4631      	mov	r1, r6
 800a886:	4638      	mov	r0, r7
 800a888:	f7ff fdce 	bl	800a428 <_Balloc>
 800a88c:	2301      	movs	r3, #1
 800a88e:	6103      	str	r3, [r0, #16]
 800a890:	6146      	str	r6, [r0, #20]
 800a892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a896:	bfa4      	itt	ge
 800a898:	4623      	movge	r3, r4
 800a89a:	462c      	movge	r4, r5
 800a89c:	4638      	mov	r0, r7
 800a89e:	6861      	ldr	r1, [r4, #4]
 800a8a0:	bfa6      	itte	ge
 800a8a2:	461d      	movge	r5, r3
 800a8a4:	2600      	movge	r6, #0
 800a8a6:	2601      	movlt	r6, #1
 800a8a8:	f7ff fdbe 	bl	800a428 <_Balloc>
 800a8ac:	692b      	ldr	r3, [r5, #16]
 800a8ae:	60c6      	str	r6, [r0, #12]
 800a8b0:	6926      	ldr	r6, [r4, #16]
 800a8b2:	f105 0914 	add.w	r9, r5, #20
 800a8b6:	f104 0214 	add.w	r2, r4, #20
 800a8ba:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a8be:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a8c2:	f100 0514 	add.w	r5, r0, #20
 800a8c6:	f04f 0c00 	mov.w	ip, #0
 800a8ca:	f852 ab04 	ldr.w	sl, [r2], #4
 800a8ce:	f859 4b04 	ldr.w	r4, [r9], #4
 800a8d2:	fa1c f18a 	uxtah	r1, ip, sl
 800a8d6:	b2a3      	uxth	r3, r4
 800a8d8:	1ac9      	subs	r1, r1, r3
 800a8da:	0c23      	lsrs	r3, r4, #16
 800a8dc:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a8e0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a8e4:	b289      	uxth	r1, r1
 800a8e6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a8ea:	45c8      	cmp	r8, r9
 800a8ec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a8f0:	4696      	mov	lr, r2
 800a8f2:	f845 3b04 	str.w	r3, [r5], #4
 800a8f6:	d8e8      	bhi.n	800a8ca <__mdiff+0x5c>
 800a8f8:	45be      	cmp	lr, r7
 800a8fa:	d305      	bcc.n	800a908 <__mdiff+0x9a>
 800a8fc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a900:	b18b      	cbz	r3, 800a926 <__mdiff+0xb8>
 800a902:	6106      	str	r6, [r0, #16]
 800a904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a908:	f85e 1b04 	ldr.w	r1, [lr], #4
 800a90c:	fa1c f381 	uxtah	r3, ip, r1
 800a910:	141a      	asrs	r2, r3, #16
 800a912:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a916:	b29b      	uxth	r3, r3
 800a918:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a91c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a920:	f845 3b04 	str.w	r3, [r5], #4
 800a924:	e7e8      	b.n	800a8f8 <__mdiff+0x8a>
 800a926:	3e01      	subs	r6, #1
 800a928:	e7e8      	b.n	800a8fc <__mdiff+0x8e>

0800a92a <__d2b>:
 800a92a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a92e:	460e      	mov	r6, r1
 800a930:	2101      	movs	r1, #1
 800a932:	ec59 8b10 	vmov	r8, r9, d0
 800a936:	4615      	mov	r5, r2
 800a938:	f7ff fd76 	bl	800a428 <_Balloc>
 800a93c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a940:	4607      	mov	r7, r0
 800a942:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a946:	bb34      	cbnz	r4, 800a996 <__d2b+0x6c>
 800a948:	9301      	str	r3, [sp, #4]
 800a94a:	f1b8 0f00 	cmp.w	r8, #0
 800a94e:	d027      	beq.n	800a9a0 <__d2b+0x76>
 800a950:	a802      	add	r0, sp, #8
 800a952:	f840 8d08 	str.w	r8, [r0, #-8]!
 800a956:	f7ff fe0c 	bl	800a572 <__lo0bits>
 800a95a:	9900      	ldr	r1, [sp, #0]
 800a95c:	b1f0      	cbz	r0, 800a99c <__d2b+0x72>
 800a95e:	9a01      	ldr	r2, [sp, #4]
 800a960:	f1c0 0320 	rsb	r3, r0, #32
 800a964:	fa02 f303 	lsl.w	r3, r2, r3
 800a968:	430b      	orrs	r3, r1
 800a96a:	40c2      	lsrs	r2, r0
 800a96c:	617b      	str	r3, [r7, #20]
 800a96e:	9201      	str	r2, [sp, #4]
 800a970:	9b01      	ldr	r3, [sp, #4]
 800a972:	61bb      	str	r3, [r7, #24]
 800a974:	2b00      	cmp	r3, #0
 800a976:	bf14      	ite	ne
 800a978:	2102      	movne	r1, #2
 800a97a:	2101      	moveq	r1, #1
 800a97c:	6139      	str	r1, [r7, #16]
 800a97e:	b1c4      	cbz	r4, 800a9b2 <__d2b+0x88>
 800a980:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a984:	4404      	add	r4, r0
 800a986:	6034      	str	r4, [r6, #0]
 800a988:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a98c:	6028      	str	r0, [r5, #0]
 800a98e:	4638      	mov	r0, r7
 800a990:	b003      	add	sp, #12
 800a992:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a996:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a99a:	e7d5      	b.n	800a948 <__d2b+0x1e>
 800a99c:	6179      	str	r1, [r7, #20]
 800a99e:	e7e7      	b.n	800a970 <__d2b+0x46>
 800a9a0:	a801      	add	r0, sp, #4
 800a9a2:	f7ff fde6 	bl	800a572 <__lo0bits>
 800a9a6:	9b01      	ldr	r3, [sp, #4]
 800a9a8:	617b      	str	r3, [r7, #20]
 800a9aa:	2101      	movs	r1, #1
 800a9ac:	6139      	str	r1, [r7, #16]
 800a9ae:	3020      	adds	r0, #32
 800a9b0:	e7e5      	b.n	800a97e <__d2b+0x54>
 800a9b2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a9b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a9ba:	6030      	str	r0, [r6, #0]
 800a9bc:	6918      	ldr	r0, [r3, #16]
 800a9be:	f7ff fdb9 	bl	800a534 <__hi0bits>
 800a9c2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a9c6:	e7e1      	b.n	800a98c <__d2b+0x62>

0800a9c8 <_sbrk_r>:
 800a9c8:	b538      	push	{r3, r4, r5, lr}
 800a9ca:	4c06      	ldr	r4, [pc, #24]	; (800a9e4 <_sbrk_r+0x1c>)
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	4605      	mov	r5, r0
 800a9d0:	4608      	mov	r0, r1
 800a9d2:	6023      	str	r3, [r4, #0]
 800a9d4:	f7fc fd9e 	bl	8007514 <_sbrk>
 800a9d8:	1c43      	adds	r3, r0, #1
 800a9da:	d102      	bne.n	800a9e2 <_sbrk_r+0x1a>
 800a9dc:	6823      	ldr	r3, [r4, #0]
 800a9de:	b103      	cbz	r3, 800a9e2 <_sbrk_r+0x1a>
 800a9e0:	602b      	str	r3, [r5, #0]
 800a9e2:	bd38      	pop	{r3, r4, r5, pc}
 800a9e4:	20000984 	.word	0x20000984

0800a9e8 <__sread>:
 800a9e8:	b510      	push	{r4, lr}
 800a9ea:	460c      	mov	r4, r1
 800a9ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9f0:	f000 fb54 	bl	800b09c <_read_r>
 800a9f4:	2800      	cmp	r0, #0
 800a9f6:	bfab      	itete	ge
 800a9f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a9fa:	89a3      	ldrhlt	r3, [r4, #12]
 800a9fc:	181b      	addge	r3, r3, r0
 800a9fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa02:	bfac      	ite	ge
 800aa04:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa06:	81a3      	strhlt	r3, [r4, #12]
 800aa08:	bd10      	pop	{r4, pc}

0800aa0a <__swrite>:
 800aa0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa0e:	461f      	mov	r7, r3
 800aa10:	898b      	ldrh	r3, [r1, #12]
 800aa12:	05db      	lsls	r3, r3, #23
 800aa14:	4605      	mov	r5, r0
 800aa16:	460c      	mov	r4, r1
 800aa18:	4616      	mov	r6, r2
 800aa1a:	d505      	bpl.n	800aa28 <__swrite+0x1e>
 800aa1c:	2302      	movs	r3, #2
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa24:	f000 fafc 	bl	800b020 <_lseek_r>
 800aa28:	89a3      	ldrh	r3, [r4, #12]
 800aa2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa32:	81a3      	strh	r3, [r4, #12]
 800aa34:	4632      	mov	r2, r6
 800aa36:	463b      	mov	r3, r7
 800aa38:	4628      	mov	r0, r5
 800aa3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa3e:	f000 b84b 	b.w	800aad8 <_write_r>

0800aa42 <__sseek>:
 800aa42:	b510      	push	{r4, lr}
 800aa44:	460c      	mov	r4, r1
 800aa46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa4a:	f000 fae9 	bl	800b020 <_lseek_r>
 800aa4e:	1c43      	adds	r3, r0, #1
 800aa50:	89a3      	ldrh	r3, [r4, #12]
 800aa52:	bf15      	itete	ne
 800aa54:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa5e:	81a3      	strheq	r3, [r4, #12]
 800aa60:	bf18      	it	ne
 800aa62:	81a3      	strhne	r3, [r4, #12]
 800aa64:	bd10      	pop	{r4, pc}

0800aa66 <__sclose>:
 800aa66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa6a:	f000 b875 	b.w	800ab58 <_close_r>

0800aa6e <__sprint_r>:
 800aa6e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa72:	6893      	ldr	r3, [r2, #8]
 800aa74:	4680      	mov	r8, r0
 800aa76:	460f      	mov	r7, r1
 800aa78:	4614      	mov	r4, r2
 800aa7a:	b91b      	cbnz	r3, 800aa84 <__sprint_r+0x16>
 800aa7c:	6053      	str	r3, [r2, #4]
 800aa7e:	4618      	mov	r0, r3
 800aa80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa84:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800aa86:	049d      	lsls	r5, r3, #18
 800aa88:	d523      	bpl.n	800aad2 <__sprint_r+0x64>
 800aa8a:	6815      	ldr	r5, [r2, #0]
 800aa8c:	68a0      	ldr	r0, [r4, #8]
 800aa8e:	3508      	adds	r5, #8
 800aa90:	b920      	cbnz	r0, 800aa9c <__sprint_r+0x2e>
 800aa92:	2300      	movs	r3, #0
 800aa94:	60a3      	str	r3, [r4, #8]
 800aa96:	6063      	str	r3, [r4, #4]
 800aa98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa9c:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800aaa0:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800aaa4:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800aaa8:	f04f 0900 	mov.w	r9, #0
 800aaac:	45ca      	cmp	sl, r9
 800aaae:	dc05      	bgt.n	800aabc <__sprint_r+0x4e>
 800aab0:	68a3      	ldr	r3, [r4, #8]
 800aab2:	f026 0603 	bic.w	r6, r6, #3
 800aab6:	1b9e      	subs	r6, r3, r6
 800aab8:	60a6      	str	r6, [r4, #8]
 800aaba:	e7e7      	b.n	800aa8c <__sprint_r+0x1e>
 800aabc:	463a      	mov	r2, r7
 800aabe:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800aac2:	4640      	mov	r0, r8
 800aac4:	f000 f905 	bl	800acd2 <_fputwc_r>
 800aac8:	1c43      	adds	r3, r0, #1
 800aaca:	d0e2      	beq.n	800aa92 <__sprint_r+0x24>
 800aacc:	f109 0901 	add.w	r9, r9, #1
 800aad0:	e7ec      	b.n	800aaac <__sprint_r+0x3e>
 800aad2:	f000 f939 	bl	800ad48 <__sfvwrite_r>
 800aad6:	e7dc      	b.n	800aa92 <__sprint_r+0x24>

0800aad8 <_write_r>:
 800aad8:	b538      	push	{r3, r4, r5, lr}
 800aada:	4c07      	ldr	r4, [pc, #28]	; (800aaf8 <_write_r+0x20>)
 800aadc:	4605      	mov	r5, r0
 800aade:	4608      	mov	r0, r1
 800aae0:	4611      	mov	r1, r2
 800aae2:	2200      	movs	r2, #0
 800aae4:	6022      	str	r2, [r4, #0]
 800aae6:	461a      	mov	r2, r3
 800aae8:	f7fc fcf7 	bl	80074da <_write>
 800aaec:	1c43      	adds	r3, r0, #1
 800aaee:	d102      	bne.n	800aaf6 <_write_r+0x1e>
 800aaf0:	6823      	ldr	r3, [r4, #0]
 800aaf2:	b103      	cbz	r3, 800aaf6 <_write_r+0x1e>
 800aaf4:	602b      	str	r3, [r5, #0]
 800aaf6:	bd38      	pop	{r3, r4, r5, pc}
 800aaf8:	20000984 	.word	0x20000984

0800aafc <_calloc_r>:
 800aafc:	b510      	push	{r4, lr}
 800aafe:	4351      	muls	r1, r2
 800ab00:	f7ff fa6c 	bl	8009fdc <_malloc_r>
 800ab04:	4604      	mov	r4, r0
 800ab06:	b198      	cbz	r0, 800ab30 <_calloc_r+0x34>
 800ab08:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ab0c:	f022 0203 	bic.w	r2, r2, #3
 800ab10:	3a04      	subs	r2, #4
 800ab12:	2a24      	cmp	r2, #36	; 0x24
 800ab14:	d81b      	bhi.n	800ab4e <_calloc_r+0x52>
 800ab16:	2a13      	cmp	r2, #19
 800ab18:	d917      	bls.n	800ab4a <_calloc_r+0x4e>
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	2a1b      	cmp	r2, #27
 800ab1e:	6001      	str	r1, [r0, #0]
 800ab20:	6041      	str	r1, [r0, #4]
 800ab22:	d807      	bhi.n	800ab34 <_calloc_r+0x38>
 800ab24:	f100 0308 	add.w	r3, r0, #8
 800ab28:	2200      	movs	r2, #0
 800ab2a:	601a      	str	r2, [r3, #0]
 800ab2c:	605a      	str	r2, [r3, #4]
 800ab2e:	609a      	str	r2, [r3, #8]
 800ab30:	4620      	mov	r0, r4
 800ab32:	bd10      	pop	{r4, pc}
 800ab34:	2a24      	cmp	r2, #36	; 0x24
 800ab36:	6081      	str	r1, [r0, #8]
 800ab38:	60c1      	str	r1, [r0, #12]
 800ab3a:	bf11      	iteee	ne
 800ab3c:	f100 0310 	addne.w	r3, r0, #16
 800ab40:	6101      	streq	r1, [r0, #16]
 800ab42:	f100 0318 	addeq.w	r3, r0, #24
 800ab46:	6141      	streq	r1, [r0, #20]
 800ab48:	e7ee      	b.n	800ab28 <_calloc_r+0x2c>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	e7ec      	b.n	800ab28 <_calloc_r+0x2c>
 800ab4e:	2100      	movs	r1, #0
 800ab50:	f7fc feae 	bl	80078b0 <memset>
 800ab54:	e7ec      	b.n	800ab30 <_calloc_r+0x34>
	...

0800ab58 <_close_r>:
 800ab58:	b538      	push	{r3, r4, r5, lr}
 800ab5a:	4c06      	ldr	r4, [pc, #24]	; (800ab74 <_close_r+0x1c>)
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	4605      	mov	r5, r0
 800ab60:	4608      	mov	r0, r1
 800ab62:	6023      	str	r3, [r4, #0]
 800ab64:	f7fc fd02 	bl	800756c <_close>
 800ab68:	1c43      	adds	r3, r0, #1
 800ab6a:	d102      	bne.n	800ab72 <_close_r+0x1a>
 800ab6c:	6823      	ldr	r3, [r4, #0]
 800ab6e:	b103      	cbz	r3, 800ab72 <_close_r+0x1a>
 800ab70:	602b      	str	r3, [r5, #0]
 800ab72:	bd38      	pop	{r3, r4, r5, pc}
 800ab74:	20000984 	.word	0x20000984

0800ab78 <_fclose_r>:
 800ab78:	b570      	push	{r4, r5, r6, lr}
 800ab7a:	4605      	mov	r5, r0
 800ab7c:	460c      	mov	r4, r1
 800ab7e:	b911      	cbnz	r1, 800ab86 <_fclose_r+0xe>
 800ab80:	2600      	movs	r6, #0
 800ab82:	4630      	mov	r0, r6
 800ab84:	bd70      	pop	{r4, r5, r6, pc}
 800ab86:	b118      	cbz	r0, 800ab90 <_fclose_r+0x18>
 800ab88:	6983      	ldr	r3, [r0, #24]
 800ab8a:	b90b      	cbnz	r3, 800ab90 <_fclose_r+0x18>
 800ab8c:	f7fe fff0 	bl	8009b70 <__sinit>
 800ab90:	4b2c      	ldr	r3, [pc, #176]	; (800ac44 <_fclose_r+0xcc>)
 800ab92:	429c      	cmp	r4, r3
 800ab94:	d114      	bne.n	800abc0 <_fclose_r+0x48>
 800ab96:	686c      	ldr	r4, [r5, #4]
 800ab98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab9a:	07d8      	lsls	r0, r3, #31
 800ab9c:	d405      	bmi.n	800abaa <_fclose_r+0x32>
 800ab9e:	89a3      	ldrh	r3, [r4, #12]
 800aba0:	0599      	lsls	r1, r3, #22
 800aba2:	d402      	bmi.n	800abaa <_fclose_r+0x32>
 800aba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aba6:	f7ff f9a3 	bl	8009ef0 <__retarget_lock_acquire_recursive>
 800abaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abae:	b98b      	cbnz	r3, 800abd4 <_fclose_r+0x5c>
 800abb0:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800abb2:	f016 0601 	ands.w	r6, r6, #1
 800abb6:	d1e3      	bne.n	800ab80 <_fclose_r+0x8>
 800abb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abba:	f7ff f99a 	bl	8009ef2 <__retarget_lock_release_recursive>
 800abbe:	e7e0      	b.n	800ab82 <_fclose_r+0xa>
 800abc0:	4b21      	ldr	r3, [pc, #132]	; (800ac48 <_fclose_r+0xd0>)
 800abc2:	429c      	cmp	r4, r3
 800abc4:	d101      	bne.n	800abca <_fclose_r+0x52>
 800abc6:	68ac      	ldr	r4, [r5, #8]
 800abc8:	e7e6      	b.n	800ab98 <_fclose_r+0x20>
 800abca:	4b20      	ldr	r3, [pc, #128]	; (800ac4c <_fclose_r+0xd4>)
 800abcc:	429c      	cmp	r4, r3
 800abce:	bf08      	it	eq
 800abd0:	68ec      	ldreq	r4, [r5, #12]
 800abd2:	e7e1      	b.n	800ab98 <_fclose_r+0x20>
 800abd4:	4621      	mov	r1, r4
 800abd6:	4628      	mov	r0, r5
 800abd8:	f7fe fea4 	bl	8009924 <__sflush_r>
 800abdc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800abde:	4606      	mov	r6, r0
 800abe0:	b133      	cbz	r3, 800abf0 <_fclose_r+0x78>
 800abe2:	6a21      	ldr	r1, [r4, #32]
 800abe4:	4628      	mov	r0, r5
 800abe6:	4798      	blx	r3
 800abe8:	2800      	cmp	r0, #0
 800abea:	bfb8      	it	lt
 800abec:	f04f 36ff 	movlt.w	r6, #4294967295
 800abf0:	89a3      	ldrh	r3, [r4, #12]
 800abf2:	061a      	lsls	r2, r3, #24
 800abf4:	d503      	bpl.n	800abfe <_fclose_r+0x86>
 800abf6:	6921      	ldr	r1, [r4, #16]
 800abf8:	4628      	mov	r0, r5
 800abfa:	f7ff f88f 	bl	8009d1c <_free_r>
 800abfe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac00:	b141      	cbz	r1, 800ac14 <_fclose_r+0x9c>
 800ac02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac06:	4299      	cmp	r1, r3
 800ac08:	d002      	beq.n	800ac10 <_fclose_r+0x98>
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	f7ff f886 	bl	8009d1c <_free_r>
 800ac10:	2300      	movs	r3, #0
 800ac12:	6363      	str	r3, [r4, #52]	; 0x34
 800ac14:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ac16:	b121      	cbz	r1, 800ac22 <_fclose_r+0xaa>
 800ac18:	4628      	mov	r0, r5
 800ac1a:	f7ff f87f 	bl	8009d1c <_free_r>
 800ac1e:	2300      	movs	r3, #0
 800ac20:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac22:	f7fe ff8d 	bl	8009b40 <__sfp_lock_acquire>
 800ac26:	2300      	movs	r3, #0
 800ac28:	81a3      	strh	r3, [r4, #12]
 800ac2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac2c:	07db      	lsls	r3, r3, #31
 800ac2e:	d402      	bmi.n	800ac36 <_fclose_r+0xbe>
 800ac30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac32:	f7ff f95e 	bl	8009ef2 <__retarget_lock_release_recursive>
 800ac36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac38:	f7ff f959 	bl	8009eee <__retarget_lock_close_recursive>
 800ac3c:	f7fe ff86 	bl	8009b4c <__sfp_lock_release>
 800ac40:	e79f      	b.n	800ab82 <_fclose_r+0xa>
 800ac42:	bf00      	nop
 800ac44:	0800b670 	.word	0x0800b670
 800ac48:	0800b690 	.word	0x0800b690
 800ac4c:	0800b650 	.word	0x0800b650

0800ac50 <__fputwc>:
 800ac50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac54:	4680      	mov	r8, r0
 800ac56:	460e      	mov	r6, r1
 800ac58:	4614      	mov	r4, r2
 800ac5a:	f000 f9d3 	bl	800b004 <__locale_mb_cur_max>
 800ac5e:	2801      	cmp	r0, #1
 800ac60:	d11c      	bne.n	800ac9c <__fputwc+0x4c>
 800ac62:	1e73      	subs	r3, r6, #1
 800ac64:	2bfe      	cmp	r3, #254	; 0xfe
 800ac66:	d819      	bhi.n	800ac9c <__fputwc+0x4c>
 800ac68:	f88d 6004 	strb.w	r6, [sp, #4]
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	2700      	movs	r7, #0
 800ac70:	f10d 0904 	add.w	r9, sp, #4
 800ac74:	42af      	cmp	r7, r5
 800ac76:	d020      	beq.n	800acba <__fputwc+0x6a>
 800ac78:	68a3      	ldr	r3, [r4, #8]
 800ac7a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800ac7e:	3b01      	subs	r3, #1
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	60a3      	str	r3, [r4, #8]
 800ac84:	da04      	bge.n	800ac90 <__fputwc+0x40>
 800ac86:	69a2      	ldr	r2, [r4, #24]
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	db1a      	blt.n	800acc2 <__fputwc+0x72>
 800ac8c:	290a      	cmp	r1, #10
 800ac8e:	d018      	beq.n	800acc2 <__fputwc+0x72>
 800ac90:	6823      	ldr	r3, [r4, #0]
 800ac92:	1c5a      	adds	r2, r3, #1
 800ac94:	6022      	str	r2, [r4, #0]
 800ac96:	7019      	strb	r1, [r3, #0]
 800ac98:	3701      	adds	r7, #1
 800ac9a:	e7eb      	b.n	800ac74 <__fputwc+0x24>
 800ac9c:	4632      	mov	r2, r6
 800ac9e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800aca2:	a901      	add	r1, sp, #4
 800aca4:	4640      	mov	r0, r8
 800aca6:	f000 fbe9 	bl	800b47c <_wcrtomb_r>
 800acaa:	1c42      	adds	r2, r0, #1
 800acac:	4605      	mov	r5, r0
 800acae:	d1de      	bne.n	800ac6e <__fputwc+0x1e>
 800acb0:	89a3      	ldrh	r3, [r4, #12]
 800acb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acb6:	81a3      	strh	r3, [r4, #12]
 800acb8:	4606      	mov	r6, r0
 800acba:	4630      	mov	r0, r6
 800acbc:	b003      	add	sp, #12
 800acbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acc2:	4622      	mov	r2, r4
 800acc4:	4640      	mov	r0, r8
 800acc6:	f000 fb7b 	bl	800b3c0 <__swbuf_r>
 800acca:	1c43      	adds	r3, r0, #1
 800accc:	d1e4      	bne.n	800ac98 <__fputwc+0x48>
 800acce:	4606      	mov	r6, r0
 800acd0:	e7f3      	b.n	800acba <__fputwc+0x6a>

0800acd2 <_fputwc_r>:
 800acd2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800acd4:	07db      	lsls	r3, r3, #31
 800acd6:	b570      	push	{r4, r5, r6, lr}
 800acd8:	4605      	mov	r5, r0
 800acda:	460e      	mov	r6, r1
 800acdc:	4614      	mov	r4, r2
 800acde:	d405      	bmi.n	800acec <_fputwc_r+0x1a>
 800ace0:	8993      	ldrh	r3, [r2, #12]
 800ace2:	0598      	lsls	r0, r3, #22
 800ace4:	d402      	bmi.n	800acec <_fputwc_r+0x1a>
 800ace6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800ace8:	f7ff f902 	bl	8009ef0 <__retarget_lock_acquire_recursive>
 800acec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acf0:	0499      	lsls	r1, r3, #18
 800acf2:	d406      	bmi.n	800ad02 <_fputwc_r+0x30>
 800acf4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800acf8:	81a3      	strh	r3, [r4, #12]
 800acfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800acfc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ad00:	6663      	str	r3, [r4, #100]	; 0x64
 800ad02:	4622      	mov	r2, r4
 800ad04:	4628      	mov	r0, r5
 800ad06:	4631      	mov	r1, r6
 800ad08:	f7ff ffa2 	bl	800ac50 <__fputwc>
 800ad0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad0e:	07da      	lsls	r2, r3, #31
 800ad10:	4605      	mov	r5, r0
 800ad12:	d405      	bmi.n	800ad20 <_fputwc_r+0x4e>
 800ad14:	89a3      	ldrh	r3, [r4, #12]
 800ad16:	059b      	lsls	r3, r3, #22
 800ad18:	d402      	bmi.n	800ad20 <_fputwc_r+0x4e>
 800ad1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad1c:	f7ff f8e9 	bl	8009ef2 <__retarget_lock_release_recursive>
 800ad20:	4628      	mov	r0, r5
 800ad22:	bd70      	pop	{r4, r5, r6, pc}

0800ad24 <_fstat_r>:
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	4c07      	ldr	r4, [pc, #28]	; (800ad44 <_fstat_r+0x20>)
 800ad28:	2300      	movs	r3, #0
 800ad2a:	4605      	mov	r5, r0
 800ad2c:	4608      	mov	r0, r1
 800ad2e:	4611      	mov	r1, r2
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	f7fc fc27 	bl	8007584 <_fstat>
 800ad36:	1c43      	adds	r3, r0, #1
 800ad38:	d102      	bne.n	800ad40 <_fstat_r+0x1c>
 800ad3a:	6823      	ldr	r3, [r4, #0]
 800ad3c:	b103      	cbz	r3, 800ad40 <_fstat_r+0x1c>
 800ad3e:	602b      	str	r3, [r5, #0]
 800ad40:	bd38      	pop	{r3, r4, r5, pc}
 800ad42:	bf00      	nop
 800ad44:	20000984 	.word	0x20000984

0800ad48 <__sfvwrite_r>:
 800ad48:	6893      	ldr	r3, [r2, #8]
 800ad4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4e:	4607      	mov	r7, r0
 800ad50:	460c      	mov	r4, r1
 800ad52:	4690      	mov	r8, r2
 800ad54:	b91b      	cbnz	r3, 800ad5e <__sfvwrite_r+0x16>
 800ad56:	2000      	movs	r0, #0
 800ad58:	b003      	add	sp, #12
 800ad5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad5e:	898b      	ldrh	r3, [r1, #12]
 800ad60:	0718      	lsls	r0, r3, #28
 800ad62:	d526      	bpl.n	800adb2 <__sfvwrite_r+0x6a>
 800ad64:	690b      	ldr	r3, [r1, #16]
 800ad66:	b323      	cbz	r3, 800adb2 <__sfvwrite_r+0x6a>
 800ad68:	89a3      	ldrh	r3, [r4, #12]
 800ad6a:	f8d8 6000 	ldr.w	r6, [r8]
 800ad6e:	f013 0902 	ands.w	r9, r3, #2
 800ad72:	d02d      	beq.n	800add0 <__sfvwrite_r+0x88>
 800ad74:	f04f 0a00 	mov.w	sl, #0
 800ad78:	f8df b264 	ldr.w	fp, [pc, #612]	; 800afe0 <__sfvwrite_r+0x298>
 800ad7c:	46d1      	mov	r9, sl
 800ad7e:	f1b9 0f00 	cmp.w	r9, #0
 800ad82:	d01f      	beq.n	800adc4 <__sfvwrite_r+0x7c>
 800ad84:	45d9      	cmp	r9, fp
 800ad86:	464b      	mov	r3, r9
 800ad88:	4652      	mov	r2, sl
 800ad8a:	bf28      	it	cs
 800ad8c:	465b      	movcs	r3, fp
 800ad8e:	6a21      	ldr	r1, [r4, #32]
 800ad90:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800ad92:	4638      	mov	r0, r7
 800ad94:	47a8      	blx	r5
 800ad96:	2800      	cmp	r0, #0
 800ad98:	f340 8089 	ble.w	800aeae <__sfvwrite_r+0x166>
 800ad9c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ada0:	4482      	add	sl, r0
 800ada2:	eba9 0900 	sub.w	r9, r9, r0
 800ada6:	1a18      	subs	r0, r3, r0
 800ada8:	f8c8 0008 	str.w	r0, [r8, #8]
 800adac:	2800      	cmp	r0, #0
 800adae:	d1e6      	bne.n	800ad7e <__sfvwrite_r+0x36>
 800adb0:	e7d1      	b.n	800ad56 <__sfvwrite_r+0xe>
 800adb2:	4621      	mov	r1, r4
 800adb4:	4638      	mov	r0, r7
 800adb6:	f7fd feeb 	bl	8008b90 <__swsetup_r>
 800adba:	2800      	cmp	r0, #0
 800adbc:	d0d4      	beq.n	800ad68 <__sfvwrite_r+0x20>
 800adbe:	f04f 30ff 	mov.w	r0, #4294967295
 800adc2:	e7c9      	b.n	800ad58 <__sfvwrite_r+0x10>
 800adc4:	f8d6 a000 	ldr.w	sl, [r6]
 800adc8:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800adcc:	3608      	adds	r6, #8
 800adce:	e7d6      	b.n	800ad7e <__sfvwrite_r+0x36>
 800add0:	f013 0301 	ands.w	r3, r3, #1
 800add4:	d043      	beq.n	800ae5e <__sfvwrite_r+0x116>
 800add6:	4648      	mov	r0, r9
 800add8:	46ca      	mov	sl, r9
 800adda:	46cb      	mov	fp, r9
 800addc:	f1bb 0f00 	cmp.w	fp, #0
 800ade0:	f000 80d9 	beq.w	800af96 <__sfvwrite_r+0x24e>
 800ade4:	b950      	cbnz	r0, 800adfc <__sfvwrite_r+0xb4>
 800ade6:	465a      	mov	r2, fp
 800ade8:	210a      	movs	r1, #10
 800adea:	4650      	mov	r0, sl
 800adec:	f7f5 f9f0 	bl	80001d0 <memchr>
 800adf0:	2800      	cmp	r0, #0
 800adf2:	f000 80d5 	beq.w	800afa0 <__sfvwrite_r+0x258>
 800adf6:	3001      	adds	r0, #1
 800adf8:	eba0 090a 	sub.w	r9, r0, sl
 800adfc:	6820      	ldr	r0, [r4, #0]
 800adfe:	6921      	ldr	r1, [r4, #16]
 800ae00:	6962      	ldr	r2, [r4, #20]
 800ae02:	45d9      	cmp	r9, fp
 800ae04:	464b      	mov	r3, r9
 800ae06:	bf28      	it	cs
 800ae08:	465b      	movcs	r3, fp
 800ae0a:	4288      	cmp	r0, r1
 800ae0c:	f240 80cb 	bls.w	800afa6 <__sfvwrite_r+0x25e>
 800ae10:	68a5      	ldr	r5, [r4, #8]
 800ae12:	4415      	add	r5, r2
 800ae14:	42ab      	cmp	r3, r5
 800ae16:	f340 80c6 	ble.w	800afa6 <__sfvwrite_r+0x25e>
 800ae1a:	4651      	mov	r1, sl
 800ae1c:	462a      	mov	r2, r5
 800ae1e:	f000 f923 	bl	800b068 <memmove>
 800ae22:	6823      	ldr	r3, [r4, #0]
 800ae24:	442b      	add	r3, r5
 800ae26:	6023      	str	r3, [r4, #0]
 800ae28:	4621      	mov	r1, r4
 800ae2a:	4638      	mov	r0, r7
 800ae2c:	f7fe fe0c 	bl	8009a48 <_fflush_r>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	d13c      	bne.n	800aeae <__sfvwrite_r+0x166>
 800ae34:	ebb9 0905 	subs.w	r9, r9, r5
 800ae38:	f040 80cf 	bne.w	800afda <__sfvwrite_r+0x292>
 800ae3c:	4621      	mov	r1, r4
 800ae3e:	4638      	mov	r0, r7
 800ae40:	f7fe fe02 	bl	8009a48 <_fflush_r>
 800ae44:	2800      	cmp	r0, #0
 800ae46:	d132      	bne.n	800aeae <__sfvwrite_r+0x166>
 800ae48:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae4c:	44aa      	add	sl, r5
 800ae4e:	ebab 0b05 	sub.w	fp, fp, r5
 800ae52:	1b5d      	subs	r5, r3, r5
 800ae54:	f8c8 5008 	str.w	r5, [r8, #8]
 800ae58:	2d00      	cmp	r5, #0
 800ae5a:	d1bf      	bne.n	800addc <__sfvwrite_r+0x94>
 800ae5c:	e77b      	b.n	800ad56 <__sfvwrite_r+0xe>
 800ae5e:	4699      	mov	r9, r3
 800ae60:	469a      	mov	sl, r3
 800ae62:	f1ba 0f00 	cmp.w	sl, #0
 800ae66:	d027      	beq.n	800aeb8 <__sfvwrite_r+0x170>
 800ae68:	89a2      	ldrh	r2, [r4, #12]
 800ae6a:	68a5      	ldr	r5, [r4, #8]
 800ae6c:	0591      	lsls	r1, r2, #22
 800ae6e:	d565      	bpl.n	800af3c <__sfvwrite_r+0x1f4>
 800ae70:	45aa      	cmp	sl, r5
 800ae72:	d33b      	bcc.n	800aeec <__sfvwrite_r+0x1a4>
 800ae74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae78:	d036      	beq.n	800aee8 <__sfvwrite_r+0x1a0>
 800ae7a:	6921      	ldr	r1, [r4, #16]
 800ae7c:	6823      	ldr	r3, [r4, #0]
 800ae7e:	1a5b      	subs	r3, r3, r1
 800ae80:	9301      	str	r3, [sp, #4]
 800ae82:	6963      	ldr	r3, [r4, #20]
 800ae84:	2002      	movs	r0, #2
 800ae86:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ae8a:	fb93 fbf0 	sdiv	fp, r3, r0
 800ae8e:	9b01      	ldr	r3, [sp, #4]
 800ae90:	1c58      	adds	r0, r3, #1
 800ae92:	4450      	add	r0, sl
 800ae94:	4583      	cmp	fp, r0
 800ae96:	bf38      	it	cc
 800ae98:	4683      	movcc	fp, r0
 800ae9a:	0553      	lsls	r3, r2, #21
 800ae9c:	d53e      	bpl.n	800af1c <__sfvwrite_r+0x1d4>
 800ae9e:	4659      	mov	r1, fp
 800aea0:	4638      	mov	r0, r7
 800aea2:	f7ff f89b 	bl	8009fdc <_malloc_r>
 800aea6:	4605      	mov	r5, r0
 800aea8:	b950      	cbnz	r0, 800aec0 <__sfvwrite_r+0x178>
 800aeaa:	230c      	movs	r3, #12
 800aeac:	603b      	str	r3, [r7, #0]
 800aeae:	89a3      	ldrh	r3, [r4, #12]
 800aeb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeb4:	81a3      	strh	r3, [r4, #12]
 800aeb6:	e782      	b.n	800adbe <__sfvwrite_r+0x76>
 800aeb8:	e896 0600 	ldmia.w	r6, {r9, sl}
 800aebc:	3608      	adds	r6, #8
 800aebe:	e7d0      	b.n	800ae62 <__sfvwrite_r+0x11a>
 800aec0:	9a01      	ldr	r2, [sp, #4]
 800aec2:	6921      	ldr	r1, [r4, #16]
 800aec4:	f7ff fa98 	bl	800a3f8 <memcpy>
 800aec8:	89a2      	ldrh	r2, [r4, #12]
 800aeca:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800aece:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aed2:	81a2      	strh	r2, [r4, #12]
 800aed4:	9b01      	ldr	r3, [sp, #4]
 800aed6:	6125      	str	r5, [r4, #16]
 800aed8:	441d      	add	r5, r3
 800aeda:	ebab 0303 	sub.w	r3, fp, r3
 800aede:	6025      	str	r5, [r4, #0]
 800aee0:	f8c4 b014 	str.w	fp, [r4, #20]
 800aee4:	4655      	mov	r5, sl
 800aee6:	60a3      	str	r3, [r4, #8]
 800aee8:	45aa      	cmp	sl, r5
 800aeea:	d200      	bcs.n	800aeee <__sfvwrite_r+0x1a6>
 800aeec:	4655      	mov	r5, sl
 800aeee:	462a      	mov	r2, r5
 800aef0:	4649      	mov	r1, r9
 800aef2:	6820      	ldr	r0, [r4, #0]
 800aef4:	f000 f8b8 	bl	800b068 <memmove>
 800aef8:	68a3      	ldr	r3, [r4, #8]
 800aefa:	1b5b      	subs	r3, r3, r5
 800aefc:	60a3      	str	r3, [r4, #8]
 800aefe:	6823      	ldr	r3, [r4, #0]
 800af00:	441d      	add	r5, r3
 800af02:	6025      	str	r5, [r4, #0]
 800af04:	4655      	mov	r5, sl
 800af06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af0a:	44a9      	add	r9, r5
 800af0c:	ebaa 0a05 	sub.w	sl, sl, r5
 800af10:	1b5d      	subs	r5, r3, r5
 800af12:	f8c8 5008 	str.w	r5, [r8, #8]
 800af16:	2d00      	cmp	r5, #0
 800af18:	d1a3      	bne.n	800ae62 <__sfvwrite_r+0x11a>
 800af1a:	e71c      	b.n	800ad56 <__sfvwrite_r+0xe>
 800af1c:	465a      	mov	r2, fp
 800af1e:	4638      	mov	r0, r7
 800af20:	f000 f8ce 	bl	800b0c0 <_realloc_r>
 800af24:	4605      	mov	r5, r0
 800af26:	2800      	cmp	r0, #0
 800af28:	d1d4      	bne.n	800aed4 <__sfvwrite_r+0x18c>
 800af2a:	6921      	ldr	r1, [r4, #16]
 800af2c:	4638      	mov	r0, r7
 800af2e:	f7fe fef5 	bl	8009d1c <_free_r>
 800af32:	89a3      	ldrh	r3, [r4, #12]
 800af34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af38:	81a3      	strh	r3, [r4, #12]
 800af3a:	e7b6      	b.n	800aeaa <__sfvwrite_r+0x162>
 800af3c:	6820      	ldr	r0, [r4, #0]
 800af3e:	6923      	ldr	r3, [r4, #16]
 800af40:	4298      	cmp	r0, r3
 800af42:	d802      	bhi.n	800af4a <__sfvwrite_r+0x202>
 800af44:	6962      	ldr	r2, [r4, #20]
 800af46:	4592      	cmp	sl, r2
 800af48:	d215      	bcs.n	800af76 <__sfvwrite_r+0x22e>
 800af4a:	4555      	cmp	r5, sl
 800af4c:	bf28      	it	cs
 800af4e:	4655      	movcs	r5, sl
 800af50:	462a      	mov	r2, r5
 800af52:	4649      	mov	r1, r9
 800af54:	f000 f888 	bl	800b068 <memmove>
 800af58:	68a3      	ldr	r3, [r4, #8]
 800af5a:	6822      	ldr	r2, [r4, #0]
 800af5c:	1b5b      	subs	r3, r3, r5
 800af5e:	442a      	add	r2, r5
 800af60:	60a3      	str	r3, [r4, #8]
 800af62:	6022      	str	r2, [r4, #0]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d1ce      	bne.n	800af06 <__sfvwrite_r+0x1be>
 800af68:	4621      	mov	r1, r4
 800af6a:	4638      	mov	r0, r7
 800af6c:	f7fe fd6c 	bl	8009a48 <_fflush_r>
 800af70:	2800      	cmp	r0, #0
 800af72:	d0c8      	beq.n	800af06 <__sfvwrite_r+0x1be>
 800af74:	e79b      	b.n	800aeae <__sfvwrite_r+0x166>
 800af76:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800af7a:	4553      	cmp	r3, sl
 800af7c:	bf28      	it	cs
 800af7e:	4653      	movcs	r3, sl
 800af80:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800af82:	fb93 f3f2 	sdiv	r3, r3, r2
 800af86:	6a21      	ldr	r1, [r4, #32]
 800af88:	4353      	muls	r3, r2
 800af8a:	4638      	mov	r0, r7
 800af8c:	464a      	mov	r2, r9
 800af8e:	47a8      	blx	r5
 800af90:	1e05      	subs	r5, r0, #0
 800af92:	dcb8      	bgt.n	800af06 <__sfvwrite_r+0x1be>
 800af94:	e78b      	b.n	800aeae <__sfvwrite_r+0x166>
 800af96:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800af9a:	2000      	movs	r0, #0
 800af9c:	3608      	adds	r6, #8
 800af9e:	e71d      	b.n	800addc <__sfvwrite_r+0x94>
 800afa0:	f10b 0901 	add.w	r9, fp, #1
 800afa4:	e72a      	b.n	800adfc <__sfvwrite_r+0xb4>
 800afa6:	4293      	cmp	r3, r2
 800afa8:	db09      	blt.n	800afbe <__sfvwrite_r+0x276>
 800afaa:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800afac:	6a21      	ldr	r1, [r4, #32]
 800afae:	4613      	mov	r3, r2
 800afb0:	4638      	mov	r0, r7
 800afb2:	4652      	mov	r2, sl
 800afb4:	47a8      	blx	r5
 800afb6:	1e05      	subs	r5, r0, #0
 800afb8:	f73f af3c 	bgt.w	800ae34 <__sfvwrite_r+0xec>
 800afbc:	e777      	b.n	800aeae <__sfvwrite_r+0x166>
 800afbe:	461a      	mov	r2, r3
 800afc0:	4651      	mov	r1, sl
 800afc2:	9301      	str	r3, [sp, #4]
 800afc4:	f000 f850 	bl	800b068 <memmove>
 800afc8:	9b01      	ldr	r3, [sp, #4]
 800afca:	68a2      	ldr	r2, [r4, #8]
 800afcc:	1ad2      	subs	r2, r2, r3
 800afce:	60a2      	str	r2, [r4, #8]
 800afd0:	6822      	ldr	r2, [r4, #0]
 800afd2:	441a      	add	r2, r3
 800afd4:	6022      	str	r2, [r4, #0]
 800afd6:	461d      	mov	r5, r3
 800afd8:	e72c      	b.n	800ae34 <__sfvwrite_r+0xec>
 800afda:	2001      	movs	r0, #1
 800afdc:	e734      	b.n	800ae48 <__sfvwrite_r+0x100>
 800afde:	bf00      	nop
 800afe0:	7ffffc00 	.word	0x7ffffc00

0800afe4 <_isatty_r>:
 800afe4:	b538      	push	{r3, r4, r5, lr}
 800afe6:	4c06      	ldr	r4, [pc, #24]	; (800b000 <_isatty_r+0x1c>)
 800afe8:	2300      	movs	r3, #0
 800afea:	4605      	mov	r5, r0
 800afec:	4608      	mov	r0, r1
 800afee:	6023      	str	r3, [r4, #0]
 800aff0:	f7fc fad8 	bl	80075a4 <_isatty>
 800aff4:	1c43      	adds	r3, r0, #1
 800aff6:	d102      	bne.n	800affe <_isatty_r+0x1a>
 800aff8:	6823      	ldr	r3, [r4, #0]
 800affa:	b103      	cbz	r3, 800affe <_isatty_r+0x1a>
 800affc:	602b      	str	r3, [r5, #0]
 800affe:	bd38      	pop	{r3, r4, r5, pc}
 800b000:	20000984 	.word	0x20000984

0800b004 <__locale_mb_cur_max>:
 800b004:	4b04      	ldr	r3, [pc, #16]	; (800b018 <__locale_mb_cur_max+0x14>)
 800b006:	4a05      	ldr	r2, [pc, #20]	; (800b01c <__locale_mb_cur_max+0x18>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	6a1b      	ldr	r3, [r3, #32]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	bf08      	it	eq
 800b010:	4613      	moveq	r3, r2
 800b012:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b016:	4770      	bx	lr
 800b018:	2000000c 	.word	0x2000000c
 800b01c:	20000510 	.word	0x20000510

0800b020 <_lseek_r>:
 800b020:	b538      	push	{r3, r4, r5, lr}
 800b022:	4c07      	ldr	r4, [pc, #28]	; (800b040 <_lseek_r+0x20>)
 800b024:	4605      	mov	r5, r0
 800b026:	4608      	mov	r0, r1
 800b028:	4611      	mov	r1, r2
 800b02a:	2200      	movs	r2, #0
 800b02c:	6022      	str	r2, [r4, #0]
 800b02e:	461a      	mov	r2, r3
 800b030:	f7fc fac3 	bl	80075ba <_lseek>
 800b034:	1c43      	adds	r3, r0, #1
 800b036:	d102      	bne.n	800b03e <_lseek_r+0x1e>
 800b038:	6823      	ldr	r3, [r4, #0]
 800b03a:	b103      	cbz	r3, 800b03e <_lseek_r+0x1e>
 800b03c:	602b      	str	r3, [r5, #0]
 800b03e:	bd38      	pop	{r3, r4, r5, pc}
 800b040:	20000984 	.word	0x20000984

0800b044 <__ascii_mbtowc>:
 800b044:	b082      	sub	sp, #8
 800b046:	b901      	cbnz	r1, 800b04a <__ascii_mbtowc+0x6>
 800b048:	a901      	add	r1, sp, #4
 800b04a:	b142      	cbz	r2, 800b05e <__ascii_mbtowc+0x1a>
 800b04c:	b14b      	cbz	r3, 800b062 <__ascii_mbtowc+0x1e>
 800b04e:	7813      	ldrb	r3, [r2, #0]
 800b050:	600b      	str	r3, [r1, #0]
 800b052:	7812      	ldrb	r2, [r2, #0]
 800b054:	1c10      	adds	r0, r2, #0
 800b056:	bf18      	it	ne
 800b058:	2001      	movne	r0, #1
 800b05a:	b002      	add	sp, #8
 800b05c:	4770      	bx	lr
 800b05e:	4610      	mov	r0, r2
 800b060:	e7fb      	b.n	800b05a <__ascii_mbtowc+0x16>
 800b062:	f06f 0001 	mvn.w	r0, #1
 800b066:	e7f8      	b.n	800b05a <__ascii_mbtowc+0x16>

0800b068 <memmove>:
 800b068:	4288      	cmp	r0, r1
 800b06a:	b510      	push	{r4, lr}
 800b06c:	eb01 0302 	add.w	r3, r1, r2
 800b070:	d803      	bhi.n	800b07a <memmove+0x12>
 800b072:	1e42      	subs	r2, r0, #1
 800b074:	4299      	cmp	r1, r3
 800b076:	d10c      	bne.n	800b092 <memmove+0x2a>
 800b078:	bd10      	pop	{r4, pc}
 800b07a:	4298      	cmp	r0, r3
 800b07c:	d2f9      	bcs.n	800b072 <memmove+0xa>
 800b07e:	1881      	adds	r1, r0, r2
 800b080:	1ad2      	subs	r2, r2, r3
 800b082:	42d3      	cmn	r3, r2
 800b084:	d100      	bne.n	800b088 <memmove+0x20>
 800b086:	bd10      	pop	{r4, pc}
 800b088:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b08c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b090:	e7f7      	b.n	800b082 <memmove+0x1a>
 800b092:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b096:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b09a:	e7eb      	b.n	800b074 <memmove+0xc>

0800b09c <_read_r>:
 800b09c:	b538      	push	{r3, r4, r5, lr}
 800b09e:	4c07      	ldr	r4, [pc, #28]	; (800b0bc <_read_r+0x20>)
 800b0a0:	4605      	mov	r5, r0
 800b0a2:	4608      	mov	r0, r1
 800b0a4:	4611      	mov	r1, r2
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	6022      	str	r2, [r4, #0]
 800b0aa:	461a      	mov	r2, r3
 800b0ac:	f7fc f9f8 	bl	80074a0 <_read>
 800b0b0:	1c43      	adds	r3, r0, #1
 800b0b2:	d102      	bne.n	800b0ba <_read_r+0x1e>
 800b0b4:	6823      	ldr	r3, [r4, #0]
 800b0b6:	b103      	cbz	r3, 800b0ba <_read_r+0x1e>
 800b0b8:	602b      	str	r3, [r5, #0]
 800b0ba:	bd38      	pop	{r3, r4, r5, pc}
 800b0bc:	20000984 	.word	0x20000984

0800b0c0 <_realloc_r>:
 800b0c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0c4:	4682      	mov	sl, r0
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	b929      	cbnz	r1, 800b0d6 <_realloc_r+0x16>
 800b0ca:	4611      	mov	r1, r2
 800b0cc:	b003      	add	sp, #12
 800b0ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d2:	f7fe bf83 	b.w	8009fdc <_malloc_r>
 800b0d6:	9201      	str	r2, [sp, #4]
 800b0d8:	f7ff f99a 	bl	800a410 <__malloc_lock>
 800b0dc:	9a01      	ldr	r2, [sp, #4]
 800b0de:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b0e2:	f102 080b 	add.w	r8, r2, #11
 800b0e6:	f1b8 0f16 	cmp.w	r8, #22
 800b0ea:	f1a4 0908 	sub.w	r9, r4, #8
 800b0ee:	f025 0603 	bic.w	r6, r5, #3
 800b0f2:	d90a      	bls.n	800b10a <_realloc_r+0x4a>
 800b0f4:	f038 0807 	bics.w	r8, r8, #7
 800b0f8:	d509      	bpl.n	800b10e <_realloc_r+0x4e>
 800b0fa:	230c      	movs	r3, #12
 800b0fc:	f8ca 3000 	str.w	r3, [sl]
 800b100:	2700      	movs	r7, #0
 800b102:	4638      	mov	r0, r7
 800b104:	b003      	add	sp, #12
 800b106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b10a:	f04f 0810 	mov.w	r8, #16
 800b10e:	4590      	cmp	r8, r2
 800b110:	d3f3      	bcc.n	800b0fa <_realloc_r+0x3a>
 800b112:	45b0      	cmp	r8, r6
 800b114:	f340 8145 	ble.w	800b3a2 <_realloc_r+0x2e2>
 800b118:	4ba8      	ldr	r3, [pc, #672]	; (800b3bc <_realloc_r+0x2fc>)
 800b11a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800b11e:	eb09 0106 	add.w	r1, r9, r6
 800b122:	4571      	cmp	r1, lr
 800b124:	469b      	mov	fp, r3
 800b126:	684b      	ldr	r3, [r1, #4]
 800b128:	d005      	beq.n	800b136 <_realloc_r+0x76>
 800b12a:	f023 0001 	bic.w	r0, r3, #1
 800b12e:	4408      	add	r0, r1
 800b130:	6840      	ldr	r0, [r0, #4]
 800b132:	07c7      	lsls	r7, r0, #31
 800b134:	d447      	bmi.n	800b1c6 <_realloc_r+0x106>
 800b136:	f023 0303 	bic.w	r3, r3, #3
 800b13a:	4571      	cmp	r1, lr
 800b13c:	eb06 0703 	add.w	r7, r6, r3
 800b140:	d119      	bne.n	800b176 <_realloc_r+0xb6>
 800b142:	f108 0010 	add.w	r0, r8, #16
 800b146:	4287      	cmp	r7, r0
 800b148:	db3f      	blt.n	800b1ca <_realloc_r+0x10a>
 800b14a:	eb09 0308 	add.w	r3, r9, r8
 800b14e:	eba7 0708 	sub.w	r7, r7, r8
 800b152:	f047 0701 	orr.w	r7, r7, #1
 800b156:	f8cb 3008 	str.w	r3, [fp, #8]
 800b15a:	605f      	str	r7, [r3, #4]
 800b15c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b160:	f003 0301 	and.w	r3, r3, #1
 800b164:	ea43 0308 	orr.w	r3, r3, r8
 800b168:	f844 3c04 	str.w	r3, [r4, #-4]
 800b16c:	4650      	mov	r0, sl
 800b16e:	f7ff f955 	bl	800a41c <__malloc_unlock>
 800b172:	4627      	mov	r7, r4
 800b174:	e7c5      	b.n	800b102 <_realloc_r+0x42>
 800b176:	45b8      	cmp	r8, r7
 800b178:	dc27      	bgt.n	800b1ca <_realloc_r+0x10a>
 800b17a:	68cb      	ldr	r3, [r1, #12]
 800b17c:	688a      	ldr	r2, [r1, #8]
 800b17e:	60d3      	str	r3, [r2, #12]
 800b180:	609a      	str	r2, [r3, #8]
 800b182:	eba7 0008 	sub.w	r0, r7, r8
 800b186:	280f      	cmp	r0, #15
 800b188:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b18c:	eb09 0207 	add.w	r2, r9, r7
 800b190:	f240 8109 	bls.w	800b3a6 <_realloc_r+0x2e6>
 800b194:	eb09 0108 	add.w	r1, r9, r8
 800b198:	f003 0301 	and.w	r3, r3, #1
 800b19c:	ea43 0308 	orr.w	r3, r3, r8
 800b1a0:	f040 0001 	orr.w	r0, r0, #1
 800b1a4:	f8c9 3004 	str.w	r3, [r9, #4]
 800b1a8:	6048      	str	r0, [r1, #4]
 800b1aa:	6853      	ldr	r3, [r2, #4]
 800b1ac:	f043 0301 	orr.w	r3, r3, #1
 800b1b0:	6053      	str	r3, [r2, #4]
 800b1b2:	3108      	adds	r1, #8
 800b1b4:	4650      	mov	r0, sl
 800b1b6:	f7fe fdb1 	bl	8009d1c <_free_r>
 800b1ba:	4650      	mov	r0, sl
 800b1bc:	f7ff f92e 	bl	800a41c <__malloc_unlock>
 800b1c0:	f109 0708 	add.w	r7, r9, #8
 800b1c4:	e79d      	b.n	800b102 <_realloc_r+0x42>
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	07e8      	lsls	r0, r5, #31
 800b1cc:	f100 8084 	bmi.w	800b2d8 <_realloc_r+0x218>
 800b1d0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b1d4:	eba9 0505 	sub.w	r5, r9, r5
 800b1d8:	6868      	ldr	r0, [r5, #4]
 800b1da:	f020 0003 	bic.w	r0, r0, #3
 800b1de:	4430      	add	r0, r6
 800b1e0:	2900      	cmp	r1, #0
 800b1e2:	d076      	beq.n	800b2d2 <_realloc_r+0x212>
 800b1e4:	4571      	cmp	r1, lr
 800b1e6:	d150      	bne.n	800b28a <_realloc_r+0x1ca>
 800b1e8:	4403      	add	r3, r0
 800b1ea:	f108 0110 	add.w	r1, r8, #16
 800b1ee:	428b      	cmp	r3, r1
 800b1f0:	db6f      	blt.n	800b2d2 <_realloc_r+0x212>
 800b1f2:	462f      	mov	r7, r5
 800b1f4:	68ea      	ldr	r2, [r5, #12]
 800b1f6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800b1fa:	60ca      	str	r2, [r1, #12]
 800b1fc:	6091      	str	r1, [r2, #8]
 800b1fe:	1f32      	subs	r2, r6, #4
 800b200:	2a24      	cmp	r2, #36	; 0x24
 800b202:	d83b      	bhi.n	800b27c <_realloc_r+0x1bc>
 800b204:	2a13      	cmp	r2, #19
 800b206:	d936      	bls.n	800b276 <_realloc_r+0x1b6>
 800b208:	6821      	ldr	r1, [r4, #0]
 800b20a:	60a9      	str	r1, [r5, #8]
 800b20c:	6861      	ldr	r1, [r4, #4]
 800b20e:	60e9      	str	r1, [r5, #12]
 800b210:	2a1b      	cmp	r2, #27
 800b212:	d81c      	bhi.n	800b24e <_realloc_r+0x18e>
 800b214:	f105 0210 	add.w	r2, r5, #16
 800b218:	f104 0108 	add.w	r1, r4, #8
 800b21c:	6808      	ldr	r0, [r1, #0]
 800b21e:	6010      	str	r0, [r2, #0]
 800b220:	6848      	ldr	r0, [r1, #4]
 800b222:	6050      	str	r0, [r2, #4]
 800b224:	6889      	ldr	r1, [r1, #8]
 800b226:	6091      	str	r1, [r2, #8]
 800b228:	eb05 0208 	add.w	r2, r5, r8
 800b22c:	eba3 0308 	sub.w	r3, r3, r8
 800b230:	f043 0301 	orr.w	r3, r3, #1
 800b234:	f8cb 2008 	str.w	r2, [fp, #8]
 800b238:	6053      	str	r3, [r2, #4]
 800b23a:	686b      	ldr	r3, [r5, #4]
 800b23c:	f003 0301 	and.w	r3, r3, #1
 800b240:	ea43 0308 	orr.w	r3, r3, r8
 800b244:	606b      	str	r3, [r5, #4]
 800b246:	4650      	mov	r0, sl
 800b248:	f7ff f8e8 	bl	800a41c <__malloc_unlock>
 800b24c:	e759      	b.n	800b102 <_realloc_r+0x42>
 800b24e:	68a1      	ldr	r1, [r4, #8]
 800b250:	6129      	str	r1, [r5, #16]
 800b252:	68e1      	ldr	r1, [r4, #12]
 800b254:	6169      	str	r1, [r5, #20]
 800b256:	2a24      	cmp	r2, #36	; 0x24
 800b258:	bf01      	itttt	eq
 800b25a:	6922      	ldreq	r2, [r4, #16]
 800b25c:	61aa      	streq	r2, [r5, #24]
 800b25e:	6960      	ldreq	r0, [r4, #20]
 800b260:	61e8      	streq	r0, [r5, #28]
 800b262:	bf19      	ittee	ne
 800b264:	f105 0218 	addne.w	r2, r5, #24
 800b268:	f104 0110 	addne.w	r1, r4, #16
 800b26c:	f105 0220 	addeq.w	r2, r5, #32
 800b270:	f104 0118 	addeq.w	r1, r4, #24
 800b274:	e7d2      	b.n	800b21c <_realloc_r+0x15c>
 800b276:	463a      	mov	r2, r7
 800b278:	4621      	mov	r1, r4
 800b27a:	e7cf      	b.n	800b21c <_realloc_r+0x15c>
 800b27c:	4621      	mov	r1, r4
 800b27e:	4638      	mov	r0, r7
 800b280:	9301      	str	r3, [sp, #4]
 800b282:	f7ff fef1 	bl	800b068 <memmove>
 800b286:	9b01      	ldr	r3, [sp, #4]
 800b288:	e7ce      	b.n	800b228 <_realloc_r+0x168>
 800b28a:	18c7      	adds	r7, r0, r3
 800b28c:	45b8      	cmp	r8, r7
 800b28e:	dc20      	bgt.n	800b2d2 <_realloc_r+0x212>
 800b290:	68cb      	ldr	r3, [r1, #12]
 800b292:	688a      	ldr	r2, [r1, #8]
 800b294:	60d3      	str	r3, [r2, #12]
 800b296:	609a      	str	r2, [r3, #8]
 800b298:	4628      	mov	r0, r5
 800b29a:	68eb      	ldr	r3, [r5, #12]
 800b29c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b2a0:	60d3      	str	r3, [r2, #12]
 800b2a2:	609a      	str	r2, [r3, #8]
 800b2a4:	1f32      	subs	r2, r6, #4
 800b2a6:	2a24      	cmp	r2, #36	; 0x24
 800b2a8:	d842      	bhi.n	800b330 <_realloc_r+0x270>
 800b2aa:	2a13      	cmp	r2, #19
 800b2ac:	d93e      	bls.n	800b32c <_realloc_r+0x26c>
 800b2ae:	6823      	ldr	r3, [r4, #0]
 800b2b0:	60ab      	str	r3, [r5, #8]
 800b2b2:	6863      	ldr	r3, [r4, #4]
 800b2b4:	60eb      	str	r3, [r5, #12]
 800b2b6:	2a1b      	cmp	r2, #27
 800b2b8:	d824      	bhi.n	800b304 <_realloc_r+0x244>
 800b2ba:	f105 0010 	add.w	r0, r5, #16
 800b2be:	f104 0308 	add.w	r3, r4, #8
 800b2c2:	681a      	ldr	r2, [r3, #0]
 800b2c4:	6002      	str	r2, [r0, #0]
 800b2c6:	685a      	ldr	r2, [r3, #4]
 800b2c8:	6042      	str	r2, [r0, #4]
 800b2ca:	689b      	ldr	r3, [r3, #8]
 800b2cc:	6083      	str	r3, [r0, #8]
 800b2ce:	46a9      	mov	r9, r5
 800b2d0:	e757      	b.n	800b182 <_realloc_r+0xc2>
 800b2d2:	4580      	cmp	r8, r0
 800b2d4:	4607      	mov	r7, r0
 800b2d6:	dddf      	ble.n	800b298 <_realloc_r+0x1d8>
 800b2d8:	4611      	mov	r1, r2
 800b2da:	4650      	mov	r0, sl
 800b2dc:	f7fe fe7e 	bl	8009fdc <_malloc_r>
 800b2e0:	4607      	mov	r7, r0
 800b2e2:	2800      	cmp	r0, #0
 800b2e4:	d0af      	beq.n	800b246 <_realloc_r+0x186>
 800b2e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b2ea:	f023 0301 	bic.w	r3, r3, #1
 800b2ee:	f1a0 0208 	sub.w	r2, r0, #8
 800b2f2:	444b      	add	r3, r9
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d11f      	bne.n	800b338 <_realloc_r+0x278>
 800b2f8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b2fc:	f027 0703 	bic.w	r7, r7, #3
 800b300:	4437      	add	r7, r6
 800b302:	e73e      	b.n	800b182 <_realloc_r+0xc2>
 800b304:	68a3      	ldr	r3, [r4, #8]
 800b306:	612b      	str	r3, [r5, #16]
 800b308:	68e3      	ldr	r3, [r4, #12]
 800b30a:	616b      	str	r3, [r5, #20]
 800b30c:	2a24      	cmp	r2, #36	; 0x24
 800b30e:	bf01      	itttt	eq
 800b310:	6923      	ldreq	r3, [r4, #16]
 800b312:	61ab      	streq	r3, [r5, #24]
 800b314:	6962      	ldreq	r2, [r4, #20]
 800b316:	61ea      	streq	r2, [r5, #28]
 800b318:	bf19      	ittee	ne
 800b31a:	f105 0018 	addne.w	r0, r5, #24
 800b31e:	f104 0310 	addne.w	r3, r4, #16
 800b322:	f105 0020 	addeq.w	r0, r5, #32
 800b326:	f104 0318 	addeq.w	r3, r4, #24
 800b32a:	e7ca      	b.n	800b2c2 <_realloc_r+0x202>
 800b32c:	4623      	mov	r3, r4
 800b32e:	e7c8      	b.n	800b2c2 <_realloc_r+0x202>
 800b330:	4621      	mov	r1, r4
 800b332:	f7ff fe99 	bl	800b068 <memmove>
 800b336:	e7ca      	b.n	800b2ce <_realloc_r+0x20e>
 800b338:	1f32      	subs	r2, r6, #4
 800b33a:	2a24      	cmp	r2, #36	; 0x24
 800b33c:	d82d      	bhi.n	800b39a <_realloc_r+0x2da>
 800b33e:	2a13      	cmp	r2, #19
 800b340:	d928      	bls.n	800b394 <_realloc_r+0x2d4>
 800b342:	6823      	ldr	r3, [r4, #0]
 800b344:	6003      	str	r3, [r0, #0]
 800b346:	6863      	ldr	r3, [r4, #4]
 800b348:	6043      	str	r3, [r0, #4]
 800b34a:	2a1b      	cmp	r2, #27
 800b34c:	d80e      	bhi.n	800b36c <_realloc_r+0x2ac>
 800b34e:	f100 0308 	add.w	r3, r0, #8
 800b352:	f104 0208 	add.w	r2, r4, #8
 800b356:	6811      	ldr	r1, [r2, #0]
 800b358:	6019      	str	r1, [r3, #0]
 800b35a:	6851      	ldr	r1, [r2, #4]
 800b35c:	6059      	str	r1, [r3, #4]
 800b35e:	6892      	ldr	r2, [r2, #8]
 800b360:	609a      	str	r2, [r3, #8]
 800b362:	4621      	mov	r1, r4
 800b364:	4650      	mov	r0, sl
 800b366:	f7fe fcd9 	bl	8009d1c <_free_r>
 800b36a:	e76c      	b.n	800b246 <_realloc_r+0x186>
 800b36c:	68a3      	ldr	r3, [r4, #8]
 800b36e:	6083      	str	r3, [r0, #8]
 800b370:	68e3      	ldr	r3, [r4, #12]
 800b372:	60c3      	str	r3, [r0, #12]
 800b374:	2a24      	cmp	r2, #36	; 0x24
 800b376:	bf01      	itttt	eq
 800b378:	6923      	ldreq	r3, [r4, #16]
 800b37a:	6103      	streq	r3, [r0, #16]
 800b37c:	6961      	ldreq	r1, [r4, #20]
 800b37e:	6141      	streq	r1, [r0, #20]
 800b380:	bf19      	ittee	ne
 800b382:	f100 0310 	addne.w	r3, r0, #16
 800b386:	f104 0210 	addne.w	r2, r4, #16
 800b38a:	f100 0318 	addeq.w	r3, r0, #24
 800b38e:	f104 0218 	addeq.w	r2, r4, #24
 800b392:	e7e0      	b.n	800b356 <_realloc_r+0x296>
 800b394:	4603      	mov	r3, r0
 800b396:	4622      	mov	r2, r4
 800b398:	e7dd      	b.n	800b356 <_realloc_r+0x296>
 800b39a:	4621      	mov	r1, r4
 800b39c:	f7ff fe64 	bl	800b068 <memmove>
 800b3a0:	e7df      	b.n	800b362 <_realloc_r+0x2a2>
 800b3a2:	4637      	mov	r7, r6
 800b3a4:	e6ed      	b.n	800b182 <_realloc_r+0xc2>
 800b3a6:	f003 0301 	and.w	r3, r3, #1
 800b3aa:	431f      	orrs	r7, r3
 800b3ac:	f8c9 7004 	str.w	r7, [r9, #4]
 800b3b0:	6853      	ldr	r3, [r2, #4]
 800b3b2:	f043 0301 	orr.w	r3, r3, #1
 800b3b6:	6053      	str	r3, [r2, #4]
 800b3b8:	e6ff      	b.n	800b1ba <_realloc_r+0xfa>
 800b3ba:	bf00      	nop
 800b3bc:	20000100 	.word	0x20000100

0800b3c0 <__swbuf_r>:
 800b3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3c2:	460e      	mov	r6, r1
 800b3c4:	4614      	mov	r4, r2
 800b3c6:	4605      	mov	r5, r0
 800b3c8:	b118      	cbz	r0, 800b3d2 <__swbuf_r+0x12>
 800b3ca:	6983      	ldr	r3, [r0, #24]
 800b3cc:	b90b      	cbnz	r3, 800b3d2 <__swbuf_r+0x12>
 800b3ce:	f7fe fbcf 	bl	8009b70 <__sinit>
 800b3d2:	4b27      	ldr	r3, [pc, #156]	; (800b470 <__swbuf_r+0xb0>)
 800b3d4:	429c      	cmp	r4, r3
 800b3d6:	d12f      	bne.n	800b438 <__swbuf_r+0x78>
 800b3d8:	686c      	ldr	r4, [r5, #4]
 800b3da:	69a3      	ldr	r3, [r4, #24]
 800b3dc:	60a3      	str	r3, [r4, #8]
 800b3de:	89a3      	ldrh	r3, [r4, #12]
 800b3e0:	0719      	lsls	r1, r3, #28
 800b3e2:	d533      	bpl.n	800b44c <__swbuf_r+0x8c>
 800b3e4:	6923      	ldr	r3, [r4, #16]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d030      	beq.n	800b44c <__swbuf_r+0x8c>
 800b3ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ee:	b2f6      	uxtb	r6, r6
 800b3f0:	049a      	lsls	r2, r3, #18
 800b3f2:	4637      	mov	r7, r6
 800b3f4:	d534      	bpl.n	800b460 <__swbuf_r+0xa0>
 800b3f6:	6923      	ldr	r3, [r4, #16]
 800b3f8:	6820      	ldr	r0, [r4, #0]
 800b3fa:	1ac0      	subs	r0, r0, r3
 800b3fc:	6963      	ldr	r3, [r4, #20]
 800b3fe:	4298      	cmp	r0, r3
 800b400:	db04      	blt.n	800b40c <__swbuf_r+0x4c>
 800b402:	4621      	mov	r1, r4
 800b404:	4628      	mov	r0, r5
 800b406:	f7fe fb1f 	bl	8009a48 <_fflush_r>
 800b40a:	bb28      	cbnz	r0, 800b458 <__swbuf_r+0x98>
 800b40c:	68a3      	ldr	r3, [r4, #8]
 800b40e:	3b01      	subs	r3, #1
 800b410:	60a3      	str	r3, [r4, #8]
 800b412:	6823      	ldr	r3, [r4, #0]
 800b414:	1c5a      	adds	r2, r3, #1
 800b416:	6022      	str	r2, [r4, #0]
 800b418:	701e      	strb	r6, [r3, #0]
 800b41a:	6963      	ldr	r3, [r4, #20]
 800b41c:	3001      	adds	r0, #1
 800b41e:	4298      	cmp	r0, r3
 800b420:	d004      	beq.n	800b42c <__swbuf_r+0x6c>
 800b422:	89a3      	ldrh	r3, [r4, #12]
 800b424:	07db      	lsls	r3, r3, #31
 800b426:	d519      	bpl.n	800b45c <__swbuf_r+0x9c>
 800b428:	2e0a      	cmp	r6, #10
 800b42a:	d117      	bne.n	800b45c <__swbuf_r+0x9c>
 800b42c:	4621      	mov	r1, r4
 800b42e:	4628      	mov	r0, r5
 800b430:	f7fe fb0a 	bl	8009a48 <_fflush_r>
 800b434:	b190      	cbz	r0, 800b45c <__swbuf_r+0x9c>
 800b436:	e00f      	b.n	800b458 <__swbuf_r+0x98>
 800b438:	4b0e      	ldr	r3, [pc, #56]	; (800b474 <__swbuf_r+0xb4>)
 800b43a:	429c      	cmp	r4, r3
 800b43c:	d101      	bne.n	800b442 <__swbuf_r+0x82>
 800b43e:	68ac      	ldr	r4, [r5, #8]
 800b440:	e7cb      	b.n	800b3da <__swbuf_r+0x1a>
 800b442:	4b0d      	ldr	r3, [pc, #52]	; (800b478 <__swbuf_r+0xb8>)
 800b444:	429c      	cmp	r4, r3
 800b446:	bf08      	it	eq
 800b448:	68ec      	ldreq	r4, [r5, #12]
 800b44a:	e7c6      	b.n	800b3da <__swbuf_r+0x1a>
 800b44c:	4621      	mov	r1, r4
 800b44e:	4628      	mov	r0, r5
 800b450:	f7fd fb9e 	bl	8008b90 <__swsetup_r>
 800b454:	2800      	cmp	r0, #0
 800b456:	d0c8      	beq.n	800b3ea <__swbuf_r+0x2a>
 800b458:	f04f 37ff 	mov.w	r7, #4294967295
 800b45c:	4638      	mov	r0, r7
 800b45e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b460:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b464:	81a3      	strh	r3, [r4, #12]
 800b466:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b468:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b46c:	6663      	str	r3, [r4, #100]	; 0x64
 800b46e:	e7c2      	b.n	800b3f6 <__swbuf_r+0x36>
 800b470:	0800b670 	.word	0x0800b670
 800b474:	0800b690 	.word	0x0800b690
 800b478:	0800b650 	.word	0x0800b650

0800b47c <_wcrtomb_r>:
 800b47c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b47e:	4605      	mov	r5, r0
 800b480:	b085      	sub	sp, #20
 800b482:	461e      	mov	r6, r3
 800b484:	460f      	mov	r7, r1
 800b486:	4c0f      	ldr	r4, [pc, #60]	; (800b4c4 <_wcrtomb_r+0x48>)
 800b488:	b991      	cbnz	r1, 800b4b0 <_wcrtomb_r+0x34>
 800b48a:	6822      	ldr	r2, [r4, #0]
 800b48c:	490e      	ldr	r1, [pc, #56]	; (800b4c8 <_wcrtomb_r+0x4c>)
 800b48e:	6a12      	ldr	r2, [r2, #32]
 800b490:	2a00      	cmp	r2, #0
 800b492:	bf08      	it	eq
 800b494:	460a      	moveq	r2, r1
 800b496:	a901      	add	r1, sp, #4
 800b498:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800b49c:	463a      	mov	r2, r7
 800b49e:	47a0      	blx	r4
 800b4a0:	1c43      	adds	r3, r0, #1
 800b4a2:	bf01      	itttt	eq
 800b4a4:	2300      	moveq	r3, #0
 800b4a6:	6033      	streq	r3, [r6, #0]
 800b4a8:	238a      	moveq	r3, #138	; 0x8a
 800b4aa:	602b      	streq	r3, [r5, #0]
 800b4ac:	b005      	add	sp, #20
 800b4ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4b0:	6824      	ldr	r4, [r4, #0]
 800b4b2:	4f05      	ldr	r7, [pc, #20]	; (800b4c8 <_wcrtomb_r+0x4c>)
 800b4b4:	6a24      	ldr	r4, [r4, #32]
 800b4b6:	2c00      	cmp	r4, #0
 800b4b8:	bf08      	it	eq
 800b4ba:	463c      	moveq	r4, r7
 800b4bc:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800b4c0:	e7ed      	b.n	800b49e <_wcrtomb_r+0x22>
 800b4c2:	bf00      	nop
 800b4c4:	2000000c 	.word	0x2000000c
 800b4c8:	20000510 	.word	0x20000510

0800b4cc <__ascii_wctomb>:
 800b4cc:	b149      	cbz	r1, 800b4e2 <__ascii_wctomb+0x16>
 800b4ce:	2aff      	cmp	r2, #255	; 0xff
 800b4d0:	bf85      	ittet	hi
 800b4d2:	238a      	movhi	r3, #138	; 0x8a
 800b4d4:	6003      	strhi	r3, [r0, #0]
 800b4d6:	700a      	strbls	r2, [r1, #0]
 800b4d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800b4dc:	bf98      	it	ls
 800b4de:	2001      	movls	r0, #1
 800b4e0:	4770      	bx	lr
 800b4e2:	4608      	mov	r0, r1
 800b4e4:	4770      	bx	lr

0800b4e6 <abort>:
 800b4e6:	b508      	push	{r3, lr}
 800b4e8:	2006      	movs	r0, #6
 800b4ea:	f000 f82b 	bl	800b544 <raise>
 800b4ee:	2001      	movs	r0, #1
 800b4f0:	f7fb ffcc 	bl	800748c <_exit>

0800b4f4 <_raise_r>:
 800b4f4:	291f      	cmp	r1, #31
 800b4f6:	b538      	push	{r3, r4, r5, lr}
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	460d      	mov	r5, r1
 800b4fc:	d904      	bls.n	800b508 <_raise_r+0x14>
 800b4fe:	2316      	movs	r3, #22
 800b500:	6003      	str	r3, [r0, #0]
 800b502:	f04f 30ff 	mov.w	r0, #4294967295
 800b506:	bd38      	pop	{r3, r4, r5, pc}
 800b508:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b50a:	b112      	cbz	r2, 800b512 <_raise_r+0x1e>
 800b50c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b510:	b94b      	cbnz	r3, 800b526 <_raise_r+0x32>
 800b512:	4620      	mov	r0, r4
 800b514:	f000 f830 	bl	800b578 <_getpid_r>
 800b518:	462a      	mov	r2, r5
 800b51a:	4601      	mov	r1, r0
 800b51c:	4620      	mov	r0, r4
 800b51e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b522:	f000 b817 	b.w	800b554 <_kill_r>
 800b526:	2b01      	cmp	r3, #1
 800b528:	d00a      	beq.n	800b540 <_raise_r+0x4c>
 800b52a:	1c59      	adds	r1, r3, #1
 800b52c:	d103      	bne.n	800b536 <_raise_r+0x42>
 800b52e:	2316      	movs	r3, #22
 800b530:	6003      	str	r3, [r0, #0]
 800b532:	2001      	movs	r0, #1
 800b534:	bd38      	pop	{r3, r4, r5, pc}
 800b536:	2400      	movs	r4, #0
 800b538:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b53c:	4628      	mov	r0, r5
 800b53e:	4798      	blx	r3
 800b540:	2000      	movs	r0, #0
 800b542:	bd38      	pop	{r3, r4, r5, pc}

0800b544 <raise>:
 800b544:	4b02      	ldr	r3, [pc, #8]	; (800b550 <raise+0xc>)
 800b546:	4601      	mov	r1, r0
 800b548:	6818      	ldr	r0, [r3, #0]
 800b54a:	f7ff bfd3 	b.w	800b4f4 <_raise_r>
 800b54e:	bf00      	nop
 800b550:	2000000c 	.word	0x2000000c

0800b554 <_kill_r>:
 800b554:	b538      	push	{r3, r4, r5, lr}
 800b556:	4c07      	ldr	r4, [pc, #28]	; (800b574 <_kill_r+0x20>)
 800b558:	2300      	movs	r3, #0
 800b55a:	4605      	mov	r5, r0
 800b55c:	4608      	mov	r0, r1
 800b55e:	4611      	mov	r1, r2
 800b560:	6023      	str	r3, [r4, #0]
 800b562:	f7fb ff83 	bl	800746c <_kill>
 800b566:	1c43      	adds	r3, r0, #1
 800b568:	d102      	bne.n	800b570 <_kill_r+0x1c>
 800b56a:	6823      	ldr	r3, [r4, #0]
 800b56c:	b103      	cbz	r3, 800b570 <_kill_r+0x1c>
 800b56e:	602b      	str	r3, [r5, #0]
 800b570:	bd38      	pop	{r3, r4, r5, pc}
 800b572:	bf00      	nop
 800b574:	20000984 	.word	0x20000984

0800b578 <_getpid_r>:
 800b578:	f7fb bf70 	b.w	800745c <_getpid>

0800b57c <_init>:
 800b57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b57e:	bf00      	nop
 800b580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b582:	bc08      	pop	{r3}
 800b584:	469e      	mov	lr, r3
 800b586:	4770      	bx	lr

0800b588 <_fini>:
 800b588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58a:	bf00      	nop
 800b58c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b58e:	bc08      	pop	{r3}
 800b590:	469e      	mov	lr, r3
 800b592:	4770      	bx	lr
