<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="DDR2/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_arb_select.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_bank_common.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_bank_state.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_col_mach.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_mc.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_rank_common.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/DDR2.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ecc/mig_7series_v1_9_ecc_buf.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ecc/mig_7series_v1_9_ecc_dec_fix.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ecc/mig_7series_v1_9_ecc_gen.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ecc/mig_7series_v1_9_ecc_merge_enc.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_std.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal_hr.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl_off_delay.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ui/mig_7series_v1_9_ui_top.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="DDR2/user_design/constraints/DDR2.ucf" xil_pn:type="FILE_UCF"/>
  </files>

  <properties>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device" xil_pn:value="xc7a100t" xil_pn:valueState="default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Artix7" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Stop View" xil_pn:value="PreSynthesis" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Module|DDR2" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="DDR2/user_design/rtl/DDR2.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/DDR2" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Package" xil_pn:value="csg324" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog" xil_pn:valueState="default"/>
    <property xil_pn:name="Project Generator" xil_pn:value="CoreGen" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-1" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_DesignName" xil_pn:value="DDR2" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="artix7" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2015-11-27T11:25:11" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="BAB2348310A240EFB8E53A98D8EF5212" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings>
    <binding xil_pn:location="/DDR2" xil_pn:name="DDR2/user_design/constraints/DDR2.ucf"/>
  </bindings>

  <libraries/>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
