// Seed: 125227147
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = (1'b0);
  wire id_3;
  assign id_1 = 1;
  localparam id_4 = -1;
  wor \id_6 = id_1;
  wire id_7;
  longint id_8 = \id_6 ;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input supply0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign id_3 = -1;
  if (id_8) wire id_11;
  wire id_12, \id_13 , id_14;
  wire id_15;
  xnor primCall (id_5, id_10, id_0, id_2, id_6, id_8, id_1, id_4);
  wire id_16;
endmodule
