{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460878075906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460878075907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 00:27:55 2016 " "Processing started: Sun Apr 17 00:27:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460878075907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460878075907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fr_sram_demo -c fr_sram_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fr_sram_demo -c fr_sram_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460878075907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460878076969 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexEncoder.v(31) " "Verilog HDL warning at hexEncoder.v(31): extended using \"x\" or \"z\"" {  } { { "../HexEncoder/hexEncoder.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/HexEncoder/hexEncoder.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460878077134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/hexencoder/hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/hexencoder/hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "../HexEncoder/hexEncoder.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/HexEncoder/hexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../file_register/shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../file_register/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../file_register/register_32bit/register_32bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/file_register/file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077179 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "../file_register/file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460878077186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460878077187 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460878077187 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460878077187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077188 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fr_sram_demo.v(68) " "Verilog HDL warning at fr_sram_demo.v(68): extended using \"x\" or \"z\"" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460878077196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460878077196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460878077197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460878077197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460878077197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460878077197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fr_sram_demo.v(23) " "Verilog HDL Declaration information at fr_sram_demo.v(23): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460878077197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fr_sram_demo.v 3 3 " "Found 3 design units, including 3 entities, in source file fr_sram_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fr_sram_demo " "Found entity 1: fr_sram_demo" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077199 ""} { "Info" "ISGN_ENTITY_NAME" "2 fr_sram_demo_sm " "Found entity 2: fr_sram_demo_sm" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077199 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460878077199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460878077199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fr_sram_demo " "Elaborating entity \"fr_sram_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460878077281 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR fr_sram_demo.v(22) " "Output port \"LEDR\" at fr_sram_demo.v(22) has no driver" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460878077290 "|fr_sram_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "fr_sram_demo.v" "clock_divider" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fr_sram_demo_sm fr_sram_demo_sm:state_mach " "Elaborating entity \"fr_sram_demo_sm\" for hierarchy \"fr_sram_demo_sm:state_mach\"" {  } { { "fr_sram_demo.v" "state_mach" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077455 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst fr_sram_demo.v(170) " "Verilog HDL warning at fr_sram_demo.v(170): object rst used but never assigned" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 170 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1460878077456 "|fr_sram_demo|fr_sram_demo_sm:state_mach"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rst 0 fr_sram_demo.v(170) " "Net \"rst\" at fr_sram_demo.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "fr_sram_demo.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1460878077461 "|fr_sram_demo|fr_sram_demo_sm:state_mach"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register file_register:reg_file " "Elaborating entity \"file_register\" for hierarchy \"file_register:reg_file\"" {  } { { "fr_sram_demo.v" "reg_file" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register_low file_register:reg_file\|file_register_low:FILE_REG_HW " "Elaborating entity \"file_register_low\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\"" {  } { { "../file_register/file_register.v" "FILE_REG_HW" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 file_register:reg_file\|file_register_low:FILE_REG_HW\|mux_2to1:WRITE\[0\].mux " "Elaborating entity \"mux_2to1\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|mux_2to1:WRITE\[0\].mux\"" {  } { { "../file_register/file_register.v" "WRITE\[0\].mux" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder\"" {  } { { "../file_register/file_register.v" "write_decoder" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../file_register/file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../file_register/register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878077981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "fr_sram_demo.v" "memory" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878081177 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs sram.v(42) " "Verilog HDL Always Construct warning at sram.v(42): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460878081192 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460878081192 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460878081192 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bus sram.v(44) " "Verilog HDL Always Construct warning at sram.v(44): variable \"data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460878081192 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460878081193 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460878081193 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sram_data_bus sram.v(46) " "Verilog HDL Always Construct warning at sram.v(46): variable \"sram_data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460878081193 "|fr_sram_demo|sram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(41) " "Verilog HDL Always Construct warning at sram.v(41): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460878081193 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(42) " "Inferred latch for \"mdr\[0\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081224 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(42) " "Inferred latch for \"mdr\[1\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081224 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(42) " "Inferred latch for \"mdr\[2\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081225 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(42) " "Inferred latch for \"mdr\[3\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081225 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(42) " "Inferred latch for \"mdr\[4\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081225 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(42) " "Inferred latch for \"mdr\[5\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081225 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(42) " "Inferred latch for \"mdr\[6\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081225 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(42) " "Inferred latch for \"mdr\[7\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081225 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(42) " "Inferred latch for \"mdr\[8\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081225 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(42) " "Inferred latch for \"mdr\[9\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081226 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(42) " "Inferred latch for \"mdr\[10\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081226 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(42) " "Inferred latch for \"mdr\[11\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081226 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(42) " "Inferred latch for \"mdr\[12\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081226 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(42) " "Inferred latch for \"mdr\[13\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081226 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(42) " "Inferred latch for \"mdr\[14\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081226 "|fr_sram_demo|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(42) " "Inferred latch for \"mdr\[15\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460878081226 "|fr_sram_demo|sram:memory"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hex0 hexEncoder " "Node instance \"hex0\" instantiates undefined entity \"hexEncoder\"" {  } { { "fr_sram_demo.v" "hex0" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 39 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878081251 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hex1 hexEncoder " "Node instance \"hex1\" instantiates undefined entity \"hexEncoder\"" {  } { { "fr_sram_demo.v" "hex1" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878081251 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hex2 hexEncoder " "Node instance \"hex2\" instantiates undefined entity \"hexEncoder\"" {  } { { "fr_sram_demo.v" "hex2" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878081251 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hex3 hexEncoder " "Node instance \"hex3\" instantiates undefined entity \"hexEncoder\"" {  } { { "fr_sram_demo.v" "hex3" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878081252 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hex4 hexEncoder " "Node instance \"hex4\" instantiates undefined entity \"hexEncoder\"" {  } { { "fr_sram_demo.v" "hex4" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878081252 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hex5 hexEncoder " "Node instance \"hex5\" instantiates undefined entity \"hexEncoder\"" {  } { { "fr_sram_demo.v" "hex5" { Text "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/fr_sram_demo.v" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460878081252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/output_files/fr_sram_demo.map.smsg " "Generated suppressed messages file C:/EE_469/git/EE469/Lab2/verilog/fr_sram_demo/output_files/fr_sram_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460878081350 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460878081967 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 17 00:28:01 2016 " "Processing ended: Sun Apr 17 00:28:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460878081967 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460878081967 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460878081967 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460878081967 ""}
