---
title: Brute Force Techniques I
description: This is a description
pubDate: 05-11-23
tags:
	- labs/4th-sem
---

## Verilog Code

```verilog
module flipFlop(
    input d, clk, reset,
    output reg q
);
    always @(posedge clk) begin
        if (!reset) q = 0;
        else q = d;
    end
endmodule
```

## Waveform

![Untitled](https://prod-files-secure.s3.us-west-2.amazonaws.com/da3a4f3a-a694-4c1d-bcb4-b25d50a7db8e/20fd5a39-e813-4854-bad4-475dffb18721/Untitled.png)

## Schematic

![Untitled](https://prod-files-secure.s3.us-west-2.amazonaws.com/da3a4f3a-a694-4c1d-bcb4-b25d50a7db8e/e3f42249-8343-40bc-b3d8-63b6982b0de9/Untitled.png)
