<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 61: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 62: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 63: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 64: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 65: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 66: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 67: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 68: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 69: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 70: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 71: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 72: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 73: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 74: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 75: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 76: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 77: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 78: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 79: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 80: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 81: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 82: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 83: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 84: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 85: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 86: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 87: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 88: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 89: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 90: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 91: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="warning" file="HDLCompiler" num="946" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\ReadRegister.vhd" Line 92: Actual for formal port <arg fmt="%s" index="1">lod</arg> is neither a static name nor a globally static expression
</msg>

<msg type="error" file="HDLCompiler" num="890" delta="old" >"C:\Users\pc\Desktop\ProjectArchPhase1\RegisterFile\RegisterFileTest.vhd" Line 58: wait statement without UNTIL clause not supported for synthesis
</msg>

</messages>

