{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629779898947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629779898947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 23 22:38:18 2021 " "Processing started: Mon Aug 23 22:38:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629779898947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629779898947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629779898948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629779899390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629779899391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6_tb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6_tb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6_tb2-arch2 " "Found design unit 1: contador_6_tb2-arch2" {  } { { "contador_6_tb2.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6_tb2 " "Found entity 1: contador_6_tb2" {  } { { "contador_6_tb2.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_6_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_6_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_6_to_bcd-funcional " "Found design unit 1: bin_6_to_bcd-funcional" {  } { { "bin_6_to_bcd.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/bin_6_to_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905802 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_6_to_bcd " "Found entity 1: bin_6_to_bcd" {  } { { "bin_6_to_bcd.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/bin_6_to_bcd.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_7seg-Behavioral " "Found design unit 1: to_7seg-Behavioral" {  } { { "to_7seg.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/to_7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905806 ""} { "Info" "ISGN_ENTITY_NAME" "1 to_7seg " "Found entity 1: to_7seg" {  } { { "to_7seg.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/to_7seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_n-archContador " "Found design unit 1: contador_n-archContador" {  } { { "contador_n.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_n.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905811 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_n " "Found entity 1: contador_n" {  } { { "contador_n.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_n.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_2_tb-arch " "Found design unit 1: contador_2_tb-arch" {  } { { "contador_2_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_2_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905816 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_2_tb " "Found entity 1: contador_2_tb" {  } { { "contador_2_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_2_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_4_tb-arch " "Found design unit 1: contador_4_tb-arch" {  } { { "contador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_4_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905820 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_4_tb " "Found entity 1: contador_4_tb" {  } { { "contador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_4_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6_tb-arch " "Found design unit 1: contador_6_tb-arch" {  } { { "contador_6_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905823 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6_tb " "Found entity 1: contador_6_tb" {  } { { "contador_6_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6_fpga-archContador_6 " "Found design unit 1: contador_6_fpga-archContador_6" {  } { { "contador_6_fpga.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_fpga.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905828 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6_fpga " "Found entity 1: contador_6_fpga" {  } { { "contador_6_fpga.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_fpga.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629779905828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629779905828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_6_tb2 " "Elaborating entity \"contador_6_tb2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1629779905858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex1 contador_6_tb2.vhd(19) " "Verilog HDL or VHDL warning at contador_6_tb2.vhd(19): object \"hex1\" assigned a value but never read" {  } { { "contador_6_tb2.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1629779905859 "|contador_6_tb2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2 contador_6_tb2.vhd(19) " "Verilog HDL or VHDL warning at contador_6_tb2.vhd(19): object \"hex2\" assigned a value but never read" {  } { { "contador_6_tb2.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1629779905859 "|contador_6_tb2"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "contador_6_tb2.vhd(24) " "VHDL warning at contador_6_tb2.vhd(24): synthesis ignores all but the first waveform" {  } { { "contador_6_tb2.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd" 24 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1629779905859 "|contador_6_tb2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador_6_fpga contador_6_fpga:contador A:archcontador_6 " "Elaborating entity \"contador_6_fpga\" using architecture \"A:archcontador_6\" for hierarchy \"contador_6_fpga:contador\"" {  } { { "contador_6_tb2.vhd" "contador" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629779905867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_6_to_bcd contador_6_fpga:contador\|bin_6_to_bcd:deco " "Elaborating entity \"bin_6_to_bcd\" for hierarchy \"contador_6_fpga:contador\|bin_6_to_bcd:deco\"" {  } { { "contador_6_fpga.vhd" "deco" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_fpga.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629779905874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_7seg contador_6_fpga:contador\|to_7seg:seg1 " "Elaborating entity \"to_7seg\" for hierarchy \"contador_6_fpga:contador\|to_7seg:seg1\"" {  } { { "contador_6_fpga.vhd" "seg1" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_fpga.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629779905877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629779905976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 23 22:38:25 2021 " "Processing ended: Mon Aug 23 22:38:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629779905976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629779905976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629779905976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629779905976 ""}
