// Seed: 1340103185
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3
);
  wire  id_5;
  logic id_6;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wire id_2,
    output tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    input wand id_10,
    output supply1 id_11,
    output logic id_12
);
  assign id_3 = {id_6 - id_5};
  always id_12 <= -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5
  );
  assign id_12 = id_4;
endmodule
