$date
	Thu Sep 09 06:45:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module display_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 4 ( in [3:0] $end
$scope module EJR $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 , D $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
b0 (
0'
0&
0%
0$
0#
0"
1!
$end
#2000
1'
1"
1$
1#
1,
b1 (
#4000
0'
1%
0$
0#
0!
1+
0,
b10 (
#6000
0%
1#
1,
b11 (
#8000
1'
1$
0!
1#
0"
1*
0+
0,
b100 (
#10000
0'
1&
0$
1,
b101 (
#12000
1'
0#
0$
1+
0,
b110 (
#14000
0'
0&
1$
1#
1"
1!
1,
b111 (
#16000
0$
0#
0"
0!
1)
0*
0+
0,
b1000 (
#18000
1$
1#
1,
b1001 (
#20000
1'
1&
1%
1"
0$
0#
1+
0,
b1010 (
#22000
0%
1#
1,
b1011 (
#24000
1%
1$
1'
0&
1#
0"
1*
0+
0,
b1100 (
#26000
0'
1&
0$
1,
b1101 (
#28000
0#
1'
0$
1+
0,
b1110 (
#30000
1$
1#
1"
1!
1,
b1111 (
#32000
