# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../t02_word_RiscV_processor.srcs/sources_1/new/package_top.vhd" \
"../../../../t02_word_RiscV_processor.srcs/sources_1/new/t02_Word_ALUpls.vhd" \

# Do not sort compile order
nosort
