
---------- Begin Simulation Statistics ----------
final_tick                               560740530527000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44809                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879136                       # Number of bytes of host memory used
host_op_rate                                   100720                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   223.17                       # Real time elapsed on the host
host_tick_rate                               29139856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006503                       # Number of seconds simulated
sim_ticks                                  6503077000                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            33681                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               33681                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1303                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35141                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          793                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40224                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28198                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35141                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6943                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45713                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5113                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196495                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329270                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          793                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1548142                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468724                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     12908803                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.741241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.833118                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8228408     63.74%     63.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       679279      5.26%     69.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       826025      6.40%     75.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       267069      2.07%     77.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       565969      4.38%     81.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       263571      2.04%     83.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       334452      2.59%     86.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195888      1.52%     88.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1548142     11.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12908803                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.300613                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.300613                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9129059                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108107                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           736502                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2471498                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6067                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        626918                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7785984                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1498                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366919                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45713                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1083951                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11855918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473105                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12134                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003515                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33311                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.805244                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     12970386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.796717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.172720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9491566     73.18%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104692      0.81%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215511      1.66%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           168965      1.30%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           178572      1.38%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           144046      1.11%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218048      1.68%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73188      0.56%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2375798     18.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     12970386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988576                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171778                       # number of floating regfile writes
system.switch_cpus.idleCycles                   35747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          823                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36999                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.777549                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10301559                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366919                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          333207                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789837                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           15                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418782                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042183                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7934640                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4933                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23119033                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3336                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2608775                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6067                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2617560                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       581898                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138684                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167175                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28850941                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22918422                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606350                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17493776                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.762124                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22961459                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21276154                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345081                       # number of integer regfile writes
system.switch_cpus.ipc                       0.768868                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.768868                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237356     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47763      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476932     23.69%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002394     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759261      3.28%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94658      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7177267     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272411      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23123972                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22505460                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44071169                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21442476                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21670930                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1039138                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044938                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             418      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123179     11.85%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       266250     25.62%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86781      8.35%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11600      1.12%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       496645     47.79%     94.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        54265      5.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1616499                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     16186960                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936293                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23123972                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          667                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       278680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12970386                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.782828                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.536474                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7584584     58.48%     58.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       690792      5.33%     63.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       709543      5.47%     69.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       630740      4.86%     74.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       891486      6.87%     81.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       708709      5.46%     86.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       777259      5.99%     92.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       469353      3.62%     96.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507920      3.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12970386                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.777928                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1083951                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22767                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        94857                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10609292                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13006133                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3022827                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         167297                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1022667                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2127817                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         35400                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67934588                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23063483                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905057                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2803802                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3761001                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6067                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6114681                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514079                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36039261                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21166670                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3846574                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34240156                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953758                       # The number of ROB writes
system.switch_cpus.timesIdled                     363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1530                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78916                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29235                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62593                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17323                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         78916                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       284306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       284306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 284306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8030336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8030336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8030336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96239                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96239    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96239                       # Request fanout histogram
system.membus.reqLayer2.occupancy           319541262                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          515290079                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6503077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          118                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          138357                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            56154                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           400                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9436480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9469632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          148959                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1871040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           260987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.076341                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 259457     99.41%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1530      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             260987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147307500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167437999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            597000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        47428                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47461                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        47428                       # number of overall hits
system.l2.overall_hits::total                   47461                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          365                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        64197                       # number of demand (read+write) misses
system.l2.demand_misses::total                  64567                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          365                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        64197                       # number of overall misses
system.l2.overall_misses::total                 64567                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     29127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6603313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6632440500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     29127000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6603313500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6632440500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111625                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111625                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.917085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.575113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.576347                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.917085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.575113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.576347                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        79800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102860.157017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102721.831586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        79800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102860.157017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102721.831586                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       372                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29235                       # number of writebacks
system.l2.writebacks::total                     29235                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        64197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64562                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        31672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        64197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96234                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     25477000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5961343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5986820500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2772964848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     25477000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5961343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8759785348                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.917085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.575113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.576302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.917085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.575113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.859017                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92860.157017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92729.786872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87552.565294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92860.157017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91025.888439                       # average overall mshr miss latency
system.l2.replacements                          92805                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35817                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35817                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          118                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              118                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          118                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          118                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        31672                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          31672                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2772964848                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2772964848                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87552.565294                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87552.565294                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        13583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13583                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        17321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17323                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1719062500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1719062500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.560478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.560506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99247.300964                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99235.842522                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1545852500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1545852500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.560478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.560441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89247.300964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89247.300964                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     29127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.917085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        79800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79365.122616                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     25477000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25477000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.917085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69800                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        33845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        46876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           46877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4884251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4884251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.580716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.580721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104195.131837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104192.909103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        46876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        46876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4415491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4415491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.580716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.580709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94195.131837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94195.131837                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4014.866722                       # Cycle average of tags in use
system.l2.tags.total_refs                      244566                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92805                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.635267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.485341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.022713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.104391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1363.058831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.711947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2619.483500                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.639522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980192                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1169                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2071                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.285400                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.714600                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    987901                       # Number of tag accesses
system.l2.tags.data_accesses                   987901                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4108608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6159296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1871040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1871040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        31672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        64197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29235                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    311699831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3592146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    631794457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             947135641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3592146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3611829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      287716107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            287716107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      287716107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    311699831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3592146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    631794457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234851748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     31666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     64190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000073363750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              181879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27545                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29235                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29235                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3280029157                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  481105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5084172907                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34088.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52838.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22325                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29235                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.347918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.987691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.465628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43120     70.56%     70.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6229     10.19%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7927     12.97%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2173      3.56%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1224      2.00%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          205      0.34%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          129      0.21%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           70      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.186332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.549980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.416334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1687     98.54%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           24      1.40%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.063084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.994968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.589928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1053     61.51%     61.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      2.98%     64.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              347     20.27%     84.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              107      6.25%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      4.03%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               44      2.57%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      2.10%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6158144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1869568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6158976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1871040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       946.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       287.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    947.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6502834000                       # Total gap between requests
system.mem_ctrls.avgGap                      51828.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2026624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4108160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1869568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 311640781.740705192089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3592145.687341546174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 631725566.220421433449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 287489752.927729427814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        31672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        64197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29235                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1771106529                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10469251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3302597127                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 154601685522                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55920.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28682.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51444.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5288239.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            229850880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            122153460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           356314560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           79866000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     513224400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2900517960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         54612960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4256540220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.542491                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    118431751                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    217100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6167534749                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            206553060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            109777965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           330703380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72620640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     513224400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2902756350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         52726560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4188362355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.058552                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    113641499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    217100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6172325001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6503066500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083543                       # number of overall hits
system.cpu.icache.overall_hits::total         1083554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          408                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            410                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          408                       # number of overall misses
system.cpu.icache.overall_misses::total           410                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     31116000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31116000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     31116000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31116000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1083951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1083964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1083951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1083964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76264.705882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75892.682927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76264.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75892.682927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.icache.writebacks::total               118                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     30082500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30082500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     30082500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30082500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75584.170854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75584.170854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75584.170854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75584.170854                       # average overall mshr miss latency
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          408                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           410                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     31116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1083951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1083964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76264.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75892.682927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     30082500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30082500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75584.170854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75584.170854                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003252                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               118                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.567797                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003229                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168328                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168328                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9275301                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9275304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9289126                       # number of overall hits
system.cpu.dcache.overall_hits::total         9289129                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       162719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162722                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166268                       # number of overall misses
system.cpu.dcache.overall_misses::total        166271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10155071517                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10155071517                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10155071517                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10155071517                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9438020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9438026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9455394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9455400                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017584                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017585                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62408.640153                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62407.489565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61076.524148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61075.422154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1309681                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          436                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28826                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.434018                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          436                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35817                       # number of writebacks
system.cpu.dcache.writebacks::total             35817                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52372                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111625                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111625                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7168048017                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7168048017                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7278591017                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7278591017                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64959.156271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64959.156271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65205.742594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65205.742594                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7054652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7054653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       131788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8213606000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8213606000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7186440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7186442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62324.384618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62323.911707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5258088500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5258088500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66186.932769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66186.932769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1941465517                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1941465517                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62767.628496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62763.570200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1909959517                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1909959517                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61802.987218                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61802.987218                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13825                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13825                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3549                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3549                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.204271                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.204271                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1278                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1278                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    110543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    110543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86496.870110                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86496.870110                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560740530527000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7667043                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110604                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.319762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19022428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19022428                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560760512765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60097                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898424                       # Number of bytes of host memory used
host_op_rate                                   134928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   665.59                       # Real time elapsed on the host
host_tick_rate                               30021769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019982                       # Number of seconds simulated
sim_ticks                                 19982238000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           104763                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              104763                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3789                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       297863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        595921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       197399                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           37                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7989                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       229108                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126342                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       197399                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        71057                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          271655                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28461                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4357                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1113759                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1272282                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8210                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4630561                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1727707                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39628284                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.699021                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.808812                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     25554626     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2076626      5.24%     69.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2485993      6.27%     76.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       820916      2.07%     78.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1692592      4.27%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       782380      1.97%     84.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1000950      2.53%     86.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       583640      1.47%     88.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4630561     11.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39628284                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.332149                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.332149                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      28220530                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69650698                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2262740                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7466187                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25344                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1882901                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23265151                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4839                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7109987                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1833                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              271655                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289992                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36447877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31690339                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1514                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50688                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006797                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3382719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154803                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.792963                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     39857702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.764438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.152131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         29352526     73.64%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           319508      0.80%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           643515      1.61%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           512628      1.29%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           548392      1.38%     78.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           438579      1.10%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           656735      1.65%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           231387      0.58%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7154432     17.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     39857702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106673722                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56832460                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10631                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212739                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.738597                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30799296                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7109987                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1012884                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23287902                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281025                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69364283                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23689309                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        27785                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69482128                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8156722                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25344                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8183393                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82393                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1727504                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          770                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       478869                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       549915                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          770                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86603880                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68885925                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606382                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52515013                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.723679                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69027565                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64485186                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4734298                       # number of integer regfile writes
system.switch_cpus.ipc                       0.750667                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.750667                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137405      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10279115     14.79%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8746      0.01%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          781      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152161      0.22%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5004      0.01%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5094      0.01%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           74      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216476     23.33%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860246     17.06%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2414648      3.47%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320092      0.46%     59.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21282853     30.62%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6791265      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69509910                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66754076                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130724135                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63622712                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364517                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3093533                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044505                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14224      0.46%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            692      0.02%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       364162     11.77%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       784466     25.36%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         255692      8.27%     45.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37751      1.22%     47.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1471403     47.56%     94.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       164780      5.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5711962                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     51252315                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5263213                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7035530                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69351780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69509910                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12503                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2035002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5392                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1153835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     39857702                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.743952                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.519634                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     23629389     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2093171      5.25%     64.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2162140      5.42%     69.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1906220      4.78%     74.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2670852      6.70%     81.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2125629      5.33%     86.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2345901      5.89%     92.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1408360      3.53%     96.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1516040      3.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     39857702                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.739292                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3290244                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   321                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65264                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       302990                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23287902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31924457                       # number of misc regfile reads
system.switch_cpus.numCycles                 39964476                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9425911                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         481015                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3120944                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6493523                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         98015                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204295740                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69482186                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63166149                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8464776                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11653195                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25344                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18820590                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1941123                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106839432                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64448150                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          137                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11524219                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            103838406                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138343725                       # The number of ROB writes
system.switch_cpus.timesIdled                    1249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4819                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4819                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             242966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94625                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203238                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55092                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        242966                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       893979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       893979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 893979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25131712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25131712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25131712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            298058                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  298058    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              298058                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1019697956                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1596529673                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19982238000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       204205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2011                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          434036                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           176192                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96843                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2241                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       272000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28595648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28867648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          477208                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6056128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           816676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.076629                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 811852     99.41%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4824      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             816676                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          450945000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505841500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3361500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          972                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       139891                       # number of demand (read+write) hits
system.l2.demand_hits::total                   140863                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          972                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       139891                       # number of overall hits
system.l2.overall_hits::total                  140863                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1267                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       197336                       # number of demand (read+write) misses
system.l2.demand_misses::total                 198603                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1267                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       197336                       # number of overall misses
system.l2.overall_misses::total                198603                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    106184000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20341502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20447686500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    106184000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20341502500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20447686500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339466                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339466                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.565878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.585173                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.585045                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.565878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.585173                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.585045                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83807.419100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103080.545364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102957.591275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83807.419100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103080.545364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102957.591275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1214                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               94625                       # number of writebacks
system.l2.writebacks::total                     94625                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       197336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            198603                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        99455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       197336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298058                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     93514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18368142500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18461656500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   8724538408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     93514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18368142500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27186194908                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.565878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.585173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.585045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.565878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.585173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.878020                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73807.419100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93080.545364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92957.591275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87723.477030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73807.419100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93080.545364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91211.089479                       # average overall mshr miss latency
system.l2.replacements                         301014                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2010                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2010                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2010                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2010                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        99455                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          99455                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   8724538408                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   8724538408                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87723.477030                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87723.477030                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        41751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41751                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        55092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55092                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5500134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5500134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.568880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99835.447978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99835.447978                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        55092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4949214500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4949214500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.568880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.568880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89835.447978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89835.447978                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    106184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.565878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.565878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83807.419100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83807.419100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     93514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.565878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.565878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73807.419100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73807.419100                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        98140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             98140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       142244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          142244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14841368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14841368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.591737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.591737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104337.392087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104337.392087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       142244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       142244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13418928000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13418928000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.591737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.591737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94337.392087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94337.392087                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      785796                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    305110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.575451                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.533681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1410.602054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.880789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2645.983476                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.344385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.645992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1368                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2728                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.333984                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3015834                       # Number of tag accesses
system.l2.tags.data_accesses                  3015834                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19982238000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      6365120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        81088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12629504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19075712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        81088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6056000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6056000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        99455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       197336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              298058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    318538894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      4058004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    632036512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             954633410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4058004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4058004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303069156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303069156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303069156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    318538894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4058004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    632036512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1257702566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     99345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    197219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000178034500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5505                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5505                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              566477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89228                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      298058                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94625                       # Number of write requests accepted
system.mem_ctrls.readBursts                    298058                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5709                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10231021445                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1489155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15815352695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34351.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53101.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130442                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72762                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                298058                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  113522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   33487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       189243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.719435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.780898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.055702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       132772     70.16%     70.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18722      9.89%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25838     13.65%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6864      3.63%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3666      1.94%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          672      0.36%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          388      0.21%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          175      0.09%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          146      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       189243                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.103724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.659696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.973345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             18      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           657     11.93%     12.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1938     35.20%     47.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1422     25.83%     73.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           773     14.04%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           360      6.54%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          164      2.98%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           96      1.74%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           42      0.76%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           16      0.29%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            9      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5505                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.188738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.108941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.732727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3275     59.49%     59.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              126      2.29%     61.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1120     20.35%     82.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              390      7.08%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              246      4.47%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              170      3.09%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      2.33%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.44%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.20%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5505                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19061184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6055936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19075712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6056000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       953.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       303.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    954.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    303.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19981945500                       # Total gap between requests
system.mem_ctrls.avgGap                      50885.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6358080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        81088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12622016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6055936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 318186581.503032863140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4058003.913275380153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 631661778.825775146484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 303065952.872746288776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        99455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       197336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   5577678951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41330000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10196343744                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 483079337750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56082.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32620.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51669.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5105197.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            712157880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            378509505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1100288280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          257100660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1577166240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8925681300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        156816000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13107719865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.968559                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    333831000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    667160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18981247000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            639094260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            339667680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1026225060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          236836620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1577166240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8916186240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        164811840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12899987940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.572730                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    355474253                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    667160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18959603747                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26485304500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4371027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4371038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4371027                       # number of overall hits
system.cpu.icache.overall_hits::total         4371038                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2916                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2916                       # number of overall misses
system.cpu.icache.overall_misses::total          2918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    165127000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165127000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    165127000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165127000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373956                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373956                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56627.914952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56589.102125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56627.914952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56589.102125                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2129                       # number of writebacks
system.cpu.icache.writebacks::total              2129                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          277                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2639                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2639                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2639                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2639                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    149911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    149911500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149911500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56806.176582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56806.176582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56806.176582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56806.176582                       # average overall mshr miss latency
system.cpu.icache.replacements                   2129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4371027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4371038                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    165127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56627.914952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56589.102125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    149911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56806.176582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56806.176582                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.018030                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1656.069292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8750553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8750553                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36997306                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36997309                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37056309                       # number of overall hits
system.cpu.dcache.overall_hits::total        37056312                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       652195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       666740                       # number of overall misses
system.cpu.dcache.overall_misses::total        666743                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41220249262                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41220249262                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41220249262                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41220249262                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37649501                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37649507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37723049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37723055                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017323                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017323                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017675                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63202.338659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63202.047939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61823.573300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61823.295126                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5321365                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          436                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            115283                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.159147                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          436                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       145397                       # number of writebacks
system.cpu.dcache.writebacks::total            145397                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       208780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       208780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       208780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       208780                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448854                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29141604262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29141604262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29624412762                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29624412762                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65720.835475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65720.835475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66000.108637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66000.108637                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28142446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28142447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       524338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        524339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33090842500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33090842500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28666784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28666786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63109.754586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63109.634225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       208672                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       208672                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21142186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21142186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66976.443456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66976.443456                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8129406762                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8129406762                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 63582.023370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63581.028805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7999418262                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7999418262                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62618.245638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62618.245638                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        59003                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         59003                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14545                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14545                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73548                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73548                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.197762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.197762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    482808500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    482808500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073952                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073952                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88767.880125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88767.880125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560760512765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.048264                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37505169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.557427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.048263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          564                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75894965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75894965                       # Number of data accesses

---------- End Simulation Statistics   ----------
