Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/sandeep/git_workspace/Verilog-VHDL/FourBitAdder/test_isim_beh.exe -prj /home/sandeep/git_workspace/Verilog-VHDL/FourBitAdder/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "/home/sandeep/git_workspace/Verilog-VHDL/FourBitAdder/FourBitAdder.v" into library work
WARNING:HDLCompiler:751 - "/home/sandeep/git_workspace/Verilog-VHDL/FourBitAdder/FourBitAdder.v" Line 40: Redeclaration of ansi port sum is not allowed
Analyzing Verilog file "/home/sandeep/git_workspace/Verilog-VHDL/FourBitAdder/test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82716 KB
Fuse CPU Usage: 370 ms
Compiling module fullAdder
Compiling module FourBitAdder
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/sandeep/git_workspace/Verilog-VHDL/FourBitAdder/test_isim_beh.exe
Fuse Memory Usage: 2215760 KB
Fuse CPU Usage: 370 ms
GCC CPU Usage: 160 ms
