
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Apr 18 04:29:07 2025 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32Zdinx/fmadd.d.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.d instruction of the RISC-V RV32I_Zfinx_Zdinx extension for the fmadd.d_b1 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",fmadd.d_b1)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x5, rs2==x14, rs3==x0, rd==x5,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x5; op2:x14; op3:x0; dest:x5; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x5, x5, x14, x0, dyn, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x31, rs2==x20, rs3==x18, rd==x9,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x31; op2:x20; op3:x18; dest:x9; op1val:0x0; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x9, x31, x20, x18, dyn, 0, 0, x3, 3*FLEN/8, x4, x1, x2)

inst_2:
// rs1 == rs2 == rd != rs3, rs1==x0, rs2==x0, rs3==x27, rd==x0,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x0; op2:x0; op3:x27; dest:x0; op1val:0x0; op2val:0x0;
op3val:0x2; valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x0, x0, x0, x27, dyn, 0, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_3:
// rs1 == rs2 == rs3 == rd, rs1==x12, rs2==x12, rs3==x12, rd==x12,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x12; op2:x12; op3:x12; dest:x12; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x12, x12, x12, x12, dyn, 0, 0, x3, 9*FLEN/8, x4, x1, x2)

inst_4:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x25, rs2==x25, rs3==x8, rd==x2,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x25; op2:x25; op3:x8; dest:x2; op1val:0x0; op2val:0x0;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x2, x25, x25, x8, dyn, 0, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_5:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x21, rs2==x6, rs3==x4, rd==x6,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x21; op2:x6; op3:x4; dest:x6; op1val:0x0; op2val:0x0;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x6, x21, x6, x4, dyn, 0, 0, x3, 15*FLEN/8, x4, x1, x2)

inst_6:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x14, rs2==x2, rs3==x2, rd==x27,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x14; op2:x2; op3:x2; dest:x27; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x27, x14, x2, x2, dyn, 0, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_7:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x23, rs2==x29, rs3==x23, rd==x24,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x23; op2:x29; op3:x23; dest:x24; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x24, x23, x29, x23, dyn, 0, 0, x3, 21*FLEN/8, x4, x1, x2)

inst_8:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x28, rs2==x22, rs3==x30, rd==x30,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x28; op2:x22; op3:x30; dest:x30; op1val:0x0; op2val:0x0;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x30, x28, x22, x30, dyn, 0, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_9:
// rd == rs2 == rs3 != rs1, rs1==x26, rs2==x7, rs3==x7, rd==x7,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x26; op2:x7; op3:x7; dest:x7; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x7, x26, x7, x7, dyn, 0, 0, x3, 27*FLEN/8, x4, x1, x2)

inst_10:
// rs1 == rd == rs3 != rs2, rs1==x20, rs2==x21, rs3==x20, rd==x20,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x20; op2:x21; op3:x20; dest:x20; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x20, x20, x21, x20, dyn, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_11:
// rs1 == rs2 == rs3 != rd, rs1==x24, rs2==x24, rs3==x24, rd==x21,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x24; op2:x24; op3:x24; dest:x21; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x21, x24, x24, x24, dyn, 0, 0, x3, 33*FLEN/8, x4, x1, x2)

inst_12:
// rs1==x17, rs2==x8, rs3==x26, rd==x10,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x17; op2:x8; op3:x26; dest:x10; op1val:0x0; op2val:0x0;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x10, x17, x8, x26, dyn, 0, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_13:
// rs1==x22, rs2==x31, rs3==x3, rd==x23,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x22; op2:x31; op3:x3; dest:x23; op1val:0x0; op2val:0x0;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x23, x22, x31, x3, dyn, 0, 0, x3, 39*FLEN/8, x4, x1, x2)

inst_14:
// rs1==x4, rs2==x3, rs3==x16, rd==x25,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x4; op2:x3; op3:x16; dest:x25; op1val:0x0; op2val:0x0;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x25, x4, x3, x16, dyn, 0, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_15:
// rs1==x2, rs2==x19, rs3==x13, rd==x31,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x2; op2:x19; op3:x13; dest:x31; op1val:0x0; op2val:0x0;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x2, x19, x13, dyn, 0, 0, x3, 45*FLEN/8, x4, x1, x2)

inst_16:
// rs1==x7, rs2==x9, rs3==x1, rd==x18,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x7; op2:x9; op3:x1; dest:x18; op1val:0x0; op2val:0x0;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x18, x7, x9, x1, dyn, 0, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_17:
// rs1==x29, rs2==x27, rs3==x9, rd==x3,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x29; op2:x27; op3:x9; dest:x3; op1val:0x0; op2val:0x0;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x3, x29, x27, x9, dyn, 0, 0, x3, 51*FLEN/8, x4, x1, x2)

inst_18:
// rs1==x30, rs2==x1, rs3==x14, rd==x15,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x1; op3:x14; dest:x15; op1val:0x0; op2val:0x0;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x15, x30, x1, x14, dyn, 0, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_19:
// rs1==x6, rs2==x16, rs3==x19, rd==x28,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x6; op2:x16; op3:x19; dest:x28; op1val:0x0; op2val:0x0;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x28, x6, x16, x19, dyn, 0, 0, x3, 57*FLEN/8, x4, x1, x2)

inst_20:
// rs1==x8, rs2==x15, rs3==x10, rd==x11,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x8; op2:x15; op3:x10; dest:x11; op1val:0x0; op2val:0x0;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x11, x8, x15, x10, dyn, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_21:
// rs1==x10, rs2==x23, rs3==x21, rd==x17,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x10; op2:x23; op3:x21; dest:x17; op1val:0x0; op2val:0x0;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x17, x10, x23, x21, dyn, 0, 0, x3, 63*FLEN/8, x4, x1, x2)

inst_22:
// rs1==x11, rs2==x18, rs3==x17, rd==x19,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x11; op2:x18; op3:x17; dest:x19; op1val:0x0; op2val:0x0;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x19, x11, x18, x17, dyn, 0, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_23:
// rs1==x18, rs2==x26, rs3==x28, rd==x16,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x18; op2:x26; op3:x28; dest:x16; op1val:0x0; op2val:0x0;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x16, x18, x26, x28, dyn, 0, 0, x3, 69*FLEN/8, x4, x1, x2)

inst_24:
// rs1==x19, rs2==x30, rs3==x22, rd==x29,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x19; op2:x30; op3:x22; dest:x29; op1val:0x0; op2val:0x1;
op3val:0x0; valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x29, x19, x30, x22, dyn, 0, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_25:
// rs1==x9, rs2==x17, rs3==x5, rd==x14,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x9; op2:x17; op3:x5; dest:x14; op1val:0x0; op2val:0x1;
op3val:0x1; valaddr_reg:x3; val_offset:75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x14, x9, x17, x5, dyn, 0, 0, x3, 75*FLEN/8, x4, x1, x2)

inst_26:
// rs1==x3, rs2==x4, rs3==x11, rd==x26,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x3; op2:x4; op3:x11; dest:x26; op1val:0x0; op2val:0x1;
op3val:0x2; valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x26, x3, x4, x11, dyn, 0, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_27:
// rs1==x1, rs2==x13, rs3==x25, rd==x4,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x1; op2:x13; op3:x25; dest:x4; op1val:0x0; op2val:0x1;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x4, x1, x13, x25, dyn, 0, 0, x3, 81*FLEN/8, x4, x1, x2)

inst_28:
// rs1==x27, rs2==x11, rs3==x31, rd==x8,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x27; op2:x11; op3:x31; dest:x8; op1val:0x0; op2val:0x1;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x8, x27, x11, x31, dyn, 0, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_29:
// rs1==x13, rs2==x28, rs3==x29, rd==x22,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x13; op2:x28; op3:x29; dest:x22; op1val:0x0; op2val:0x1;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x22, x13, x28, x29, dyn, 0, 0, x3, 87*FLEN/8, x4, x1, x2)

inst_30:
// rs1==x16, rs2==x5, rs3==x15, rd==x13,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x16; op2:x5; op3:x15; dest:x13; op1val:0x0; op2val:0x1;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x13, x16, x5, x15, dyn, 0, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_31:
// rs1==x15, rs2==x10, rs3==x6, rd==x1,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x15; op2:x10; op3:x6; dest:x1; op1val:0x0; op2val:0x1;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x1, x15, x10, x6, dyn, 0, 0, x3, 93*FLEN/8, x4, x1, x2)

inst_32:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_33:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 99*FLEN/8, x4, x1, x2)

inst_34:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 105*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 108*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 111*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 114*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 117*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 120*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 123*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 126*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 129*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 132*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 135*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 138*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x1;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 141*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x0; valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 144*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x1; valaddr_reg:x3; val_offset:147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 147*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x2; valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 150*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 153*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 156*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 159*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 162*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 165*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 168*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 171*FLEN/8, x4, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 174*FLEN/8, x4, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 177*FLEN/8, x4, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 180*FLEN/8, x4, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 183*FLEN/8, x4, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 186*FLEN/8, x4, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 189*FLEN/8, x4, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 192*FLEN/8, x4, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 195*FLEN/8, x4, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 198*FLEN/8, x4, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 201*FLEN/8, x4, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 204*FLEN/8, x4, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 207*FLEN/8, x4, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 210*FLEN/8, x4, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x2;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 213*FLEN/8, x4, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 216*FLEN/8, x4, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 219*FLEN/8, x4, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 222*FLEN/8, x4, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 225*FLEN/8, x4, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 228*FLEN/8, x4, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 231*FLEN/8, x4, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 234*FLEN/8, x4, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 237*FLEN/8, x4, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 240*FLEN/8, x4, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 243*FLEN/8, x4, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 246*FLEN/8, x4, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 249*FLEN/8, x4, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 252*FLEN/8, x4, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 255*FLEN/8, x4, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 258*FLEN/8, x4, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 261*FLEN/8, x4, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 264*FLEN/8, x4, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 267*FLEN/8, x4, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 270*FLEN/8, x4, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 273*FLEN/8, x4, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 276*FLEN/8, x4, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 279*FLEN/8, x4, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 282*FLEN/8, x4, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 285*FLEN/8, x4, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 288*FLEN/8, x4, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 291*FLEN/8, x4, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 294*FLEN/8, x4, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 297*FLEN/8, x4, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 300*FLEN/8, x4, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 303*FLEN/8, x4, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 306*FLEN/8, x4, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 309*FLEN/8, x4, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 312*FLEN/8, x4, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 315*FLEN/8, x4, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 318*FLEN/8, x4, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 321*FLEN/8, x4, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 324*FLEN/8, x4, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 327*FLEN/8, x4, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 330*FLEN/8, x4, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 333*FLEN/8, x4, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 336*FLEN/8, x4, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 339*FLEN/8, x4, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 342*FLEN/8, x4, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 345*FLEN/8, x4, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 348*FLEN/8, x4, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 351*FLEN/8, x4, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 354*FLEN/8, x4, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 357*FLEN/8, x4, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 360*FLEN/8, x4, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 363*FLEN/8, x4, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 366*FLEN/8, x4, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 369*FLEN/8, x4, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 372*FLEN/8, x4, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 375*FLEN/8, x4, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 378*FLEN/8, x4, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 381*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_128:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 384*FLEN/8, x4, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 387*FLEN/8, x4, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 390*FLEN/8, x4, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 393*FLEN/8, x4, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 396*FLEN/8, x4, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 399*FLEN/8, x4, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 402*FLEN/8, x4, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 405*FLEN/8, x4, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 408*FLEN/8, x4, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 411*FLEN/8, x4, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 414*FLEN/8, x4, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 417*FLEN/8, x4, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 420*FLEN/8, x4, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 423*FLEN/8, x4, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 426*FLEN/8, x4, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x10000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 429*FLEN/8, x4, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 432*FLEN/8, x4, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 435*FLEN/8, x4, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 438*FLEN/8, x4, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 441*FLEN/8, x4, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 444*FLEN/8, x4, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 447*FLEN/8, x4, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 450*FLEN/8, x4, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 453*FLEN/8, x4, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 456*FLEN/8, x4, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 459*FLEN/8, x4, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 462*FLEN/8, x4, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 465*FLEN/8, x4, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 468*FLEN/8, x4, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 471*FLEN/8, x4, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 474*FLEN/8, x4, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 477*FLEN/8, x4, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 480*FLEN/8, x4, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 483*FLEN/8, x4, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 486*FLEN/8, x4, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 489*FLEN/8, x4, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 492*FLEN/8, x4, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 495*FLEN/8, x4, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 498*FLEN/8, x4, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x3ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 501*FLEN/8, x4, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 504*FLEN/8, x4, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 507*FLEN/8, x4, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 510*FLEN/8, x4, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 513*FLEN/8, x4, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 516*FLEN/8, x4, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 519*FLEN/8, x4, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 522*FLEN/8, x4, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 525*FLEN/8, x4, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 528*FLEN/8, x4, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 531*FLEN/8, x4, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 534*FLEN/8, x4, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 537*FLEN/8, x4, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 540*FLEN/8, x4, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 543*FLEN/8, x4, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 546*FLEN/8, x4, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 549*FLEN/8, x4, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 552*FLEN/8, x4, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 555*FLEN/8, x4, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 558*FLEN/8, x4, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 561*FLEN/8, x4, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 564*FLEN/8, x4, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 567*FLEN/8, x4, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 570*FLEN/8, x4, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 573*FLEN/8, x4, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 576*FLEN/8, x4, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 579*FLEN/8, x4, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 582*FLEN/8, x4, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 585*FLEN/8, x4, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 588*FLEN/8, x4, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 591*FLEN/8, x4, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 594*FLEN/8, x4, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 597*FLEN/8, x4, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 600*FLEN/8, x4, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 603*FLEN/8, x4, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 606*FLEN/8, x4, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 609*FLEN/8, x4, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 612*FLEN/8, x4, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 615*FLEN/8, x4, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 618*FLEN/8, x4, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 621*FLEN/8, x4, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 624*FLEN/8, x4, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 627*FLEN/8, x4, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 630*FLEN/8, x4, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 633*FLEN/8, x4, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 636*FLEN/8, x4, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 639*FLEN/8, x4, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 642*FLEN/8, x4, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 645*FLEN/8, x4, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 648*FLEN/8, x4, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 651*FLEN/8, x4, x1, x2)

inst_218:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 654*FLEN/8, x4, x1, x2)

inst_219:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 657*FLEN/8, x4, x1, x2)

inst_220:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 660*FLEN/8, x4, x1, x2)

inst_221:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 663*FLEN/8, x4, x1, x2)

inst_222:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 666*FLEN/8, x4, x1, x2)

inst_223:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 669*FLEN/8, x4, x1, x2)

inst_224:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 672*FLEN/8, x4, x1, x2)

inst_225:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 675*FLEN/8, x4, x1, x2)

inst_226:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 678*FLEN/8, x4, x1, x2)

inst_227:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 681*FLEN/8, x4, x1, x2)

inst_228:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 684*FLEN/8, x4, x1, x2)

inst_229:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 687*FLEN/8, x4, x1, x2)

inst_230:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 690*FLEN/8, x4, x1, x2)

inst_231:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 693*FLEN/8, x4, x1, x2)

inst_232:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 696*FLEN/8, x4, x1, x2)

inst_233:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 699*FLEN/8, x4, x1, x2)

inst_234:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 702*FLEN/8, x4, x1, x2)

inst_235:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 705*FLEN/8, x4, x1, x2)

inst_236:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 708*FLEN/8, x4, x1, x2)

inst_237:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 711*FLEN/8, x4, x1, x2)

inst_238:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 714*FLEN/8, x4, x1, x2)

inst_239:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 717*FLEN/8, x4, x1, x2)

inst_240:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 720*FLEN/8, x4, x1, x2)

inst_241:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 723*FLEN/8, x4, x1, x2)

inst_242:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 726*FLEN/8, x4, x1, x2)

inst_243:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 729*FLEN/8, x4, x1, x2)

inst_244:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 732*FLEN/8, x4, x1, x2)

inst_245:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 735*FLEN/8, x4, x1, x2)

inst_246:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 738*FLEN/8, x4, x1, x2)

inst_247:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 741*FLEN/8, x4, x1, x2)

inst_248:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 744*FLEN/8, x4, x1, x2)

inst_249:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 747*FLEN/8, x4, x1, x2)

inst_250:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 750*FLEN/8, x4, x1, x2)

inst_251:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 753*FLEN/8, x4, x1, x2)

inst_252:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 756*FLEN/8, x4, x1, x2)

inst_253:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 759*FLEN/8, x4, x1, x2)

inst_254:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 762*FLEN/8, x4, x1, x2)

inst_255:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 765*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_256:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 768*FLEN/8, x4, x1, x2)

inst_257:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 771*FLEN/8, x4, x1, x2)

inst_258:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 774*FLEN/8, x4, x1, x2)

inst_259:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 777*FLEN/8, x4, x1, x2)

inst_260:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 780*FLEN/8, x4, x1, x2)

inst_261:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 783*FLEN/8, x4, x1, x2)

inst_262:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 786*FLEN/8, x4, x1, x2)

inst_263:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 789*FLEN/8, x4, x1, x2)

inst_264:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 792*FLEN/8, x4, x1, x2)

inst_265:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 795*FLEN/8, x4, x1, x2)

inst_266:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 798*FLEN/8, x4, x1, x2)

inst_267:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 801*FLEN/8, x4, x1, x2)

inst_268:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 804*FLEN/8, x4, x1, x2)

inst_269:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 807*FLEN/8, x4, x1, x2)

inst_270:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 810*FLEN/8, x4, x1, x2)

inst_271:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 813*FLEN/8, x4, x1, x2)

inst_272:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 816*FLEN/8, x4, x1, x2)

inst_273:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 819*FLEN/8, x4, x1, x2)

inst_274:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 822*FLEN/8, x4, x1, x2)

inst_275:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 825*FLEN/8, x4, x1, x2)

inst_276:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 828*FLEN/8, x4, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 831*FLEN/8, x4, x1, x2)

inst_278:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 834*FLEN/8, x4, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 837*FLEN/8, x4, x1, x2)

inst_280:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 840*FLEN/8, x4, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 843*FLEN/8, x4, x1, x2)

inst_282:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 846*FLEN/8, x4, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 849*FLEN/8, x4, x1, x2)

inst_284:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 852*FLEN/8, x4, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 855*FLEN/8, x4, x1, x2)

inst_286:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 858*FLEN/8, x4, x1, x2)

inst_287:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x7ff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:861*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 861*FLEN/8, x4, x1, x2)

inst_288:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:864*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 864*FLEN/8, x4, x1, x2)

inst_289:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:867*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 867*FLEN/8, x4, x1, x2)

inst_290:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:870*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 870*FLEN/8, x4, x1, x2)

inst_291:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:873*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 873*FLEN/8, x4, x1, x2)

inst_292:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:876*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 876*FLEN/8, x4, x1, x2)

inst_293:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:879*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 879*FLEN/8, x4, x1, x2)

inst_294:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:882*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 882*FLEN/8, x4, x1, x2)

inst_295:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:885*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 885*FLEN/8, x4, x1, x2)

inst_296:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:888*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 888*FLEN/8, x4, x1, x2)

inst_297:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:891*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 891*FLEN/8, x4, x1, x2)

inst_298:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:894*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 894*FLEN/8, x4, x1, x2)

inst_299:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:897*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 897*FLEN/8, x4, x1, x2)

inst_300:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:900*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 900*FLEN/8, x4, x1, x2)

inst_301:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:903*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 903*FLEN/8, x4, x1, x2)

inst_302:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:906*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 906*FLEN/8, x4, x1, x2)

inst_303:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:909*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 909*FLEN/8, x4, x1, x2)

inst_304:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:912*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 912*FLEN/8, x4, x1, x2)

inst_305:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:915*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 915*FLEN/8, x4, x1, x2)

inst_306:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:918*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 918*FLEN/8, x4, x1, x2)

inst_307:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:921*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 921*FLEN/8, x4, x1, x2)

inst_308:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:924*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 924*FLEN/8, x4, x1, x2)

inst_309:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:927*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 927*FLEN/8, x4, x1, x2)

inst_310:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:930*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 930*FLEN/8, x4, x1, x2)

inst_311:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:933*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 933*FLEN/8, x4, x1, x2)

inst_312:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:936*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 936*FLEN/8, x4, x1, x2)

inst_313:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:939*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 939*FLEN/8, x4, x1, x2)

inst_314:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:942*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 942*FLEN/8, x4, x1, x2)

inst_315:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:945*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 945*FLEN/8, x4, x1, x2)

inst_316:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:948*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 948*FLEN/8, x4, x1, x2)

inst_317:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:951*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 951*FLEN/8, x4, x1, x2)

inst_318:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:954*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 954*FLEN/8, x4, x1, x2)

inst_319:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:957*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 957*FLEN/8, x4, x1, x2)

inst_320:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:960*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 960*FLEN/8, x4, x1, x2)

inst_321:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:963*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 963*FLEN/8, x4, x1, x2)

inst_322:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:966*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 966*FLEN/8, x4, x1, x2)

inst_323:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:969*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 969*FLEN/8, x4, x1, x2)

inst_324:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:972*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 972*FLEN/8, x4, x1, x2)

inst_325:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:975*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 975*FLEN/8, x4, x1, x2)

inst_326:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:978*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 978*FLEN/8, x4, x1, x2)

inst_327:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:981*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 981*FLEN/8, x4, x1, x2)

inst_328:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:984*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 984*FLEN/8, x4, x1, x2)

inst_329:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:987*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 987*FLEN/8, x4, x1, x2)

inst_330:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:990*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 990*FLEN/8, x4, x1, x2)

inst_331:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:993*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 993*FLEN/8, x4, x1, x2)

inst_332:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:996*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 996*FLEN/8, x4, x1, x2)

inst_333:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:999*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 999*FLEN/8, x4, x1, x2)

inst_334:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1002*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1002*FLEN/8, x4, x1, x2)

inst_335:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1005*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1005*FLEN/8, x4, x1, x2)

inst_336:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:1008*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1008*FLEN/8, x4, x1, x2)

inst_337:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:1011*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1011*FLEN/8, x4, x1, x2)

inst_338:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:1014*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1014*FLEN/8, x4, x1, x2)

inst_339:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1017*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1017*FLEN/8, x4, x1, x2)

inst_340:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1020*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1020*FLEN/8, x4, x1, x2)

inst_341:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1023*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1023*FLEN/8, x4, x1, x2)

inst_342:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1026*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1026*FLEN/8, x4, x1, x2)

inst_343:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1029*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1029*FLEN/8, x4, x1, x2)

inst_344:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1032*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1032*FLEN/8, x4, x1, x2)

inst_345:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1035*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1035*FLEN/8, x4, x1, x2)

inst_346:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1038*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1038*FLEN/8, x4, x1, x2)

inst_347:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1041*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1041*FLEN/8, x4, x1, x2)

inst_348:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1044*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1044*FLEN/8, x4, x1, x2)

inst_349:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1047*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1047*FLEN/8, x4, x1, x2)

inst_350:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1050*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1050*FLEN/8, x4, x1, x2)

inst_351:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1053*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1053*FLEN/8, x4, x1, x2)

inst_352:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1056*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1056*FLEN/8, x4, x1, x2)

inst_353:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1059*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1059*FLEN/8, x4, x1, x2)

inst_354:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1062*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1062*FLEN/8, x4, x1, x2)

inst_355:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1065*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1065*FLEN/8, x4, x1, x2)

inst_356:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1068*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1068*FLEN/8, x4, x1, x2)

inst_357:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1071*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1071*FLEN/8, x4, x1, x2)

inst_358:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1074*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1074*FLEN/8, x4, x1, x2)

inst_359:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8000000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1077*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1077*FLEN/8, x4, x1, x2)

inst_360:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:1080*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1080*FLEN/8, x4, x1, x2)

inst_361:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:1083*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1083*FLEN/8, x4, x1, x2)

inst_362:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:1086*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1086*FLEN/8, x4, x1, x2)

inst_363:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1089*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1089*FLEN/8, x4, x1, x2)

inst_364:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1092*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1092*FLEN/8, x4, x1, x2)

inst_365:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1095*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1095*FLEN/8, x4, x1, x2)

inst_366:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1098*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1098*FLEN/8, x4, x1, x2)

inst_367:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1101*FLEN/8, x4, x1, x2)

inst_368:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1104*FLEN/8, x4, x1, x2)

inst_369:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1107*FLEN/8, x4, x1, x2)

inst_370:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1110*FLEN/8, x4, x1, x2)

inst_371:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1113*FLEN/8, x4, x1, x2)

inst_372:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1116*FLEN/8, x4, x1, x2)

inst_373:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1119*FLEN/8, x4, x1, x2)

inst_374:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1122*FLEN/8, x4, x1, x2)

inst_375:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1125*FLEN/8, x4, x1, x2)

inst_376:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1128*FLEN/8, x4, x1, x2)

inst_377:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1131*FLEN/8, x4, x1, x2)

inst_378:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1134*FLEN/8, x4, x1, x2)

inst_379:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1137*FLEN/8, x4, x1, x2)

inst_380:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1140*FLEN/8, x4, x1, x2)

inst_381:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1143*FLEN/8, x4, x1, x2)

inst_382:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1146*FLEN/8, x4, x1, x2)

inst_383:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x800fffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1149*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_384:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:1152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1152*FLEN/8, x4, x1, x2)

inst_385:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:1155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1155*FLEN/8, x4, x1, x2)

inst_386:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:1158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1158*FLEN/8, x4, x1, x2)

inst_387:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1161*FLEN/8, x4, x1, x2)

inst_388:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1164*FLEN/8, x4, x1, x2)

inst_389:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1167*FLEN/8, x4, x1, x2)

inst_390:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1170*FLEN/8, x4, x1, x2)

inst_391:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1173*FLEN/8, x4, x1, x2)

inst_392:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1176*FLEN/8, x4, x1, x2)

inst_393:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1179*FLEN/8, x4, x1, x2)

inst_394:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1182*FLEN/8, x4, x1, x2)

inst_395:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1185*FLEN/8, x4, x1, x2)

inst_396:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1188*FLEN/8, x4, x1, x2)

inst_397:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1191*FLEN/8, x4, x1, x2)

inst_398:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1194*FLEN/8, x4, x1, x2)

inst_399:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1197*FLEN/8, x4, x1, x2)

inst_400:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1200*FLEN/8, x4, x1, x2)

inst_401:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1203*FLEN/8, x4, x1, x2)

inst_402:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1206*FLEN/8, x4, x1, x2)

inst_403:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1209*FLEN/8, x4, x1, x2)

inst_404:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1212*FLEN/8, x4, x1, x2)

inst_405:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1215*FLEN/8, x4, x1, x2)

inst_406:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1218*FLEN/8, x4, x1, x2)

inst_407:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1221*FLEN/8, x4, x1, x2)

inst_408:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:1224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1224*FLEN/8, x4, x1, x2)

inst_409:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:1227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1227*FLEN/8, x4, x1, x2)

inst_410:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:1230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1230*FLEN/8, x4, x1, x2)

inst_411:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1233*FLEN/8, x4, x1, x2)

inst_412:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1236*FLEN/8, x4, x1, x2)

inst_413:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1239*FLEN/8, x4, x1, x2)

inst_414:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1242*FLEN/8, x4, x1, x2)

inst_415:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1245*FLEN/8, x4, x1, x2)

inst_416:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1248*FLEN/8, x4, x1, x2)

inst_417:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1251*FLEN/8, x4, x1, x2)

inst_418:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1254*FLEN/8, x4, x1, x2)

inst_419:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1257*FLEN/8, x4, x1, x2)

inst_420:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1260*FLEN/8, x4, x1, x2)

inst_421:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1263*FLEN/8, x4, x1, x2)

inst_422:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1266*FLEN/8, x4, x1, x2)

inst_423:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1269*FLEN/8, x4, x1, x2)

inst_424:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1272*FLEN/8, x4, x1, x2)

inst_425:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1275*FLEN/8, x4, x1, x2)

inst_426:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1278*FLEN/8, x4, x1, x2)

inst_427:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1281*FLEN/8, x4, x1, x2)

inst_428:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1284*FLEN/8, x4, x1, x2)

inst_429:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1287*FLEN/8, x4, x1, x2)

inst_430:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1290*FLEN/8, x4, x1, x2)

inst_431:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0x8010000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1293*FLEN/8, x4, x1, x2)

inst_432:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:1296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1296*FLEN/8, x4, x1, x2)

inst_433:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:1299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1299*FLEN/8, x4, x1, x2)

inst_434:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:1302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1302*FLEN/8, x4, x1, x2)

inst_435:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1305*FLEN/8, x4, x1, x2)

inst_436:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1308*FLEN/8, x4, x1, x2)

inst_437:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1311*FLEN/8, x4, x1, x2)

inst_438:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1314*FLEN/8, x4, x1, x2)

inst_439:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1317*FLEN/8, x4, x1, x2)

inst_440:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1320*FLEN/8, x4, x1, x2)

inst_441:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1323*FLEN/8, x4, x1, x2)

inst_442:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1326*FLEN/8, x4, x1, x2)

inst_443:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1329*FLEN/8, x4, x1, x2)

inst_444:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1332*FLEN/8, x4, x1, x2)

inst_445:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1335*FLEN/8, x4, x1, x2)

inst_446:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1338*FLEN/8, x4, x1, x2)

inst_447:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1341*FLEN/8, x4, x1, x2)

inst_448:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1344*FLEN/8, x4, x1, x2)

inst_449:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1347*FLEN/8, x4, x1, x2)

inst_450:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1350*FLEN/8, x4, x1, x2)

inst_451:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1353*FLEN/8, x4, x1, x2)

inst_452:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1356*FLEN/8, x4, x1, x2)

inst_453:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1359*FLEN/8, x4, x1, x2)

inst_454:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1362*FLEN/8, x4, x1, x2)

inst_455:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xbf80000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1365*FLEN/8, x4, x1, x2)

inst_456:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:1368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1368*FLEN/8, x4, x1, x2)

inst_457:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:1371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1371*FLEN/8, x4, x1, x2)

inst_458:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:1374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1374*FLEN/8, x4, x1, x2)

inst_459:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1377*FLEN/8, x4, x1, x2)

inst_460:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1380*FLEN/8, x4, x1, x2)

inst_461:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1383*FLEN/8, x4, x1, x2)

inst_462:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1386*FLEN/8, x4, x1, x2)

inst_463:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1389*FLEN/8, x4, x1, x2)

inst_464:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1392*FLEN/8, x4, x1, x2)

inst_465:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1395*FLEN/8, x4, x1, x2)

inst_466:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1398*FLEN/8, x4, x1, x2)

inst_467:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1401*FLEN/8, x4, x1, x2)

inst_468:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1404*FLEN/8, x4, x1, x2)

inst_469:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1407*FLEN/8, x4, x1, x2)

inst_470:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1410*FLEN/8, x4, x1, x2)

inst_471:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1413*FLEN/8, x4, x1, x2)

inst_472:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1416*FLEN/8, x4, x1, x2)

inst_473:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1419*FLEN/8, x4, x1, x2)

inst_474:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1422*FLEN/8, x4, x1, x2)

inst_475:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1425*FLEN/8, x4, x1, x2)

inst_476:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1428*FLEN/8, x4, x1, x2)

inst_477:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1431*FLEN/8, x4, x1, x2)

inst_478:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1434*FLEN/8, x4, x1, x2)

inst_479:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xffefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1437*FLEN/8, x4, x1, x2)

inst_480:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:1440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1440*FLEN/8, x4, x1, x2)

inst_481:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:1443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1443*FLEN/8, x4, x1, x2)

inst_482:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:1446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1446*FLEN/8, x4, x1, x2)

inst_483:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1449*FLEN/8, x4, x1, x2)

inst_484:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1452*FLEN/8, x4, x1, x2)

inst_485:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1455*FLEN/8, x4, x1, x2)

inst_486:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1458*FLEN/8, x4, x1, x2)

inst_487:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1461*FLEN/8, x4, x1, x2)

inst_488:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1464*FLEN/8, x4, x1, x2)

inst_489:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1467*FLEN/8, x4, x1, x2)

inst_490:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1470*FLEN/8, x4, x1, x2)

inst_491:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1473*FLEN/8, x4, x1, x2)

inst_492:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1476*FLEN/8, x4, x1, x2)

inst_493:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1479*FLEN/8, x4, x1, x2)

inst_494:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1482*FLEN/8, x4, x1, x2)

inst_495:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1485*FLEN/8, x4, x1, x2)

inst_496:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1488*FLEN/8, x4, x1, x2)

inst_497:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1491*FLEN/8, x4, x1, x2)

inst_498:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1494*FLEN/8, x4, x1, x2)

inst_499:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1497*FLEN/8, x4, x1, x2)

inst_500:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1500*FLEN/8, x4, x1, x2)

inst_501:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1503*FLEN/8, x4, x1, x2)

inst_502:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1506*FLEN/8, x4, x1, x2)

inst_503:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1509*FLEN/8, x4, x1, x2)

inst_504:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:1512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1512*FLEN/8, x4, x1, x2)

inst_505:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:1515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1515*FLEN/8, x4, x1, x2)

inst_506:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:1518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1518*FLEN/8, x4, x1, x2)

inst_507:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1521*FLEN/8, x4, x1, x2)

inst_508:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1524*FLEN/8, x4, x1, x2)

inst_509:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1527*FLEN/8, x4, x1, x2)

inst_510:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1530*FLEN/8, x4, x1, x2)

inst_511:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1533*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_512:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1536*FLEN/8, x4, x1, x2)

inst_513:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1539*FLEN/8, x4, x1, x2)

inst_514:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1542*FLEN/8, x4, x1, x2)

inst_515:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1545*FLEN/8, x4, x1, x2)

inst_516:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1548*FLEN/8, x4, x1, x2)

inst_517:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1551*FLEN/8, x4, x1, x2)

inst_518:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1554*FLEN/8, x4, x1, x2)

inst_519:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1557*FLEN/8, x4, x1, x2)

inst_520:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1560*FLEN/8, x4, x1, x2)

inst_521:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1563*FLEN/8, x4, x1, x2)

inst_522:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1566*FLEN/8, x4, x1, x2)

inst_523:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1569*FLEN/8, x4, x1, x2)

inst_524:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1572*FLEN/8, x4, x1, x2)

inst_525:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1575*FLEN/8, x4, x1, x2)

inst_526:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1578*FLEN/8, x4, x1, x2)

inst_527:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1581*FLEN/8, x4, x1, x2)

inst_528:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:1584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1584*FLEN/8, x4, x1, x2)

inst_529:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:1587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1587*FLEN/8, x4, x1, x2)

inst_530:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:1590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1590*FLEN/8, x4, x1, x2)

inst_531:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1593*FLEN/8, x4, x1, x2)

inst_532:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1596*FLEN/8, x4, x1, x2)

inst_533:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1599*FLEN/8, x4, x1, x2)

inst_534:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1602*FLEN/8, x4, x1, x2)

inst_535:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1605*FLEN/8, x4, x1, x2)

inst_536:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1608*FLEN/8, x4, x1, x2)

inst_537:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1611*FLEN/8, x4, x1, x2)

inst_538:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1614*FLEN/8, x4, x1, x2)

inst_539:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1617*FLEN/8, x4, x1, x2)

inst_540:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1620*FLEN/8, x4, x1, x2)

inst_541:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1623*FLEN/8, x4, x1, x2)

inst_542:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1626*FLEN/8, x4, x1, x2)

inst_543:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1629*FLEN/8, x4, x1, x2)

inst_544:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1632*FLEN/8, x4, x1, x2)

inst_545:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1635*FLEN/8, x4, x1, x2)

inst_546:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1638*FLEN/8, x4, x1, x2)

inst_547:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1641*FLEN/8, x4, x1, x2)

inst_548:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1644*FLEN/8, x4, x1, x2)

inst_549:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1647*FLEN/8, x4, x1, x2)

inst_550:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1650*FLEN/8, x4, x1, x2)

inst_551:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1653*FLEN/8, x4, x1, x2)

inst_552:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:1656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1656*FLEN/8, x4, x1, x2)

inst_553:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:1659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1659*FLEN/8, x4, x1, x2)

inst_554:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:1662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1662*FLEN/8, x4, x1, x2)

inst_555:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1665*FLEN/8, x4, x1, x2)

inst_556:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1668*FLEN/8, x4, x1, x2)

inst_557:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1671*FLEN/8, x4, x1, x2)

inst_558:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1674*FLEN/8, x4, x1, x2)

inst_559:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1677*FLEN/8, x4, x1, x2)

inst_560:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1680*FLEN/8, x4, x1, x2)

inst_561:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1683*FLEN/8, x4, x1, x2)

inst_562:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1686*FLEN/8, x4, x1, x2)

inst_563:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1689*FLEN/8, x4, x1, x2)

inst_564:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1692*FLEN/8, x4, x1, x2)

inst_565:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1695*FLEN/8, x4, x1, x2)

inst_566:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1698*FLEN/8, x4, x1, x2)

inst_567:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1701*FLEN/8, x4, x1, x2)

inst_568:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1704*FLEN/8, x4, x1, x2)

inst_569:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1707*FLEN/8, x4, x1, x2)

inst_570:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1710*FLEN/8, x4, x1, x2)

inst_571:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1713*FLEN/8, x4, x1, x2)

inst_572:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1716*FLEN/8, x4, x1, x2)

inst_573:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1719*FLEN/8, x4, x1, x2)

inst_574:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1722*FLEN/8, x4, x1, x2)

inst_575:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x0; op2val:0xfff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1725*FLEN/8, x4, x1, x2)

inst_576:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:1728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1728*FLEN/8, x4, x1, x2)

inst_577:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:1731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1731*FLEN/8, x4, x1, x2)

inst_578:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x2; valaddr_reg:x3; val_offset:1734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1734*FLEN/8, x4, x1, x2)

inst_579:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1737*FLEN/8, x4, x1, x2)

inst_580:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1740*FLEN/8, x4, x1, x2)

inst_581:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1743*FLEN/8, x4, x1, x2)

inst_582:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1746*FLEN/8, x4, x1, x2)

inst_583:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1749*FLEN/8, x4, x1, x2)

inst_584:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1752*FLEN/8, x4, x1, x2)

inst_585:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1755*FLEN/8, x4, x1, x2)

inst_586:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1758*FLEN/8, x4, x1, x2)

inst_587:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1761*FLEN/8, x4, x1, x2)

inst_588:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1764*FLEN/8, x4, x1, x2)

inst_589:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1767*FLEN/8, x4, x1, x2)

inst_590:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1770*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1770*FLEN/8, x4, x1, x2)

inst_591:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1773*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1773*FLEN/8, x4, x1, x2)

inst_592:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1776*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1776*FLEN/8, x4, x1, x2)

inst_593:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1779*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1779*FLEN/8, x4, x1, x2)

inst_594:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1782*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1782*FLEN/8, x4, x1, x2)

inst_595:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1785*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1785*FLEN/8, x4, x1, x2)

inst_596:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1788*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1788*FLEN/8, x4, x1, x2)

inst_597:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1791*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1791*FLEN/8, x4, x1, x2)

inst_598:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1794*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1794*FLEN/8, x4, x1, x2)

inst_599:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x0;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1797*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1797*FLEN/8, x4, x1, x2)

inst_600:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x0; valaddr_reg:x3; val_offset:1800*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1800*FLEN/8, x4, x1, x2)

inst_601:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x1; valaddr_reg:x3; val_offset:1803*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1803*FLEN/8, x4, x1, x2)

inst_602:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x2; valaddr_reg:x3; val_offset:1806*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1806*FLEN/8, x4, x1, x2)

inst_603:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1809*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1809*FLEN/8, x4, x1, x2)

inst_604:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1812*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1812*FLEN/8, x4, x1, x2)

inst_605:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1815*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1815*FLEN/8, x4, x1, x2)

inst_606:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1818*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1818*FLEN/8, x4, x1, x2)

inst_607:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1821*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1821*FLEN/8, x4, x1, x2)

inst_608:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1824*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1824*FLEN/8, x4, x1, x2)

inst_609:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1827*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1827*FLEN/8, x4, x1, x2)

inst_610:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1830*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1830*FLEN/8, x4, x1, x2)

inst_611:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1833*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1833*FLEN/8, x4, x1, x2)

inst_612:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1836*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1836*FLEN/8, x4, x1, x2)

inst_613:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1839*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1839*FLEN/8, x4, x1, x2)

inst_614:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1842*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1842*FLEN/8, x4, x1, x2)

inst_615:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1845*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1845*FLEN/8, x4, x1, x2)

inst_616:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1848*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1848*FLEN/8, x4, x1, x2)

inst_617:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1851*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1851*FLEN/8, x4, x1, x2)

inst_618:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1854*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1854*FLEN/8, x4, x1, x2)

inst_619:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1857*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1857*FLEN/8, x4, x1, x2)

inst_620:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1860*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1860*FLEN/8, x4, x1, x2)

inst_621:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1863*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1863*FLEN/8, x4, x1, x2)

inst_622:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1866*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1866*FLEN/8, x4, x1, x2)

inst_623:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x1;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1869*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1869*FLEN/8, x4, x1, x2)

inst_624:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x0; valaddr_reg:x3; val_offset:1872*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1872*FLEN/8, x4, x1, x2)

inst_625:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x1; valaddr_reg:x3; val_offset:1875*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1875*FLEN/8, x4, x1, x2)

inst_626:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x2; valaddr_reg:x3; val_offset:1878*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1878*FLEN/8, x4, x1, x2)

inst_627:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1881*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1881*FLEN/8, x4, x1, x2)

inst_628:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1884*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1884*FLEN/8, x4, x1, x2)

inst_629:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1887*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1887*FLEN/8, x4, x1, x2)

inst_630:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1890*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1890*FLEN/8, x4, x1, x2)

inst_631:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1893*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1893*FLEN/8, x4, x1, x2)

inst_632:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1896*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1896*FLEN/8, x4, x1, x2)

inst_633:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1899*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1899*FLEN/8, x4, x1, x2)

inst_634:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1902*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1902*FLEN/8, x4, x1, x2)

inst_635:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1905*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1905*FLEN/8, x4, x1, x2)

inst_636:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1908*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1908*FLEN/8, x4, x1, x2)

inst_637:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1911*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1911*FLEN/8, x4, x1, x2)

inst_638:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1914*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1914*FLEN/8, x4, x1, x2)

inst_639:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1917*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1917*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_640:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1920*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1920*FLEN/8, x4, x1, x2)

inst_641:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1923*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1923*FLEN/8, x4, x1, x2)

inst_642:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1926*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1926*FLEN/8, x4, x1, x2)

inst_643:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:1929*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1929*FLEN/8, x4, x1, x2)

inst_644:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:1932*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1932*FLEN/8, x4, x1, x2)

inst_645:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:1935*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1935*FLEN/8, x4, x1, x2)

inst_646:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:1938*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1938*FLEN/8, x4, x1, x2)

inst_647:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x2;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:1941*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1941*FLEN/8, x4, x1, x2)

inst_648:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:1944*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1944*FLEN/8, x4, x1, x2)

inst_649:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:1947*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1947*FLEN/8, x4, x1, x2)

inst_650:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:1950*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1950*FLEN/8, x4, x1, x2)

inst_651:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:1953*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1953*FLEN/8, x4, x1, x2)

inst_652:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:1956*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1956*FLEN/8, x4, x1, x2)

inst_653:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:1959*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1959*FLEN/8, x4, x1, x2)

inst_654:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:1962*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1962*FLEN/8, x4, x1, x2)

inst_655:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:1965*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1965*FLEN/8, x4, x1, x2)

inst_656:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:1968*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1968*FLEN/8, x4, x1, x2)

inst_657:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:1971*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1971*FLEN/8, x4, x1, x2)

inst_658:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:1974*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1974*FLEN/8, x4, x1, x2)

inst_659:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:1977*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1977*FLEN/8, x4, x1, x2)

inst_660:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:1980*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1980*FLEN/8, x4, x1, x2)

inst_661:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:1983*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1983*FLEN/8, x4, x1, x2)

inst_662:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:1986*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1986*FLEN/8, x4, x1, x2)

inst_663:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:1989*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1989*FLEN/8, x4, x1, x2)

inst_664:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:1992*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1992*FLEN/8, x4, x1, x2)

inst_665:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:1995*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1995*FLEN/8, x4, x1, x2)

inst_666:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:1998*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 1998*FLEN/8, x4, x1, x2)

inst_667:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2001*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2001*FLEN/8, x4, x1, x2)

inst_668:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2004*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2004*FLEN/8, x4, x1, x2)

inst_669:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2007*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2007*FLEN/8, x4, x1, x2)

inst_670:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2010*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2010*FLEN/8, x4, x1, x2)

inst_671:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2013*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2013*FLEN/8, x4, x1, x2)

inst_672:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:2016*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2016*FLEN/8, x4, x1, x2)

inst_673:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:2019*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2019*FLEN/8, x4, x1, x2)

inst_674:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:2022*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2022*FLEN/8, x4, x1, x2)

inst_675:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2025*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2025*FLEN/8, x4, x1, x2)

inst_676:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2028*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2028*FLEN/8, x4, x1, x2)

inst_677:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2031*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2031*FLEN/8, x4, x1, x2)

inst_678:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2034*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2034*FLEN/8, x4, x1, x2)

inst_679:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2037*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2037*FLEN/8, x4, x1, x2)

inst_680:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2040*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2040*FLEN/8, x4, x1, x2)

inst_681:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2043*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2043*FLEN/8, x4, x1, x2)

inst_682:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2046*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2046*FLEN/8, x4, x1, x2)

inst_683:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2049*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2049*FLEN/8, x4, x1, x2)

inst_684:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2052*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2052*FLEN/8, x4, x1, x2)

inst_685:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2055*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2055*FLEN/8, x4, x1, x2)

inst_686:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2058*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2058*FLEN/8, x4, x1, x2)

inst_687:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2061*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2061*FLEN/8, x4, x1, x2)

inst_688:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2064*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2064*FLEN/8, x4, x1, x2)

inst_689:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2067*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2067*FLEN/8, x4, x1, x2)

inst_690:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2070*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2070*FLEN/8, x4, x1, x2)

inst_691:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2073*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2073*FLEN/8, x4, x1, x2)

inst_692:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2076*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2076*FLEN/8, x4, x1, x2)

inst_693:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2079*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2079*FLEN/8, x4, x1, x2)

inst_694:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2082*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2082*FLEN/8, x4, x1, x2)

inst_695:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2085*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2085*FLEN/8, x4, x1, x2)

inst_696:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:2088*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2088*FLEN/8, x4, x1, x2)

inst_697:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:2091*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2091*FLEN/8, x4, x1, x2)

inst_698:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:2094*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2094*FLEN/8, x4, x1, x2)

inst_699:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2097*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2097*FLEN/8, x4, x1, x2)

inst_700:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2100*FLEN/8, x4, x1, x2)

inst_701:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2103*FLEN/8, x4, x1, x2)

inst_702:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2106*FLEN/8, x4, x1, x2)

inst_703:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2109*FLEN/8, x4, x1, x2)

inst_704:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2112*FLEN/8, x4, x1, x2)

inst_705:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2115*FLEN/8, x4, x1, x2)

inst_706:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2118*FLEN/8, x4, x1, x2)

inst_707:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2121*FLEN/8, x4, x1, x2)

inst_708:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2124*FLEN/8, x4, x1, x2)

inst_709:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2127*FLEN/8, x4, x1, x2)

inst_710:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2130*FLEN/8, x4, x1, x2)

inst_711:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2133*FLEN/8, x4, x1, x2)

inst_712:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2136*FLEN/8, x4, x1, x2)

inst_713:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2139*FLEN/8, x4, x1, x2)

inst_714:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2142*FLEN/8, x4, x1, x2)

inst_715:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2145*FLEN/8, x4, x1, x2)

inst_716:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2148*FLEN/8, x4, x1, x2)

inst_717:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2151*FLEN/8, x4, x1, x2)

inst_718:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2154*FLEN/8, x4, x1, x2)

inst_719:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x10000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2157*FLEN/8, x4, x1, x2)

inst_720:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:2160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2160*FLEN/8, x4, x1, x2)

inst_721:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:2163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2163*FLEN/8, x4, x1, x2)

inst_722:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:2166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2166*FLEN/8, x4, x1, x2)

inst_723:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2169*FLEN/8, x4, x1, x2)

inst_724:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2172*FLEN/8, x4, x1, x2)

inst_725:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2175*FLEN/8, x4, x1, x2)

inst_726:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2178*FLEN/8, x4, x1, x2)

inst_727:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2181*FLEN/8, x4, x1, x2)

inst_728:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2184*FLEN/8, x4, x1, x2)

inst_729:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2187*FLEN/8, x4, x1, x2)

inst_730:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2190*FLEN/8, x4, x1, x2)

inst_731:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2193*FLEN/8, x4, x1, x2)

inst_732:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2196*FLEN/8, x4, x1, x2)

inst_733:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2199*FLEN/8, x4, x1, x2)

inst_734:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2202*FLEN/8, x4, x1, x2)

inst_735:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2205*FLEN/8, x4, x1, x2)

inst_736:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2208*FLEN/8, x4, x1, x2)

inst_737:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2211*FLEN/8, x4, x1, x2)

inst_738:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2214*FLEN/8, x4, x1, x2)

inst_739:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2217*FLEN/8, x4, x1, x2)

inst_740:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2220*FLEN/8, x4, x1, x2)

inst_741:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2223*FLEN/8, x4, x1, x2)

inst_742:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2226*FLEN/8, x4, x1, x2)

inst_743:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x3ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2229*FLEN/8, x4, x1, x2)

inst_744:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:2232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2232*FLEN/8, x4, x1, x2)

inst_745:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:2235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2235*FLEN/8, x4, x1, x2)

inst_746:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:2238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2238*FLEN/8, x4, x1, x2)

inst_747:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2241*FLEN/8, x4, x1, x2)

inst_748:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2244*FLEN/8, x4, x1, x2)

inst_749:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2247*FLEN/8, x4, x1, x2)

inst_750:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2250*FLEN/8, x4, x1, x2)

inst_751:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2253*FLEN/8, x4, x1, x2)

inst_752:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2256*FLEN/8, x4, x1, x2)

inst_753:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2259*FLEN/8, x4, x1, x2)

inst_754:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2262*FLEN/8, x4, x1, x2)

inst_755:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2265*FLEN/8, x4, x1, x2)

inst_756:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2268*FLEN/8, x4, x1, x2)

inst_757:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2271*FLEN/8, x4, x1, x2)

inst_758:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2274*FLEN/8, x4, x1, x2)

inst_759:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2277*FLEN/8, x4, x1, x2)

inst_760:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2280*FLEN/8, x4, x1, x2)

inst_761:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2283*FLEN/8, x4, x1, x2)

inst_762:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2286*FLEN/8, x4, x1, x2)

inst_763:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2289*FLEN/8, x4, x1, x2)

inst_764:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2292*FLEN/8, x4, x1, x2)

inst_765:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2295*FLEN/8, x4, x1, x2)

inst_766:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2298*FLEN/8, x4, x1, x2)

inst_767:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2301*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_768:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:2304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2304*FLEN/8, x4, x1, x2)

inst_769:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:2307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2307*FLEN/8, x4, x1, x2)

inst_770:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:2310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2310*FLEN/8, x4, x1, x2)

inst_771:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2313*FLEN/8, x4, x1, x2)

inst_772:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2316*FLEN/8, x4, x1, x2)

inst_773:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2319*FLEN/8, x4, x1, x2)

inst_774:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2322*FLEN/8, x4, x1, x2)

inst_775:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2325*FLEN/8, x4, x1, x2)

inst_776:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2328*FLEN/8, x4, x1, x2)

inst_777:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2331*FLEN/8, x4, x1, x2)

inst_778:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2334*FLEN/8, x4, x1, x2)

inst_779:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2337*FLEN/8, x4, x1, x2)

inst_780:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2340*FLEN/8, x4, x1, x2)

inst_781:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2343*FLEN/8, x4, x1, x2)

inst_782:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2346*FLEN/8, x4, x1, x2)

inst_783:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2349*FLEN/8, x4, x1, x2)

inst_784:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2352*FLEN/8, x4, x1, x2)

inst_785:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2355*FLEN/8, x4, x1, x2)

inst_786:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2358*FLEN/8, x4, x1, x2)

inst_787:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2361*FLEN/8, x4, x1, x2)

inst_788:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2364*FLEN/8, x4, x1, x2)

inst_789:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2367*FLEN/8, x4, x1, x2)

inst_790:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2370*FLEN/8, x4, x1, x2)

inst_791:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2373*FLEN/8, x4, x1, x2)

inst_792:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:2376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2376*FLEN/8, x4, x1, x2)

inst_793:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:2379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2379*FLEN/8, x4, x1, x2)

inst_794:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:2382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2382*FLEN/8, x4, x1, x2)

inst_795:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2385*FLEN/8, x4, x1, x2)

inst_796:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2388*FLEN/8, x4, x1, x2)

inst_797:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2391*FLEN/8, x4, x1, x2)

inst_798:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2394*FLEN/8, x4, x1, x2)

inst_799:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2397*FLEN/8, x4, x1, x2)

inst_800:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2400*FLEN/8, x4, x1, x2)

inst_801:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2403*FLEN/8, x4, x1, x2)

inst_802:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2406*FLEN/8, x4, x1, x2)

inst_803:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2409*FLEN/8, x4, x1, x2)

inst_804:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2412*FLEN/8, x4, x1, x2)

inst_805:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2415*FLEN/8, x4, x1, x2)

inst_806:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2418*FLEN/8, x4, x1, x2)

inst_807:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2421*FLEN/8, x4, x1, x2)

inst_808:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2424*FLEN/8, x4, x1, x2)

inst_809:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2427*FLEN/8, x4, x1, x2)

inst_810:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2430*FLEN/8, x4, x1, x2)

inst_811:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2433*FLEN/8, x4, x1, x2)

inst_812:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2436*FLEN/8, x4, x1, x2)

inst_813:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2439*FLEN/8, x4, x1, x2)

inst_814:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2442*FLEN/8, x4, x1, x2)

inst_815:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2445*FLEN/8, x4, x1, x2)

inst_816:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:2448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2448*FLEN/8, x4, x1, x2)

inst_817:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:2451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2451*FLEN/8, x4, x1, x2)

inst_818:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:2454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2454*FLEN/8, x4, x1, x2)

inst_819:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2457*FLEN/8, x4, x1, x2)

inst_820:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2460*FLEN/8, x4, x1, x2)

inst_821:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2463*FLEN/8, x4, x1, x2)

inst_822:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2466*FLEN/8, x4, x1, x2)

inst_823:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2469*FLEN/8, x4, x1, x2)

inst_824:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2472*FLEN/8, x4, x1, x2)

inst_825:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2475*FLEN/8, x4, x1, x2)

inst_826:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2478*FLEN/8, x4, x1, x2)

inst_827:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2481*FLEN/8, x4, x1, x2)

inst_828:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2484*FLEN/8, x4, x1, x2)

inst_829:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2487*FLEN/8, x4, x1, x2)

inst_830:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2490*FLEN/8, x4, x1, x2)

inst_831:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2493*FLEN/8, x4, x1, x2)

inst_832:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2496*FLEN/8, x4, x1, x2)

inst_833:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2499*FLEN/8, x4, x1, x2)

inst_834:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2502*FLEN/8, x4, x1, x2)

inst_835:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2505*FLEN/8, x4, x1, x2)

inst_836:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2508*FLEN/8, x4, x1, x2)

inst_837:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2511*FLEN/8, x4, x1, x2)

inst_838:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2514*FLEN/8, x4, x1, x2)

inst_839:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2517*FLEN/8, x4, x1, x2)

inst_840:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:2520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2520*FLEN/8, x4, x1, x2)

inst_841:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:2523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2523*FLEN/8, x4, x1, x2)

inst_842:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:2526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2526*FLEN/8, x4, x1, x2)

inst_843:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2529*FLEN/8, x4, x1, x2)

inst_844:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2532*FLEN/8, x4, x1, x2)

inst_845:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2535*FLEN/8, x4, x1, x2)

inst_846:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2538*FLEN/8, x4, x1, x2)

inst_847:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2541*FLEN/8, x4, x1, x2)

inst_848:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2544*FLEN/8, x4, x1, x2)

inst_849:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2547*FLEN/8, x4, x1, x2)

inst_850:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2550*FLEN/8, x4, x1, x2)

inst_851:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2553*FLEN/8, x4, x1, x2)

inst_852:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2556*FLEN/8, x4, x1, x2)

inst_853:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2559*FLEN/8, x4, x1, x2)

inst_854:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2562*FLEN/8, x4, x1, x2)

inst_855:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2565*FLEN/8, x4, x1, x2)

inst_856:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2568*FLEN/8, x4, x1, x2)

inst_857:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2571*FLEN/8, x4, x1, x2)

inst_858:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2574*FLEN/8, x4, x1, x2)

inst_859:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2577*FLEN/8, x4, x1, x2)

inst_860:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2580*FLEN/8, x4, x1, x2)

inst_861:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2583*FLEN/8, x4, x1, x2)

inst_862:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2586*FLEN/8, x4, x1, x2)

inst_863:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x7ff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2589*FLEN/8, x4, x1, x2)

inst_864:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:2592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2592*FLEN/8, x4, x1, x2)

inst_865:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:2595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2595*FLEN/8, x4, x1, x2)

inst_866:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:2598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2598*FLEN/8, x4, x1, x2)

inst_867:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2601*FLEN/8, x4, x1, x2)

inst_868:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2604*FLEN/8, x4, x1, x2)

inst_869:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2607*FLEN/8, x4, x1, x2)

inst_870:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2610*FLEN/8, x4, x1, x2)

inst_871:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2613*FLEN/8, x4, x1, x2)

inst_872:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2616*FLEN/8, x4, x1, x2)

inst_873:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2619*FLEN/8, x4, x1, x2)

inst_874:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2622*FLEN/8, x4, x1, x2)

inst_875:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2625*FLEN/8, x4, x1, x2)

inst_876:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2628*FLEN/8, x4, x1, x2)

inst_877:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2631*FLEN/8, x4, x1, x2)

inst_878:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2634*FLEN/8, x4, x1, x2)

inst_879:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2637*FLEN/8, x4, x1, x2)

inst_880:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2640*FLEN/8, x4, x1, x2)

inst_881:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2643*FLEN/8, x4, x1, x2)

inst_882:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2646*FLEN/8, x4, x1, x2)

inst_883:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2649*FLEN/8, x4, x1, x2)

inst_884:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2652*FLEN/8, x4, x1, x2)

inst_885:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2655*FLEN/8, x4, x1, x2)

inst_886:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2658*FLEN/8, x4, x1, x2)

inst_887:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2661*FLEN/8, x4, x1, x2)

inst_888:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:2664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2664*FLEN/8, x4, x1, x2)

inst_889:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:2667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2667*FLEN/8, x4, x1, x2)

inst_890:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:2670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2670*FLEN/8, x4, x1, x2)

inst_891:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2673*FLEN/8, x4, x1, x2)

inst_892:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2676*FLEN/8, x4, x1, x2)

inst_893:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2679*FLEN/8, x4, x1, x2)

inst_894:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2682*FLEN/8, x4, x1, x2)

inst_895:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2685*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_896:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2688*FLEN/8, x4, x1, x2)

inst_897:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2691*FLEN/8, x4, x1, x2)

inst_898:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2694*FLEN/8, x4, x1, x2)

inst_899:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2697*FLEN/8, x4, x1, x2)

inst_900:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2700*FLEN/8, x4, x1, x2)

inst_901:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2703*FLEN/8, x4, x1, x2)

inst_902:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2706*FLEN/8, x4, x1, x2)

inst_903:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2709*FLEN/8, x4, x1, x2)

inst_904:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2712*FLEN/8, x4, x1, x2)

inst_905:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2715*FLEN/8, x4, x1, x2)

inst_906:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2718*FLEN/8, x4, x1, x2)

inst_907:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2721*FLEN/8, x4, x1, x2)

inst_908:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2724*FLEN/8, x4, x1, x2)

inst_909:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2727*FLEN/8, x4, x1, x2)

inst_910:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2730*FLEN/8, x4, x1, x2)

inst_911:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2733*FLEN/8, x4, x1, x2)

inst_912:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:2736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2736*FLEN/8, x4, x1, x2)

inst_913:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:2739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2739*FLEN/8, x4, x1, x2)

inst_914:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:2742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2742*FLEN/8, x4, x1, x2)

inst_915:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2745*FLEN/8, x4, x1, x2)

inst_916:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2748*FLEN/8, x4, x1, x2)

inst_917:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2751*FLEN/8, x4, x1, x2)

inst_918:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2754*FLEN/8, x4, x1, x2)

inst_919:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2757*FLEN/8, x4, x1, x2)

inst_920:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2760*FLEN/8, x4, x1, x2)

inst_921:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2763*FLEN/8, x4, x1, x2)

inst_922:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2766*FLEN/8, x4, x1, x2)

inst_923:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2769*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2769*FLEN/8, x4, x1, x2)

inst_924:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2772*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2772*FLEN/8, x4, x1, x2)

inst_925:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2775*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2775*FLEN/8, x4, x1, x2)

inst_926:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2778*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2778*FLEN/8, x4, x1, x2)

inst_927:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2781*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2781*FLEN/8, x4, x1, x2)

inst_928:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2784*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2784*FLEN/8, x4, x1, x2)

inst_929:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2787*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2787*FLEN/8, x4, x1, x2)

inst_930:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2790*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2790*FLEN/8, x4, x1, x2)

inst_931:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2793*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2793*FLEN/8, x4, x1, x2)

inst_932:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2796*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2796*FLEN/8, x4, x1, x2)

inst_933:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2799*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2799*FLEN/8, x4, x1, x2)

inst_934:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2802*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2802*FLEN/8, x4, x1, x2)

inst_935:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8000000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2805*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2805*FLEN/8, x4, x1, x2)

inst_936:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:2808*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2808*FLEN/8, x4, x1, x2)

inst_937:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:2811*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2811*FLEN/8, x4, x1, x2)

inst_938:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:2814*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2814*FLEN/8, x4, x1, x2)

inst_939:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2817*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2817*FLEN/8, x4, x1, x2)

inst_940:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2820*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2820*FLEN/8, x4, x1, x2)

inst_941:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2823*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2823*FLEN/8, x4, x1, x2)

inst_942:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2826*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2826*FLEN/8, x4, x1, x2)

inst_943:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2829*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2829*FLEN/8, x4, x1, x2)

inst_944:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2832*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2832*FLEN/8, x4, x1, x2)

inst_945:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2835*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2835*FLEN/8, x4, x1, x2)

inst_946:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2838*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2838*FLEN/8, x4, x1, x2)

inst_947:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2841*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2841*FLEN/8, x4, x1, x2)

inst_948:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2844*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2844*FLEN/8, x4, x1, x2)

inst_949:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2847*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2847*FLEN/8, x4, x1, x2)

inst_950:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2850*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2850*FLEN/8, x4, x1, x2)

inst_951:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2853*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2853*FLEN/8, x4, x1, x2)

inst_952:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2856*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2856*FLEN/8, x4, x1, x2)

inst_953:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2859*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2859*FLEN/8, x4, x1, x2)

inst_954:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2862*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2862*FLEN/8, x4, x1, x2)

inst_955:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2865*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2865*FLEN/8, x4, x1, x2)

inst_956:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2868*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2868*FLEN/8, x4, x1, x2)

inst_957:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2871*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2871*FLEN/8, x4, x1, x2)

inst_958:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2874*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2874*FLEN/8, x4, x1, x2)

inst_959:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x800fffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2877*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2877*FLEN/8, x4, x1, x2)

inst_960:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:2880*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2880*FLEN/8, x4, x1, x2)

inst_961:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:2883*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2883*FLEN/8, x4, x1, x2)

inst_962:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:2886*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2886*FLEN/8, x4, x1, x2)

inst_963:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2889*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2889*FLEN/8, x4, x1, x2)

inst_964:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2892*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2892*FLEN/8, x4, x1, x2)

inst_965:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2895*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2895*FLEN/8, x4, x1, x2)

inst_966:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2898*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2898*FLEN/8, x4, x1, x2)

inst_967:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2901*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2901*FLEN/8, x4, x1, x2)

inst_968:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2904*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2904*FLEN/8, x4, x1, x2)

inst_969:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2907*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2907*FLEN/8, x4, x1, x2)

inst_970:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2910*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2910*FLEN/8, x4, x1, x2)

inst_971:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2913*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2913*FLEN/8, x4, x1, x2)

inst_972:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2916*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2916*FLEN/8, x4, x1, x2)

inst_973:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2919*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2919*FLEN/8, x4, x1, x2)

inst_974:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2922*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2922*FLEN/8, x4, x1, x2)

inst_975:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2925*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2925*FLEN/8, x4, x1, x2)

inst_976:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:2928*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2928*FLEN/8, x4, x1, x2)

inst_977:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:2931*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2931*FLEN/8, x4, x1, x2)

inst_978:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:2934*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2934*FLEN/8, x4, x1, x2)

inst_979:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:2937*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2937*FLEN/8, x4, x1, x2)

inst_980:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:2940*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2940*FLEN/8, x4, x1, x2)

inst_981:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:2943*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2943*FLEN/8, x4, x1, x2)

inst_982:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:2946*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2946*FLEN/8, x4, x1, x2)

inst_983:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:2949*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2949*FLEN/8, x4, x1, x2)

inst_984:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:2952*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2952*FLEN/8, x4, x1, x2)

inst_985:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:2955*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2955*FLEN/8, x4, x1, x2)

inst_986:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:2958*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2958*FLEN/8, x4, x1, x2)

inst_987:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:2961*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2961*FLEN/8, x4, x1, x2)

inst_988:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:2964*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2964*FLEN/8, x4, x1, x2)

inst_989:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:2967*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2967*FLEN/8, x4, x1, x2)

inst_990:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:2970*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2970*FLEN/8, x4, x1, x2)

inst_991:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:2973*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2973*FLEN/8, x4, x1, x2)

inst_992:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:2976*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2976*FLEN/8, x4, x1, x2)

inst_993:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:2979*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2979*FLEN/8, x4, x1, x2)

inst_994:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:2982*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2982*FLEN/8, x4, x1, x2)

inst_995:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:2985*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2985*FLEN/8, x4, x1, x2)

inst_996:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:2988*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2988*FLEN/8, x4, x1, x2)

inst_997:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:2991*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2991*FLEN/8, x4, x1, x2)

inst_998:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:2994*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2994*FLEN/8, x4, x1, x2)

inst_999:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:2997*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 2997*FLEN/8, x4, x1, x2)

inst_1000:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3000*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3000*FLEN/8, x4, x1, x2)

inst_1001:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3003*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3003*FLEN/8, x4, x1, x2)

inst_1002:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3006*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3006*FLEN/8, x4, x1, x2)

inst_1003:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3009*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3009*FLEN/8, x4, x1, x2)

inst_1004:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3012*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3012*FLEN/8, x4, x1, x2)

inst_1005:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3015*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3015*FLEN/8, x4, x1, x2)

inst_1006:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3018*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3018*FLEN/8, x4, x1, x2)

inst_1007:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0x8010000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3021*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3021*FLEN/8, x4, x1, x2)

inst_1008:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:3024*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3024*FLEN/8, x4, x1, x2)

inst_1009:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:3027*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3027*FLEN/8, x4, x1, x2)

inst_1010:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:3030*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3030*FLEN/8, x4, x1, x2)

inst_1011:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3033*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3033*FLEN/8, x4, x1, x2)

inst_1012:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3036*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3036*FLEN/8, x4, x1, x2)

inst_1013:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3039*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3039*FLEN/8, x4, x1, x2)

inst_1014:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3042*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3042*FLEN/8, x4, x1, x2)

inst_1015:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3045*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3045*FLEN/8, x4, x1, x2)

inst_1016:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3048*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3048*FLEN/8, x4, x1, x2)

inst_1017:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3051*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3051*FLEN/8, x4, x1, x2)

inst_1018:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3054*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3054*FLEN/8, x4, x1, x2)

inst_1019:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3057*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3057*FLEN/8, x4, x1, x2)

inst_1020:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3060*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3060*FLEN/8, x4, x1, x2)

inst_1021:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3063*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3063*FLEN/8, x4, x1, x2)

inst_1022:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3066*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3066*FLEN/8, x4, x1, x2)

inst_1023:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3069*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3069*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1024:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3072*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3072*FLEN/8, x4, x1, x2)

inst_1025:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3075*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3075*FLEN/8, x4, x1, x2)

inst_1026:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3078*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3078*FLEN/8, x4, x1, x2)

inst_1027:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3081*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3081*FLEN/8, x4, x1, x2)

inst_1028:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3084*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3084*FLEN/8, x4, x1, x2)

inst_1029:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3087*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3087*FLEN/8, x4, x1, x2)

inst_1030:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3090*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3090*FLEN/8, x4, x1, x2)

inst_1031:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xbf80000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3093*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3093*FLEN/8, x4, x1, x2)

inst_1032:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:3096*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3096*FLEN/8, x4, x1, x2)

inst_1033:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:3099*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3099*FLEN/8, x4, x1, x2)

inst_1034:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:3102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3102*FLEN/8, x4, x1, x2)

inst_1035:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3105*FLEN/8, x4, x1, x2)

inst_1036:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3108*FLEN/8, x4, x1, x2)

inst_1037:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3111*FLEN/8, x4, x1, x2)

inst_1038:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3114*FLEN/8, x4, x1, x2)

inst_1039:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3117*FLEN/8, x4, x1, x2)

inst_1040:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3120*FLEN/8, x4, x1, x2)

inst_1041:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3123*FLEN/8, x4, x1, x2)

inst_1042:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3126*FLEN/8, x4, x1, x2)

inst_1043:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3129*FLEN/8, x4, x1, x2)

inst_1044:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3132*FLEN/8, x4, x1, x2)

inst_1045:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3135*FLEN/8, x4, x1, x2)

inst_1046:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3138*FLEN/8, x4, x1, x2)

inst_1047:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3141*FLEN/8, x4, x1, x2)

inst_1048:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3144*FLEN/8, x4, x1, x2)

inst_1049:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3147*FLEN/8, x4, x1, x2)

inst_1050:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3150*FLEN/8, x4, x1, x2)

inst_1051:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3153*FLEN/8, x4, x1, x2)

inst_1052:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3156*FLEN/8, x4, x1, x2)

inst_1053:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3159*FLEN/8, x4, x1, x2)

inst_1054:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3162*FLEN/8, x4, x1, x2)

inst_1055:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xffefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3165*FLEN/8, x4, x1, x2)

inst_1056:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:3168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3168*FLEN/8, x4, x1, x2)

inst_1057:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:3171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3171*FLEN/8, x4, x1, x2)

inst_1058:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:3174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3174*FLEN/8, x4, x1, x2)

inst_1059:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3177*FLEN/8, x4, x1, x2)

inst_1060:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3180*FLEN/8, x4, x1, x2)

inst_1061:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3183*FLEN/8, x4, x1, x2)

inst_1062:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3186*FLEN/8, x4, x1, x2)

inst_1063:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3189*FLEN/8, x4, x1, x2)

inst_1064:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3192*FLEN/8, x4, x1, x2)

inst_1065:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3195*FLEN/8, x4, x1, x2)

inst_1066:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3198*FLEN/8, x4, x1, x2)

inst_1067:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3201*FLEN/8, x4, x1, x2)

inst_1068:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3204*FLEN/8, x4, x1, x2)

inst_1069:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3207*FLEN/8, x4, x1, x2)

inst_1070:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3210*FLEN/8, x4, x1, x2)

inst_1071:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3213*FLEN/8, x4, x1, x2)

inst_1072:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3216*FLEN/8, x4, x1, x2)

inst_1073:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3219*FLEN/8, x4, x1, x2)

inst_1074:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3222*FLEN/8, x4, x1, x2)

inst_1075:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3225*FLEN/8, x4, x1, x2)

inst_1076:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3228*FLEN/8, x4, x1, x2)

inst_1077:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3231*FLEN/8, x4, x1, x2)

inst_1078:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3234*FLEN/8, x4, x1, x2)

inst_1079:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3237*FLEN/8, x4, x1, x2)

inst_1080:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:3240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3240*FLEN/8, x4, x1, x2)

inst_1081:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:3243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3243*FLEN/8, x4, x1, x2)

inst_1082:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:3246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3246*FLEN/8, x4, x1, x2)

inst_1083:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3249*FLEN/8, x4, x1, x2)

inst_1084:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3252*FLEN/8, x4, x1, x2)

inst_1085:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3255*FLEN/8, x4, x1, x2)

inst_1086:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3258*FLEN/8, x4, x1, x2)

inst_1087:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3261*FLEN/8, x4, x1, x2)

inst_1088:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3264*FLEN/8, x4, x1, x2)

inst_1089:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3267*FLEN/8, x4, x1, x2)

inst_1090:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3270*FLEN/8, x4, x1, x2)

inst_1091:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3273*FLEN/8, x4, x1, x2)

inst_1092:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3276*FLEN/8, x4, x1, x2)

inst_1093:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3279*FLEN/8, x4, x1, x2)

inst_1094:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3282*FLEN/8, x4, x1, x2)

inst_1095:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3285*FLEN/8, x4, x1, x2)

inst_1096:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3288*FLEN/8, x4, x1, x2)

inst_1097:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3291*FLEN/8, x4, x1, x2)

inst_1098:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3294*FLEN/8, x4, x1, x2)

inst_1099:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3297*FLEN/8, x4, x1, x2)

inst_1100:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3300*FLEN/8, x4, x1, x2)

inst_1101:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3303*FLEN/8, x4, x1, x2)

inst_1102:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3306*FLEN/8, x4, x1, x2)

inst_1103:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3309*FLEN/8, x4, x1, x2)

inst_1104:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:3312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3312*FLEN/8, x4, x1, x2)

inst_1105:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:3315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3315*FLEN/8, x4, x1, x2)

inst_1106:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:3318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3318*FLEN/8, x4, x1, x2)

inst_1107:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3321*FLEN/8, x4, x1, x2)

inst_1108:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3324*FLEN/8, x4, x1, x2)

inst_1109:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3327*FLEN/8, x4, x1, x2)

inst_1110:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3330*FLEN/8, x4, x1, x2)

inst_1111:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3333*FLEN/8, x4, x1, x2)

inst_1112:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3336*FLEN/8, x4, x1, x2)

inst_1113:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3339*FLEN/8, x4, x1, x2)

inst_1114:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3342*FLEN/8, x4, x1, x2)

inst_1115:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3345*FLEN/8, x4, x1, x2)

inst_1116:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3348*FLEN/8, x4, x1, x2)

inst_1117:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3351*FLEN/8, x4, x1, x2)

inst_1118:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3354*FLEN/8, x4, x1, x2)

inst_1119:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3357*FLEN/8, x4, x1, x2)

inst_1120:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3360*FLEN/8, x4, x1, x2)

inst_1121:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3363*FLEN/8, x4, x1, x2)

inst_1122:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3366*FLEN/8, x4, x1, x2)

inst_1123:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3369*FLEN/8, x4, x1, x2)

inst_1124:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3372*FLEN/8, x4, x1, x2)

inst_1125:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3375*FLEN/8, x4, x1, x2)

inst_1126:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3378*FLEN/8, x4, x1, x2)

inst_1127:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3381*FLEN/8, x4, x1, x2)

inst_1128:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:3384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3384*FLEN/8, x4, x1, x2)

inst_1129:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:3387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3387*FLEN/8, x4, x1, x2)

inst_1130:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:3390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3390*FLEN/8, x4, x1, x2)

inst_1131:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3393*FLEN/8, x4, x1, x2)

inst_1132:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3396*FLEN/8, x4, x1, x2)

inst_1133:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3399*FLEN/8, x4, x1, x2)

inst_1134:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3402*FLEN/8, x4, x1, x2)

inst_1135:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3405*FLEN/8, x4, x1, x2)

inst_1136:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3408*FLEN/8, x4, x1, x2)

inst_1137:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3411*FLEN/8, x4, x1, x2)

inst_1138:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3414*FLEN/8, x4, x1, x2)

inst_1139:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3417*FLEN/8, x4, x1, x2)

inst_1140:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3420*FLEN/8, x4, x1, x2)

inst_1141:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3423*FLEN/8, x4, x1, x2)

inst_1142:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3426*FLEN/8, x4, x1, x2)

inst_1143:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3429*FLEN/8, x4, x1, x2)

inst_1144:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3432*FLEN/8, x4, x1, x2)

inst_1145:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3435*FLEN/8, x4, x1, x2)

inst_1146:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3438*FLEN/8, x4, x1, x2)

inst_1147:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3441*FLEN/8, x4, x1, x2)

inst_1148:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3444*FLEN/8, x4, x1, x2)

inst_1149:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3447*FLEN/8, x4, x1, x2)

inst_1150:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3450*FLEN/8, x4, x1, x2)

inst_1151:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x1; op2val:0xfff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3453*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_1152:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:3456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3456*FLEN/8, x4, x1, x2)

inst_1153:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:3459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3459*FLEN/8, x4, x1, x2)

inst_1154:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x2; valaddr_reg:x3; val_offset:3462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3462*FLEN/8, x4, x1, x2)

inst_1155:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3465*FLEN/8, x4, x1, x2)

inst_1156:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3468*FLEN/8, x4, x1, x2)

inst_1157:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3471*FLEN/8, x4, x1, x2)

inst_1158:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3474*FLEN/8, x4, x1, x2)

inst_1159:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3477*FLEN/8, x4, x1, x2)

inst_1160:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3480*FLEN/8, x4, x1, x2)

inst_1161:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3483*FLEN/8, x4, x1, x2)

inst_1162:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3486*FLEN/8, x4, x1, x2)

inst_1163:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3489*FLEN/8, x4, x1, x2)

inst_1164:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3492*FLEN/8, x4, x1, x2)

inst_1165:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3495*FLEN/8, x4, x1, x2)

inst_1166:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3498*FLEN/8, x4, x1, x2)

inst_1167:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3501*FLEN/8, x4, x1, x2)

inst_1168:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3504*FLEN/8, x4, x1, x2)

inst_1169:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3507*FLEN/8, x4, x1, x2)

inst_1170:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3510*FLEN/8, x4, x1, x2)

inst_1171:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3513*FLEN/8, x4, x1, x2)

inst_1172:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3516*FLEN/8, x4, x1, x2)

inst_1173:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3519*FLEN/8, x4, x1, x2)

inst_1174:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3522*FLEN/8, x4, x1, x2)

inst_1175:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x0;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3525*FLEN/8, x4, x1, x2)

inst_1176:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x0; valaddr_reg:x3; val_offset:3528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3528*FLEN/8, x4, x1, x2)

inst_1177:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x1; valaddr_reg:x3; val_offset:3531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3531*FLEN/8, x4, x1, x2)

inst_1178:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x2; valaddr_reg:x3; val_offset:3534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3534*FLEN/8, x4, x1, x2)

inst_1179:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3537*FLEN/8, x4, x1, x2)

inst_1180:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3540*FLEN/8, x4, x1, x2)

inst_1181:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3543*FLEN/8, x4, x1, x2)

inst_1182:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3546*FLEN/8, x4, x1, x2)

inst_1183:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3549*FLEN/8, x4, x1, x2)

inst_1184:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3552*FLEN/8, x4, x1, x2)

inst_1185:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3555*FLEN/8, x4, x1, x2)

inst_1186:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3558*FLEN/8, x4, x1, x2)

inst_1187:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3561*FLEN/8, x4, x1, x2)

inst_1188:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3564*FLEN/8, x4, x1, x2)

inst_1189:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3567*FLEN/8, x4, x1, x2)

inst_1190:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3570*FLEN/8, x4, x1, x2)

inst_1191:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3573*FLEN/8, x4, x1, x2)

inst_1192:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3576*FLEN/8, x4, x1, x2)

inst_1193:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3579*FLEN/8, x4, x1, x2)

inst_1194:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3582*FLEN/8, x4, x1, x2)

inst_1195:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3585*FLEN/8, x4, x1, x2)

inst_1196:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3588*FLEN/8, x4, x1, x2)

inst_1197:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3591*FLEN/8, x4, x1, x2)

inst_1198:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3594*FLEN/8, x4, x1, x2)

inst_1199:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x1;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3597*FLEN/8, x4, x1, x2)

inst_1200:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x0; valaddr_reg:x3; val_offset:3600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3600*FLEN/8, x4, x1, x2)

inst_1201:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x1; valaddr_reg:x3; val_offset:3603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3603*FLEN/8, x4, x1, x2)

inst_1202:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x2; valaddr_reg:x3; val_offset:3606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3606*FLEN/8, x4, x1, x2)

inst_1203:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3609*FLEN/8, x4, x1, x2)

inst_1204:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3612*FLEN/8, x4, x1, x2)

inst_1205:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3615*FLEN/8, x4, x1, x2)

inst_1206:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3618*FLEN/8, x4, x1, x2)

inst_1207:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3621*FLEN/8, x4, x1, x2)

inst_1208:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3624*FLEN/8, x4, x1, x2)

inst_1209:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3627*FLEN/8, x4, x1, x2)

inst_1210:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3630*FLEN/8, x4, x1, x2)

inst_1211:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3633*FLEN/8, x4, x1, x2)

inst_1212:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3636*FLEN/8, x4, x1, x2)

inst_1213:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3639*FLEN/8, x4, x1, x2)

inst_1214:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3642*FLEN/8, x4, x1, x2)

inst_1215:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3645*FLEN/8, x4, x1, x2)

inst_1216:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3648*FLEN/8, x4, x1, x2)

inst_1217:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3651*FLEN/8, x4, x1, x2)

inst_1218:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3654*FLEN/8, x4, x1, x2)

inst_1219:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3657*FLEN/8, x4, x1, x2)

inst_1220:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3660*FLEN/8, x4, x1, x2)

inst_1221:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3663*FLEN/8, x4, x1, x2)

inst_1222:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3666*FLEN/8, x4, x1, x2)

inst_1223:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x2;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3669*FLEN/8, x4, x1, x2)

inst_1224:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:3672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3672*FLEN/8, x4, x1, x2)

inst_1225:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:3675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3675*FLEN/8, x4, x1, x2)

inst_1226:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:3678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3678*FLEN/8, x4, x1, x2)

inst_1227:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3681*FLEN/8, x4, x1, x2)

inst_1228:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3684*FLEN/8, x4, x1, x2)

inst_1229:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3687*FLEN/8, x4, x1, x2)

inst_1230:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3690*FLEN/8, x4, x1, x2)

inst_1231:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3693*FLEN/8, x4, x1, x2)

inst_1232:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3696*FLEN/8, x4, x1, x2)

inst_1233:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3699*FLEN/8, x4, x1, x2)

inst_1234:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3702*FLEN/8, x4, x1, x2)

inst_1235:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3705*FLEN/8, x4, x1, x2)

inst_1236:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3708*FLEN/8, x4, x1, x2)

inst_1237:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3711*FLEN/8, x4, x1, x2)

inst_1238:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3714*FLEN/8, x4, x1, x2)

inst_1239:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3717*FLEN/8, x4, x1, x2)

inst_1240:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3720*FLEN/8, x4, x1, x2)

inst_1241:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3723*FLEN/8, x4, x1, x2)

inst_1242:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3726*FLEN/8, x4, x1, x2)

inst_1243:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3729*FLEN/8, x4, x1, x2)

inst_1244:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3732*FLEN/8, x4, x1, x2)

inst_1245:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3735*FLEN/8, x4, x1, x2)

inst_1246:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3738*FLEN/8, x4, x1, x2)

inst_1247:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3741*FLEN/8, x4, x1, x2)

inst_1248:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:3744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3744*FLEN/8, x4, x1, x2)

inst_1249:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:3747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3747*FLEN/8, x4, x1, x2)

inst_1250:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:3750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3750*FLEN/8, x4, x1, x2)

inst_1251:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3753*FLEN/8, x4, x1, x2)

inst_1252:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3756*FLEN/8, x4, x1, x2)

inst_1253:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3759*FLEN/8, x4, x1, x2)

inst_1254:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3762*FLEN/8, x4, x1, x2)

inst_1255:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3765*FLEN/8, x4, x1, x2)

inst_1256:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3768*FLEN/8, x4, x1, x2)

inst_1257:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3771*FLEN/8, x4, x1, x2)

inst_1258:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3774*FLEN/8, x4, x1, x2)

inst_1259:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3777*FLEN/8, x4, x1, x2)

inst_1260:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3780*FLEN/8, x4, x1, x2)

inst_1261:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3783*FLEN/8, x4, x1, x2)

inst_1262:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3786*FLEN/8, x4, x1, x2)

inst_1263:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3789*FLEN/8, x4, x1, x2)

inst_1264:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3792*FLEN/8, x4, x1, x2)

inst_1265:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3795*FLEN/8, x4, x1, x2)

inst_1266:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3798*FLEN/8, x4, x1, x2)

inst_1267:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3801*FLEN/8, x4, x1, x2)

inst_1268:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3804*FLEN/8, x4, x1, x2)

inst_1269:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3807*FLEN/8, x4, x1, x2)

inst_1270:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3810*FLEN/8, x4, x1, x2)

inst_1271:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3813*FLEN/8, x4, x1, x2)

inst_1272:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:3816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3816*FLEN/8, x4, x1, x2)

inst_1273:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:3819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3819*FLEN/8, x4, x1, x2)

inst_1274:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:3822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3822*FLEN/8, x4, x1, x2)

inst_1275:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3825*FLEN/8, x4, x1, x2)

inst_1276:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3828*FLEN/8, x4, x1, x2)

inst_1277:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3831*FLEN/8, x4, x1, x2)

inst_1278:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3834*FLEN/8, x4, x1, x2)

inst_1279:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3837*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_11)

inst_1280:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3840*FLEN/8, x4, x1, x2)

inst_1281:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3843*FLEN/8, x4, x1, x2)

inst_1282:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3846*FLEN/8, x4, x1, x2)

inst_1283:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3849*FLEN/8, x4, x1, x2)

inst_1284:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3852*FLEN/8, x4, x1, x2)

inst_1285:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3855*FLEN/8, x4, x1, x2)

inst_1286:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3858*FLEN/8, x4, x1, x2)

inst_1287:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3861*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3861*FLEN/8, x4, x1, x2)

inst_1288:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3864*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3864*FLEN/8, x4, x1, x2)

inst_1289:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3867*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3867*FLEN/8, x4, x1, x2)

inst_1290:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3870*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3870*FLEN/8, x4, x1, x2)

inst_1291:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3873*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3873*FLEN/8, x4, x1, x2)

inst_1292:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3876*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3876*FLEN/8, x4, x1, x2)

inst_1293:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3879*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3879*FLEN/8, x4, x1, x2)

inst_1294:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3882*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3882*FLEN/8, x4, x1, x2)

inst_1295:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x10000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3885*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3885*FLEN/8, x4, x1, x2)

inst_1296:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:3888*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3888*FLEN/8, x4, x1, x2)

inst_1297:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:3891*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3891*FLEN/8, x4, x1, x2)

inst_1298:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:3894*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3894*FLEN/8, x4, x1, x2)

inst_1299:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3897*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3897*FLEN/8, x4, x1, x2)

inst_1300:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3900*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3900*FLEN/8, x4, x1, x2)

inst_1301:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3903*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3903*FLEN/8, x4, x1, x2)

inst_1302:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3906*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3906*FLEN/8, x4, x1, x2)

inst_1303:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3909*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3909*FLEN/8, x4, x1, x2)

inst_1304:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3912*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3912*FLEN/8, x4, x1, x2)

inst_1305:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3915*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3915*FLEN/8, x4, x1, x2)

inst_1306:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3918*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3918*FLEN/8, x4, x1, x2)

inst_1307:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3921*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3921*FLEN/8, x4, x1, x2)

inst_1308:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3924*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3924*FLEN/8, x4, x1, x2)

inst_1309:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3927*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3927*FLEN/8, x4, x1, x2)

inst_1310:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:3930*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3930*FLEN/8, x4, x1, x2)

inst_1311:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:3933*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3933*FLEN/8, x4, x1, x2)

inst_1312:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:3936*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3936*FLEN/8, x4, x1, x2)

inst_1313:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:3939*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3939*FLEN/8, x4, x1, x2)

inst_1314:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:3942*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3942*FLEN/8, x4, x1, x2)

inst_1315:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:3945*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3945*FLEN/8, x4, x1, x2)

inst_1316:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:3948*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3948*FLEN/8, x4, x1, x2)

inst_1317:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:3951*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3951*FLEN/8, x4, x1, x2)

inst_1318:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:3954*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3954*FLEN/8, x4, x1, x2)

inst_1319:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x3ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:3957*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3957*FLEN/8, x4, x1, x2)

inst_1320:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:3960*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3960*FLEN/8, x4, x1, x2)

inst_1321:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:3963*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3963*FLEN/8, x4, x1, x2)

inst_1322:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:3966*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3966*FLEN/8, x4, x1, x2)

inst_1323:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:3969*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3969*FLEN/8, x4, x1, x2)

inst_1324:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:3972*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3972*FLEN/8, x4, x1, x2)

inst_1325:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:3975*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3975*FLEN/8, x4, x1, x2)

inst_1326:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:3978*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3978*FLEN/8, x4, x1, x2)

inst_1327:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:3981*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3981*FLEN/8, x4, x1, x2)

inst_1328:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:3984*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3984*FLEN/8, x4, x1, x2)

inst_1329:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:3987*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3987*FLEN/8, x4, x1, x2)

inst_1330:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:3990*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3990*FLEN/8, x4, x1, x2)

inst_1331:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:3993*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3993*FLEN/8, x4, x1, x2)

inst_1332:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:3996*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3996*FLEN/8, x4, x1, x2)

inst_1333:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:3999*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 3999*FLEN/8, x4, x1, x2)

inst_1334:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4002*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4002*FLEN/8, x4, x1, x2)

inst_1335:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4005*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4005*FLEN/8, x4, x1, x2)

inst_1336:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4008*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4008*FLEN/8, x4, x1, x2)

inst_1337:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4011*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4011*FLEN/8, x4, x1, x2)

inst_1338:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4014*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4014*FLEN/8, x4, x1, x2)

inst_1339:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4017*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4017*FLEN/8, x4, x1, x2)

inst_1340:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4020*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4020*FLEN/8, x4, x1, x2)

inst_1341:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4023*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4023*FLEN/8, x4, x1, x2)

inst_1342:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4026*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4026*FLEN/8, x4, x1, x2)

inst_1343:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4029*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4029*FLEN/8, x4, x1, x2)

inst_1344:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:4032*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4032*FLEN/8, x4, x1, x2)

inst_1345:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:4035*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4035*FLEN/8, x4, x1, x2)

inst_1346:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:4038*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4038*FLEN/8, x4, x1, x2)

inst_1347:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4041*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4041*FLEN/8, x4, x1, x2)

inst_1348:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4044*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4044*FLEN/8, x4, x1, x2)

inst_1349:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4047*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4047*FLEN/8, x4, x1, x2)

inst_1350:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4050*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4050*FLEN/8, x4, x1, x2)

inst_1351:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4053*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4053*FLEN/8, x4, x1, x2)

inst_1352:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4056*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4056*FLEN/8, x4, x1, x2)

inst_1353:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4059*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4059*FLEN/8, x4, x1, x2)

inst_1354:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4062*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4062*FLEN/8, x4, x1, x2)

inst_1355:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4065*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4065*FLEN/8, x4, x1, x2)

inst_1356:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4068*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4068*FLEN/8, x4, x1, x2)

inst_1357:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4071*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4071*FLEN/8, x4, x1, x2)

inst_1358:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4074*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4074*FLEN/8, x4, x1, x2)

inst_1359:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4077*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4077*FLEN/8, x4, x1, x2)

inst_1360:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4080*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4080*FLEN/8, x4, x1, x2)

inst_1361:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4083*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4083*FLEN/8, x4, x1, x2)

inst_1362:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4086*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4086*FLEN/8, x4, x1, x2)

inst_1363:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4089*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4089*FLEN/8, x4, x1, x2)

inst_1364:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4092*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4092*FLEN/8, x4, x1, x2)

inst_1365:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4095*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4095*FLEN/8, x4, x1, x2)

inst_1366:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4098*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4098*FLEN/8, x4, x1, x2)

inst_1367:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4101*FLEN/8, x4, x1, x2)

inst_1368:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:4104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4104*FLEN/8, x4, x1, x2)

inst_1369:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:4107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4107*FLEN/8, x4, x1, x2)

inst_1370:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:4110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4110*FLEN/8, x4, x1, x2)

inst_1371:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4113*FLEN/8, x4, x1, x2)

inst_1372:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4116*FLEN/8, x4, x1, x2)

inst_1373:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4119*FLEN/8, x4, x1, x2)

inst_1374:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4122*FLEN/8, x4, x1, x2)

inst_1375:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4125*FLEN/8, x4, x1, x2)

inst_1376:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4128*FLEN/8, x4, x1, x2)

inst_1377:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4131*FLEN/8, x4, x1, x2)

inst_1378:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4134*FLEN/8, x4, x1, x2)

inst_1379:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4137*FLEN/8, x4, x1, x2)

inst_1380:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4140*FLEN/8, x4, x1, x2)

inst_1381:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4143*FLEN/8, x4, x1, x2)

inst_1382:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4146*FLEN/8, x4, x1, x2)

inst_1383:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4149*FLEN/8, x4, x1, x2)

inst_1384:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4152*FLEN/8, x4, x1, x2)

inst_1385:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4155*FLEN/8, x4, x1, x2)

inst_1386:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4158*FLEN/8, x4, x1, x2)

inst_1387:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4161*FLEN/8, x4, x1, x2)

inst_1388:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4164*FLEN/8, x4, x1, x2)

inst_1389:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4167*FLEN/8, x4, x1, x2)

inst_1390:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4170*FLEN/8, x4, x1, x2)

inst_1391:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4173*FLEN/8, x4, x1, x2)

inst_1392:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:4176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4176*FLEN/8, x4, x1, x2)

inst_1393:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:4179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4179*FLEN/8, x4, x1, x2)

inst_1394:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:4182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4182*FLEN/8, x4, x1, x2)

inst_1395:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4185*FLEN/8, x4, x1, x2)

inst_1396:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4188*FLEN/8, x4, x1, x2)

inst_1397:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4191*FLEN/8, x4, x1, x2)

inst_1398:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4194*FLEN/8, x4, x1, x2)

inst_1399:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4197*FLEN/8, x4, x1, x2)

inst_1400:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4200*FLEN/8, x4, x1, x2)

inst_1401:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4203*FLEN/8, x4, x1, x2)

inst_1402:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4206*FLEN/8, x4, x1, x2)

inst_1403:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4209*FLEN/8, x4, x1, x2)

inst_1404:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4212*FLEN/8, x4, x1, x2)

inst_1405:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4215*FLEN/8, x4, x1, x2)

inst_1406:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4218*FLEN/8, x4, x1, x2)

inst_1407:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4221*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_12)

inst_1408:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4224*FLEN/8, x4, x1, x2)

inst_1409:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4227*FLEN/8, x4, x1, x2)

inst_1410:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4230*FLEN/8, x4, x1, x2)

inst_1411:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4233*FLEN/8, x4, x1, x2)

inst_1412:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4236*FLEN/8, x4, x1, x2)

inst_1413:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4239*FLEN/8, x4, x1, x2)

inst_1414:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4242*FLEN/8, x4, x1, x2)

inst_1415:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4245*FLEN/8, x4, x1, x2)

inst_1416:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:4248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4248*FLEN/8, x4, x1, x2)

inst_1417:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:4251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4251*FLEN/8, x4, x1, x2)

inst_1418:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:4254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4254*FLEN/8, x4, x1, x2)

inst_1419:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4257*FLEN/8, x4, x1, x2)

inst_1420:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4260*FLEN/8, x4, x1, x2)

inst_1421:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4263*FLEN/8, x4, x1, x2)

inst_1422:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4266*FLEN/8, x4, x1, x2)

inst_1423:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4269*FLEN/8, x4, x1, x2)

inst_1424:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4272*FLEN/8, x4, x1, x2)

inst_1425:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4275*FLEN/8, x4, x1, x2)

inst_1426:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4278*FLEN/8, x4, x1, x2)

inst_1427:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4281*FLEN/8, x4, x1, x2)

inst_1428:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4284*FLEN/8, x4, x1, x2)

inst_1429:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4287*FLEN/8, x4, x1, x2)

inst_1430:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4290*FLEN/8, x4, x1, x2)

inst_1431:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4293*FLEN/8, x4, x1, x2)

inst_1432:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4296*FLEN/8, x4, x1, x2)

inst_1433:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4299*FLEN/8, x4, x1, x2)

inst_1434:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4302*FLEN/8, x4, x1, x2)

inst_1435:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4305*FLEN/8, x4, x1, x2)

inst_1436:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4308*FLEN/8, x4, x1, x2)

inst_1437:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4311*FLEN/8, x4, x1, x2)

inst_1438:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4314*FLEN/8, x4, x1, x2)

inst_1439:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x7ff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4317*FLEN/8, x4, x1, x2)

inst_1440:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:4320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4320*FLEN/8, x4, x1, x2)

inst_1441:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:4323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4323*FLEN/8, x4, x1, x2)

inst_1442:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:4326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4326*FLEN/8, x4, x1, x2)

inst_1443:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4329*FLEN/8, x4, x1, x2)

inst_1444:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4332*FLEN/8, x4, x1, x2)

inst_1445:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4335*FLEN/8, x4, x1, x2)

inst_1446:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4338*FLEN/8, x4, x1, x2)

inst_1447:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4341*FLEN/8, x4, x1, x2)

inst_1448:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4344*FLEN/8, x4, x1, x2)

inst_1449:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4347*FLEN/8, x4, x1, x2)

inst_1450:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4350*FLEN/8, x4, x1, x2)

inst_1451:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4353*FLEN/8, x4, x1, x2)

inst_1452:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4356*FLEN/8, x4, x1, x2)

inst_1453:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4359*FLEN/8, x4, x1, x2)

inst_1454:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4362*FLEN/8, x4, x1, x2)

inst_1455:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4365*FLEN/8, x4, x1, x2)

inst_1456:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4368*FLEN/8, x4, x1, x2)

inst_1457:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4371*FLEN/8, x4, x1, x2)

inst_1458:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4374*FLEN/8, x4, x1, x2)

inst_1459:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4377*FLEN/8, x4, x1, x2)

inst_1460:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4380*FLEN/8, x4, x1, x2)

inst_1461:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4383*FLEN/8, x4, x1, x2)

inst_1462:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4386*FLEN/8, x4, x1, x2)

inst_1463:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4389*FLEN/8, x4, x1, x2)

inst_1464:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:4392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4392*FLEN/8, x4, x1, x2)

inst_1465:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:4395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4395*FLEN/8, x4, x1, x2)

inst_1466:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:4398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4398*FLEN/8, x4, x1, x2)

inst_1467:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4401*FLEN/8, x4, x1, x2)

inst_1468:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4404*FLEN/8, x4, x1, x2)

inst_1469:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4407*FLEN/8, x4, x1, x2)

inst_1470:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4410*FLEN/8, x4, x1, x2)

inst_1471:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4413*FLEN/8, x4, x1, x2)

inst_1472:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4416*FLEN/8, x4, x1, x2)

inst_1473:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4419*FLEN/8, x4, x1, x2)

inst_1474:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4422*FLEN/8, x4, x1, x2)

inst_1475:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4425*FLEN/8, x4, x1, x2)

inst_1476:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4428*FLEN/8, x4, x1, x2)

inst_1477:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4431*FLEN/8, x4, x1, x2)

inst_1478:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4434*FLEN/8, x4, x1, x2)

inst_1479:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4437*FLEN/8, x4, x1, x2)

inst_1480:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4440*FLEN/8, x4, x1, x2)

inst_1481:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4443*FLEN/8, x4, x1, x2)

inst_1482:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4446*FLEN/8, x4, x1, x2)

inst_1483:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4449*FLEN/8, x4, x1, x2)

inst_1484:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4452*FLEN/8, x4, x1, x2)

inst_1485:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4455*FLEN/8, x4, x1, x2)

inst_1486:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4458*FLEN/8, x4, x1, x2)

inst_1487:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4461*FLEN/8, x4, x1, x2)

inst_1488:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:4464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4464*FLEN/8, x4, x1, x2)

inst_1489:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:4467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4467*FLEN/8, x4, x1, x2)

inst_1490:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:4470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4470*FLEN/8, x4, x1, x2)

inst_1491:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4473*FLEN/8, x4, x1, x2)

inst_1492:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4476*FLEN/8, x4, x1, x2)

inst_1493:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4479*FLEN/8, x4, x1, x2)

inst_1494:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4482*FLEN/8, x4, x1, x2)

inst_1495:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4485*FLEN/8, x4, x1, x2)

inst_1496:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4488*FLEN/8, x4, x1, x2)

inst_1497:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4491*FLEN/8, x4, x1, x2)

inst_1498:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4494*FLEN/8, x4, x1, x2)

inst_1499:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4497*FLEN/8, x4, x1, x2)

inst_1500:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4500*FLEN/8, x4, x1, x2)

inst_1501:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4503*FLEN/8, x4, x1, x2)

inst_1502:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4506*FLEN/8, x4, x1, x2)

inst_1503:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4509*FLEN/8, x4, x1, x2)

inst_1504:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4512*FLEN/8, x4, x1, x2)

inst_1505:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4515*FLEN/8, x4, x1, x2)

inst_1506:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4518*FLEN/8, x4, x1, x2)

inst_1507:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4521*FLEN/8, x4, x1, x2)

inst_1508:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4524*FLEN/8, x4, x1, x2)

inst_1509:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4527*FLEN/8, x4, x1, x2)

inst_1510:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4530*FLEN/8, x4, x1, x2)

inst_1511:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8000000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4533*FLEN/8, x4, x1, x2)

inst_1512:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:4536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4536*FLEN/8, x4, x1, x2)

inst_1513:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:4539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4539*FLEN/8, x4, x1, x2)

inst_1514:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:4542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4542*FLEN/8, x4, x1, x2)

inst_1515:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4545*FLEN/8, x4, x1, x2)

inst_1516:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4548*FLEN/8, x4, x1, x2)

inst_1517:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4551*FLEN/8, x4, x1, x2)

inst_1518:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4554*FLEN/8, x4, x1, x2)

inst_1519:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4557*FLEN/8, x4, x1, x2)

inst_1520:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4560*FLEN/8, x4, x1, x2)

inst_1521:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4563*FLEN/8, x4, x1, x2)

inst_1522:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4566*FLEN/8, x4, x1, x2)

inst_1523:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4569*FLEN/8, x4, x1, x2)

inst_1524:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4572*FLEN/8, x4, x1, x2)

inst_1525:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4575*FLEN/8, x4, x1, x2)

inst_1526:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4578*FLEN/8, x4, x1, x2)

inst_1527:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4581*FLEN/8, x4, x1, x2)

inst_1528:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4584*FLEN/8, x4, x1, x2)

inst_1529:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4587*FLEN/8, x4, x1, x2)

inst_1530:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4590*FLEN/8, x4, x1, x2)

inst_1531:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4593*FLEN/8, x4, x1, x2)

inst_1532:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4596*FLEN/8, x4, x1, x2)

inst_1533:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4599*FLEN/8, x4, x1, x2)

inst_1534:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4602*FLEN/8, x4, x1, x2)

inst_1535:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x800fffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4605*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_13)

inst_1536:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:4608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4608*FLEN/8, x4, x1, x2)

inst_1537:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:4611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4611*FLEN/8, x4, x1, x2)

inst_1538:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:4614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4614*FLEN/8, x4, x1, x2)

inst_1539:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4617*FLEN/8, x4, x1, x2)

inst_1540:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4620*FLEN/8, x4, x1, x2)

inst_1541:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4623*FLEN/8, x4, x1, x2)

inst_1542:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4626*FLEN/8, x4, x1, x2)

inst_1543:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4629*FLEN/8, x4, x1, x2)

inst_1544:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4632*FLEN/8, x4, x1, x2)

inst_1545:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4635*FLEN/8, x4, x1, x2)

inst_1546:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4638*FLEN/8, x4, x1, x2)

inst_1547:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4641*FLEN/8, x4, x1, x2)

inst_1548:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4644*FLEN/8, x4, x1, x2)

inst_1549:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4647*FLEN/8, x4, x1, x2)

inst_1550:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4650*FLEN/8, x4, x1, x2)

inst_1551:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4653*FLEN/8, x4, x1, x2)

inst_1552:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4656*FLEN/8, x4, x1, x2)

inst_1553:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4659*FLEN/8, x4, x1, x2)

inst_1554:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4662*FLEN/8, x4, x1, x2)

inst_1555:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4665*FLEN/8, x4, x1, x2)

inst_1556:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4668*FLEN/8, x4, x1, x2)

inst_1557:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4671*FLEN/8, x4, x1, x2)

inst_1558:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4674*FLEN/8, x4, x1, x2)

inst_1559:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4677*FLEN/8, x4, x1, x2)

inst_1560:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:4680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4680*FLEN/8, x4, x1, x2)

inst_1561:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:4683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4683*FLEN/8, x4, x1, x2)

inst_1562:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:4686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4686*FLEN/8, x4, x1, x2)

inst_1563:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4689*FLEN/8, x4, x1, x2)

inst_1564:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4692*FLEN/8, x4, x1, x2)

inst_1565:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4695*FLEN/8, x4, x1, x2)

inst_1566:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4698*FLEN/8, x4, x1, x2)

inst_1567:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4701*FLEN/8, x4, x1, x2)

inst_1568:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4704*FLEN/8, x4, x1, x2)

inst_1569:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4707*FLEN/8, x4, x1, x2)

inst_1570:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4710*FLEN/8, x4, x1, x2)

inst_1571:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4713*FLEN/8, x4, x1, x2)

inst_1572:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4716*FLEN/8, x4, x1, x2)

inst_1573:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4719*FLEN/8, x4, x1, x2)

inst_1574:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4722*FLEN/8, x4, x1, x2)

inst_1575:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4725*FLEN/8, x4, x1, x2)

inst_1576:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4728*FLEN/8, x4, x1, x2)

inst_1577:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4731*FLEN/8, x4, x1, x2)

inst_1578:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4734*FLEN/8, x4, x1, x2)

inst_1579:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4737*FLEN/8, x4, x1, x2)

inst_1580:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4740*FLEN/8, x4, x1, x2)

inst_1581:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4743*FLEN/8, x4, x1, x2)

inst_1582:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4746*FLEN/8, x4, x1, x2)

inst_1583:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0x8010000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4749*FLEN/8, x4, x1, x2)

inst_1584:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:4752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4752*FLEN/8, x4, x1, x2)

inst_1585:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:4755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4755*FLEN/8, x4, x1, x2)

inst_1586:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:4758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4758*FLEN/8, x4, x1, x2)

inst_1587:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4761*FLEN/8, x4, x1, x2)

inst_1588:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4764*FLEN/8, x4, x1, x2)

inst_1589:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4767*FLEN/8, x4, x1, x2)

inst_1590:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4770*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4770*FLEN/8, x4, x1, x2)

inst_1591:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4773*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4773*FLEN/8, x4, x1, x2)

inst_1592:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4776*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4776*FLEN/8, x4, x1, x2)

inst_1593:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4779*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4779*FLEN/8, x4, x1, x2)

inst_1594:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4782*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4782*FLEN/8, x4, x1, x2)

inst_1595:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4785*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4785*FLEN/8, x4, x1, x2)

inst_1596:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4788*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4788*FLEN/8, x4, x1, x2)

inst_1597:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4791*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4791*FLEN/8, x4, x1, x2)

inst_1598:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4794*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4794*FLEN/8, x4, x1, x2)

inst_1599:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4797*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4797*FLEN/8, x4, x1, x2)

inst_1600:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4800*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4800*FLEN/8, x4, x1, x2)

inst_1601:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4803*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4803*FLEN/8, x4, x1, x2)

inst_1602:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4806*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4806*FLEN/8, x4, x1, x2)

inst_1603:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4809*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4809*FLEN/8, x4, x1, x2)

inst_1604:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4812*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4812*FLEN/8, x4, x1, x2)

inst_1605:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4815*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4815*FLEN/8, x4, x1, x2)

inst_1606:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4818*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4818*FLEN/8, x4, x1, x2)

inst_1607:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xbf80000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4821*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4821*FLEN/8, x4, x1, x2)

inst_1608:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:4824*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4824*FLEN/8, x4, x1, x2)

inst_1609:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:4827*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4827*FLEN/8, x4, x1, x2)

inst_1610:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:4830*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4830*FLEN/8, x4, x1, x2)

inst_1611:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4833*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4833*FLEN/8, x4, x1, x2)

inst_1612:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4836*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4836*FLEN/8, x4, x1, x2)

inst_1613:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4839*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4839*FLEN/8, x4, x1, x2)

inst_1614:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4842*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4842*FLEN/8, x4, x1, x2)

inst_1615:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4845*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4845*FLEN/8, x4, x1, x2)

inst_1616:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4848*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4848*FLEN/8, x4, x1, x2)

inst_1617:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4851*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4851*FLEN/8, x4, x1, x2)

inst_1618:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4854*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4854*FLEN/8, x4, x1, x2)

inst_1619:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4857*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4857*FLEN/8, x4, x1, x2)

inst_1620:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4860*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4860*FLEN/8, x4, x1, x2)

inst_1621:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4863*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4863*FLEN/8, x4, x1, x2)

inst_1622:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4866*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4866*FLEN/8, x4, x1, x2)

inst_1623:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4869*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4869*FLEN/8, x4, x1, x2)

inst_1624:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4872*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4872*FLEN/8, x4, x1, x2)

inst_1625:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4875*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4875*FLEN/8, x4, x1, x2)

inst_1626:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4878*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4878*FLEN/8, x4, x1, x2)

inst_1627:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4881*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4881*FLEN/8, x4, x1, x2)

inst_1628:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4884*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4884*FLEN/8, x4, x1, x2)

inst_1629:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4887*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4887*FLEN/8, x4, x1, x2)

inst_1630:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4890*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4890*FLEN/8, x4, x1, x2)

inst_1631:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xffefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4893*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4893*FLEN/8, x4, x1, x2)

inst_1632:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:4896*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4896*FLEN/8, x4, x1, x2)

inst_1633:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:4899*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4899*FLEN/8, x4, x1, x2)

inst_1634:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:4902*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4902*FLEN/8, x4, x1, x2)

inst_1635:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4905*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4905*FLEN/8, x4, x1, x2)

inst_1636:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4908*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4908*FLEN/8, x4, x1, x2)

inst_1637:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4911*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4911*FLEN/8, x4, x1, x2)

inst_1638:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4914*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4914*FLEN/8, x4, x1, x2)

inst_1639:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4917*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4917*FLEN/8, x4, x1, x2)

inst_1640:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4920*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4920*FLEN/8, x4, x1, x2)

inst_1641:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4923*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4923*FLEN/8, x4, x1, x2)

inst_1642:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4926*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4926*FLEN/8, x4, x1, x2)

inst_1643:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:4929*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4929*FLEN/8, x4, x1, x2)

inst_1644:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:4932*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4932*FLEN/8, x4, x1, x2)

inst_1645:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:4935*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4935*FLEN/8, x4, x1, x2)

inst_1646:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:4938*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4938*FLEN/8, x4, x1, x2)

inst_1647:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:4941*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4941*FLEN/8, x4, x1, x2)

inst_1648:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:4944*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4944*FLEN/8, x4, x1, x2)

inst_1649:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:4947*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4947*FLEN/8, x4, x1, x2)

inst_1650:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:4950*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4950*FLEN/8, x4, x1, x2)

inst_1651:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:4953*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4953*FLEN/8, x4, x1, x2)

inst_1652:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:4956*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4956*FLEN/8, x4, x1, x2)

inst_1653:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:4959*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4959*FLEN/8, x4, x1, x2)

inst_1654:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:4962*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4962*FLEN/8, x4, x1, x2)

inst_1655:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:4965*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4965*FLEN/8, x4, x1, x2)

inst_1656:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:4968*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4968*FLEN/8, x4, x1, x2)

inst_1657:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:4971*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4971*FLEN/8, x4, x1, x2)

inst_1658:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:4974*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4974*FLEN/8, x4, x1, x2)

inst_1659:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:4977*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4977*FLEN/8, x4, x1, x2)

inst_1660:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:4980*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4980*FLEN/8, x4, x1, x2)

inst_1661:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:4983*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4983*FLEN/8, x4, x1, x2)

inst_1662:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:4986*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4986*FLEN/8, x4, x1, x2)

inst_1663:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:4989*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4989*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_14)

inst_1664:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:4992*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4992*FLEN/8, x4, x1, x2)

inst_1665:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:4995*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4995*FLEN/8, x4, x1, x2)

inst_1666:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:4998*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 4998*FLEN/8, x4, x1, x2)

inst_1667:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5001*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5001*FLEN/8, x4, x1, x2)

inst_1668:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5004*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5004*FLEN/8, x4, x1, x2)

inst_1669:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5007*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5007*FLEN/8, x4, x1, x2)

inst_1670:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5010*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5010*FLEN/8, x4, x1, x2)

inst_1671:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5013*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5013*FLEN/8, x4, x1, x2)

inst_1672:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5016*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5016*FLEN/8, x4, x1, x2)

inst_1673:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5019*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5019*FLEN/8, x4, x1, x2)

inst_1674:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5022*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5022*FLEN/8, x4, x1, x2)

inst_1675:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5025*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5025*FLEN/8, x4, x1, x2)

inst_1676:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5028*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5028*FLEN/8, x4, x1, x2)

inst_1677:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5031*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5031*FLEN/8, x4, x1, x2)

inst_1678:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5034*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5034*FLEN/8, x4, x1, x2)

inst_1679:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5037*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5037*FLEN/8, x4, x1, x2)

inst_1680:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:5040*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5040*FLEN/8, x4, x1, x2)

inst_1681:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:5043*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5043*FLEN/8, x4, x1, x2)

inst_1682:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:5046*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5046*FLEN/8, x4, x1, x2)

inst_1683:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5049*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5049*FLEN/8, x4, x1, x2)

inst_1684:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5052*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5052*FLEN/8, x4, x1, x2)

inst_1685:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5055*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5055*FLEN/8, x4, x1, x2)

inst_1686:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5058*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5058*FLEN/8, x4, x1, x2)

inst_1687:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5061*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5061*FLEN/8, x4, x1, x2)

inst_1688:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5064*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5064*FLEN/8, x4, x1, x2)

inst_1689:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5067*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5067*FLEN/8, x4, x1, x2)

inst_1690:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5070*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5070*FLEN/8, x4, x1, x2)

inst_1691:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5073*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5073*FLEN/8, x4, x1, x2)

inst_1692:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5076*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5076*FLEN/8, x4, x1, x2)

inst_1693:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5079*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5079*FLEN/8, x4, x1, x2)

inst_1694:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5082*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5082*FLEN/8, x4, x1, x2)

inst_1695:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5085*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5085*FLEN/8, x4, x1, x2)

inst_1696:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5088*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5088*FLEN/8, x4, x1, x2)

inst_1697:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5091*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5091*FLEN/8, x4, x1, x2)

inst_1698:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5094*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5094*FLEN/8, x4, x1, x2)

inst_1699:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5097*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5097*FLEN/8, x4, x1, x2)

inst_1700:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5100*FLEN/8, x4, x1, x2)

inst_1701:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5103*FLEN/8, x4, x1, x2)

inst_1702:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5106*FLEN/8, x4, x1, x2)

inst_1703:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5109*FLEN/8, x4, x1, x2)

inst_1704:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:5112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5112*FLEN/8, x4, x1, x2)

inst_1705:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:5115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5115*FLEN/8, x4, x1, x2)

inst_1706:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:5118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5118*FLEN/8, x4, x1, x2)

inst_1707:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5121*FLEN/8, x4, x1, x2)

inst_1708:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5124*FLEN/8, x4, x1, x2)

inst_1709:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5127*FLEN/8, x4, x1, x2)

inst_1710:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5130*FLEN/8, x4, x1, x2)

inst_1711:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5133*FLEN/8, x4, x1, x2)

inst_1712:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5136*FLEN/8, x4, x1, x2)

inst_1713:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5139*FLEN/8, x4, x1, x2)

inst_1714:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5142*FLEN/8, x4, x1, x2)

inst_1715:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5145*FLEN/8, x4, x1, x2)

inst_1716:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5148*FLEN/8, x4, x1, x2)

inst_1717:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5151*FLEN/8, x4, x1, x2)

inst_1718:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5154*FLEN/8, x4, x1, x2)

inst_1719:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5157*FLEN/8, x4, x1, x2)

inst_1720:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5160*FLEN/8, x4, x1, x2)

inst_1721:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5163*FLEN/8, x4, x1, x2)

inst_1722:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5166*FLEN/8, x4, x1, x2)

inst_1723:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5169*FLEN/8, x4, x1, x2)

inst_1724:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5172*FLEN/8, x4, x1, x2)

inst_1725:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5175*FLEN/8, x4, x1, x2)

inst_1726:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5178*FLEN/8, x4, x1, x2)

inst_1727:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2; op2val:0xfff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5181*FLEN/8, x4, x1, x2)

inst_1728:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:5184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5184*FLEN/8, x4, x1, x2)

inst_1729:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:5187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5187*FLEN/8, x4, x1, x2)

inst_1730:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x2; valaddr_reg:x3; val_offset:5190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5190*FLEN/8, x4, x1, x2)

inst_1731:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5193*FLEN/8, x4, x1, x2)

inst_1732:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5196*FLEN/8, x4, x1, x2)

inst_1733:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5199*FLEN/8, x4, x1, x2)

inst_1734:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5202*FLEN/8, x4, x1, x2)

inst_1735:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5205*FLEN/8, x4, x1, x2)

inst_1736:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5208*FLEN/8, x4, x1, x2)

inst_1737:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5211*FLEN/8, x4, x1, x2)

inst_1738:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5214*FLEN/8, x4, x1, x2)

inst_1739:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5217*FLEN/8, x4, x1, x2)

inst_1740:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5220*FLEN/8, x4, x1, x2)

inst_1741:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5223*FLEN/8, x4, x1, x2)

inst_1742:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5226*FLEN/8, x4, x1, x2)

inst_1743:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5229*FLEN/8, x4, x1, x2)

inst_1744:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5232*FLEN/8, x4, x1, x2)

inst_1745:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5235*FLEN/8, x4, x1, x2)

inst_1746:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5238*FLEN/8, x4, x1, x2)

inst_1747:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5241*FLEN/8, x4, x1, x2)

inst_1748:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5244*FLEN/8, x4, x1, x2)

inst_1749:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5247*FLEN/8, x4, x1, x2)

inst_1750:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5250*FLEN/8, x4, x1, x2)

inst_1751:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x0;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5253*FLEN/8, x4, x1, x2)

inst_1752:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x0; valaddr_reg:x3; val_offset:5256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5256*FLEN/8, x4, x1, x2)

inst_1753:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x1; valaddr_reg:x3; val_offset:5259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5259*FLEN/8, x4, x1, x2)

inst_1754:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x2; valaddr_reg:x3; val_offset:5262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5262*FLEN/8, x4, x1, x2)

inst_1755:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5265*FLEN/8, x4, x1, x2)

inst_1756:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5268*FLEN/8, x4, x1, x2)

inst_1757:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5271*FLEN/8, x4, x1, x2)

inst_1758:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5274*FLEN/8, x4, x1, x2)

inst_1759:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5277*FLEN/8, x4, x1, x2)

inst_1760:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5280*FLEN/8, x4, x1, x2)

inst_1761:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5283*FLEN/8, x4, x1, x2)

inst_1762:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5286*FLEN/8, x4, x1, x2)

inst_1763:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5289*FLEN/8, x4, x1, x2)

inst_1764:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5292*FLEN/8, x4, x1, x2)

inst_1765:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5295*FLEN/8, x4, x1, x2)

inst_1766:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5298*FLEN/8, x4, x1, x2)

inst_1767:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5301*FLEN/8, x4, x1, x2)

inst_1768:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5304*FLEN/8, x4, x1, x2)

inst_1769:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5307*FLEN/8, x4, x1, x2)

inst_1770:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5310*FLEN/8, x4, x1, x2)

inst_1771:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5313*FLEN/8, x4, x1, x2)

inst_1772:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5316*FLEN/8, x4, x1, x2)

inst_1773:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5319*FLEN/8, x4, x1, x2)

inst_1774:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5322*FLEN/8, x4, x1, x2)

inst_1775:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x1;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5325*FLEN/8, x4, x1, x2)

inst_1776:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x0; valaddr_reg:x3; val_offset:5328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5328*FLEN/8, x4, x1, x2)

inst_1777:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x1; valaddr_reg:x3; val_offset:5331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5331*FLEN/8, x4, x1, x2)

inst_1778:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x2; valaddr_reg:x3; val_offset:5334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5334*FLEN/8, x4, x1, x2)

inst_1779:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5337*FLEN/8, x4, x1, x2)

inst_1780:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5340*FLEN/8, x4, x1, x2)

inst_1781:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5343*FLEN/8, x4, x1, x2)

inst_1782:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5346*FLEN/8, x4, x1, x2)

inst_1783:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5349*FLEN/8, x4, x1, x2)

inst_1784:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5352*FLEN/8, x4, x1, x2)

inst_1785:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5355*FLEN/8, x4, x1, x2)

inst_1786:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5358*FLEN/8, x4, x1, x2)

inst_1787:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5361*FLEN/8, x4, x1, x2)

inst_1788:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5364*FLEN/8, x4, x1, x2)

inst_1789:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5367*FLEN/8, x4, x1, x2)

inst_1790:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5370*FLEN/8, x4, x1, x2)

inst_1791:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5373*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_15)

inst_1792:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5376*FLEN/8, x4, x1, x2)

inst_1793:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5379*FLEN/8, x4, x1, x2)

inst_1794:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5382*FLEN/8, x4, x1, x2)

inst_1795:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5385*FLEN/8, x4, x1, x2)

inst_1796:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5388*FLEN/8, x4, x1, x2)

inst_1797:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5391*FLEN/8, x4, x1, x2)

inst_1798:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5394*FLEN/8, x4, x1, x2)

inst_1799:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x2;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5397*FLEN/8, x4, x1, x2)

inst_1800:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:5400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5400*FLEN/8, x4, x1, x2)

inst_1801:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:5403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5403*FLEN/8, x4, x1, x2)

inst_1802:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:5406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5406*FLEN/8, x4, x1, x2)

inst_1803:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5409*FLEN/8, x4, x1, x2)

inst_1804:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5412*FLEN/8, x4, x1, x2)

inst_1805:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5415*FLEN/8, x4, x1, x2)

inst_1806:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5418*FLEN/8, x4, x1, x2)

inst_1807:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5421*FLEN/8, x4, x1, x2)

inst_1808:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5424*FLEN/8, x4, x1, x2)

inst_1809:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5427*FLEN/8, x4, x1, x2)

inst_1810:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5430*FLEN/8, x4, x1, x2)

inst_1811:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5433*FLEN/8, x4, x1, x2)

inst_1812:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5436*FLEN/8, x4, x1, x2)

inst_1813:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5439*FLEN/8, x4, x1, x2)

inst_1814:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5442*FLEN/8, x4, x1, x2)

inst_1815:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5445*FLEN/8, x4, x1, x2)

inst_1816:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5448*FLEN/8, x4, x1, x2)

inst_1817:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5451*FLEN/8, x4, x1, x2)

inst_1818:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5454*FLEN/8, x4, x1, x2)

inst_1819:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5457*FLEN/8, x4, x1, x2)

inst_1820:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5460*FLEN/8, x4, x1, x2)

inst_1821:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5463*FLEN/8, x4, x1, x2)

inst_1822:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5466*FLEN/8, x4, x1, x2)

inst_1823:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5469*FLEN/8, x4, x1, x2)

inst_1824:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:5472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5472*FLEN/8, x4, x1, x2)

inst_1825:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:5475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5475*FLEN/8, x4, x1, x2)

inst_1826:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:5478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5478*FLEN/8, x4, x1, x2)

inst_1827:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5481*FLEN/8, x4, x1, x2)

inst_1828:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5484*FLEN/8, x4, x1, x2)

inst_1829:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5487*FLEN/8, x4, x1, x2)

inst_1830:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5490*FLEN/8, x4, x1, x2)

inst_1831:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5493*FLEN/8, x4, x1, x2)

inst_1832:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5496*FLEN/8, x4, x1, x2)

inst_1833:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5499*FLEN/8, x4, x1, x2)

inst_1834:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5502*FLEN/8, x4, x1, x2)

inst_1835:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5505*FLEN/8, x4, x1, x2)

inst_1836:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5508*FLEN/8, x4, x1, x2)

inst_1837:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5511*FLEN/8, x4, x1, x2)

inst_1838:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5514*FLEN/8, x4, x1, x2)

inst_1839:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5517*FLEN/8, x4, x1, x2)

inst_1840:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5520*FLEN/8, x4, x1, x2)

inst_1841:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5523*FLEN/8, x4, x1, x2)

inst_1842:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5526*FLEN/8, x4, x1, x2)

inst_1843:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5529*FLEN/8, x4, x1, x2)

inst_1844:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5532*FLEN/8, x4, x1, x2)

inst_1845:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5535*FLEN/8, x4, x1, x2)

inst_1846:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5538*FLEN/8, x4, x1, x2)

inst_1847:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5541*FLEN/8, x4, x1, x2)

inst_1848:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:5544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5544*FLEN/8, x4, x1, x2)

inst_1849:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:5547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5547*FLEN/8, x4, x1, x2)

inst_1850:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:5550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5550*FLEN/8, x4, x1, x2)

inst_1851:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5553*FLEN/8, x4, x1, x2)

inst_1852:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5556*FLEN/8, x4, x1, x2)

inst_1853:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5559*FLEN/8, x4, x1, x2)

inst_1854:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5562*FLEN/8, x4, x1, x2)

inst_1855:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5565*FLEN/8, x4, x1, x2)

inst_1856:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5568*FLEN/8, x4, x1, x2)

inst_1857:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5571*FLEN/8, x4, x1, x2)

inst_1858:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5574*FLEN/8, x4, x1, x2)

inst_1859:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5577*FLEN/8, x4, x1, x2)

inst_1860:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5580*FLEN/8, x4, x1, x2)

inst_1861:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5583*FLEN/8, x4, x1, x2)

inst_1862:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5586*FLEN/8, x4, x1, x2)

inst_1863:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5589*FLEN/8, x4, x1, x2)

inst_1864:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5592*FLEN/8, x4, x1, x2)

inst_1865:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5595*FLEN/8, x4, x1, x2)

inst_1866:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5598*FLEN/8, x4, x1, x2)

inst_1867:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5601*FLEN/8, x4, x1, x2)

inst_1868:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5604*FLEN/8, x4, x1, x2)

inst_1869:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5607*FLEN/8, x4, x1, x2)

inst_1870:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5610*FLEN/8, x4, x1, x2)

inst_1871:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x10000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5613*FLEN/8, x4, x1, x2)

inst_1872:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:5616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5616*FLEN/8, x4, x1, x2)

inst_1873:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:5619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5619*FLEN/8, x4, x1, x2)

inst_1874:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:5622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5622*FLEN/8, x4, x1, x2)

inst_1875:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5625*FLEN/8, x4, x1, x2)

inst_1876:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5628*FLEN/8, x4, x1, x2)

inst_1877:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5631*FLEN/8, x4, x1, x2)

inst_1878:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5634*FLEN/8, x4, x1, x2)

inst_1879:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5637*FLEN/8, x4, x1, x2)

inst_1880:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5640*FLEN/8, x4, x1, x2)

inst_1881:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5643*FLEN/8, x4, x1, x2)

inst_1882:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5646*FLEN/8, x4, x1, x2)

inst_1883:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5649*FLEN/8, x4, x1, x2)

inst_1884:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5652*FLEN/8, x4, x1, x2)

inst_1885:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5655*FLEN/8, x4, x1, x2)

inst_1886:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5658*FLEN/8, x4, x1, x2)

inst_1887:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5661*FLEN/8, x4, x1, x2)

inst_1888:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5664*FLEN/8, x4, x1, x2)

inst_1889:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5667*FLEN/8, x4, x1, x2)

inst_1890:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5670*FLEN/8, x4, x1, x2)

inst_1891:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5673*FLEN/8, x4, x1, x2)

inst_1892:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5676*FLEN/8, x4, x1, x2)

inst_1893:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5679*FLEN/8, x4, x1, x2)

inst_1894:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5682*FLEN/8, x4, x1, x2)

inst_1895:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x3ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5685*FLEN/8, x4, x1, x2)

inst_1896:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:5688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5688*FLEN/8, x4, x1, x2)

inst_1897:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:5691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5691*FLEN/8, x4, x1, x2)

inst_1898:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:5694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5694*FLEN/8, x4, x1, x2)

inst_1899:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5697*FLEN/8, x4, x1, x2)

inst_1900:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5700*FLEN/8, x4, x1, x2)

inst_1901:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5703*FLEN/8, x4, x1, x2)

inst_1902:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5706*FLEN/8, x4, x1, x2)

inst_1903:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5709*FLEN/8, x4, x1, x2)

inst_1904:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5712*FLEN/8, x4, x1, x2)

inst_1905:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5715*FLEN/8, x4, x1, x2)

inst_1906:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5718*FLEN/8, x4, x1, x2)

inst_1907:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5721*FLEN/8, x4, x1, x2)

inst_1908:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5724*FLEN/8, x4, x1, x2)

inst_1909:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5727*FLEN/8, x4, x1, x2)

inst_1910:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5730*FLEN/8, x4, x1, x2)

inst_1911:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5733*FLEN/8, x4, x1, x2)

inst_1912:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5736*FLEN/8, x4, x1, x2)

inst_1913:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5739*FLEN/8, x4, x1, x2)

inst_1914:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5742*FLEN/8, x4, x1, x2)

inst_1915:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5745*FLEN/8, x4, x1, x2)

inst_1916:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5748*FLEN/8, x4, x1, x2)

inst_1917:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5751*FLEN/8, x4, x1, x2)

inst_1918:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5754*FLEN/8, x4, x1, x2)

inst_1919:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5757*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_16)

inst_1920:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:5760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5760*FLEN/8, x4, x1, x2)

inst_1921:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:5763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5763*FLEN/8, x4, x1, x2)

inst_1922:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:5766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5766*FLEN/8, x4, x1, x2)

inst_1923:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5769*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5769*FLEN/8, x4, x1, x2)

inst_1924:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5772*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5772*FLEN/8, x4, x1, x2)

inst_1925:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5775*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5775*FLEN/8, x4, x1, x2)

inst_1926:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5778*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5778*FLEN/8, x4, x1, x2)

inst_1927:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5781*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5781*FLEN/8, x4, x1, x2)

inst_1928:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5784*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5784*FLEN/8, x4, x1, x2)

inst_1929:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5787*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5787*FLEN/8, x4, x1, x2)

inst_1930:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5790*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5790*FLEN/8, x4, x1, x2)

inst_1931:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5793*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5793*FLEN/8, x4, x1, x2)

inst_1932:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5796*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5796*FLEN/8, x4, x1, x2)

inst_1933:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5799*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5799*FLEN/8, x4, x1, x2)

inst_1934:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5802*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5802*FLEN/8, x4, x1, x2)

inst_1935:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5805*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5805*FLEN/8, x4, x1, x2)

inst_1936:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5808*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5808*FLEN/8, x4, x1, x2)

inst_1937:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5811*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5811*FLEN/8, x4, x1, x2)

inst_1938:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5814*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5814*FLEN/8, x4, x1, x2)

inst_1939:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5817*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5817*FLEN/8, x4, x1, x2)

inst_1940:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5820*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5820*FLEN/8, x4, x1, x2)

inst_1941:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5823*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5823*FLEN/8, x4, x1, x2)

inst_1942:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5826*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5826*FLEN/8, x4, x1, x2)

inst_1943:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5829*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5829*FLEN/8, x4, x1, x2)

inst_1944:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:5832*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5832*FLEN/8, x4, x1, x2)

inst_1945:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:5835*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5835*FLEN/8, x4, x1, x2)

inst_1946:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:5838*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5838*FLEN/8, x4, x1, x2)

inst_1947:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5841*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5841*FLEN/8, x4, x1, x2)

inst_1948:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5844*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5844*FLEN/8, x4, x1, x2)

inst_1949:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5847*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5847*FLEN/8, x4, x1, x2)

inst_1950:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5850*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5850*FLEN/8, x4, x1, x2)

inst_1951:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5853*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5853*FLEN/8, x4, x1, x2)

inst_1952:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5856*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5856*FLEN/8, x4, x1, x2)

inst_1953:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5859*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5859*FLEN/8, x4, x1, x2)

inst_1954:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5862*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5862*FLEN/8, x4, x1, x2)

inst_1955:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5865*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5865*FLEN/8, x4, x1, x2)

inst_1956:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5868*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5868*FLEN/8, x4, x1, x2)

inst_1957:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5871*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5871*FLEN/8, x4, x1, x2)

inst_1958:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5874*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5874*FLEN/8, x4, x1, x2)

inst_1959:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5877*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5877*FLEN/8, x4, x1, x2)

inst_1960:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5880*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5880*FLEN/8, x4, x1, x2)

inst_1961:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5883*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5883*FLEN/8, x4, x1, x2)

inst_1962:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5886*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5886*FLEN/8, x4, x1, x2)

inst_1963:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5889*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5889*FLEN/8, x4, x1, x2)

inst_1964:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5892*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5892*FLEN/8, x4, x1, x2)

inst_1965:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5895*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5895*FLEN/8, x4, x1, x2)

inst_1966:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5898*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5898*FLEN/8, x4, x1, x2)

inst_1967:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5901*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5901*FLEN/8, x4, x1, x2)

inst_1968:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:5904*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5904*FLEN/8, x4, x1, x2)

inst_1969:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:5907*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5907*FLEN/8, x4, x1, x2)

inst_1970:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:5910*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5910*FLEN/8, x4, x1, x2)

inst_1971:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5913*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5913*FLEN/8, x4, x1, x2)

inst_1972:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5916*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5916*FLEN/8, x4, x1, x2)

inst_1973:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5919*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5919*FLEN/8, x4, x1, x2)

inst_1974:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5922*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5922*FLEN/8, x4, x1, x2)

inst_1975:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5925*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5925*FLEN/8, x4, x1, x2)

inst_1976:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:5928*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5928*FLEN/8, x4, x1, x2)

inst_1977:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:5931*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5931*FLEN/8, x4, x1, x2)

inst_1978:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:5934*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5934*FLEN/8, x4, x1, x2)

inst_1979:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:5937*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5937*FLEN/8, x4, x1, x2)

inst_1980:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:5940*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5940*FLEN/8, x4, x1, x2)

inst_1981:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:5943*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5943*FLEN/8, x4, x1, x2)

inst_1982:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:5946*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5946*FLEN/8, x4, x1, x2)

inst_1983:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:5949*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5949*FLEN/8, x4, x1, x2)

inst_1984:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:5952*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5952*FLEN/8, x4, x1, x2)

inst_1985:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:5955*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5955*FLEN/8, x4, x1, x2)

inst_1986:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:5958*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5958*FLEN/8, x4, x1, x2)

inst_1987:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:5961*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5961*FLEN/8, x4, x1, x2)

inst_1988:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:5964*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5964*FLEN/8, x4, x1, x2)

inst_1989:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:5967*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5967*FLEN/8, x4, x1, x2)

inst_1990:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:5970*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5970*FLEN/8, x4, x1, x2)

inst_1991:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:5973*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5973*FLEN/8, x4, x1, x2)

inst_1992:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:5976*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5976*FLEN/8, x4, x1, x2)

inst_1993:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:5979*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5979*FLEN/8, x4, x1, x2)

inst_1994:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:5982*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5982*FLEN/8, x4, x1, x2)

inst_1995:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:5985*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5985*FLEN/8, x4, x1, x2)

inst_1996:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:5988*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5988*FLEN/8, x4, x1, x2)

inst_1997:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:5991*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5991*FLEN/8, x4, x1, x2)

inst_1998:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:5994*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5994*FLEN/8, x4, x1, x2)

inst_1999:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:5997*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 5997*FLEN/8, x4, x1, x2)

inst_2000:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6000*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6000*FLEN/8, x4, x1, x2)

inst_2001:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6003*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6003*FLEN/8, x4, x1, x2)

inst_2002:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6006*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6006*FLEN/8, x4, x1, x2)

inst_2003:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6009*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6009*FLEN/8, x4, x1, x2)

inst_2004:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6012*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6012*FLEN/8, x4, x1, x2)

inst_2005:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6015*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6015*FLEN/8, x4, x1, x2)

inst_2006:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6018*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6018*FLEN/8, x4, x1, x2)

inst_2007:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6021*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6021*FLEN/8, x4, x1, x2)

inst_2008:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6024*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6024*FLEN/8, x4, x1, x2)

inst_2009:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6027*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6027*FLEN/8, x4, x1, x2)

inst_2010:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6030*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6030*FLEN/8, x4, x1, x2)

inst_2011:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6033*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6033*FLEN/8, x4, x1, x2)

inst_2012:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6036*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6036*FLEN/8, x4, x1, x2)

inst_2013:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6039*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6039*FLEN/8, x4, x1, x2)

inst_2014:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6042*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6042*FLEN/8, x4, x1, x2)

inst_2015:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x7ff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6045*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6045*FLEN/8, x4, x1, x2)

inst_2016:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:6048*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6048*FLEN/8, x4, x1, x2)

inst_2017:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:6051*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6051*FLEN/8, x4, x1, x2)

inst_2018:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:6054*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6054*FLEN/8, x4, x1, x2)

inst_2019:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6057*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6057*FLEN/8, x4, x1, x2)

inst_2020:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6060*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6060*FLEN/8, x4, x1, x2)

inst_2021:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6063*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6063*FLEN/8, x4, x1, x2)

inst_2022:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6066*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6066*FLEN/8, x4, x1, x2)

inst_2023:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6069*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6069*FLEN/8, x4, x1, x2)

inst_2024:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6072*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6072*FLEN/8, x4, x1, x2)

inst_2025:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6075*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6075*FLEN/8, x4, x1, x2)

inst_2026:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6078*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6078*FLEN/8, x4, x1, x2)

inst_2027:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6081*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6081*FLEN/8, x4, x1, x2)

inst_2028:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6084*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6084*FLEN/8, x4, x1, x2)

inst_2029:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6087*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6087*FLEN/8, x4, x1, x2)

inst_2030:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6090*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6090*FLEN/8, x4, x1, x2)

inst_2031:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6093*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6093*FLEN/8, x4, x1, x2)

inst_2032:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6096*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6096*FLEN/8, x4, x1, x2)

inst_2033:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6099*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6099*FLEN/8, x4, x1, x2)

inst_2034:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6102*FLEN/8, x4, x1, x2)

inst_2035:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6105*FLEN/8, x4, x1, x2)

inst_2036:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6108*FLEN/8, x4, x1, x2)

inst_2037:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6111*FLEN/8, x4, x1, x2)

inst_2038:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6114*FLEN/8, x4, x1, x2)

inst_2039:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6117*FLEN/8, x4, x1, x2)

inst_2040:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:6120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6120*FLEN/8, x4, x1, x2)

inst_2041:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:6123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6123*FLEN/8, x4, x1, x2)

inst_2042:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:6126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6126*FLEN/8, x4, x1, x2)

inst_2043:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6129*FLEN/8, x4, x1, x2)

inst_2044:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6132*FLEN/8, x4, x1, x2)

inst_2045:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6135*FLEN/8, x4, x1, x2)

inst_2046:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6138*FLEN/8, x4, x1, x2)

inst_2047:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6141*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_17)

inst_2048:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6144*FLEN/8, x4, x1, x2)

inst_2049:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6147*FLEN/8, x4, x1, x2)

inst_2050:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6150*FLEN/8, x4, x1, x2)

inst_2051:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6153*FLEN/8, x4, x1, x2)

inst_2052:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6156*FLEN/8, x4, x1, x2)

inst_2053:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6159*FLEN/8, x4, x1, x2)

inst_2054:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6162*FLEN/8, x4, x1, x2)

inst_2055:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6165*FLEN/8, x4, x1, x2)

inst_2056:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6168*FLEN/8, x4, x1, x2)

inst_2057:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6171*FLEN/8, x4, x1, x2)

inst_2058:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6174*FLEN/8, x4, x1, x2)

inst_2059:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6177*FLEN/8, x4, x1, x2)

inst_2060:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6180*FLEN/8, x4, x1, x2)

inst_2061:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6183*FLEN/8, x4, x1, x2)

inst_2062:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6186*FLEN/8, x4, x1, x2)

inst_2063:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6189*FLEN/8, x4, x1, x2)

inst_2064:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:6192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6192*FLEN/8, x4, x1, x2)

inst_2065:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:6195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6195*FLEN/8, x4, x1, x2)

inst_2066:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:6198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6198*FLEN/8, x4, x1, x2)

inst_2067:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6201*FLEN/8, x4, x1, x2)

inst_2068:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6204*FLEN/8, x4, x1, x2)

inst_2069:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6207*FLEN/8, x4, x1, x2)

inst_2070:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6210*FLEN/8, x4, x1, x2)

inst_2071:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6213*FLEN/8, x4, x1, x2)

inst_2072:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6216*FLEN/8, x4, x1, x2)

inst_2073:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6219*FLEN/8, x4, x1, x2)

inst_2074:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6222*FLEN/8, x4, x1, x2)

inst_2075:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6225*FLEN/8, x4, x1, x2)

inst_2076:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6228*FLEN/8, x4, x1, x2)

inst_2077:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6231*FLEN/8, x4, x1, x2)

inst_2078:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6234*FLEN/8, x4, x1, x2)

inst_2079:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6237*FLEN/8, x4, x1, x2)

inst_2080:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6240*FLEN/8, x4, x1, x2)

inst_2081:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6243*FLEN/8, x4, x1, x2)

inst_2082:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6246*FLEN/8, x4, x1, x2)

inst_2083:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6249*FLEN/8, x4, x1, x2)

inst_2084:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6252*FLEN/8, x4, x1, x2)

inst_2085:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6255*FLEN/8, x4, x1, x2)

inst_2086:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6258*FLEN/8, x4, x1, x2)

inst_2087:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8000000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6261*FLEN/8, x4, x1, x2)

inst_2088:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:6264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6264*FLEN/8, x4, x1, x2)

inst_2089:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:6267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6267*FLEN/8, x4, x1, x2)

inst_2090:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:6270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6270*FLEN/8, x4, x1, x2)

inst_2091:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6273*FLEN/8, x4, x1, x2)

inst_2092:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6276*FLEN/8, x4, x1, x2)

inst_2093:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6279*FLEN/8, x4, x1, x2)

inst_2094:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6282*FLEN/8, x4, x1, x2)

inst_2095:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6285*FLEN/8, x4, x1, x2)

inst_2096:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6288*FLEN/8, x4, x1, x2)

inst_2097:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6291*FLEN/8, x4, x1, x2)

inst_2098:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6294*FLEN/8, x4, x1, x2)

inst_2099:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6297*FLEN/8, x4, x1, x2)

inst_2100:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6300*FLEN/8, x4, x1, x2)

inst_2101:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6303*FLEN/8, x4, x1, x2)

inst_2102:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6306*FLEN/8, x4, x1, x2)

inst_2103:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6309*FLEN/8, x4, x1, x2)

inst_2104:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6312*FLEN/8, x4, x1, x2)

inst_2105:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6315*FLEN/8, x4, x1, x2)

inst_2106:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6318*FLEN/8, x4, x1, x2)

inst_2107:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6321*FLEN/8, x4, x1, x2)

inst_2108:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6324*FLEN/8, x4, x1, x2)

inst_2109:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6327*FLEN/8, x4, x1, x2)

inst_2110:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6330*FLEN/8, x4, x1, x2)

inst_2111:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x800fffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6333*FLEN/8, x4, x1, x2)

inst_2112:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:6336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6336*FLEN/8, x4, x1, x2)

inst_2113:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:6339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6339*FLEN/8, x4, x1, x2)

inst_2114:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:6342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6342*FLEN/8, x4, x1, x2)

inst_2115:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6345*FLEN/8, x4, x1, x2)

inst_2116:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6348*FLEN/8, x4, x1, x2)

inst_2117:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6351*FLEN/8, x4, x1, x2)

inst_2118:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6354*FLEN/8, x4, x1, x2)

inst_2119:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6357*FLEN/8, x4, x1, x2)

inst_2120:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6360*FLEN/8, x4, x1, x2)

inst_2121:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6363*FLEN/8, x4, x1, x2)

inst_2122:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6366*FLEN/8, x4, x1, x2)

inst_2123:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6369*FLEN/8, x4, x1, x2)

inst_2124:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6372*FLEN/8, x4, x1, x2)

inst_2125:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6375*FLEN/8, x4, x1, x2)

inst_2126:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6378*FLEN/8, x4, x1, x2)

inst_2127:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6381*FLEN/8, x4, x1, x2)

inst_2128:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6384*FLEN/8, x4, x1, x2)

inst_2129:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6387*FLEN/8, x4, x1, x2)

inst_2130:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6390*FLEN/8, x4, x1, x2)

inst_2131:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6393*FLEN/8, x4, x1, x2)

inst_2132:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6396*FLEN/8, x4, x1, x2)

inst_2133:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6399*FLEN/8, x4, x1, x2)

inst_2134:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6402*FLEN/8, x4, x1, x2)

inst_2135:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6405*FLEN/8, x4, x1, x2)

inst_2136:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:6408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6408*FLEN/8, x4, x1, x2)

inst_2137:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:6411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6411*FLEN/8, x4, x1, x2)

inst_2138:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:6414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6414*FLEN/8, x4, x1, x2)

inst_2139:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6417*FLEN/8, x4, x1, x2)

inst_2140:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6420*FLEN/8, x4, x1, x2)

inst_2141:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6423*FLEN/8, x4, x1, x2)

inst_2142:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6426*FLEN/8, x4, x1, x2)

inst_2143:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6429*FLEN/8, x4, x1, x2)

inst_2144:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6432*FLEN/8, x4, x1, x2)

inst_2145:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6435*FLEN/8, x4, x1, x2)

inst_2146:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6438*FLEN/8, x4, x1, x2)

inst_2147:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6441*FLEN/8, x4, x1, x2)

inst_2148:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6444*FLEN/8, x4, x1, x2)

inst_2149:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6447*FLEN/8, x4, x1, x2)

inst_2150:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6450*FLEN/8, x4, x1, x2)

inst_2151:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6453*FLEN/8, x4, x1, x2)

inst_2152:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6456*FLEN/8, x4, x1, x2)

inst_2153:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6459*FLEN/8, x4, x1, x2)

inst_2154:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6462*FLEN/8, x4, x1, x2)

inst_2155:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6465*FLEN/8, x4, x1, x2)

inst_2156:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6468*FLEN/8, x4, x1, x2)

inst_2157:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6471*FLEN/8, x4, x1, x2)

inst_2158:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6474*FLEN/8, x4, x1, x2)

inst_2159:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0x8010000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6477*FLEN/8, x4, x1, x2)

inst_2160:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:6480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6480*FLEN/8, x4, x1, x2)

inst_2161:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:6483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6483*FLEN/8, x4, x1, x2)

inst_2162:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:6486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6486*FLEN/8, x4, x1, x2)

inst_2163:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6489*FLEN/8, x4, x1, x2)

inst_2164:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6492*FLEN/8, x4, x1, x2)

inst_2165:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6495*FLEN/8, x4, x1, x2)

inst_2166:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6498*FLEN/8, x4, x1, x2)

inst_2167:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6501*FLEN/8, x4, x1, x2)

inst_2168:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6504*FLEN/8, x4, x1, x2)

inst_2169:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6507*FLEN/8, x4, x1, x2)

inst_2170:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6510*FLEN/8, x4, x1, x2)

inst_2171:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6513*FLEN/8, x4, x1, x2)

inst_2172:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6516*FLEN/8, x4, x1, x2)

inst_2173:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6519*FLEN/8, x4, x1, x2)

inst_2174:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6522*FLEN/8, x4, x1, x2)

inst_2175:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6525*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_18)

inst_2176:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6528*FLEN/8, x4, x1, x2)

inst_2177:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6531*FLEN/8, x4, x1, x2)

inst_2178:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6534*FLEN/8, x4, x1, x2)

inst_2179:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6537*FLEN/8, x4, x1, x2)

inst_2180:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6540*FLEN/8, x4, x1, x2)

inst_2181:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6543*FLEN/8, x4, x1, x2)

inst_2182:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6546*FLEN/8, x4, x1, x2)

inst_2183:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3x8 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xbf80000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6549*FLEN/8, x4, x1, x2)

inst_2184:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:6552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6552*FLEN/8, x4, x1, x2)

inst_2185:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:6555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6555*FLEN/8, x4, x1, x2)

inst_2186:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:6558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6558*FLEN/8, x4, x1, x2)

inst_2187:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6561*FLEN/8, x4, x1, x2)

inst_2188:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6564*FLEN/8, x4, x1, x2)

inst_2189:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6567*FLEN/8, x4, x1, x2)

inst_2190:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6570*FLEN/8, x4, x1, x2)

inst_2191:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6573*FLEN/8, x4, x1, x2)

inst_2192:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6576*FLEN/8, x4, x1, x2)

inst_2193:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6579*FLEN/8, x4, x1, x2)

inst_2194:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6582*FLEN/8, x4, x1, x2)

inst_2195:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6585*FLEN/8, x4, x1, x2)

inst_2196:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6588*FLEN/8, x4, x1, x2)

inst_2197:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6591*FLEN/8, x4, x1, x2)

inst_2198:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6594*FLEN/8, x4, x1, x2)

inst_2199:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6597*FLEN/8, x4, x1, x2)

inst_2200:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6600*FLEN/8, x4, x1, x2)

inst_2201:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6603*FLEN/8, x4, x1, x2)

inst_2202:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6606*FLEN/8, x4, x1, x2)

inst_2203:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6609*FLEN/8, x4, x1, x2)

inst_2204:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6612*FLEN/8, x4, x1, x2)

inst_2205:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6615*FLEN/8, x4, x1, x2)

inst_2206:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6618*FLEN/8, x4, x1, x2)

inst_2207:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xffefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6621*FLEN/8, x4, x1, x2)

inst_2208:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:6624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6624*FLEN/8, x4, x1, x2)

inst_2209:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:6627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6627*FLEN/8, x4, x1, x2)

inst_2210:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:6630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6630*FLEN/8, x4, x1, x2)

inst_2211:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6633*FLEN/8, x4, x1, x2)

inst_2212:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6636*FLEN/8, x4, x1, x2)

inst_2213:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6639*FLEN/8, x4, x1, x2)

inst_2214:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6642*FLEN/8, x4, x1, x2)

inst_2215:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6645*FLEN/8, x4, x1, x2)

inst_2216:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6648*FLEN/8, x4, x1, x2)

inst_2217:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6651*FLEN/8, x4, x1, x2)

inst_2218:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6654*FLEN/8, x4, x1, x2)

inst_2219:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6657*FLEN/8, x4, x1, x2)

inst_2220:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6660*FLEN/8, x4, x1, x2)

inst_2221:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6663*FLEN/8, x4, x1, x2)

inst_2222:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6666*FLEN/8, x4, x1, x2)

inst_2223:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6669*FLEN/8, x4, x1, x2)

inst_2224:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6672*FLEN/8, x4, x1, x2)

inst_2225:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6675*FLEN/8, x4, x1, x2)

inst_2226:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6678*FLEN/8, x4, x1, x2)

inst_2227:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6681*FLEN/8, x4, x1, x2)

inst_2228:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6684*FLEN/8, x4, x1, x2)

inst_2229:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6687*FLEN/8, x4, x1, x2)

inst_2230:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6690*FLEN/8, x4, x1, x2)

inst_2231:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6693*FLEN/8, x4, x1, x2)

inst_2232:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:6696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6696*FLEN/8, x4, x1, x2)

inst_2233:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:6699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6699*FLEN/8, x4, x1, x2)

inst_2234:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:6702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6702*FLEN/8, x4, x1, x2)

inst_2235:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6705*FLEN/8, x4, x1, x2)

inst_2236:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6708*FLEN/8, x4, x1, x2)

inst_2237:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6711*FLEN/8, x4, x1, x2)

inst_2238:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6714*FLEN/8, x4, x1, x2)

inst_2239:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6717*FLEN/8, x4, x1, x2)

inst_2240:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6720*FLEN/8, x4, x1, x2)

inst_2241:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6723*FLEN/8, x4, x1, x2)

inst_2242:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6726*FLEN/8, x4, x1, x2)

inst_2243:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6729*FLEN/8, x4, x1, x2)

inst_2244:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6732*FLEN/8, x4, x1, x2)

inst_2245:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6735*FLEN/8, x4, x1, x2)

inst_2246:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6738*FLEN/8, x4, x1, x2)

inst_2247:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6741*FLEN/8, x4, x1, x2)

inst_2248:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6744*FLEN/8, x4, x1, x2)

inst_2249:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6747*FLEN/8, x4, x1, x2)

inst_2250:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6750*FLEN/8, x4, x1, x2)

inst_2251:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6753*FLEN/8, x4, x1, x2)

inst_2252:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6756*FLEN/8, x4, x1, x2)

inst_2253:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6759*FLEN/8, x4, x1, x2)

inst_2254:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6762*FLEN/8, x4, x1, x2)

inst_2255:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff0000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6765*FLEN/8, x4, x1, x2)

inst_2256:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:6768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6768*FLEN/8, x4, x1, x2)

inst_2257:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:6771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6771*FLEN/8, x4, x1, x2)

inst_2258:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:6774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6774*FLEN/8, x4, x1, x2)

inst_2259:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6777*FLEN/8, x4, x1, x2)

inst_2260:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6780*FLEN/8, x4, x1, x2)

inst_2261:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6783*FLEN/8, x4, x1, x2)

inst_2262:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6786*FLEN/8, x4, x1, x2)

inst_2263:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6789*FLEN/8, x4, x1, x2)

inst_2264:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6792*FLEN/8, x4, x1, x2)

inst_2265:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6795*FLEN/8, x4, x1, x2)

inst_2266:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6798*FLEN/8, x4, x1, x2)

inst_2267:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6801*FLEN/8, x4, x1, x2)

inst_2268:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6804*FLEN/8, x4, x1, x2)

inst_2269:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6807*FLEN/8, x4, x1, x2)

inst_2270:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6810*FLEN/8, x4, x1, x2)

inst_2271:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6813*FLEN/8, x4, x1, x2)

inst_2272:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6816*FLEN/8, x4, x1, x2)

inst_2273:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6819*FLEN/8, x4, x1, x2)

inst_2274:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6822*FLEN/8, x4, x1, x2)

inst_2275:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6825*FLEN/8, x4, x1, x2)

inst_2276:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6828*FLEN/8, x4, x1, x2)

inst_2277:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6831*FLEN/8, x4, x1, x2)

inst_2278:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6834*FLEN/8, x4, x1, x2)

inst_2279:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6837*FLEN/8, x4, x1, x2)

inst_2280:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x0; valaddr_reg:x3; val_offset:6840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6840*FLEN/8, x4, x1, x2)

inst_2281:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x1; valaddr_reg:x3; val_offset:6843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6843*FLEN/8, x4, x1, x2)

inst_2282:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x2; valaddr_reg:x3; val_offset:6846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6846*FLEN/8, x4, x1, x2)

inst_2283:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6849*FLEN/8, x4, x1, x2)

inst_2284:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6852*FLEN/8, x4, x1, x2)

inst_2285:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6855*FLEN/8, x4, x1, x2)

inst_2286:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6858*FLEN/8, x4, x1, x2)

inst_2287:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6861*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6861*FLEN/8, x4, x1, x2)

inst_2288:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6864*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6864*FLEN/8, x4, x1, x2)

inst_2289:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6867*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6867*FLEN/8, x4, x1, x2)

inst_2290:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6870*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6870*FLEN/8, x4, x1, x2)

inst_2291:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6873*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6873*FLEN/8, x4, x1, x2)

inst_2292:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6876*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6876*FLEN/8, x4, x1, x2)

inst_2293:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6879*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6879*FLEN/8, x4, x1, x2)

inst_2294:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6882*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6882*FLEN/8, x4, x1, x2)

inst_2295:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6885*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6885*FLEN/8, x4, x1, x2)

inst_2296:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6888*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6888*FLEN/8, x4, x1, x2)

inst_2297:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6891*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6891*FLEN/8, x4, x1, x2)

inst_2298:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6894*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6894*FLEN/8, x4, x1, x2)

inst_2299:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6897*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6897*FLEN/8, x4, x1, x2)

inst_2300:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6900*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6900*FLEN/8, x4, x1, x2)

inst_2301:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6903*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6903*FLEN/8, x4, x1, x2)

inst_2302:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6906*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6906*FLEN/8, x4, x1, x2)

inst_2303:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xfffffffffffff; op2val:0xfff8000000000001;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6909*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6909*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_19)

inst_2304:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:6912*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6912*FLEN/8, x4, x1, x2)

inst_2305:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:6915*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6915*FLEN/8, x4, x1, x2)

inst_2306:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x2; valaddr_reg:x3; val_offset:6918*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6918*FLEN/8, x4, x1, x2)

inst_2307:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6921*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6921*FLEN/8, x4, x1, x2)

inst_2308:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6924*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6924*FLEN/8, x4, x1, x2)

inst_2309:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6927*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6927*FLEN/8, x4, x1, x2)

inst_2310:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:6930*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6930*FLEN/8, x4, x1, x2)

inst_2311:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:6933*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6933*FLEN/8, x4, x1, x2)

inst_2312:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:6936*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6936*FLEN/8, x4, x1, x2)

inst_2313:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:6939*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6939*FLEN/8, x4, x1, x2)

inst_2314:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:6942*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6942*FLEN/8, x4, x1, x2)

inst_2315:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:6945*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6945*FLEN/8, x4, x1, x2)

inst_2316:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:6948*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6948*FLEN/8, x4, x1, x2)

inst_2317:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:6951*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6951*FLEN/8, x4, x1, x2)

inst_2318:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:6954*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6954*FLEN/8, x4, x1, x2)

inst_2319:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:6957*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6957*FLEN/8, x4, x1, x2)

inst_2320:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:6960*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6960*FLEN/8, x4, x1, x2)

inst_2321:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:6963*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6963*FLEN/8, x4, x1, x2)

inst_2322:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:6966*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6966*FLEN/8, x4, x1, x2)

inst_2323:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:6969*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6969*FLEN/8, x4, x1, x2)

inst_2324:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:6972*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6972*FLEN/8, x4, x1, x2)

inst_2325:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:6975*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6975*FLEN/8, x4, x1, x2)

inst_2326:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:6978*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6978*FLEN/8, x4, x1, x2)

inst_2327:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x0;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:6981*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6981*FLEN/8, x4, x1, x2)

inst_2328:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x0; valaddr_reg:x3; val_offset:6984*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6984*FLEN/8, x4, x1, x2)

inst_2329:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x1; valaddr_reg:x3; val_offset:6987*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6987*FLEN/8, x4, x1, x2)

inst_2330:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x2; valaddr_reg:x3; val_offset:6990*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6990*FLEN/8, x4, x1, x2)

inst_2331:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:6993*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6993*FLEN/8, x4, x1, x2)

inst_2332:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:6996*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6996*FLEN/8, x4, x1, x2)

inst_2333:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:6999*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 6999*FLEN/8, x4, x1, x2)

inst_2334:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7002*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7002*FLEN/8, x4, x1, x2)

inst_2335:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7005*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7005*FLEN/8, x4, x1, x2)

inst_2336:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7008*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7008*FLEN/8, x4, x1, x2)

inst_2337:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7011*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7011*FLEN/8, x4, x1, x2)

inst_2338:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7014*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7014*FLEN/8, x4, x1, x2)

inst_2339:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7017*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7017*FLEN/8, x4, x1, x2)

inst_2340:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7020*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7020*FLEN/8, x4, x1, x2)

inst_2341:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7023*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7023*FLEN/8, x4, x1, x2)

inst_2342:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7026*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7026*FLEN/8, x4, x1, x2)

inst_2343:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7029*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7029*FLEN/8, x4, x1, x2)

inst_2344:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7032*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7032*FLEN/8, x4, x1, x2)

inst_2345:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7035*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7035*FLEN/8, x4, x1, x2)

inst_2346:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7038*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7038*FLEN/8, x4, x1, x2)

inst_2347:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7041*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7041*FLEN/8, x4, x1, x2)

inst_2348:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7044*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7044*FLEN/8, x4, x1, x2)

inst_2349:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7047*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7047*FLEN/8, x4, x1, x2)

inst_2350:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7050*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7050*FLEN/8, x4, x1, x2)

inst_2351:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x1;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:7053*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7053*FLEN/8, x4, x1, x2)

inst_2352:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x0; valaddr_reg:x3; val_offset:7056*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7056*FLEN/8, x4, x1, x2)

inst_2353:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x1; valaddr_reg:x3; val_offset:7059*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7059*FLEN/8, x4, x1, x2)

inst_2354:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x2; valaddr_reg:x3; val_offset:7062*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7062*FLEN/8, x4, x1, x2)

inst_2355:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:7065*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7065*FLEN/8, x4, x1, x2)

inst_2356:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:7068*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7068*FLEN/8, x4, x1, x2)

inst_2357:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:7071*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7071*FLEN/8, x4, x1, x2)

inst_2358:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7074*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7074*FLEN/8, x4, x1, x2)

inst_2359:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7077*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7077*FLEN/8, x4, x1, x2)

inst_2360:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7080*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7080*FLEN/8, x4, x1, x2)

inst_2361:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7083*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7083*FLEN/8, x4, x1, x2)

inst_2362:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7086*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7086*FLEN/8, x4, x1, x2)

inst_2363:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7089*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7089*FLEN/8, x4, x1, x2)

inst_2364:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7092*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7092*FLEN/8, x4, x1, x2)

inst_2365:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7095*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7095*FLEN/8, x4, x1, x2)

inst_2366:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7098*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7098*FLEN/8, x4, x1, x2)

inst_2367:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7101*FLEN/8, x4, x1, x2)

inst_2368:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7104*FLEN/8, x4, x1, x2)

inst_2369:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7107*FLEN/8, x4, x1, x2)

inst_2370:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7110*FLEN/8, x4, x1, x2)

inst_2371:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7113*FLEN/8, x4, x1, x2)

inst_2372:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7116*FLEN/8, x4, x1, x2)

inst_2373:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7119*FLEN/8, x4, x1, x2)

inst_2374:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7122*FLEN/8, x4, x1, x2)

inst_2375:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x2;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:7125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7125*FLEN/8, x4, x1, x2)

inst_2376:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:7128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7128*FLEN/8, x4, x1, x2)

inst_2377:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:7131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7131*FLEN/8, x4, x1, x2)

inst_2378:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:7134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7134*FLEN/8, x4, x1, x2)

inst_2379:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:7137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7137*FLEN/8, x4, x1, x2)

inst_2380:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:7140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7140*FLEN/8, x4, x1, x2)

inst_2381:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:7143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7143*FLEN/8, x4, x1, x2)

inst_2382:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7146*FLEN/8, x4, x1, x2)

inst_2383:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7149*FLEN/8, x4, x1, x2)

inst_2384:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7152*FLEN/8, x4, x1, x2)

inst_2385:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7155*FLEN/8, x4, x1, x2)

inst_2386:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7158*FLEN/8, x4, x1, x2)

inst_2387:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7161*FLEN/8, x4, x1, x2)

inst_2388:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7164*FLEN/8, x4, x1, x2)

inst_2389:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7167*FLEN/8, x4, x1, x2)

inst_2390:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7170*FLEN/8, x4, x1, x2)

inst_2391:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7173*FLEN/8, x4, x1, x2)

inst_2392:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7176*FLEN/8, x4, x1, x2)

inst_2393:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7179*FLEN/8, x4, x1, x2)

inst_2394:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7182*FLEN/8, x4, x1, x2)

inst_2395:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7185*FLEN/8, x4, x1, x2)

inst_2396:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7188*FLEN/8, x4, x1, x2)

inst_2397:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7191*FLEN/8, x4, x1, x2)

inst_2398:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7194*FLEN/8, x4, x1, x2)

inst_2399:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0xfffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:7197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7197*FLEN/8, x4, x1, x2)

inst_2400:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:7200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7200*FLEN/8, x4, x1, x2)

inst_2401:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:7203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7203*FLEN/8, x4, x1, x2)

inst_2402:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:7206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7206*FLEN/8, x4, x1, x2)

inst_2403:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:7209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7209*FLEN/8, x4, x1, x2)

inst_2404:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:7212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7212*FLEN/8, x4, x1, x2)

inst_2405:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:7215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7215*FLEN/8, x4, x1, x2)

inst_2406:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7218*FLEN/8, x4, x1, x2)

inst_2407:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7221*FLEN/8, x4, x1, x2)

inst_2408:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7224*FLEN/8, x4, x1, x2)

inst_2409:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7227*FLEN/8, x4, x1, x2)

inst_2410:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7230*FLEN/8, x4, x1, x2)

inst_2411:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7233*FLEN/8, x4, x1, x2)

inst_2412:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7236*FLEN/8, x4, x1, x2)

inst_2413:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7239*FLEN/8, x4, x1, x2)

inst_2414:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7242*FLEN/8, x4, x1, x2)

inst_2415:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7245*FLEN/8, x4, x1, x2)

inst_2416:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7248*FLEN/8, x4, x1, x2)

inst_2417:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7251*FLEN/8, x4, x1, x2)

inst_2418:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7254*FLEN/8, x4, x1, x2)

inst_2419:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7257*FLEN/8, x4, x1, x2)

inst_2420:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7260*FLEN/8, x4, x1, x2)

inst_2421:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7263*FLEN/8, x4, x1, x2)

inst_2422:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7266*FLEN/8, x4, x1, x2)

inst_2423:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:7269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7269*FLEN/8, x4, x1, x2)

inst_2424:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x0; valaddr_reg:x3; val_offset:7272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7272*FLEN/8, x4, x1, x2)

inst_2425:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x1; valaddr_reg:x3; val_offset:7275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7275*FLEN/8, x4, x1, x2)

inst_2426:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x2; valaddr_reg:x3; val_offset:7278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7278*FLEN/8, x4, x1, x2)

inst_2427:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:7281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7281*FLEN/8, x4, x1, x2)

inst_2428:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:7284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7284*FLEN/8, x4, x1, x2)

inst_2429:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:7287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7287*FLEN/8, x4, x1, x2)

inst_2430:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7290*FLEN/8, x4, x1, x2)

inst_2431:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7293*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_20)

inst_2432:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7296*FLEN/8, x4, x1, x2)

inst_2433:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7299*FLEN/8, x4, x1, x2)

inst_2434:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7302*FLEN/8, x4, x1, x2)

inst_2435:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7305*FLEN/8, x4, x1, x2)

inst_2436:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7308*FLEN/8, x4, x1, x2)

inst_2437:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7311*FLEN/8, x4, x1, x2)

inst_2438:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7314*FLEN/8, x4, x1, x2)

inst_2439:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7317*FLEN/8, x4, x1, x2)

inst_2440:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7320*FLEN/8, x4, x1, x2)

inst_2441:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7323*FLEN/8, x4, x1, x2)

inst_2442:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7326*FLEN/8, x4, x1, x2)

inst_2443:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7329*FLEN/8, x4, x1, x2)

inst_2444:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7332*FLEN/8, x4, x1, x2)

inst_2445:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7335*FLEN/8, x4, x1, x2)

inst_2446:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7338*FLEN/8, x4, x1, x2)

inst_2447:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x10000000000002;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:7341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7341*FLEN/8, x4, x1, x2)

inst_2448:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:7344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7344*FLEN/8, x4, x1, x2)

inst_2449:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:7347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7347*FLEN/8, x4, x1, x2)

inst_2450:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:7350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7350*FLEN/8, x4, x1, x2)

inst_2451:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:7353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7353*FLEN/8, x4, x1, x2)

inst_2452:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:7356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7356*FLEN/8, x4, x1, x2)

inst_2453:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:7359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7359*FLEN/8, x4, x1, x2)

inst_2454:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7362*FLEN/8, x4, x1, x2)

inst_2455:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7365*FLEN/8, x4, x1, x2)

inst_2456:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7368*FLEN/8, x4, x1, x2)

inst_2457:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7371*FLEN/8, x4, x1, x2)

inst_2458:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7374*FLEN/8, x4, x1, x2)

inst_2459:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7377*FLEN/8, x4, x1, x2)

inst_2460:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7380*FLEN/8, x4, x1, x2)

inst_2461:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7383*FLEN/8, x4, x1, x2)

inst_2462:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7386*FLEN/8, x4, x1, x2)

inst_2463:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7389*FLEN/8, x4, x1, x2)

inst_2464:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7392*FLEN/8, x4, x1, x2)

inst_2465:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7395*FLEN/8, x4, x1, x2)

inst_2466:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7398*FLEN/8, x4, x1, x2)

inst_2467:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7401*FLEN/8, x4, x1, x2)

inst_2468:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7404*FLEN/8, x4, x1, x2)

inst_2469:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7407*FLEN/8, x4, x1, x2)

inst_2470:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7410*FLEN/8, x4, x1, x2)

inst_2471:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x3ff0000000000000;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:7413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7413*FLEN/8, x4, x1, x2)

inst_2472:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x0; valaddr_reg:x3; val_offset:7416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7416*FLEN/8, x4, x1, x2)

inst_2473:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x1; valaddr_reg:x3; val_offset:7419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7419*FLEN/8, x4, x1, x2)

inst_2474:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x2; valaddr_reg:x3; val_offset:7422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7422*FLEN/8, x4, x1, x2)

inst_2475:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:7425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7425*FLEN/8, x4, x1, x2)

inst_2476:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:7428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7428*FLEN/8, x4, x1, x2)

inst_2477:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:7431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7431*FLEN/8, x4, x1, x2)

inst_2478:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7434*FLEN/8, x4, x1, x2)

inst_2479:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7437*FLEN/8, x4, x1, x2)

inst_2480:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7440*FLEN/8, x4, x1, x2)

inst_2481:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7443*FLEN/8, x4, x1, x2)

inst_2482:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7446*FLEN/8, x4, x1, x2)

inst_2483:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7449*FLEN/8, x4, x1, x2)

inst_2484:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7452*FLEN/8, x4, x1, x2)

inst_2485:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7455*FLEN/8, x4, x1, x2)

inst_2486:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7458*FLEN/8, x4, x1, x2)

inst_2487:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7461*FLEN/8, x4, x1, x2)

inst_2488:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7464*FLEN/8, x4, x1, x2)

inst_2489:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7467*FLEN/8, x4, x1, x2)

inst_2490:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7470*FLEN/8, x4, x1, x2)

inst_2491:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7473*FLEN/8, x4, x1, x2)

inst_2492:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7476*FLEN/8, x4, x1, x2)

inst_2493:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7479*FLEN/8, x4, x1, x2)

inst_2494:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7482*FLEN/8, x4, x1, x2)

inst_2495:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7fefffffffffffff;
op3val:0xfff8000000000001; valaddr_reg:x3; val_offset:7485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7485*FLEN/8, x4, x1, x2)

inst_2496:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x0; valaddr_reg:x3; val_offset:7488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7488*FLEN/8, x4, x1, x2)

inst_2497:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x1; valaddr_reg:x3; val_offset:7491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7491*FLEN/8, x4, x1, x2)

inst_2498:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x2; valaddr_reg:x3; val_offset:7494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7494*FLEN/8, x4, x1, x2)

inst_2499:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0xfffffffffffff; valaddr_reg:x3; val_offset:7497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7497*FLEN/8, x4, x1, x2)

inst_2500:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x10000000000000; valaddr_reg:x3; val_offset:7500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7500*FLEN/8, x4, x1, x2)

inst_2501:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x10000000000002; valaddr_reg:x3; val_offset:7503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7503*FLEN/8, x4, x1, x2)

inst_2502:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x3ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x3ff0000000000000; valaddr_reg:x3; val_offset:7506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7506*FLEN/8, x4, x1, x2)

inst_2503:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x7fefffffffffffff; valaddr_reg:x3; val_offset:7509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7509*FLEN/8, x4, x1, x2)

inst_2504:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000000; valaddr_reg:x3; val_offset:7512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7512*FLEN/8, x4, x1, x2)

inst_2505:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x7ff0000000000001; valaddr_reg:x3; val_offset:7515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7515*FLEN/8, x4, x1, x2)

inst_2506:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000000; valaddr_reg:x3; val_offset:7518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7518*FLEN/8, x4, x1, x2)

inst_2507:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 0 and fe3 == 0x7ff and fm3 == 0x8000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x7ff8000000000001; valaddr_reg:x3; val_offset:7521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7521*FLEN/8, x4, x1, x2)

inst_2508:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x8000000000000000; valaddr_reg:x3; val_offset:7524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7524*FLEN/8, x4, x1, x2)

inst_2509:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x8000000000000001; valaddr_reg:x3; val_offset:7527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7527*FLEN/8, x4, x1, x2)

inst_2510:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x8000000000000002; valaddr_reg:x3; val_offset:7530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7530*FLEN/8, x4, x1, x2)

inst_2511:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x000 and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x800fffffffffffff; valaddr_reg:x3; val_offset:7533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7533*FLEN/8, x4, x1, x2)

inst_2512:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x8010000000000000; valaddr_reg:x3; val_offset:7536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7536*FLEN/8, x4, x1, x2)

inst_2513:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x001 and fm3 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0x8010000000000002; valaddr_reg:x3; val_offset:7539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7539*FLEN/8, x4, x1, x2)

inst_2514:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x3x8 and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0xbf80000000000000; valaddr_reg:x3; val_offset:7542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7542*FLEN/8, x4, x1, x2)

inst_2515:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7fe and fm3 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0xffefffffffffffff; valaddr_reg:x3; val_offset:7545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7545*FLEN/8, x4, x1, x2)

inst_2516:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0xfff0000000000000; valaddr_reg:x3; val_offset:7548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7548*FLEN/8, x4, x1, x2)

inst_2517:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0xfff0000000000001; valaddr_reg:x3; val_offset:7551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7551*FLEN/8, x4, x1, x2)

inst_2518:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and fs3 == 1 and fe3 == 0x7ff and fm3 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.d ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x10000000000000; op2val:0x7ff0000000000000;
op3val:0xfff8000000000000; valaddr_reg:x3; val_offset:7554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.d, x31, x30, x29, x28, dyn, 0, 0, x3, 7554*FLEN/8, x4, x1, x2)

