{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.252282,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.446963,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.517718,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.515075,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.44676,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.515075,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 33.0286,
	"finish__clock__skew__setup": 235.756,
	"finish__clock__skew__hold": 234.971,
	"finish__timing__drv__max_slew_limit": -0.667166,
	"finish__timing__drv__max_slew": 147,
	"finish__timing__drv__max_cap_limit": 0.0443422,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0462407,
	"finish__power__switching__total": 0.0256733,
	"finish__power__leakage__total": 7.03962e-06,
	"finish__power__total": 0.071921,
	"finish__design__io": 216,
	"finish__design__die__area": 20035.6,
	"finish__design__core__area": 18857.3,
	"finish__design__instance__count": 58207,
	"finish__design__instance__area": 7655.4,
	"finish__design__instance__count__stdcell": 58207,
	"finish__design__instance__area__stdcell": 7655.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.405965,
	"finish__design__instance__utilization__stdcell": 0.405965
}