// Seed: 219962636
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12, id_13, id_14, id_15;
  id_16(
      -1
  );
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1) id_1)
    if (-1) id_2 <= id_2;
    else if (-1) id_1 <= -1;
    else begin : LABEL_0
      if (id_2) id_1 = 1'h0;
      else return -1'd0;
    end
  logic [7:0][-1] id_3 (-1);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_2 = -1;
endmodule
