// Seed: 1987103121
module module_0 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8
);
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15,
    output wand id_16,
    input tri0 id_17,
    output tri id_18
);
  wire id_20;
  module_0(
      id_15, id_1, id_15, id_4, id_6, id_17, id_13, id_9, id_15
  );
endmodule
