0.6
2016.4
Jan 23 2017
19:37:30
J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sim_1/imports/Lab7_RegisterFile/tb_registerfile.v,1551817824,verilog,,,,tb_registerfile,,,,,,,,
J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/imports/new/SevenSegment.sv,1551213357,systemVerilog,,,,SevenSegment,,,,,,,,
J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register4.sv,1551813296,systemVerilog,,,,register4,,,,,,,,
J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_file_8x4.sv,1551816653,systemVerilog,,,,register_file_8x4,,,,,,,,
J:/ECEN 220 Labs/Lab7_RegisterFile/Lab7_RegisterFile.srcs/sources_1/new/register_top.sv,1551818736,systemVerilog,,,,register_top,,,,,,,,
