

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        6 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_MDw8SQ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AQrSyC"
Running: cat _ptx_AQrSyC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_CDaqko
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_CDaqko --output-file  /dev/null 2> _ptx_AQrSyCinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AQrSyC _ptx2_CDaqko _ptx_AQrSyCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1152 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 21:49:04 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 270768 (ipc=135.4) sim_rate=54153 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 21:49:05 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 308018 (ipc=88.0) sim_rate=51336 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 21:49:06 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 546314 (ipc=99.3) sim_rate=78044 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 21:49:07 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 589140 (ipc=90.6) sim_rate=73642 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 21:49:08 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 671032 (ipc=83.9) sim_rate=74559 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 21:49:09 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 728748 (ipc=81.0) sim_rate=72874 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 21:49:10 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 815128 (ipc=77.6) sim_rate=74102 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 21:49:11 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 876974 (ipc=76.3) sim_rate=73081 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 21:49:12 2018
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 962932 (ipc=74.1) sim_rate=74071 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 21:49:13 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1025090 (ipc=73.2) sim_rate=73220 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 21:49:14 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1089974 (ipc=72.7) sim_rate=72664 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 21:49:15 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1151352 (ipc=72.0) sim_rate=71959 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 21:49:16 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1219494 (ipc=71.7) sim_rate=71734 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 21:49:17 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1319164 (ipc=71.3) sim_rate=73286 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 21:49:18 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1383598 (ipc=71.0) sim_rate=72820 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 21:49:19 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1454578 (ipc=71.0) sim_rate=72728 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 21:49:20 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1523252 (ipc=70.8) sim_rate=72535 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 21:49:21 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1631776 (ipc=70.9) sim_rate=74171 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 21:49:22 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1698884 (ipc=70.8) sim_rate=73864 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 21:49:23 2018
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1766250 (ipc=70.7) sim_rate=73593 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 21:49:24 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1836994 (ipc=70.7) sim_rate=73479 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 21:49:25 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1935484 (ipc=70.4) sim_rate=74441 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 21:49:26 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 2005084 (ipc=70.4) sim_rate=74262 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 21:49:27 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2070864 (ipc=70.2) sim_rate=73959 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 21:49:28 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2137300 (ipc=70.1) sim_rate=73700 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 21:49:29 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2204144 (ipc=70.0) sim_rate=73471 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 21:49:30 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2325789 (ipc=70.5) sim_rate=75025 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 21:49:31 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2384603 (ipc=70.1) sim_rate=74518 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 21:49:32 2018
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2446467 (ipc=69.9) sim_rate=74135 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 21:49:33 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2529903 (ipc=69.3) sim_rate=74408 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 21:49:34 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2582644 (ipc=68.9) sim_rate=73789 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 21:49:35 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2654955 (ipc=68.1) sim_rate=73748 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 21:49:36 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2698441 (ipc=67.5) sim_rate=72930 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 21:49:37 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2751540 (ipc=67.1) sim_rate=72408 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 21:49:38 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2812360 (ipc=66.2) sim_rate=72111 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 21:49:39 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 2857729 (ipc=65.7) sim_rate=71443 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 21:49:40 2018
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2903217 (ipc=65.2) sim_rate=70810 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 21:49:41 2018
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 2943571 (ipc=64.7) sim_rate=70085 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 21:49:42 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 3006130 (ipc=64.0) sim_rate=69910 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 21:49:43 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3074848 (ipc=63.4) sim_rate=69882 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 21:49:44 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 3123370 (ipc=63.1) sim_rate=69408 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 21:49:45 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3192935 (ipc=62.6) sim_rate=69411 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 21:49:46 2018
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3232877 (ipc=62.2) sim_rate=68784 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 21:49:47 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3280162 (ipc=61.9) sim_rate=68336 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 21:49:48 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 3326479 (ipc=61.6) sim_rate=67887 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 21:49:49 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(4,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3369359 (ipc=61.3) sim_rate=67387 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 21:49:50 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3439304 (ipc=60.9) sim_rate=67437 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 21:49:51 2018
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3480976 (ipc=60.5) sim_rate=66941 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 21:49:52 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3548093 (ipc=60.1) sim_rate=66945 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 21:49:53 2018
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3590591 (ipc=59.8) sim_rate=66492 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 21:49:54 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3632531 (ipc=59.5) sim_rate=66046 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 21:49:55 2018
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 3702180 (ipc=59.2) sim_rate=66110 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 21:49:56 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 3745251 (ipc=59.0) sim_rate=65706 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 21:49:57 2018
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3790795 (ipc=58.8) sim_rate=65358 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 21:49:58 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3854741 (ipc=58.4) sim_rate=65334 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 21:49:59 2018
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3899026 (ipc=58.2) sim_rate=64983 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 21:50:00 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3940989 (ipc=58.0) sim_rate=64606 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 21:50:01 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 4012241 (ipc=57.7) sim_rate=64713 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 21:50:02 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 4060783 (ipc=57.6) sim_rate=64456 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 21:50:03 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4112087 (ipc=57.5) sim_rate=64251 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 21:50:04 2018
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 4179844 (ipc=57.3) sim_rate=64305 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 21:50:05 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4228963 (ipc=57.1) sim_rate=64075 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 21:50:06 2018
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4276726 (ipc=57.0) sim_rate=63831 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 21:50:07 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4325823 (ipc=56.9) sim_rate=63615 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 21:50:08 2018
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4377668 (ipc=56.9) sim_rate=63444 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 21:50:09 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(4,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 4422236 (ipc=56.7) sim_rate=63174 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 21:50:10 2018
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4472733 (ipc=56.6) sim_rate=62996 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 21:50:11 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 4525484 (ipc=56.6) sim_rate=62853 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 21:50:12 2018
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 4579026 (ipc=56.5) sim_rate=62726 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 21:50:13 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4623566 (ipc=56.4) sim_rate=62480 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 21:50:14 2018
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4671072 (ipc=56.3) sim_rate=62280 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 21:50:15 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(7,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4723416 (ipc=56.2) sim_rate=62150 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 21:50:16 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4771466 (ipc=56.1) sim_rate=61967 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 21:50:17 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(8,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4827651 (ipc=56.1) sim_rate=61892 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 21:50:18 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4876639 (ipc=56.1) sim_rate=61729 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 21:50:19 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4930895 (ipc=56.0) sim_rate=61636 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 21:50:20 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4982231 (ipc=56.0) sim_rate=61509 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 21:50:21 2018
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 5022298 (ipc=55.8) sim_rate=61247 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 21:50:22 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 5076911 (ipc=55.8) sim_rate=61167 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 21:50:23 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5154659 (ipc=55.7) sim_rate=61364 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 21:50:24 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5209076 (ipc=55.7) sim_rate=61283 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 21:50:25 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5261298 (ipc=55.7) sim_rate=61177 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 21:50:26 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(5,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5314381 (ipc=55.6) sim_rate=61084 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 21:50:27 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5362883 (ipc=55.6) sim_rate=60941 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 21:50:28 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5415360 (ipc=55.5) sim_rate=60846 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 21:50:29 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5468281 (ipc=55.5) sim_rate=60758 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 21:50:30 2018
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5520742 (ipc=55.5) sim_rate=60667 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 21:50:31 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 5577173 (ipc=55.5) sim_rate=60621 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 21:50:32 2018
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5634428 (ipc=55.5) sim_rate=60585 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 21:50:33 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5682892 (ipc=55.4) sim_rate=60456 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 21:50:34 2018
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5745919 (ipc=55.5) sim_rate=60483 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 21:50:35 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5802357 (ipc=55.5) sim_rate=60441 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 21:50:36 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5879174 (ipc=55.7) sim_rate=60610 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 21:50:37 2018
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5950795 (ipc=55.9) sim_rate=60722 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 21:50:38 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 6051202 (ipc=56.3) sim_rate=61123 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 21:50:39 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 6105695 (ipc=56.5) sim_rate=61056 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 21:50:40 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6232619 (ipc=57.2) sim_rate=61709 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 21:50:41 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6356327 (ipc=57.8) sim_rate=62316 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 21:50:42 2018
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6427377 (ipc=58.2) sim_rate=62401 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 21:50:43 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(5,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6573555 (ipc=59.0) sim_rate=63207 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 21:50:44 2018
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 6645046 (ipc=59.3) sim_rate=63286 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 21:50:45 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6789241 (ipc=60.1) sim_rate=64049 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 21:50:46 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6860237 (ipc=60.4) sim_rate=64114 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 21:50:47 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(7,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 7000764 (ipc=61.1) sim_rate=64821 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 21:50:48 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 7147931 (ipc=61.9) sim_rate=65577 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 21:50:49 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 7227683 (ipc=62.3) sim_rate=65706 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 21:50:50 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7374905 (ipc=63.0) sim_rate=66440 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 21:50:51 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7459619 (ipc=63.5) sim_rate=66603 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 21:50:52 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 7609351 (ipc=64.2) sim_rate=67339 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 21:50:53 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7682941 (ipc=64.6) sim_rate=67394 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 21:50:54 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7839079 (ipc=65.3) sim_rate=68165 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 21:50:55 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(7,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7913097 (ipc=65.7) sim_rate=68216 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 21:50:56 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 8070991 (ipc=66.4) sim_rate=68982 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 21:50:57 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 8226117 (ipc=67.2) sim_rate=69712 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 21:50:58 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8298339 (ipc=67.5) sim_rate=69733 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 21:50:59 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8457153 (ipc=68.2) sim_rate=70476 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 21:51:00 2018
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8539987 (ipc=68.6) sim_rate=70578 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 21:51:01 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8693709 (ipc=69.3) sim_rate=71259 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 21:51:02 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8846703 (ipc=69.9) sim_rate=71924 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 21:51:03 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8929469 (ipc=70.3) sim_rate=72011 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 21:51:04 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 9087723 (ipc=71.0) sim_rate=72701 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 21:51:05 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 9164537 (ipc=71.3) sim_rate=72734 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 21:51:06 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9307365 (ipc=71.9) sim_rate=73286 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 21:51:07 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(6,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9432863 (ipc=72.3) sim_rate=73694 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 21:51:08 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9579461 (ipc=72.8) sim_rate=74259 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 21:51:09 2018
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 9640819 (ipc=73.0) sim_rate=74160 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 21:51:10 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,2,0) tid=(5,3,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9787323 (ipc=73.6) sim_rate=74712 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 21:51:11 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9945279 (ipc=74.2) sim_rate=75343 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 21:51:12 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 10045971 (ipc=74.4) sim_rate=75533 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 21:51:13 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 10223293 (ipc=75.2) sim_rate=76293 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 21:51:14 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10280125 (ipc=75.3) sim_rate=76149 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 21:51:15 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10390297 (ipc=75.6) sim_rate=76399 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 21:51:16 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(2,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10594773 (ipc=76.5) sim_rate=77334 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 21:51:17 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10710197 (ipc=76.8) sim_rate=77610 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 21:51:18 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10779340 (ipc=77.0) sim_rate=77549 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 21:51:19 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10957716 (ipc=77.7) sim_rate=78269 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 21:51:20 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 11040281 (ipc=78.0) sim_rate=78299 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 21:51:21 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 11224895 (ipc=78.8) sim_rate=79048 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 21:51:22 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11373059 (ipc=79.3) sim_rate=79531 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 21:51:23 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11465250 (ipc=79.6) sim_rate=79619 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 21:51:24 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11627332 (ipc=80.2) sim_rate=80188 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 21:51:25 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11808584 (ipc=80.9) sim_rate=80880 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 21:51:26 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11904034 (ipc=81.3) sim_rate=80979 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 21:51:27 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 12044499 (ipc=81.7) sim_rate=81381 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 21:51:28 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 12157898 (ipc=82.1) sim_rate=81596 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 21:51:29 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12307049 (ipc=82.6) sim_rate=82046 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 21:51:30 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12459202 (ipc=83.1) sim_rate=82511 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 21:51:31 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12633663 (ipc=83.7) sim_rate=83116 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 21:51:32 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12803750 (ipc=84.2) sim_rate=83684 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 21:51:33 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12890128 (ipc=84.5) sim_rate=83702 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 21:51:34 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 13049719 (ipc=85.0) sim_rate=84191 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 21:51:35 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 13220670 (ipc=85.6) sim_rate=84747 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 21:51:36 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 13310474 (ipc=85.9) sim_rate=84780 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 21:51:37 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(8,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13482012 (ipc=86.4) sim_rate=85329 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 21:51:38 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13627681 (ipc=86.8) sim_rate=85708 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 21:51:39 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13729085 (ipc=87.2) sim_rate=85806 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 21:51:40 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13896965 (ipc=87.7) sim_rate=86316 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 21:51:41 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13969343 (ipc=87.9) sim_rate=85701 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 21:51:43 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(4,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 14071696 (ipc=88.2) sim_rate=85803 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 21:51:44 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 14218746 (ipc=88.6) sim_rate=86174 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 21:51:45 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 14312884 (ipc=88.9) sim_rate=86222 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 21:51:46 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14480293 (ipc=89.4) sim_rate=86708 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 21:51:47 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14645366 (ipc=89.8) sim_rate=87174 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 21:51:48 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14738709 (ipc=90.1) sim_rate=87211 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 21:51:49 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14908333 (ipc=90.6) sim_rate=87696 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 21:51:50 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 15073708 (ipc=91.1) sim_rate=88150 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 21:51:51 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 15218104 (ipc=91.4) sim_rate=88477 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 21:51:52 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15314560 (ipc=91.7) sim_rate=88523 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 21:51:53 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15489411 (ipc=92.2) sim_rate=89019 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 21:51:54 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15645519 (ipc=92.6) sim_rate=89402 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 21:51:55 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15736254 (ipc=92.8) sim_rate=89410 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 21:51:56 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 15876854 (ipc=93.1) sim_rate=89699 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 21:51:57 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 16055101 (ipc=93.6) sim_rate=90197 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 21:51:58 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 16235571 (ipc=94.1) sim_rate=90701 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 21:51:59 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 16330171 (ipc=94.4) sim_rate=90723 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 21:52:00 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 16498365 (ipc=94.8) sim_rate=91151 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 21:52:01 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16680579 (ipc=95.3) sim_rate=91651 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 21:52:02 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(8,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16840076 (ipc=95.7) sim_rate=92022 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 21:52:03 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 17026770 (ipc=96.2) sim_rate=92536 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 21:52:04 2018
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 17111648 (ipc=96.4) sim_rate=92495 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 21:52:05 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(7,6,0) tid=(1,2,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 17303926 (ipc=96.9) sim_rate=93031 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 21:52:06 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1,1,0) tid=(5,2,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17454708 (ipc=97.2) sim_rate=93340 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 21:52:07 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 17561664 (ipc=97.6) sim_rate=93413 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 21:52:08 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17734004 (ipc=98.0) sim_rate=93830 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 21:52:09 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(3,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17832607 (ipc=98.3) sim_rate=93855 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 21:52:10 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(8,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 18026515 (ipc=98.8) sim_rate=94379 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 21:52:11 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 18204527 (ipc=99.2) sim_rate=94815 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 21:52:12 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 18312705 (ipc=99.5) sim_rate=94884 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 21:52:13 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18496089 (ipc=100.0) sim_rate=95340 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 21:52:14 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18592267 (ipc=100.2) sim_rate=95344 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 21:52:15 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18789335 (ipc=100.7) sim_rate=95863 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 21:52:16 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18879689 (ipc=101.0) sim_rate=95835 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 21:52:17 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 19065271 (ipc=101.4) sim_rate=96289 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 21:52:18 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 19263441 (ipc=101.9) sim_rate=96801 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 21:52:19 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 19371737 (ipc=102.2) sim_rate=96858 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 21:52:20 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19563729 (ipc=102.7) sim_rate=97331 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 21:52:21 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 19659431 (ipc=102.9) sim_rate=97323 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 21:52:22 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(7,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19848349 (ipc=103.4) sim_rate=97775 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 21:52:23 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 20054801 (ipc=103.9) sim_rate=98307 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 21:52:24 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 20153603 (ipc=104.2) sim_rate=98310 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 21:52:25 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 20336715 (ipc=104.6) sim_rate=98721 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 21:52:26 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 20436723 (ipc=104.8) sim_rate=98728 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 21:52:27 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20608871 (ipc=105.1) sim_rate=99081 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 21:52:28 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 20730511 (ipc=105.5) sim_rate=99189 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 21:52:29 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20912217 (ipc=105.9) sim_rate=99581 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 21:52:30 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 21008143 (ipc=106.1) sim_rate=99564 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 21:52:31 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(8,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 21208625 (ipc=106.6) sim_rate=100040 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 21:52:32 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(6,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(8,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 21397973 (ipc=107.0) sim_rate=100459 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 21:52:33 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21496865 (ipc=107.2) sim_rate=100452 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 21:52:34 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21592403 (ipc=107.4) sim_rate=100429 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 21:52:35 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21792889 (ipc=107.9) sim_rate=100893 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 21:52:36 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21890841 (ipc=108.1) sim_rate=100879 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 21:52:37 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 22070735 (ipc=108.5) sim_rate=101241 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 21:52:38 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(8,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 22162791 (ipc=108.6) sim_rate=101199 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 21:52:39 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(2,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 22367415 (ipc=109.1) sim_rate=101670 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 21:52:40 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 22557075 (ipc=109.5) sim_rate=102068 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 21:52:41 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22662871 (ipc=109.7) sim_rate=102085 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 21:52:42 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 22841707 (ipc=110.1) sim_rate=102429 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 21:52:43 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22941231 (ipc=110.3) sim_rate=102416 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 21:52:44 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 23129703 (ipc=110.7) sim_rate=102798 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 21:52:45 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 23342827 (ipc=111.2) sim_rate=103286 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 21:52:46 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 23429473 (ipc=111.3) sim_rate=103213 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 21:52:47 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23615447 (ipc=111.7) sim_rate=103576 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 21:52:48 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23724417 (ipc=111.9) sim_rate=103600 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 21:52:49 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23899881 (ipc=112.2) sim_rate=103912 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 21:52:50 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 24007871 (ipc=112.4) sim_rate=103930 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 21:52:51 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 24196091 (ipc=112.8) sim_rate=104293 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 21:52:52 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 24378717 (ipc=113.1) sim_rate=104629 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 21:52:53 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24503139 (ipc=113.4) sim_rate=104714 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 21:52:54 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24679819 (ipc=113.7) sim_rate=105020 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 21:52:55 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24780069 (ipc=113.9) sim_rate=105000 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 21:52:56 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24966675 (ipc=114.3) sim_rate=105344 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 21:52:57 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 25078593 (ipc=114.5) sim_rate=105372 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 21:52:58 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 25268287 (ipc=114.9) sim_rate=105725 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 21:52:59 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 25354683 (ipc=115.0) sim_rate=105644 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 21:53:00 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25566215 (ipc=115.4) sim_rate=106083 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 21:53:01 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25653895 (ipc=115.6) sim_rate=106007 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 21:53:02 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25850977 (ipc=115.9) sim_rate=106382 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 21:53:03 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 26070603 (ipc=116.4) sim_rate=106846 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 21:53:04 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 26212607 (ipc=116.8) sim_rate=106990 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 21:53:05 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 26315977 (ipc=117.0) sim_rate=106975 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 21:53:06 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 26561649 (ipc=117.5) sim_rate=107537 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 21:53:07 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26664903 (ipc=117.7) sim_rate=107519 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 21:53:08 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26778003 (ipc=118.0) sim_rate=107542 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 21:53:09 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 27030179 (ipc=118.6) sim_rate=108120 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 21:53:10 2018
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 27109939 (ipc=118.6) sim_rate=108007 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 21:53:11 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 27281899 (ipc=118.9) sim_rate=108261 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 21:53:12 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 27434299 (ipc=119.0) sim_rate=108435 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 21:53:13 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 27534247 (ipc=119.2) sim_rate=108402 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 21:53:14 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(2,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27733080 (ipc=119.5) sim_rate=108757 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 21:53:15 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 27915562 (ipc=119.8) sim_rate=109045 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 21:53:16 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 28101161 (ipc=120.1) sim_rate=109343 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 21:53:17 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(7,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 28206706 (ipc=120.3) sim_rate=109328 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 21:53:18 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 28320547 (ipc=120.5) sim_rate=109345 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 21:53:19 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 28511163 (ipc=120.8) sim_rate=109658 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 21:53:20 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 28602395 (ipc=120.9) sim_rate=109587 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 21:53:21 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 28746645 (ipc=121.0) sim_rate=109720 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 21:53:22 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28868675 (ipc=121.0) sim_rate=109766 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 21:53:23 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28976705 (ipc=121.0) sim_rate=109760 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 21:53:24 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 29075499 (ipc=120.9) sim_rate=109718 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 21:53:25 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(3,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 29223183 (ipc=121.0) sim_rate=109861 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 21:53:26 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 29313100 (ipc=121.1) sim_rate=109786 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 21:53:27 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(2,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 29463055 (ipc=121.2) sim_rate=109936 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 21:53:28 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(7,6,0) tid=(0,2,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29595847 (ipc=121.3) sim_rate=110021 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 21:53:29 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29717621 (ipc=121.3) sim_rate=110065 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 21:53:30 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 29826059 (ipc=121.2) sim_rate=110059 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 21:53:31 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29942788 (ipc=121.2) sim_rate=110083 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 21:53:32 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(6,7,0) tid=(5,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(4,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 30090400 (ipc=121.3) sim_rate=110221 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 21:53:33 2018
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 30180939 (ipc=121.5) sim_rate=110149 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 21:53:34 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 30316430 (ipc=121.5) sim_rate=110241 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 21:53:35 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(4,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 30418239 (ipc=121.4) sim_rate=110211 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 21:53:36 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 30522940 (ipc=121.4) sim_rate=110191 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 21:53:37 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(1,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30632524 (ipc=121.3) sim_rate=110188 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 21:53:38 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 30730341 (ipc=121.2) sim_rate=110144 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 21:53:39 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(4,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30849671 (ipc=121.2) sim_rate=110177 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 21:53:40 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30923750 (ipc=121.3) sim_rate=110048 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 21:53:41 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(8,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 31073401 (ipc=121.4) sim_rate=110189 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 21:53:42 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(2,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 31194718 (ipc=121.4) sim_rate=110228 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 21:53:43 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 31291390 (ipc=121.3) sim_rate=110180 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 21:53:44 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 31402560 (ipc=121.2) sim_rate=110184 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 21:53:45 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31519997 (ipc=121.2) sim_rate=110209 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 21:53:46 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(4,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31623221 (ipc=121.2) sim_rate=110185 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 21:53:47 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31754223 (ipc=121.2) sim_rate=110257 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 21:53:48 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31865307 (ipc=121.2) sim_rate=110260 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 21:53:49 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(6,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31956497 (ipc=121.0) sim_rate=110194 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 21:53:50 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(1,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 32074202 (ipc=121.0) sim_rate=110220 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 21:53:51 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 32190625 (ipc=121.0) sim_rate=110241 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 21:53:52 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 32313974 (ipc=121.0) sim_rate=110286 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 21:53:53 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 32430963 (ipc=121.0) sim_rate=110309 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 21:53:54 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32545311 (ipc=121.0) sim_rate=110323 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 21:53:55 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32657835 (ipc=121.0) sim_rate=110330 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 21:53:56 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 32754621 (ipc=120.9) sim_rate=110284 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 21:53:57 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,5,0) tid=(2,2,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 32878844 (ipc=120.9) sim_rate=110331 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 21:53:58 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 33011213 (ipc=120.9) sim_rate=110405 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 21:53:59 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 33112893 (ipc=120.8) sim_rate=110376 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 21:54:00 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 33237193 (ipc=120.9) sim_rate=110422 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 21:54:01 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 33330005 (ipc=120.8) sim_rate=110364 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 21:54:02 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 33433127 (ipc=120.7) sim_rate=110340 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 21:54:03 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 33539376 (ipc=120.6) sim_rate=110326 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 21:54:04 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33656441 (ipc=120.6) sim_rate=110348 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 21:54:05 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(5,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 33798653 (ipc=120.7) sim_rate=110453 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 21:54:06 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(7,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33924603 (ipc=120.7) sim_rate=110503 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 21:54:07 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(4,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 34026364 (ipc=120.7) sim_rate=110475 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 21:54:08 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 34119749 (ipc=120.6) sim_rate=110419 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 21:54:09 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 34230712 (ipc=120.5) sim_rate=110421 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 21:54:10 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(5,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 34352391 (ipc=120.5) sim_rate=110457 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 21:54:11 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 34465929 (ipc=120.5) sim_rate=110467 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 21:54:12 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34593511 (ipc=120.5) sim_rate=110522 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 21:54:13 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34711031 (ipc=120.5) sim_rate=110544 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 21:54:14 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34832037 (ipc=120.5) sim_rate=110577 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 21:54:15 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(4,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34941963 (ipc=120.5) sim_rate=110575 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 21:54:16 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(4,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 35062404 (ipc=120.5) sim_rate=110606 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 21:54:17 2018
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 35124013 (ipc=120.5) sim_rate=110452 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 21:54:18 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,0,0) tid=(6,7,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 35251407 (ipc=120.5) sim_rate=110505 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 21:54:19 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(4,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 35369556 (ipc=120.5) sim_rate=110529 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 21:54:20 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 35475976 (ipc=120.5) sim_rate=110517 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 21:54:21 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(3,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 35587586 (ipc=120.4) sim_rate=110520 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 21:54:22 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35693402 (ipc=120.4) sim_rate=110505 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 21:54:23 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(4,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35814136 (ipc=120.4) sim_rate=110537 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 21:54:24 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(4,2,0) tid=(0,3,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35938410 (ipc=120.4) sim_rate=110579 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 21:54:25 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 36074668 (ipc=120.4) sim_rate=110658 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 21:54:26 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 36139454 (ipc=120.5) sim_rate=110518 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 21:54:27 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 36294926 (ipc=120.4) sim_rate=110655 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 21:54:28 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 36404320 (ipc=120.3) sim_rate=110651 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 21:54:29 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36525021 (ipc=120.3) sim_rate=110681 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 21:54:30 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36638147 (ipc=120.3) sim_rate=110689 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 21:54:31 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36763626 (ipc=120.3) sim_rate=110733 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 21:54:32 2018
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36820828 (ipc=120.3) sim_rate=110573 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 21:54:33 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36943332 (ipc=120.3) sim_rate=110608 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 21:54:34 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(8,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 37043567 (ipc=120.3) sim_rate=110577 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 21:54:35 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 37157182 (ipc=120.2) sim_rate=110586 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 21:54:36 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 37284298 (ipc=120.3) sim_rate=110635 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 21:54:37 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 37412953 (ipc=120.3) sim_rate=110689 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 21:54:38 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(0,1,0) tid=(1,2,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37542387 (ipc=120.3) sim_rate=110744 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 21:54:39 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37668174 (ipc=120.3) sim_rate=110788 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 21:54:40 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37776266 (ipc=120.3) sim_rate=110780 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 21:54:41 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37900473 (ipc=120.3) sim_rate=110820 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 21:54:42 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(0,3,0) tid=(1,5,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 38015763 (ipc=120.3) sim_rate=110833 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 21:54:43 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 38139840 (ipc=120.3) sim_rate=110871 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 21:54:44 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 38269300 (ipc=120.3) sim_rate=110925 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 21:54:45 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 38390511 (ipc=120.3) sim_rate=110955 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 21:54:46 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 38504549 (ipc=120.3) sim_rate=110964 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 21:54:47 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 38561788 (ipc=120.3) sim_rate=110809 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 21:54:48 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(1,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38663467 (ipc=120.3) sim_rate=110783 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 21:54:49 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(1,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38768810 (ipc=120.2) sim_rate=110768 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 21:54:50 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38903954 (ipc=120.3) sim_rate=110837 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 21:54:51 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 39045149 (ipc=120.3) sim_rate=110923 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 21:54:52 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 39161094 (ipc=120.3) sim_rate=110937 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 21:54:53 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 39267493 (ipc=120.3) sim_rate=110925 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 21:54:54 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 39383734 (ipc=120.3) sim_rate=110940 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 21:54:55 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 39489452 (ipc=120.2) sim_rate=110925 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 21:54:56 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 39601073 (ipc=120.2) sim_rate=110927 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 21:54:57 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(4,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39778032 (ipc=120.4) sim_rate=111111 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 21:54:58 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(7,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39909333 (ipc=120.4) sim_rate=111168 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 21:54:59 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 40014428 (ipc=120.3) sim_rate=111151 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 21:55:00 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(2,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 40138948 (ipc=120.4) sim_rate=111188 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 21:55:01 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 40242779 (ipc=120.3) sim_rate=111167 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 21:55:02 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 40349673 (ipc=120.3) sim_rate=111156 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 21:55:03 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(5,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40476767 (ipc=120.3) sim_rate=111199 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 21:55:04 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(6,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40635881 (ipc=120.4) sim_rate=111331 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 21:55:05 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40710738 (ipc=120.4) sim_rate=111231 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 21:55:06 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40840505 (ipc=120.5) sim_rate=111282 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 21:55:07 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40981114 (ipc=120.4) sim_rate=111361 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 21:55:08 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 41039583 (ipc=120.4) sim_rate=111218 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 21:55:09 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 41148873 (ipc=120.3) sim_rate=111213 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 21:55:10 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 41278084 (ipc=120.3) sim_rate=111261 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 21:55:11 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(5,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 41417661 (ipc=120.4) sim_rate=111337 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 21:55:12 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41571346 (ipc=120.5) sim_rate=111451 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 21:55:13 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41679598 (ipc=120.5) sim_rate=111442 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 21:55:14 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(8,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41788382 (ipc=120.4) sim_rate=111435 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 21:55:15 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(7,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41913886 (ipc=120.4) sim_rate=111473 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 21:55:16 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 42029930 (ipc=120.4) sim_rate=111485 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 21:55:17 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(4,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 42136014 (ipc=120.4) sim_rate=111470 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 21:55:18 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(6,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 42277574 (ipc=120.4) sim_rate=111550 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 21:55:19 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(8,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 42429439 (ipc=120.5) sim_rate=111656 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 21:55:20 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(4,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 42537915 (ipc=120.5) sim_rate=111648 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 21:55:21 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(4,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42643977 (ipc=120.5) sim_rate=111633 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 21:55:22 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42718917 (ipc=120.5) sim_rate=111537 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 21:55:23 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(3,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42843880 (ipc=120.5) sim_rate=111572 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 21:55:24 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42958664 (ipc=120.5) sim_rate=111580 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 21:55:25 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(0,4,0) tid=(0,7,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 43070029 (ipc=120.5) sim_rate=111580 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 21:55:26 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(3,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 43214202 (ipc=120.5) sim_rate=111664 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 21:55:27 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 43340602 (ipc=120.6) sim_rate=111702 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 21:55:28 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 43462010 (ipc=120.6) sim_rate=111727 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 21:55:29 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(0,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43601055 (ipc=120.6) sim_rate=111797 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 21:55:30 2018
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43654805 (ipc=120.6) sim_rate=111649 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 21:55:31 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(7,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43776098 (ipc=120.6) sim_rate=111673 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 21:55:32 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43889197 (ipc=120.6) sim_rate=111677 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 21:55:33 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43999561 (ipc=120.5) sim_rate=111674 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 21:55:34 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 44148749 (ipc=120.6) sim_rate=111768 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 21:55:35 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(3,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 44303366 (ipc=120.7) sim_rate=111877 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 21:55:36 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 44378284 (ipc=120.8) sim_rate=111784 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 21:55:37 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(8,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 44502333 (ipc=120.8) sim_rate=111814 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 21:55:38 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44609518 (ipc=120.7) sim_rate=111803 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 21:55:39 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44710369 (ipc=120.7) sim_rate=111775 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 21:55:40 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44830870 (ipc=120.7) sim_rate=111797 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 21:55:41 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44903280 (ipc=120.7) sim_rate=111699 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 21:55:42 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 45081112 (ipc=120.9) sim_rate=111863 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 21:55:43 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 45154553 (ipc=120.9) sim_rate=111768 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 21:55:44 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 45277720 (ipc=120.9) sim_rate=111796 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 21:55:45 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 45389227 (ipc=120.9) sim_rate=111796 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 21:55:46 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 45442873 (ipc=120.9) sim_rate=111653 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 21:55:47 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 45572699 (ipc=120.9) sim_rate=111697 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 21:55:48 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(4,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45709908 (ipc=120.9) sim_rate=111760 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 21:55:49 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45859173 (ipc=121.0) sim_rate=111851 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 21:55:50 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45985571 (ipc=121.0) sim_rate=111887 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 21:55:51 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 46059947 (ipc=121.1) sim_rate=111795 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 21:55:52 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(6,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 46181199 (ipc=121.1) sim_rate=111818 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 21:55:53 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 46315623 (ipc=121.1) sim_rate=111873 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 21:55:54 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 46449165 (ipc=121.1) sim_rate=111925 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 21:55:55 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 46564135 (ipc=121.1) sim_rate=111933 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 21:55:56 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46733481 (ipc=121.2) sim_rate=112070 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 21:55:57 2018
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46819003 (ipc=121.3) sim_rate=112007 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 21:55:58 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,5,0) tid=(5,7,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46953935 (ipc=121.3) sim_rate=112061 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 21:55:59 2018
GPGPU-Sim uArch: cycles simulated: 387500  inst.: 47018409 (ipc=121.3) sim_rate=111948 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 21:56:00 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 47149037 (ipc=121.4) sim_rate=111992 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 21:56:01 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 47263559 (ipc=121.3) sim_rate=111998 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 21:56:02 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 47402905 (ipc=121.4) sim_rate=112063 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 21:56:03 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 47556913 (ipc=121.5) sim_rate=112162 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 21:56:04 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 47623436 (ipc=121.5) sim_rate=112055 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 21:56:05 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 47753208 (ipc=121.5) sim_rate=112096 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 21:56:06 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47871822 (ipc=121.5) sim_rate=112111 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 21:56:07 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 47929548 (ipc=121.5) sim_rate=111984 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 21:56:08 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 48029677 (ipc=121.4) sim_rate=111957 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 21:56:09 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 48161179 (ipc=121.5) sim_rate=112002 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 21:56:10 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 48291998 (ipc=121.5) sim_rate=112046 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 21:56:11 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 48358529 (ipc=121.5) sim_rate=111941 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 21:56:12 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 48461262 (ipc=121.5) sim_rate=111919 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 21:56:13 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 48558671 (ipc=121.4) sim_rate=111886 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 21:56:14 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 48678187 (ipc=121.4) sim_rate=111903 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 21:56:15 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48787291 (ipc=121.4) sim_rate=111897 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 21:56:16 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(4,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 48901031 (ipc=121.3) sim_rate=111901 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 21:56:17 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48953711 (ipc=121.3) sim_rate=111766 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 21:56:18 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(6,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 49048123 (ipc=121.3) sim_rate=111726 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 21:56:19 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 49148933 (ipc=121.2) sim_rate=111702 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 21:56:20 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 49250931 (ipc=121.2) sim_rate=111680 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 21:56:21 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 49361153 (ipc=121.1) sim_rate=111676 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 21:56:22 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 49465449 (ipc=121.1) sim_rate=111660 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 21:56:23 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 49547051 (ipc=121.0) sim_rate=111592 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 21:56:24 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49638675 (ipc=120.9) sim_rate=111547 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 21:56:25 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(5,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49733727 (ipc=120.9) sim_rate=111510 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 21:56:26 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49825327 (ipc=120.8) sim_rate=111466 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 21:56:27 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49923395 (ipc=120.7) sim_rate=111436 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 21:56:28 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 50023275 (ipc=120.7) sim_rate=111410 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 21:56:29 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 50107619 (ipc=120.6) sim_rate=111350 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 21:56:30 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(7,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 50197121 (ipc=120.5) sim_rate=111301 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 21:56:31 2018
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 50238387 (ipc=120.5) sim_rate=111146 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 21:56:32 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 50369495 (ipc=120.4) sim_rate=111190 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 21:56:33 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 50460665 (ipc=120.3) sim_rate=111146 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 21:56:34 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 50547767 (ipc=120.2) sim_rate=111093 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 21:56:35 2018
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50585813 (ipc=120.2) sim_rate=110933 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 21:56:36 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50682277 (ipc=120.1) sim_rate=110902 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 21:56:37 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50721317 (ipc=120.1) sim_rate=110745 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 21:56:38 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50799591 (ipc=120.0) sim_rate=110674 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 21:56:39 2018
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50872703 (ipc=119.8) sim_rate=110592 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 21:56:40 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50955943 (ipc=119.8) sim_rate=110533 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 21:56:41 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 51043211 (ipc=119.7) sim_rate=110483 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 21:56:42 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 51127511 (ipc=119.6) sim_rate=110426 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 21:56:43 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 51201237 (ipc=119.5) sim_rate=110347 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 21:56:44 2018
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 51280721 (ipc=119.4) sim_rate=110281 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 21:56:45 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 51360297 (ipc=119.3) sim_rate=110215 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 21:56:46 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 51436871 (ipc=119.2) sim_rate=110143 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 21:56:47 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 51510921 (ipc=119.1) sim_rate=110066 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 21:56:48 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 51589943 (ipc=119.0) sim_rate=109999 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 21:56:49 2018
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51674323 (ipc=118.9) sim_rate=109945 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 21:56:50 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(6,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51716909 (ipc=118.9) sim_rate=109802 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 21:56:51 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 51799343 (ipc=118.8) sim_rate=109744 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 21:56:52 2018
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51880061 (ipc=118.7) sim_rate=109683 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 21:56:53 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 51952319 (ipc=118.6) sim_rate=109604 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 21:56:54 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 52031043 (ipc=118.5) sim_rate=109539 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 21:56:55 2018
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 52066873 (ipc=118.5) sim_rate=109384 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 21:56:56 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 52175201 (ipc=118.3) sim_rate=109381 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 21:56:57 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 52249677 (ipc=118.2) sim_rate=109308 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 21:56:58 2018
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 52286719 (ipc=118.2) sim_rate=109158 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 21:56:59 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 52364145 (ipc=118.1) sim_rate=109091 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 21:57:00 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 52445325 (ipc=118.0) sim_rate=109033 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 21:57:01 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(6,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 52526091 (ipc=117.9) sim_rate=108975 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 21:57:02 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 52610303 (ipc=117.8) sim_rate=108924 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 21:57:03 2018
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 52684733 (ipc=117.7) sim_rate=108852 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 21:57:04 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 448500  inst.: 52761279 (ipc=117.6) sim_rate=108786 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 21:57:05 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52804385 (ipc=117.6) sim_rate=108650 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 21:57:06 2018
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52882983 (ipc=117.5) sim_rate=108589 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 21:57:07 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52954979 (ipc=117.4) sim_rate=108514 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 21:57:08 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 53034757 (ipc=117.3) sim_rate=108455 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 21:57:09 2018
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 53080815 (ipc=117.3) sim_rate=108328 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 21:57:10 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(0,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 53142633 (ipc=117.2) sim_rate=108233 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 21:57:11 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 53217395 (ipc=117.1) sim_rate=108165 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 21:57:12 2018
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 53283439 (ipc=117.0) sim_rate=108079 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 21:57:13 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 53350505 (ipc=116.9) sim_rate=107996 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 21:57:14 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53458181 (ipc=116.7) sim_rate=107996 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 21:57:15 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(5,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53534797 (ipc=116.6) sim_rate=107933 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 21:57:16 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53607433 (ipc=116.5) sim_rate=107862 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 21:57:17 2018
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53650589 (ipc=116.5) sim_rate=107732 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 21:57:18 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53764609 (ipc=116.4) sim_rate=107744 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 21:57:19 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(3,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 53842861 (ipc=116.3) sim_rate=107685 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 21:57:20 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 53919807 (ipc=116.2) sim_rate=107624 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 21:57:21 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(3,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 54003233 (ipc=116.1) sim_rate=107576 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 21:57:22 2018
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 54057865 (ipc=116.1) sim_rate=107470 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 21:57:23 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(3,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 54143449 (ipc=116.1) sim_rate=107427 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 21:57:24 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 54236073 (ipc=116.0) sim_rate=107398 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 21:57:25 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 54329061 (ipc=116.0) sim_rate=107369 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 21:57:26 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 54417401 (ipc=115.9) sim_rate=107332 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 21:57:27 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54522242 (ipc=115.9) sim_rate=107327 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 21:57:28 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54609982 (ipc=115.8) sim_rate=107288 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 21:57:29 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54707991 (ipc=115.8) sim_rate=107270 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 21:57:30 2018
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54753268 (ipc=115.8) sim_rate=107149 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 21:57:31 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54837722 (ipc=115.7) sim_rate=107104 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 21:57:32 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(4,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54936417 (ipc=115.7) sim_rate=107088 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 21:57:33 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(4,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 55032338 (ipc=115.6) sim_rate=107066 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 21:57:34 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 55119325 (ipc=115.6) sim_rate=107027 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 21:57:35 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 55212197 (ipc=115.5) sim_rate=107000 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 21:57:36 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(1,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 55311572 (ipc=115.5) sim_rate=106985 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 21:57:37 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 55402454 (ipc=115.4) sim_rate=106954 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 21:57:38 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 55501387 (ipc=115.4) sim_rate=106939 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 21:57:39 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55598382 (ipc=115.3) sim_rate=106919 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 21:57:40 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55694110 (ipc=115.3) sim_rate=106898 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 21:57:41 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55792093 (ipc=115.3) sim_rate=106881 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 21:57:42 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55881876 (ipc=115.2) sim_rate=106848 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 21:57:43 2018
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55969983 (ipc=115.2) sim_rate=106812 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 21:57:44 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 56059364 (ipc=115.1) sim_rate=106779 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 21:57:45 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(0,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 56140260 (ipc=115.0) sim_rate=106730 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 21:57:46 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 56221456 (ipc=115.0) sim_rate=106682 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 21:57:47 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 56305259 (ipc=114.9) sim_rate=106638 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 21:57:48 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(0,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 56428837 (ipc=114.8) sim_rate=106670 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 21:57:49 2018
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 56470950 (ipc=114.8) sim_rate=106548 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 21:57:50 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 56557295 (ipc=114.7) sim_rate=106510 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 21:57:51 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56673722 (ipc=114.6) sim_rate=106529 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 21:57:52 2018
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 56717032 (ipc=114.6) sim_rate=106410 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 21:57:53 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(1,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56850653 (ipc=114.5) sim_rate=106461 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 21:57:54 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(0,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56932161 (ipc=114.4) sim_rate=106415 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 21:57:55 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 57012437 (ipc=114.4) sim_rate=106366 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 21:57:56 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(4,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 57125640 (ipc=114.3) sim_rate=106379 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 21:57:57 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 57196761 (ipc=114.2) sim_rate=106313 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 21:57:58 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 57271418 (ipc=114.1) sim_rate=106254 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 21:57:59 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(0,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 57376798 (ipc=114.0) sim_rate=106253 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 21:58:00 2018
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 57442152 (ipc=113.9) sim_rate=106177 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 21:58:01 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57512076 (ipc=113.8) sim_rate=106110 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 21:58:02 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(2,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57576508 (ipc=113.7) sim_rate=106034 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 21:58:03 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 57666605 (ipc=113.5) sim_rate=106004 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 21:58:04 2018
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57718923 (ipc=113.4) sim_rate=105906 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 21:58:05 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(7,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57781121 (ipc=113.3) sim_rate=105826 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 21:58:06 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 57866293 (ipc=113.1) sim_rate=105788 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 21:58:07 2018
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57933504 (ipc=113.0) sim_rate=105718 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 21:58:08 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 58028112 (ipc=112.9) sim_rate=105697 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 21:58:09 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 58095294 (ipc=112.8) sim_rate=105627 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 21:58:10 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 58164147 (ipc=112.7) sim_rate=105561 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 21:58:11 2018
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 58248961 (ipc=112.6) sim_rate=105523 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 21:58:12 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 58309385 (ipc=112.5) sim_rate=105441 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 21:58:13 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 58395029 (ipc=112.3) sim_rate=105406 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 21:58:14 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58456280 (ipc=112.2) sim_rate=105326 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 21:58:15 2018
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 58522080 (ipc=112.1) sim_rate=105255 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 21:58:16 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(1,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 523000  inst.: 58589412 (ipc=112.0) sim_rate=105187 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 21:58:17 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(8,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58689757 (ipc=111.9) sim_rate=105178 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 21:58:18 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(4,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58752243 (ipc=111.8) sim_rate=105102 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 21:58:19 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58838979 (ipc=111.6) sim_rate=105069 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 21:58:20 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58895297 (ipc=111.5) sim_rate=104982 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 21:58:21 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(0,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58951389 (ipc=111.4) sim_rate=104895 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 21:58:22 2018
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 59040835 (ipc=111.3) sim_rate=104868 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 21:58:23 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(3,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 59094262 (ipc=111.2) sim_rate=104777 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 21:58:24 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 59194122 (ipc=111.1) sim_rate=104768 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 21:58:25 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 59247695 (ipc=111.0) sim_rate=104677 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 21:58:26 2018
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 59339248 (ipc=110.8) sim_rate=104654 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 21:58:27 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 59386608 (ipc=110.7) sim_rate=104553 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 21:58:28 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 59443596 (ipc=110.6) sim_rate=104470 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 21:58:29 2018
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 59526153 (ipc=110.4) sim_rate=104431 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 21:58:30 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 59589785 (ipc=110.4) sim_rate=104360 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 21:58:31 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 541500  inst.: 59671754 (ipc=110.2) sim_rate=104321 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 21:58:32 2018
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 59728723 (ipc=110.1) sim_rate=104238 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 21:58:33 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59795487 (ipc=110.0) sim_rate=104173 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 21:58:34 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(7,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 59878959 (ipc=109.9) sim_rate=104137 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 21:58:35 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(0,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 546000  inst.: 59937386 (ipc=109.8) sim_rate=104057 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 21:58:36 2018
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 60018423 (ipc=109.6) sim_rate=104018 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 21:58:37 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 60085577 (ipc=109.5) sim_rate=103954 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 21:58:38 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(4,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 60145714 (ipc=109.5) sim_rate=103878 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 21:58:39 2018
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 60207617 (ipc=109.4) sim_rate=103806 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 21:58:40 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 60266168 (ipc=109.3) sim_rate=103728 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 21:58:41 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 60361098 (ipc=109.2) sim_rate=103713 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 21:58:42 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(3,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60436414 (ipc=109.1) sim_rate=103664 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 21:58:43 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60529187 (ipc=109.0) sim_rate=103645 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 21:58:44 2018
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 60599285 (ipc=108.9) sim_rate=103588 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 21:58:45 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(3,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60696173 (ipc=108.8) sim_rate=103577 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 21:58:46 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60756967 (ipc=108.7) sim_rate=103504 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 21:58:47 2018
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60820241 (ipc=108.6) sim_rate=103435 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 21:58:48 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60882635 (ipc=108.5) sim_rate=103366 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 21:58:49 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(0,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 60981008 (ipc=108.4) sim_rate=103357 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 21:58:50 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 61044728 (ipc=108.3) sim_rate=103290 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 21:58:51 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(2,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 61128298 (ipc=108.3) sim_rate=103257 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 21:58:52 2018
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 61188867 (ipc=108.2) sim_rate=103185 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 21:58:53 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 61292853 (ipc=108.1) sim_rate=103186 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 21:58:54 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 61356413 (ipc=108.0) sim_rate=103120 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 21:58:55 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 61423300 (ipc=107.9) sim_rate=103059 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 21:58:56 2018
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61479958 (ipc=107.9) sim_rate=102981 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 21:58:57 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 61581130 (ipc=107.8) sim_rate=102978 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 21:58:58 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 61648125 (ipc=107.7) sim_rate=102918 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 21:58:59 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 61715912 (ipc=107.6) sim_rate=102859 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 21:59:00 2018
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61791496 (ipc=107.6) sim_rate=102814 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 21:59:01 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61862952 (ipc=107.5) sim_rate=102762 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 21:59:02 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(1,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 61961198 (ipc=107.4) sim_rate=102754 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 21:59:03 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 62027225 (ipc=107.3) sim_rate=102694 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 21:59:04 2018
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 62096238 (ipc=107.2) sim_rate=102638 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 21:59:05 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 62165790 (ipc=107.2) sim_rate=102583 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 21:59:06 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 62272476 (ipc=107.1) sim_rate=102590 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 21:59:07 2018
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 62306975 (ipc=107.1) sim_rate=102478 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 21:59:08 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(1,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62410531 (ipc=107.0) sim_rate=102480 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 21:59:09 2018
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62481487 (ipc=106.9) sim_rate=102428 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 21:59:10 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(8,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62544735 (ipc=106.8) sim_rate=102364 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 21:59:11 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(1,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62614875 (ipc=106.8) sim_rate=102311 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 21:59:12 2018
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62681871 (ipc=106.7) sim_rate=102254 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 21:59:13 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 62755435 (ipc=106.6) sim_rate=102207 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 21:59:14 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62824686 (ipc=106.6) sim_rate=102153 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 21:59:15 2018
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62889962 (ipc=106.5) sim_rate=102094 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 21:59:16 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62957129 (ipc=106.4) sim_rate=102037 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 21:59:17 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 63058555 (ipc=106.3) sim_rate=102036 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 21:59:18 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 63130246 (ipc=106.3) sim_rate=101987 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 21:59:19 2018
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 63197959 (ipc=106.2) sim_rate=101932 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 21:59:20 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(4,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 63267631 (ipc=106.2) sim_rate=101880 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 21:59:21 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 63327542 (ipc=106.1) sim_rate=101812 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 21:59:22 2018
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 63400335 (ipc=106.0) sim_rate=101766 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 21:59:23 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(7,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63469869 (ipc=106.0) sim_rate=101714 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 21:59:24 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63542229 (ipc=105.9) sim_rate=101667 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 21:59:25 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(8,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63614468 (ipc=105.8) sim_rate=101620 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 21:59:26 2018
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63676185 (ipc=105.8) sim_rate=101556 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 21:59:27 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(6,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63750938 (ipc=105.7) sim_rate=101514 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 21:59:28 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63811760 (ipc=105.6) sim_rate=101449 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 21:59:29 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63911402 (ipc=105.6) sim_rate=101446 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 21:59:30 2018
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 63982448 (ipc=105.5) sim_rate=101398 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 21:59:31 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 64043721 (ipc=105.4) sim_rate=101335 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 21:59:32 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(8,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 64108652 (ipc=105.4) sim_rate=101277 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 21:59:33 2018
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 64167111 (ipc=105.3) sim_rate=101209 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 21:59:34 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(7,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 64229113 (ipc=105.2) sim_rate=101148 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 21:59:35 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 64281888 (ipc=105.1) sim_rate=101072 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 21:59:36 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64348514 (ipc=105.1) sim_rate=101018 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 21:59:37 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(2,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64405111 (ipc=105.0) sim_rate=100948 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 21:59:38 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64464924 (ipc=104.9) sim_rate=100884 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 21:59:39 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64530794 (ipc=104.8) sim_rate=100829 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 21:59:40 2018
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64589828 (ipc=104.8) sim_rate=100764 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 21:59:41 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(0,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64644285 (ipc=104.7) sim_rate=100692 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 21:59:42 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64699116 (ipc=104.6) sim_rate=100620 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 21:59:43 2018
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64760191 (ipc=104.5) sim_rate=100559 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 21:59:44 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(1,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64848571 (ipc=104.4) sim_rate=100540 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 21:59:45 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 64909700 (ipc=104.4) sim_rate=100479 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 21:59:46 2018
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 64969140 (ipc=104.3) sim_rate=100415 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 21:59:47 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 65058214 (ipc=104.2) sim_rate=100398 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 21:59:48 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 65111364 (ipc=104.1) sim_rate=100325 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 21:59:49 2018
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 65179567 (ipc=104.0) sim_rate=100276 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 21:59:50 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(1,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 65259337 (ipc=103.9) sim_rate=100244 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 21:59:51 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 65319734 (ipc=103.8) sim_rate=100183 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 21:59:52 2018
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 65377848 (ipc=103.8) sim_rate=100119 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 21:59:53 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(2,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 65441061 (ipc=103.7) sim_rate=100062 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 21:59:54 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 65495213 (ipc=103.6) sim_rate=99992 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 21:59:55 2018
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65579969 (ipc=103.5) sim_rate=99969 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 21:59:56 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 65632994 (ipc=103.4) sim_rate=99898 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 21:59:57 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(3,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65691450 (ipc=103.4) sim_rate=99835 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 21:59:58 2018
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65752826 (ipc=103.3) sim_rate=99776 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 21:59:59 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 637500  inst.: 65815441 (ipc=103.2) sim_rate=99720 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 22:00:00 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(2,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 65902182 (ipc=103.1) sim_rate=99700 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 22:00:01 2018
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65958473 (ipc=103.1) sim_rate=99635 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 22:00:02 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 641000  inst.: 66022963 (ipc=103.0) sim_rate=99582 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 22:00:03 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 642000  inst.: 66086234 (ipc=102.9) sim_rate=99527 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 22:00:04 2018
GPGPU-Sim uArch: cycles simulated: 643000  inst.: 66144702 (ipc=102.9) sim_rate=99465 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 22:00:05 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 66236476 (ipc=102.8) sim_rate=99454 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 22:00:06 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(0,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 66295572 (ipc=102.7) sim_rate=99393 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 22:00:07 2018
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 66347213 (ipc=102.6) sim_rate=99322 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 22:00:08 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(5,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 66399563 (ipc=102.5) sim_rate=99251 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 22:00:09 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(0,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66483006 (ipc=102.4) sim_rate=99228 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 22:00:10 2018
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66539204 (ipc=102.4) sim_rate=99164 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 22:00:11 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 66601916 (ipc=102.3) sim_rate=99109 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 22:00:12 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66686401 (ipc=102.2) sim_rate=99088 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 22:00:13 2018
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 66741211 (ipc=102.1) sim_rate=99022 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 22:00:14 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66823949 (ipc=102.0) sim_rate=98998 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 22:00:15 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 66879855 (ipc=102.0) sim_rate=98934 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 22:00:16 2018
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 66934048 (ipc=101.9) sim_rate=98868 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 22:00:17 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 67024986 (ipc=101.8) sim_rate=98856 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 22:00:18 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 67085744 (ipc=101.7) sim_rate=98800 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 22:00:19 2018
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 67138110 (ipc=101.6) sim_rate=98732 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 22:00:20 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 67224909 (ipc=101.5) sim_rate=98714 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 22:00:21 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 67280573 (ipc=101.5) sim_rate=98651 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 22:00:22 2018
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 67339149 (ipc=101.4) sim_rate=98593 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 22:00:23 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 67406718 (ipc=101.4) sim_rate=98547 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 22:00:24 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67488972 (ipc=101.3) sim_rate=98524 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 22:00:25 2018
GPGPU-Sim uArch: cycles simulated: 667500  inst.: 67547016 (ipc=101.2) sim_rate=98465 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 22:00:26 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(0,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 67604316 (ipc=101.1) sim_rate=98405 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 22:00:27 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67686616 (ipc=101.0) sim_rate=98381 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 22:00:28 2018
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67745348 (ipc=101.0) sim_rate=98324 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 22:00:29 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(8,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67802730 (ipc=100.9) sim_rate=98264 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 22:00:30 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67891956 (ipc=100.8) sim_rate=98251 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 22:00:31 2018
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67949828 (ipc=100.7) sim_rate=98193 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 22:00:32 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(8,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 68005009 (ipc=100.7) sim_rate=98131 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 22:00:33 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 68089664 (ipc=100.6) sim_rate=98111 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 22:00:34 2018
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 68141311 (ipc=100.5) sim_rate=98045 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 22:00:35 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(5,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 68199178 (ipc=100.4) sim_rate=97987 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 22:00:36 2018
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 68251179 (ipc=100.4) sim_rate=97921 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 22:00:37 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 68343832 (ipc=100.3) sim_rate=97913 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 22:00:38 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(7,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 68398203 (ipc=100.2) sim_rate=97851 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 22:00:39 2018
GPGPU-Sim uArch: cycles simulated: 683500  inst.: 68453431 (ipc=100.2) sim_rate=97790 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 22:00:40 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(2,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68528807 (ipc=100.0) sim_rate=97758 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 22:00:41 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68588292 (ipc=100.0) sim_rate=97704 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 22:00:42 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68673337 (ipc=99.9) sim_rate=97686 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 22:00:43 2018
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68726140 (ipc=99.8) sim_rate=97622 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 22:00:44 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68805024 (ipc=99.7) sim_rate=97595 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 22:00:45 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(4,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68860995 (ipc=99.7) sim_rate=97536 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 22:00:46 2018
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68944860 (ipc=99.6) sim_rate=97517 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 22:00:47 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 69027544 (ipc=99.5) sim_rate=97496 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 22:00:48 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 69078914 (ipc=99.4) sim_rate=97431 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 22:00:49 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 69161717 (ipc=99.3) sim_rate=97410 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 22:00:50 2018
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 69220582 (ipc=99.2) sim_rate=97356 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 22:00:51 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 699000  inst.: 69306256 (ipc=99.2) sim_rate=97340 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 22:00:52 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69358242 (ipc=99.1) sim_rate=97276 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 22:00:53 2018
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69440365 (ipc=99.0) sim_rate=97255 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 22:00:54 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(1,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 702500  inst.: 69493866 (ipc=98.9) sim_rate=97194 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 22:00:55 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(0,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69570173 (ipc=98.8) sim_rate=97165 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 22:00:56 2018
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 69626585 (ipc=98.8) sim_rate=97108 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 22:00:57 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 69703816 (ipc=98.7) sim_rate=97080 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 22:00:58 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 707500  inst.: 69760546 (ipc=98.6) sim_rate=97024 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 22:00:59 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69845987 (ipc=98.5) sim_rate=97008 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 22:01:00 2018
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69931764 (ipc=98.4) sim_rate=96992 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 22:01:01 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 69988664 (ipc=98.4) sim_rate=96937 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 22:01:02 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 70065069 (ipc=98.3) sim_rate=96908 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 22:01:03 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 70144424 (ipc=98.2) sim_rate=96884 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 22:01:04 2018
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 70196989 (ipc=98.1) sim_rate=96823 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 22:01:05 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70280032 (ipc=98.0) sim_rate=96804 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 22:01:06 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 70336029 (ipc=98.0) sim_rate=96748 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 22:01:07 2018
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70416318 (ipc=97.9) sim_rate=96725 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 22:01:08 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(7,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70474346 (ipc=97.8) sim_rate=96672 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 22:01:09 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70556745 (ipc=97.7) sim_rate=96653 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 22:01:10 2018
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 70612431 (ipc=97.7) sim_rate=96597 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 22:01:11 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70700597 (ipc=97.6) sim_rate=96585 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 22:01:12 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 70755216 (ipc=97.5) sim_rate=96528 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 22:01:13 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70839598 (ipc=97.4) sim_rate=96511 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 22:01:14 2018
GPGPU-Sim uArch: cycles simulated: 728000  inst.: 70897908 (ipc=97.4) sim_rate=96459 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 22:01:15 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 70976759 (ipc=97.3) sim_rate=96435 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 22:01:16 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 730500  inst.: 71037429 (ipc=97.2) sim_rate=96387 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 22:01:17 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 71123374 (ipc=97.2) sim_rate=96373 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 22:01:18 2018
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 71185860 (ipc=97.1) sim_rate=96327 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 22:01:19 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 734500  inst.: 71269187 (ipc=97.0) sim_rate=96309 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 22:01:20 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 71325991 (ipc=97.0) sim_rate=96256 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 22:01:21 2018
GPGPU-Sim uArch: cycles simulated: 737000  inst.: 71414964 (ipc=96.9) sim_rate=96246 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 22:01:22 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 71502124 (ipc=96.8) sim_rate=96234 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 22:01:23 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(7,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 739500  inst.: 71560103 (ipc=96.8) sim_rate=96182 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 22:01:24 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(4,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 741000  inst.: 71654936 (ipc=96.7) sim_rate=96181 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 22:01:25 2018
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 71710824 (ipc=96.6) sim_rate=96127 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 22:01:26 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(4,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 743500  inst.: 71804724 (ipc=96.6) sim_rate=96124 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 22:01:27 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 71890563 (ipc=96.5) sim_rate=96110 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 22:01:28 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 746000  inst.: 71947048 (ipc=96.4) sim_rate=96057 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 22:01:29 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 747500  inst.: 72031846 (ipc=96.4) sim_rate=96042 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 22:01:30 2018
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 72093085 (ipc=96.3) sim_rate=95996 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 22:01:31 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(5,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 72189883 (ipc=96.3) sim_rate=95997 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 22:01:32 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(6,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 72273036 (ipc=96.2) sim_rate=95980 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 22:01:33 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 72335365 (ipc=96.1) sim_rate=95935 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 22:01:34 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 754000  inst.: 72417444 (ipc=96.0) sim_rate=95917 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 22:01:35 2018
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 72468731 (ipc=96.0) sim_rate=95858 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 22:01:36 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 756500  inst.: 72558366 (ipc=95.9) sim_rate=95849 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 22:01:37 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(2,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 757500  inst.: 72615339 (ipc=95.9) sim_rate=95798 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 22:01:38 2018
GPGPU-Sim uArch: cycles simulated: 758500  inst.: 72671080 (ipc=95.8) sim_rate=95745 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 22:01:39 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 760000  inst.: 72762442 (ipc=95.7) sim_rate=95740 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 22:01:40 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 72823475 (ipc=95.7) sim_rate=95694 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 22:01:41 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 762500  inst.: 72907248 (ipc=95.6) sim_rate=95678 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 22:01:42 2018
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 72967408 (ipc=95.6) sim_rate=95632 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 22:01:43 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 765000  inst.: 73053931 (ipc=95.5) sim_rate=95620 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 22:01:44 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(0,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 73111508 (ipc=95.4) sim_rate=95570 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 22:01:45 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(0,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 767500  inst.: 73201643 (ipc=95.4) sim_rate=95563 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 22:01:46 2018
GPGPU-Sim uArch: cycles simulated: 768500  inst.: 73252152 (ipc=95.3) sim_rate=95504 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 22:01:47 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(8,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 770000  inst.: 73345633 (ipc=95.3) sim_rate=95502 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 22:01:48 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 771000  inst.: 73404234 (ipc=95.2) sim_rate=95454 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 22:01:49 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 772500  inst.: 73494066 (ipc=95.1) sim_rate=95446 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 22:01:50 2018
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 73578640 (ipc=95.1) sim_rate=95432 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 22:01:51 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(2,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 73641602 (ipc=95.0) sim_rate=95390 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 22:01:52 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 776500  inst.: 73733933 (ipc=95.0) sim_rate=95386 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 22:01:53 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(4,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 778000  inst.: 73823902 (ipc=94.9) sim_rate=95379 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 22:01:54 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 779000  inst.: 73891280 (ipc=94.9) sim_rate=95343 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 22:01:55 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(1,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 780500  inst.: 73983224 (ipc=94.8) sim_rate=95339 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 22:01:56 2018
GPGPU-Sim uArch: cycles simulated: 781500  inst.: 74044800 (ipc=94.7) sim_rate=95295 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 22:01:57 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(7,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 74104331 (ipc=94.7) sim_rate=95249 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 22:01:58 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(0,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 784000  inst.: 74199634 (ipc=94.6) sim_rate=95249 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 22:01:59 2018
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 74266217 (ipc=94.6) sim_rate=95213 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 22:02:00 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 74329345 (ipc=94.6) sim_rate=95172 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 22:02:01 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 787500  inst.: 74421434 (ipc=94.5) sim_rate=95168 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 22:02:02 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(8,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 789000  inst.: 74504135 (ipc=94.4) sim_rate=95152 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 22:02:03 2018
GPGPU-Sim uArch: cycles simulated: 790000  inst.: 74567259 (ipc=94.4) sim_rate=95111 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 22:02:04 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 74632188 (ipc=94.4) sim_rate=95072 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 22:02:05 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74696205 (ipc=94.3) sim_rate=95033 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 22:02:06 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 74788875 (ipc=94.3) sim_rate=95030 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 22:02:07 2018
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74849354 (ipc=94.2) sim_rate=94986 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 22:02:08 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 74940708 (ipc=94.1) sim_rate=94981 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 22:02:09 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 74997412 (ipc=94.1) sim_rate=94933 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 22:02:10 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 798500  inst.: 75090294 (ipc=94.0) sim_rate=94930 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 22:02:11 2018
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 75151241 (ipc=94.0) sim_rate=94887 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 22:02:12 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(5,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 801000  inst.: 75235085 (ipc=93.9) sim_rate=94874 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 22:02:13 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(1,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 75294108 (ipc=93.9) sim_rate=94828 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 22:02:14 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 803500  inst.: 75382602 (ipc=93.8) sim_rate=94820 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 22:02:15 2018
GPGPU-Sim uArch: cycles simulated: 804500  inst.: 75448892 (ipc=93.8) sim_rate=94785 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 22:02:16 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(4,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 806000  inst.: 75551074 (ipc=93.7) sim_rate=94794 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 22:02:17 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 807000  inst.: 75611125 (ipc=93.7) sim_rate=94750 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 22:02:18 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(0,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 808500  inst.: 75699514 (ipc=93.6) sim_rate=94742 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 22:02:19 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 75764202 (ipc=93.6) sim_rate=94705 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 22:02:20 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 75852560 (ipc=93.5) sim_rate=94697 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 22:02:21 2018
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 75910662 (ipc=93.5) sim_rate=94651 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 22:02:22 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 76007459 (ipc=93.4) sim_rate=94654 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 22:02:23 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 814500  inst.: 76062652 (ipc=93.4) sim_rate=94605 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 22:02:24 2018
GPGPU-Sim uArch: cycles simulated: 815500  inst.: 76116334 (ipc=93.3) sim_rate=94554 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 22:02:25 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(5,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 817000  inst.: 76212459 (ipc=93.3) sim_rate=94556 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 22:02:26 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 76278896 (ipc=93.3) sim_rate=94521 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 22:02:27 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(1,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 819000  inst.: 76341659 (ipc=93.2) sim_rate=94482 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 22:02:28 2018
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 76428950 (ipc=93.1) sim_rate=94473 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 22:02:29 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 822000  inst.: 76522231 (ipc=93.1) sim_rate=94471 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 22:02:30 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(3,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 823000  inst.: 76584919 (ipc=93.1) sim_rate=94432 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 22:02:31 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 824500  inst.: 76656696 (ipc=93.0) sim_rate=94404 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 22:02:32 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 826000  inst.: 76746751 (ipc=92.9) sim_rate=94399 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 22:02:33 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 76838433 (ipc=92.9) sim_rate=94396 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 22:02:34 2018
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76923877 (ipc=92.8) sim_rate=94385 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 22:02:35 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(4,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 830000  inst.: 76985541 (ipc=92.8) sim_rate=94345 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 22:02:36 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 831500  inst.: 77077875 (ipc=92.7) sim_rate=94342 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 22:02:37 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 833000  inst.: 77168703 (ipc=92.6) sim_rate=94338 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 22:02:38 2018
GPGPU-Sim uArch: cycles simulated: 834000  inst.: 77224072 (ipc=92.6) sim_rate=94290 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 22:02:39 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(7,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 835500  inst.: 77311133 (ipc=92.5) sim_rate=94281 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 22:02:40 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 837000  inst.: 77400697 (ipc=92.5) sim_rate=94276 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 22:02:41 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 838500  inst.: 77488145 (ipc=92.4) sim_rate=94267 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 22:02:42 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 77546692 (ipc=92.4) sim_rate=94224 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 22:02:43 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 841000  inst.: 77633131 (ipc=92.3) sim_rate=94214 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 22:02:44 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 77721389 (ipc=92.3) sim_rate=94207 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 22:02:45 2018
GPGPU-Sim uArch: cycles simulated: 843500  inst.: 77781976 (ipc=92.2) sim_rate=94167 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 22:02:46 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 77874085 (ipc=92.2) sim_rate=94164 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 22:02:47 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 77970876 (ipc=92.1) sim_rate=94167 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 22:02:48 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 847500  inst.: 78026750 (ipc=92.1) sim_rate=94121 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 22:02:49 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 849000  inst.: 78116892 (ipc=92.0) sim_rate=94116 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 22:02:50 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78212810 (ipc=92.0) sim_rate=94118 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 22:02:51 2018
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 78269300 (ipc=91.9) sim_rate=94073 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 22:02:52 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 78354981 (ipc=91.9) sim_rate=94063 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 22:02:53 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(8,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 854500  inst.: 78443986 (ipc=91.8) sim_rate=94057 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 22:02:54 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(7,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 78505952 (ipc=91.8) sim_rate=94019 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 22:02:55 2018
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 78596981 (ipc=91.7) sim_rate=94015 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 22:02:56 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 78656902 (ipc=91.7) sim_rate=93974 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 22:02:57 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(0,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 78753577 (ipc=91.6) sim_rate=93978 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 22:02:58 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 861000  inst.: 78849606 (ipc=91.6) sim_rate=93980 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 22:02:59 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 78908205 (ipc=91.5) sim_rate=93938 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 22:03:00 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 863500  inst.: 78996447 (ipc=91.5) sim_rate=93931 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 22:03:01 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 865000  inst.: 79096657 (ipc=91.4) sim_rate=93939 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 22:03:02 2018
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 79154972 (ipc=91.4) sim_rate=93896 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 22:03:03 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(4,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 79239929 (ipc=91.3) sim_rate=93886 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 22:03:04 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(5,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 79327677 (ipc=91.3) sim_rate=93878 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 22:03:05 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 870000  inst.: 79394663 (ipc=91.3) sim_rate=93847 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 22:03:06 2018
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 79483138 (ipc=91.2) sim_rate=93840 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 22:03:07 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 873000  inst.: 79583876 (ipc=91.2) sim_rate=93848 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 22:03:08 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 874000  inst.: 79647394 (ipc=91.1) sim_rate=93813 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 22:03:09 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 875500  inst.: 79740473 (ipc=91.1) sim_rate=93812 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 22:03:10 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 876500  inst.: 79797432 (ipc=91.0) sim_rate=93769 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 22:03:11 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(3,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 878000  inst.: 79884686 (ipc=91.0) sim_rate=93761 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 22:03:12 2018
GPGPU-Sim uArch: cycles simulated: 879000  inst.: 79945335 (ipc=91.0) sim_rate=93722 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 22:03:13 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(1,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 880500  inst.: 80033378 (ipc=90.9) sim_rate=93715 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 22:03:14 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 881500  inst.: 80096981 (ipc=90.9) sim_rate=93680 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 22:03:15 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(1,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 883000  inst.: 80192717 (ipc=90.8) sim_rate=93683 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 22:03:16 2018
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 80256509 (ipc=90.8) sim_rate=93648 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 22:03:17 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(4,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 885500  inst.: 80351299 (ipc=90.7) sim_rate=93649 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 22:03:18 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 887000  inst.: 80437360 (ipc=90.7) sim_rate=93640 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 22:03:19 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 888500  inst.: 80519910 (ipc=90.6) sim_rate=93627 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 22:03:20 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 889500  inst.: 80585213 (ipc=90.6) sim_rate=93594 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 22:03:21 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(5,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 891000  inst.: 80676839 (ipc=90.5) sim_rate=93592 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 22:03:22 2018
GPGPU-Sim uArch: cycles simulated: 892500  inst.: 80763319 (ipc=90.5) sim_rate=93584 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 22:03:23 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(0,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 893500  inst.: 80827491 (ipc=90.5) sim_rate=93550 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 22:03:24 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 80924714 (ipc=90.4) sim_rate=93554 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 22:03:25 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 896500  inst.: 81018428 (ipc=90.4) sim_rate=93554 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 22:03:26 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 897500  inst.: 81084463 (ipc=90.3) sim_rate=93523 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 22:03:27 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 899000  inst.: 81181497 (ipc=90.3) sim_rate=93527 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 22:03:28 2018
GPGPU-Sim uArch: cycles simulated: 900000  inst.: 81244767 (ipc=90.3) sim_rate=93492 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 22:03:29 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 901000  inst.: 81305898 (ipc=90.2) sim_rate=93455 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 22:03:30 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 902500  inst.: 81398977 (ipc=90.2) sim_rate=93454 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 22:03:31 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 903500  inst.: 81467895 (ipc=90.2) sim_rate=93426 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 22:03:32 2018
GPGPU-Sim uArch: cycles simulated: 904500  inst.: 81530660 (ipc=90.1) sim_rate=93391 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 22:03:33 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 906000  inst.: 81630954 (ipc=90.1) sim_rate=93399 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 22:03:34 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 907000  inst.: 81697758 (ipc=90.1) sim_rate=93368 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 22:03:35 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 908500  inst.: 81779703 (ipc=90.0) sim_rate=93355 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 22:03:36 2018
GPGPU-Sim uArch: cycles simulated: 909500  inst.: 81845829 (ipc=90.0) sim_rate=93324 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 22:03:37 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 911000  inst.: 81943434 (ipc=89.9) sim_rate=93329 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 22:03:38 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 82001316 (ipc=89.9) sim_rate=93289 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 22:03:39 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(1,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 913500  inst.: 82098658 (ipc=89.9) sim_rate=93293 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 22:03:40 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(1,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 915000  inst.: 82193127 (ipc=89.8) sim_rate=93295 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 22:03:41 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(0,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 916000  inst.: 82254343 (ipc=89.8) sim_rate=93258 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 22:03:42 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 917500  inst.: 82360191 (ipc=89.8) sim_rate=93273 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 22:03:43 2018
GPGPU-Sim uArch: cycles simulated: 918500  inst.: 82429410 (ipc=89.7) sim_rate=93245 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 22:03:44 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 919500  inst.: 82490994 (ipc=89.7) sim_rate=93210 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 22:03:45 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 921000  inst.: 82582240 (ipc=89.7) sim_rate=93207 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 22:03:46 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 922000  inst.: 82637109 (ipc=89.6) sim_rate=93164 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 22:03:47 2018
GPGPU-Sim uArch: cycles simulated: 923500  inst.: 82731284 (ipc=89.6) sim_rate=93165 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 22:03:48 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 924500  inst.: 82801565 (ipc=89.6) sim_rate=93140 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 22:03:49 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 926000  inst.: 82893341 (ipc=89.5) sim_rate=93138 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 22:03:50 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 927000  inst.: 82964290 (ipc=89.5) sim_rate=93113 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 22:03:51 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(7,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 928500  inst.: 83067553 (ipc=89.5) sim_rate=93125 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 22:03:52 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 929500  inst.: 83129958 (ipc=89.4) sim_rate=93090 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 22:03:53 2018
GPGPU-Sim uArch: cycles simulated: 931000  inst.: 83218000 (ipc=89.4) sim_rate=93085 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 22:03:54 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 932000  inst.: 83281067 (ipc=89.4) sim_rate=93051 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 22:03:55 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(5,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 933500  inst.: 83369408 (ipc=89.3) sim_rate=93046 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 22:03:56 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 934500  inst.: 83441211 (ipc=89.3) sim_rate=93022 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 22:03:57 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(7,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 936000  inst.: 83535639 (ipc=89.2) sim_rate=93024 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 22:03:58 2018
GPGPU-Sim uArch: cycles simulated: 937000  inst.: 83607730 (ipc=89.2) sim_rate=93000 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 22:03:59 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 938000  inst.: 83677813 (ipc=89.2) sim_rate=92975 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 22:04:00 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 939500  inst.: 83771469 (ipc=89.2) sim_rate=92976 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 22:04:01 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 940500  inst.: 83840152 (ipc=89.1) sim_rate=92949 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 22:04:02 2018
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 83905763 (ipc=89.1) sim_rate=92918 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 22:04:03 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(6,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 83972802 (ipc=89.1) sim_rate=92890 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 22:04:04 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 943500  inst.: 84042412 (ipc=89.1) sim_rate=92864 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 22:04:05 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 945000  inst.: 84137118 (ipc=89.0) sim_rate=92866 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 22:04:06 2018
GPGPU-Sim uArch: cycles simulated: 946000  inst.: 84206348 (ipc=89.0) sim_rate=92840 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 22:04:07 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 947000  inst.: 84269676 (ipc=89.0) sim_rate=92808 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 22:04:08 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 948500  inst.: 84367685 (ipc=88.9) sim_rate=92813 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 22:04:09 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 949500  inst.: 84434876 (ipc=88.9) sim_rate=92785 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 22:04:10 2018
GPGPU-Sim uArch: cycles simulated: 950500  inst.: 84502282 (ipc=88.9) sim_rate=92757 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 22:04:11 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(0,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 952000  inst.: 84601415 (ipc=88.9) sim_rate=92764 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 22:04:12 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 84665539 (ipc=88.8) sim_rate=92733 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 22:04:13 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(6,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 954000  inst.: 84732427 (ipc=88.8) sim_rate=92705 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 22:04:14 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(0,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 955500  inst.: 84840562 (ipc=88.8) sim_rate=92721 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 22:04:15 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 956500  inst.: 84917314 (ipc=88.8) sim_rate=92704 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 22:04:16 2018
GPGPU-Sim uArch: cycles simulated: 957500  inst.: 84988901 (ipc=88.8) sim_rate=92681 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 22:04:17 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(2,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 959000  inst.: 85091076 (ipc=88.7) sim_rate=92691 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 22:04:18 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 85152522 (ipc=88.7) sim_rate=92657 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 22:04:19 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(7,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 961500  inst.: 85252156 (ipc=88.7) sim_rate=92665 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 22:04:20 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 962500  inst.: 85313828 (ipc=88.6) sim_rate=92631 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 22:04:21 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 964000  inst.: 85417780 (ipc=88.6) sim_rate=92644 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 22:04:22 2018
GPGPU-Sim uArch: cycles simulated: 965000  inst.: 85483516 (ipc=88.6) sim_rate=92614 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 22:04:23 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(2,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 966000  inst.: 85547726 (ipc=88.6) sim_rate=92584 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 22:04:24 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 967500  inst.: 85644659 (ipc=88.5) sim_rate=92588 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 22:04:25 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 968500  inst.: 85712339 (ipc=88.5) sim_rate=92561 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 22:04:26 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(0,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 970000  inst.: 85800920 (ipc=88.5) sim_rate=92557 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 22:04:27 2018
GPGPU-Sim uArch: cycles simulated: 971000  inst.: 85870408 (ipc=88.4) sim_rate=92532 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 22:04:28 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 972500  inst.: 85969041 (ipc=88.4) sim_rate=92539 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 22:04:29 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 973500  inst.: 86039956 (ipc=88.4) sim_rate=92516 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 22:04:30 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 975000  inst.: 86141931 (ipc=88.4) sim_rate=92526 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 22:04:31 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 976000  inst.: 86206701 (ipc=88.3) sim_rate=92496 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 22:04:32 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 977500  inst.: 86306129 (ipc=88.3) sim_rate=92503 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 22:04:33 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 978500  inst.: 86375582 (ipc=88.3) sim_rate=92479 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 22:04:34 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 980000  inst.: 86472099 (ipc=88.2) sim_rate=92483 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 22:04:35 2018
GPGPU-Sim uArch: cycles simulated: 981000  inst.: 86535595 (ipc=88.2) sim_rate=92452 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 22:04:36 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 982000  inst.: 86600531 (ipc=88.2) sim_rate=92423 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 22:04:37 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 983000  inst.: 86667354 (ipc=88.2) sim_rate=92395 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 22:04:38 2018
GPGPU-Sim uArch: cycles simulated: 984000  inst.: 86735789 (ipc=88.1) sim_rate=92370 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 22:04:39 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 985500  inst.: 86836985 (ipc=88.1) sim_rate=92379 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 22:04:40 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 986500  inst.: 86900927 (ipc=88.1) sim_rate=92349 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 22:04:41 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 988000  inst.: 87004975 (ipc=88.1) sim_rate=92361 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 22:04:42 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 989000  inst.: 87069792 (ipc=88.0) sim_rate=92332 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 22:04:43 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 990500  inst.: 87169036 (ipc=88.0) sim_rate=92340 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 22:04:44 2018
GPGPU-Sim uArch: cycles simulated: 991500  inst.: 87231012 (ipc=88.0) sim_rate=92307 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 22:04:45 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(1,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 993000  inst.: 87331574 (ipc=87.9) sim_rate=92316 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 22:04:46 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(6,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 994000  inst.: 87393074 (ipc=87.9) sim_rate=92284 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 22:04:47 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 995500  inst.: 87480266 (ipc=87.9) sim_rate=92278 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 22:04:48 2018
GPGPU-Sim uArch: cycles simulated: 996500  inst.: 87543150 (ipc=87.9) sim_rate=92247 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 22:04:49 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 87611488 (ipc=87.8) sim_rate=92222 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 22:04:50 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 999000  inst.: 87714628 (ipc=87.8) sim_rate=92234 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 22:04:51 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(0,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 87779576 (ipc=87.8) sim_rate=92205 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 22:04:52 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1001500  inst.: 87881202 (ipc=87.7) sim_rate=92215 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 22:04:53 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(5,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 87945287 (ipc=87.7) sim_rate=92185 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 22:04:54 2018
GPGPU-Sim uArch: cycles simulated: 1004000  inst.: 88040931 (ipc=87.7) sim_rate=92189 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 22:04:55 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(2,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 88107685 (ipc=87.7) sim_rate=92162 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 22:04:56 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1006500  inst.: 88196812 (ipc=87.6) sim_rate=92159 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 22:04:57 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1007500  inst.: 88266055 (ipc=87.6) sim_rate=92135 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 22:04:58 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1009000  inst.: 88360248 (ipc=87.6) sim_rate=92137 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 22:04:59 2018
GPGPU-Sim uArch: cycles simulated: 1010000  inst.: 88424163 (ipc=87.5) sim_rate=92108 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 22:05:00 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1011000  inst.: 88501158 (ipc=87.5) sim_rate=92092 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 22:05:01 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1012500  inst.: 88609649 (ipc=87.5) sim_rate=92109 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 22:05:02 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(3,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1013500  inst.: 88672884 (ipc=87.5) sim_rate=92079 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 22:05:03 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(4,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1015000  inst.: 88766522 (ipc=87.5) sim_rate=92081 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 22:05:04 2018
GPGPU-Sim uArch: cycles simulated: 1016000  inst.: 88828637 (ipc=87.4) sim_rate=92050 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 22:05:05 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(1,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1017500  inst.: 88924499 (ipc=87.4) sim_rate=92054 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 22:05:06 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(5,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1018500  inst.: 88995560 (ipc=87.4) sim_rate=92032 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 22:05:07 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(3,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 89065340 (ipc=87.4) sim_rate=92009 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 22:05:08 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(4,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 89158452 (ipc=87.3) sim_rate=92010 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 22:05:09 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1022500  inst.: 89251680 (ipc=87.3) sim_rate=92012 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 22:05:10 2018
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 89311920 (ipc=87.3) sim_rate=91979 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 22:05:11 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1025000  inst.: 89403355 (ipc=87.2) sim_rate=91978 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 22:05:12 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(7,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1026000  inst.: 89466854 (ipc=87.2) sim_rate=91949 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 22:05:13 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 89535519 (ipc=87.2) sim_rate=91925 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 22:05:14 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1028500  inst.: 89637133 (ipc=87.2) sim_rate=91935 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 22:05:15 2018
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 89705806 (ipc=87.1) sim_rate=91911 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 22:05:16 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(2,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1031000  inst.: 89805751 (ipc=87.1) sim_rate=91919 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 22:05:17 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(4,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 89870720 (ipc=87.1) sim_rate=91892 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 22:05:18 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(2,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1033500  inst.: 89970849 (ipc=87.1) sim_rate=91900 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 22:05:19 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 90037063 (ipc=87.0) sim_rate=91874 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 22:05:20 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(0,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1036000  inst.: 90128986 (ipc=87.0) sim_rate=91874 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 22:05:21 2018
GPGPU-Sim uArch: cycles simulated: 1037000  inst.: 90204951 (ipc=87.0) sim_rate=91858 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 22:05:22 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1038500  inst.: 90303078 (ipc=87.0) sim_rate=91864 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 22:05:23 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1039500  inst.: 90363031 (ipc=86.9) sim_rate=91832 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 22:05:24 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1041000  inst.: 90464377 (ipc=86.9) sim_rate=91842 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 22:05:25 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 90536371 (ipc=86.9) sim_rate=91821 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 22:05:26 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(7,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1043500  inst.: 90641143 (ipc=86.9) sim_rate=91834 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 22:05:27 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1045000  inst.: 90735815 (ipc=86.8) sim_rate=91837 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 22:05:28 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1046000  inst.: 90799394 (ipc=86.8) sim_rate=91809 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 22:05:29 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(7,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1047500  inst.: 90908124 (ipc=86.8) sim_rate=91826 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 22:05:30 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1049000  inst.: 91010418 (ipc=86.8) sim_rate=91836 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 22:05:31 2018
GPGPU-Sim uArch: cycles simulated: 1050000  inst.: 91080667 (ipc=86.7) sim_rate=91815 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 22:05:32 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1051500  inst.: 91180229 (ipc=86.7) sim_rate=91822 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 22:05:33 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1052500  inst.: 91253161 (ipc=86.7) sim_rate=91803 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 22:05:34 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1054000  inst.: 91348689 (ipc=86.7) sim_rate=91807 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 22:05:35 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(8,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1055500  inst.: 91445630 (ipc=86.6) sim_rate=91812 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 22:05:36 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1056500  inst.: 91518135 (ipc=86.6) sim_rate=91793 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 22:05:37 2018
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1057500  inst.: 91586236 (ipc=86.6) sim_rate=91769 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 22:05:38 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(5,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1059000  inst.: 91695663 (ipc=86.6) sim_rate=91787 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 22:05:39 2018
GPGPU-Sim uArch: cycles simulated: 1060000  inst.: 91760585 (ipc=86.6) sim_rate=91760 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 22:05:40 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 91852503 (ipc=86.5) sim_rate=91760 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 22:05:41 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(0,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1063000  inst.: 91947666 (ipc=86.5) sim_rate=91764 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 22:05:42 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1064500  inst.: 92049719 (ipc=86.5) sim_rate=91774 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 22:05:43 2018
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1065500  inst.: 92115059 (ipc=86.5) sim_rate=91748 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 22:05:44 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1067000  inst.: 92214009 (ipc=86.4) sim_rate=91755 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 22:05:45 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1068000  inst.: 92284043 (ipc=86.4) sim_rate=91733 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 22:05:46 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1069500  inst.: 92385604 (ipc=86.4) sim_rate=91743 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 22:05:47 2018
GPGPU-Sim uArch: cycles simulated: 1070500  inst.: 92457786 (ipc=86.4) sim_rate=91723 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 22:05:48 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1072000  inst.: 92557654 (ipc=86.3) sim_rate=91732 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 22:05:49 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1073000  inst.: 92620632 (ipc=86.3) sim_rate=91703 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 22:05:50 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1074500  inst.: 92718778 (ipc=86.3) sim_rate=91709 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 22:05:51 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1076000  inst.: 92816814 (ipc=86.3) sim_rate=91716 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 22:05:52 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1077500  inst.: 92912368 (ipc=86.2) sim_rate=91720 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 22:05:53 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1078500  inst.: 92980718 (ipc=86.2) sim_rate=91696 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 22:05:54 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(3,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 93091347 (ipc=86.2) sim_rate=91715 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 22:05:55 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1081500  inst.: 93189699 (ipc=86.2) sim_rate=91722 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 22:05:56 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(6,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1082500  inst.: 93267434 (ipc=86.2) sim_rate=91708 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 22:05:57 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 93359915 (ipc=86.1) sim_rate=91709 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 22:05:58 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1085500  inst.: 93472478 (ipc=86.1) sim_rate=91729 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 22:05:59 2018
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1086500  inst.: 93546777 (ipc=86.1) sim_rate=91712 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 22:06:00 2018
GPGPU-Sim uArch: cycles simulated: 1087500  inst.: 93617732 (ipc=86.1) sim_rate=91692 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 22:06:01 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 93724747 (ipc=86.1) sim_rate=91707 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 22:06:02 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1090500  inst.: 93828368 (ipc=86.0) sim_rate=91718 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 22:06:03 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1091500  inst.: 93894038 (ipc=86.0) sim_rate=91693 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 22:06:04 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1092500  inst.: 93959210 (ipc=86.0) sim_rate=91667 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 22:06:05 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(2,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 94058560 (ipc=86.0) sim_rate=91675 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 22:06:06 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 94132936 (ipc=86.0) sim_rate=91658 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 22:06:07 2018
GPGPU-Sim uArch: cycles simulated: 1096000  inst.: 94211687 (ipc=86.0) sim_rate=91645 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 22:06:08 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1097500  inst.: 94316237 (ipc=85.9) sim_rate=91658 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 22:06:09 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(8,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1098500  inst.: 94381824 (ipc=85.9) sim_rate=91632 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 22:06:10 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1100000  inst.: 94488175 (ipc=85.9) sim_rate=91647 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 22:06:11 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1101000  inst.: 94559261 (ipc=85.9) sim_rate=91627 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 22:06:12 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1102500  inst.: 94666210 (ipc=85.9) sim_rate=91642 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 22:06:13 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(2,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1103500  inst.: 94733918 (ipc=85.8) sim_rate=91618 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 22:06:14 2018
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 94795617 (ipc=85.8) sim_rate=91589 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 22:06:15 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1105500  inst.: 94868924 (ipc=85.8) sim_rate=91572 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 22:06:16 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(2,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 94956833 (ipc=85.8) sim_rate=91568 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 22:06:17 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 95020490 (ipc=85.8) sim_rate=91541 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 22:06:18 2018
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1109500  inst.: 95138063 (ipc=85.7) sim_rate=91566 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 22:06:19 2018
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 95211927 (ipc=85.7) sim_rate=91549 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 22:06:20 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(8,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1112000  inst.: 95324787 (ipc=85.7) sim_rate=91570 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 22:06:21 2018
GPGPU-Sim uArch: cycles simulated: 1113000  inst.: 95397670 (ipc=85.7) sim_rate=91552 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 22:06:22 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1114500  inst.: 95502149 (ipc=85.7) sim_rate=91564 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 22:06:23 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1115500  inst.: 95567118 (ipc=85.7) sim_rate=91539 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 22:06:24 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1117000  inst.: 95675983 (ipc=85.7) sim_rate=91555 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 22:06:25 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1118000  inst.: 95755483 (ipc=85.6) sim_rate=91544 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 22:06:26 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(5,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1119000  inst.: 95827313 (ipc=85.6) sim_rate=91525 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 22:06:27 2018
GPGPU-Sim uArch: cycles simulated: 1120000  inst.: 95893936 (ipc=85.6) sim_rate=91501 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 22:06:28 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1121500  inst.: 95993909 (ipc=85.6) sim_rate=91509 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 22:06:29 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(4,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1123000  inst.: 96093596 (ipc=85.6) sim_rate=91517 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 22:06:30 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1124000  inst.: 96164459 (ipc=85.6) sim_rate=91498 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 22:06:31 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1125500  inst.: 96280584 (ipc=85.5) sim_rate=91521 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 22:06:32 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1127000  inst.: 96379381 (ipc=85.5) sim_rate=91528 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 22:06:33 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1128500  inst.: 96476660 (ipc=85.5) sim_rate=91533 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 22:06:34 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(8,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1129500  inst.: 96541067 (ipc=85.5) sim_rate=91508 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 22:06:35 2018
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1131000  inst.: 96647219 (ipc=85.5) sim_rate=91521 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 22:06:36 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1132000  inst.: 96715191 (ipc=85.4) sim_rate=91499 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 22:06:37 2018
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(0,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1133500  inst.: 96808325 (ipc=85.4) sim_rate=91501 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 22:06:38 2018
GPGPU-Sim uArch: cycles simulated: 1134500  inst.: 96882412 (ipc=85.4) sim_rate=91484 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 22:06:39 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1136000  inst.: 96983549 (ipc=85.4) sim_rate=91493 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 22:06:40 2018
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1137500  inst.: 97102215 (ipc=85.4) sim_rate=91519 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 22:06:41 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(3,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1138500  inst.: 97178610 (ipc=85.4) sim_rate=91505 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 22:06:42 2018
GPGPU-Sim uArch: cycles simulated: 1139500  inst.: 97249789 (ipc=85.3) sim_rate=91486 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 22:06:43 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1141000  inst.: 97359211 (ipc=85.3) sim_rate=91503 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 22:06:44 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1142500  inst.: 97454977 (ipc=85.3) sim_rate=91507 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 22:06:45 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1144000  inst.: 97548867 (ipc=85.3) sim_rate=91509 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 22:06:46 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1145500  inst.: 97654386 (ipc=85.3) sim_rate=91522 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 22:06:47 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1146500  inst.: 97730369 (ipc=85.2) sim_rate=91507 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 22:06:48 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1148000  inst.: 97829106 (ipc=85.2) sim_rate=91514 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 22:06:49 2018
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1149500  inst.: 97942146 (ipc=85.2) sim_rate=91534 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 22:06:50 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1150500  inst.: 98016581 (ipc=85.2) sim_rate=91518 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 22:06:51 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1151500  inst.: 98088668 (ipc=85.2) sim_rate=91500 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 22:06:52 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1153000  inst.: 98191492 (ipc=85.2) sim_rate=91511 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 22:06:53 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(5,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1154000  inst.: 98263721 (ipc=85.2) sim_rate=91493 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 22:06:54 2018
GPGPU-Sim uArch: cycles simulated: 1155000  inst.: 98334682 (ipc=85.1) sim_rate=91474 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 22:06:55 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1156500  inst.: 98435973 (ipc=85.1) sim_rate=91483 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 22:06:56 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(3,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1157500  inst.: 98505658 (ipc=85.1) sim_rate=91463 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 22:06:57 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1159000  inst.: 98603515 (ipc=85.1) sim_rate=91468 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 22:06:58 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 98710531 (ipc=85.1) sim_rate=91483 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 22:06:59 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1161500  inst.: 98775439 (ipc=85.0) sim_rate=91458 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 22:07:00 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1163000  inst.: 98875985 (ipc=85.0) sim_rate=91467 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 22:07:01 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1164500  inst.: 98970544 (ipc=85.0) sim_rate=91470 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 22:07:02 2018
GPGPU-Sim uArch: cycles simulated: 1165500  inst.: 99035846 (ipc=85.0) sim_rate=91445 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 22:07:03 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(2,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1167000  inst.: 99138782 (ipc=85.0) sim_rate=91456 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 22:07:04 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1168000  inst.: 99209556 (ipc=84.9) sim_rate=91437 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 22:07:05 2018
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(5,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1169500  inst.: 99310723 (ipc=84.9) sim_rate=91446 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 22:07:06 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1171000  inst.: 99408679 (ipc=84.9) sim_rate=91452 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 22:07:07 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(0,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1172500  inst.: 99504451 (ipc=84.9) sim_rate=91456 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 22:07:08 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1174000  inst.: 99618365 (ipc=84.9) sim_rate=91476 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 22:07:09 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1175000  inst.: 99698670 (ipc=84.8) sim_rate=91466 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 22:07:10 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(2,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1176500  inst.: 99805015 (ipc=84.8) sim_rate=91480 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 22:07:11 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1177500  inst.: 99879517 (ipc=84.8) sim_rate=91464 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 22:07:12 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1179000  inst.: 99990400 (ipc=84.8) sim_rate=91482 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 22:07:13 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1180500  inst.: 100095393 (ipc=84.8) sim_rate=91494 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 22:07:14 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(2,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1181500  inst.: 100167682 (ipc=84.8) sim_rate=91477 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 22:07:15 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(4,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1183000  inst.: 100262713 (ipc=84.8) sim_rate=91480 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 22:07:16 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1184500  inst.: 100372447 (ipc=84.7) sim_rate=91497 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 22:07:17 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1185500  inst.: 100441959 (ipc=84.7) sim_rate=91477 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 22:07:18 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 100551897 (ipc=84.7) sim_rate=91493 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 22:07:19 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1188000  inst.: 100623554 (ipc=84.7) sim_rate=91475 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 22:07:20 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(4,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 100726679 (ipc=84.7) sim_rate=91486 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 22:07:21 2018
GPGPU-Sim uArch: cycles simulated: 1190500  inst.: 100793142 (ipc=84.7) sim_rate=91463 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 22:07:22 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1192000  inst.: 100901198 (ipc=84.6) sim_rate=91478 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 22:07:23 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1193000  inst.: 100968549 (ipc=84.6) sim_rate=91457 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 22:07:24 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1194500  inst.: 101078458 (ipc=84.6) sim_rate=91473 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 22:07:25 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1196000  inst.: 101178066 (ipc=84.6) sim_rate=91481 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 22:07:26 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1197500  inst.: 101274925 (ipc=84.6) sim_rate=91485 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 22:07:27 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(2,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1199000  inst.: 101372637 (ipc=84.5) sim_rate=91491 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 22:07:28 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(0,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1200000  inst.: 101439736 (ipc=84.5) sim_rate=91469 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 22:07:29 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1201500  inst.: 101532948 (ipc=84.5) sim_rate=91471 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 22:07:30 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1203000  inst.: 101623067 (ipc=84.5) sim_rate=91469 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 22:07:31 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 101717812 (ipc=84.4) sim_rate=91472 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 22:07:32 2018
GPGPU-Sim uArch: cycles simulated: 1205500  inst.: 101775268 (ipc=84.4) sim_rate=91442 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 22:07:33 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(0,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1207000  inst.: 101876137 (ipc=84.4) sim_rate=91450 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 22:07:34 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(2,6,0) tid=(6,1,0)
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(0,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 101988446 (ipc=84.4) sim_rate=91469 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 22:07:35 2018
GPGPU-Sim uArch: cycles simulated: 1209500  inst.: 102060596 (ipc=84.4) sim_rate=91452 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 22:07:36 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1210500  inst.: 102131179 (ipc=84.4) sim_rate=91433 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 22:07:37 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1212000  inst.: 102241552 (ipc=84.4) sim_rate=91450 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 22:07:38 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 102306960 (ipc=84.3) sim_rate=91427 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 22:07:39 2018
GPGPU-Sim uArch: cycles simulated: 1214000  inst.: 102374188 (ipc=84.3) sim_rate=91405 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 22:07:40 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 102469613 (ipc=84.3) sim_rate=91409 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 22:07:41 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1216500  inst.: 102533970 (ipc=84.3) sim_rate=91385 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 22:07:42 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1218000  inst.: 102632082 (ipc=84.3) sim_rate=91390 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 22:07:43 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 102700684 (ipc=84.2) sim_rate=91370 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 22:07:44 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1220500  inst.: 102803825 (ipc=84.2) sim_rate=91381 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 22:07:45 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1221500  inst.: 102873294 (ipc=84.2) sim_rate=91361 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 22:07:46 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1223000  inst.: 102971040 (ipc=84.2) sim_rate=91367 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 22:07:47 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(8,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1224500  inst.: 103069265 (ipc=84.2) sim_rate=91373 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 22:07:48 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 103169306 (ipc=84.2) sim_rate=91381 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 22:07:49 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1227500  inst.: 103267976 (ipc=84.1) sim_rate=91387 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 22:07:50 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(0,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1229000  inst.: 103372277 (ipc=84.1) sim_rate=91399 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 22:07:51 2018
GPGPU-Sim uArch: cycles simulated: 1230000  inst.: 103435621 (ipc=84.1) sim_rate=91374 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 22:07:52 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1231500  inst.: 103529176 (ipc=84.1) sim_rate=91376 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 22:07:53 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 103594522 (ipc=84.1) sim_rate=91353 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 22:07:54 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(3,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1233500  inst.: 103664313 (ipc=84.0) sim_rate=91334 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 22:07:55 2018
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 103767892 (ipc=84.0) sim_rate=91344 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 22:07:56 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1236500  inst.: 103881109 (ipc=84.0) sim_rate=91364 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 22:07:57 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(1,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1237500  inst.: 103952730 (ipc=84.0) sim_rate=91346 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 22:07:58 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1239000  inst.: 104060714 (ipc=84.0) sim_rate=91361 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 22:07:59 2018
GPGPU-Sim uArch: cycles simulated: 1240000  inst.: 104139599 (ipc=84.0) sim_rate=91350 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 22:08:00 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(1,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1241500  inst.: 104253284 (ipc=84.0) sim_rate=91370 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 22:08:01 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1243000  inst.: 104351709 (ipc=84.0) sim_rate=91376 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 22:08:02 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(7,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1244500  inst.: 104456456 (ipc=83.9) sim_rate=91387 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 22:08:03 2018
GPGPU-Sim uArch: cycles simulated: 1245500  inst.: 104522937 (ipc=83.9) sim_rate=91366 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 22:08:04 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1247000  inst.: 104634892 (ipc=83.9) sim_rate=91384 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 22:08:05 2018
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1248000  inst.: 104700541 (ipc=83.9) sim_rate=91361 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 22:08:06 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1249500  inst.: 104813264 (ipc=83.9) sim_rate=91380 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 22:08:07 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1250500  inst.: 104879151 (ipc=83.9) sim_rate=91358 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 22:08:08 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(5,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1252000  inst.: 104976142 (ipc=83.8) sim_rate=91363 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 22:08:09 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(1,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1253000  inst.: 105042529 (ipc=83.8) sim_rate=91341 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 22:08:10 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1254500  inst.: 105142504 (ipc=83.8) sim_rate=91348 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 22:08:11 2018
GPGPU-Sim uArch: cycles simulated: 1255500  inst.: 105222731 (ipc=83.8) sim_rate=91339 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 22:08:12 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(4,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(2,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1257000  inst.: 105325760 (ipc=83.8) sim_rate=91349 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 22:08:13 2018
GPGPU-Sim uArch: cycles simulated: 1258000  inst.: 105406625 (ipc=83.8) sim_rate=91340 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 22:08:14 2018
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1259500  inst.: 105509391 (ipc=83.8) sim_rate=91350 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 22:08:15 2018
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1261000  inst.: 105618335 (ipc=83.8) sim_rate=91365 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 22:08:16 2018
GPGPU-Sim uArch: cycles simulated: 1262000  inst.: 105691718 (ipc=83.7) sim_rate=91349 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 22:08:17 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1263500  inst.: 105789876 (ipc=83.7) sim_rate=91355 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 22:08:18 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1264500  inst.: 105867213 (ipc=83.7) sim_rate=91343 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 22:08:19 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1266000  inst.: 105971520 (ipc=83.7) sim_rate=91354 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 22:08:20 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(2,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1267000  inst.: 106045097 (ipc=83.7) sim_rate=91339 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 22:08:21 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(2,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1268500  inst.: 106152633 (ipc=83.7) sim_rate=91353 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 22:08:22 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1270000  inst.: 106264320 (ipc=83.7) sim_rate=91370 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 22:08:23 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1271000  inst.: 106333254 (ipc=83.7) sim_rate=91351 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 22:08:24 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1272000  inst.: 106406331 (ipc=83.7) sim_rate=91335 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 22:08:25 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1273500  inst.: 106514553 (ipc=83.6) sim_rate=91350 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 22:08:26 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1275000  inst.: 106608602 (ipc=83.6) sim_rate=91352 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 22:08:27 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1276500  inst.: 106716734 (ipc=83.6) sim_rate=91367 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 22:08:28 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1277500  inst.: 106797364 (ipc=83.6) sim_rate=91357 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 22:08:29 2018
GPGPU-Sim uArch: cycles simulated: 1278500  inst.: 106875190 (ipc=83.6) sim_rate=91346 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 22:08:30 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1280000  inst.: 106989058 (ipc=83.6) sim_rate=91365 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 22:08:31 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1281000  inst.: 107069049 (ipc=83.6) sim_rate=91355 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 22:08:32 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1282500  inst.: 107173220 (ipc=83.6) sim_rate=91366 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 22:08:33 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1283500  inst.: 107243584 (ipc=83.6) sim_rate=91348 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 22:08:34 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1285000  inst.: 107344609 (ipc=83.5) sim_rate=91357 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 22:08:35 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1286000  inst.: 107425199 (ipc=83.5) sim_rate=91347 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 22:08:36 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1287500  inst.: 107532392 (ipc=83.5) sim_rate=91361 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 22:08:37 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1289000  inst.: 107641570 (ipc=83.5) sim_rate=91376 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 22:08:38 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(8,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1290000  inst.: 107718823 (ipc=83.5) sim_rate=91364 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 22:08:39 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(8,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1291000  inst.: 107794233 (ipc=83.5) sim_rate=91351 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 22:08:40 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1292500  inst.: 107908206 (ipc=83.5) sim_rate=91370 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 22:08:41 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1294000  inst.: 108021994 (ipc=83.5) sim_rate=91389 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 22:08:42 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(5,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1295000  inst.: 108095832 (ipc=83.5) sim_rate=91374 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 22:08:43 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1296500  inst.: 108208630 (ipc=83.5) sim_rate=91392 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 22:08:44 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1297500  inst.: 108283857 (ipc=83.5) sim_rate=91378 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 22:08:45 2018
GPGPU-Sim uArch: cycles simulated: 1298500  inst.: 108356266 (ipc=83.4) sim_rate=91362 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 22:08:46 2018
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1300000  inst.: 108468068 (ipc=83.4) sim_rate=91380 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 22:08:47 2018
GPGPU-Sim uArch: cycles simulated: 1301000  inst.: 108540414 (ipc=83.4) sim_rate=91363 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 22:08:48 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(4,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1302500  inst.: 108653066 (ipc=83.4) sim_rate=91381 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 22:08:49 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(6,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1303500  inst.: 108728872 (ipc=83.4) sim_rate=91368 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 22:08:50 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1305000  inst.: 108840513 (ipc=83.4) sim_rate=91385 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 22:08:51 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(8,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(2,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1306500  inst.: 108949911 (ipc=83.4) sim_rate=91400 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 22:08:52 2018
GPGPU-Sim uArch: cycles simulated: 1307500  inst.: 109026743 (ipc=83.4) sim_rate=91388 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 22:08:53 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1309000  inst.: 109132788 (ipc=83.4) sim_rate=91400 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 22:08:54 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(7,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1310000  inst.: 109213334 (ipc=83.4) sim_rate=91391 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 22:08:55 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1311500  inst.: 109319709 (ipc=83.4) sim_rate=91404 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 22:08:56 2018
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1312500  inst.: 109399109 (ipc=83.4) sim_rate=91394 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 22:08:57 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1314000  inst.: 109526724 (ipc=83.4) sim_rate=91424 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 22:08:58 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1315000  inst.: 109612462 (ipc=83.4) sim_rate=91419 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 22:08:59 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1316000  inst.: 109684320 (ipc=83.3) sim_rate=91403 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 22:09:00 2018
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(1,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1317500  inst.: 109797760 (ipc=83.3) sim_rate=91421 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 22:09:01 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1319000  inst.: 109917433 (ipc=83.3) sim_rate=91445 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 22:09:02 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(0,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1320000  inst.: 109996404 (ipc=83.3) sim_rate=91435 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 22:09:03 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1321500  inst.: 110107939 (ipc=83.3) sim_rate=91451 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 22:09:04 2018
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1322500  inst.: 110190661 (ipc=83.3) sim_rate=91444 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 22:09:05 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1323500  inst.: 110258678 (ipc=83.3) sim_rate=91425 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 22:09:06 2018
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(0,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1325000  inst.: 110372086 (ipc=83.3) sim_rate=91443 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 22:09:07 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1326000  inst.: 110449750 (ipc=83.3) sim_rate=91431 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 22:09:08 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1327500  inst.: 110573278 (ipc=83.3) sim_rate=91458 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 22:09:09 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(0,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1328500  inst.: 110650982 (ipc=83.3) sim_rate=91447 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 22:09:10 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(4,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1330000  inst.: 110772670 (ipc=83.3) sim_rate=91472 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 22:09:11 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1331500  inst.: 110904033 (ipc=83.3) sim_rate=91504 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 22:09:12 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(6,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1333000  inst.: 111013724 (ipc=83.3) sim_rate=91519 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 22:09:13 2018
GPGPU-Sim uArch: cycles simulated: 1334000  inst.: 111088435 (ipc=83.3) sim_rate=91506 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 22:09:14 2018
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1335500  inst.: 111195172 (ipc=83.3) sim_rate=91518 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 22:09:15 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1336500  inst.: 111277726 (ipc=83.3) sim_rate=91511 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 22:09:16 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1337500  inst.: 111358480 (ipc=83.3) sim_rate=91502 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 22:09:17 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1338500  inst.: 111442800 (ipc=83.3) sim_rate=91496 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 22:09:18 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1340000  inst.: 111557367 (ipc=83.3) sim_rate=91515 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 22:09:19 2018
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1341500  inst.: 111664066 (ipc=83.2) sim_rate=91527 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 22:09:20 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1342500  inst.: 111737119 (ipc=83.2) sim_rate=91512 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 22:09:21 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(4,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1344000  inst.: 111851108 (ipc=83.2) sim_rate=91531 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 22:09:22 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1345000  inst.: 111930591 (ipc=83.2) sim_rate=91521 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 22:09:23 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1346500  inst.: 112047431 (ipc=83.2) sim_rate=91542 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 22:09:24 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1347500  inst.: 112124995 (ipc=83.2) sim_rate=91530 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 22:09:25 2018
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1348500  inst.: 112204252 (ipc=83.2) sim_rate=91520 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 22:09:26 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(5,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1350000  inst.: 112319005 (ipc=83.2) sim_rate=91539 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 22:09:27 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1351500  inst.: 112429430 (ipc=83.2) sim_rate=91554 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 22:09:28 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1353000  inst.: 112549280 (ipc=83.2) sim_rate=91577 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 22:09:29 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1354000  inst.: 112627107 (ipc=83.2) sim_rate=91566 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 22:09:30 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1355500  inst.: 112760030 (ipc=83.2) sim_rate=91600 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 22:09:31 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1356500  inst.: 112824867 (ipc=83.2) sim_rate=91578 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 22:09:32 2018
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1358000  inst.: 112931875 (ipc=83.2) sim_rate=91591 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 22:09:33 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1359500  inst.: 113041027 (ipc=83.1) sim_rate=91605 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 22:09:34 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(5,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1360500  inst.: 113122229 (ipc=83.1) sim_rate=91596 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 22:09:35 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1362000  inst.: 113247043 (ipc=83.1) sim_rate=91623 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 22:09:36 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(1,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1363000  inst.: 113327932 (ipc=83.1) sim_rate=91615 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 22:09:37 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1364000  inst.: 113409280 (ipc=83.1) sim_rate=91606 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 22:09:38 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1365500  inst.: 113524112 (ipc=83.1) sim_rate=91625 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 22:09:39 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(2,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1366500  inst.: 113606223 (ipc=83.1) sim_rate=91617 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 22:09:40 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1368000  inst.: 113728412 (ipc=83.1) sim_rate=91642 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 22:09:41 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1369000  inst.: 113809792 (ipc=83.1) sim_rate=91634 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 22:09:42 2018
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1370000  inst.: 113889459 (ipc=83.1) sim_rate=91624 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 22:09:43 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1371500  inst.: 114008821 (ipc=83.1) sim_rate=91646 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 22:09:44 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1373000  inst.: 114113777 (ipc=83.1) sim_rate=91657 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 22:09:45 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1374000  inst.: 114185052 (ipc=83.1) sim_rate=91641 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 22:09:46 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1375500  inst.: 114304858 (ipc=83.1) sim_rate=91663 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 22:09:47 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(7,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1376500  inst.: 114387333 (ipc=83.1) sim_rate=91656 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 22:09:48 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1378000  inst.: 114503972 (ipc=83.1) sim_rate=91676 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 22:09:49 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1379000  inst.: 114586970 (ipc=83.1) sim_rate=91669 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 22:09:50 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(3,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1380500  inst.: 114698084 (ipc=83.1) sim_rate=91685 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 22:09:51 2018
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(5,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1382000  inst.: 114805863 (ipc=83.1) sim_rate=91697 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 22:09:52 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1383500  inst.: 114923197 (ipc=83.1) sim_rate=91718 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 22:09:53 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(1,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1385000  inst.: 115047346 (ipc=83.1) sim_rate=91744 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 22:09:54 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(0,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1386000  inst.: 115134238 (ipc=83.1) sim_rate=91740 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 22:09:55 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1387500  inst.: 115253895 (ipc=83.1) sim_rate=91762 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 22:09:56 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1388500  inst.: 115332355 (ipc=83.1) sim_rate=91752 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 22:09:57 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1390000  inst.: 115449579 (ipc=83.1) sim_rate=91772 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 22:09:58 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1391000  inst.: 115524988 (ipc=83.1) sim_rate=91759 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 22:09:59 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1392500  inst.: 115656511 (ipc=83.1) sim_rate=91790 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 22:10:00 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1393500  inst.: 115742200 (ipc=83.1) sim_rate=91786 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 22:10:01 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(0,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1395000  inst.: 115871930 (ipc=83.1) sim_rate=91816 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 22:10:02 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1396500  inst.: 115991892 (ipc=83.1) sim_rate=91838 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 22:10:03 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1397500  inst.: 116061423 (ipc=83.0) sim_rate=91820 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 22:10:04 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(7,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1399000  inst.: 116172056 (ipc=83.0) sim_rate=91835 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 22:10:05 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(1,3,0) tid=(6,7,0)
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1400500  inst.: 116302248 (ipc=83.0) sim_rate=91865 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 22:10:06 2018
GPGPU-Sim uArch: cycles simulated: 1401500  inst.: 116380635 (ipc=83.0) sim_rate=91855 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 22:10:07 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1403000  inst.: 116502658 (ipc=83.0) sim_rate=91879 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 22:10:08 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1404500  inst.: 116619640 (ipc=83.0) sim_rate=91898 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 22:10:09 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 116691021 (ipc=83.0) sim_rate=91882 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 22:10:10 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1407000  inst.: 116802827 (ipc=83.0) sim_rate=91898 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 22:10:11 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1408500  inst.: 116908934 (ipc=83.0) sim_rate=91909 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 22:10:12 2018
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1409500  inst.: 116979378 (ipc=83.0) sim_rate=91892 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 22:10:13 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1411000  inst.: 117106439 (ipc=83.0) sim_rate=91920 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 22:10:14 2018
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(7,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1412000  inst.: 117173600 (ipc=83.0) sim_rate=91900 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 22:10:15 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1413500  inst.: 117293838 (ipc=83.0) sim_rate=91923 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 22:10:16 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1414500  inst.: 117373370 (ipc=83.0) sim_rate=91913 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 22:10:17 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1416000  inst.: 117504729 (ipc=83.0) sim_rate=91944 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 22:10:18 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1417000  inst.: 117585862 (ipc=83.0) sim_rate=91935 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 22:10:19 2018
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1418500  inst.: 117698696 (ipc=83.0) sim_rate=91952 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 22:10:20 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(1,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1419500  inst.: 117781087 (ipc=83.0) sim_rate=91944 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 22:10:21 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1421000  inst.: 117901374 (ipc=83.0) sim_rate=91966 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 22:10:22 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1422000  inst.: 117984679 (ipc=83.0) sim_rate=91959 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 22:10:23 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1423500  inst.: 118121806 (ipc=83.0) sim_rate=91995 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 22:10:24 2018
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1424500  inst.: 118201343 (ipc=83.0) sim_rate=91985 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 22:10:25 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1426000  inst.: 118325124 (ipc=83.0) sim_rate=92010 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 22:10:26 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1427000  inst.: 118396964 (ipc=83.0) sim_rate=91994 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 22:10:27 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1428500  inst.: 118531905 (ipc=83.0) sim_rate=92027 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 22:10:28 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1429500  inst.: 118624657 (ipc=83.0) sim_rate=92028 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 22:10:29 2018
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1430500  inst.: 118709516 (ipc=83.0) sim_rate=92022 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 22:10:30 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1432000  inst.: 118828335 (ipc=83.0) sim_rate=92043 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 22:10:31 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1433000  inst.: 118913128 (ipc=83.0) sim_rate=92038 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 22:10:32 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(3,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1434500  inst.: 119044228 (ipc=83.0) sim_rate=92068 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 22:10:33 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1435500  inst.: 119132844 (ipc=83.0) sim_rate=92065 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 22:10:34 2018
GPGPU-Sim uArch: cycles simulated: 1436500  inst.: 119220780 (ipc=83.0) sim_rate=92062 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 22:10:35 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(3,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1438000  inst.: 119338909 (ipc=83.0) sim_rate=92082 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 22:10:36 2018
GPGPU-Sim uArch: cycles simulated: 1439000  inst.: 119417013 (ipc=83.0) sim_rate=92071 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 22:10:37 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(0,5,0) tid=(4,2,0)
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1440500  inst.: 119536815 (ipc=83.0) sim_rate=92093 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 22:10:38 2018
GPGPU-Sim uArch: cycles simulated: 1441500  inst.: 119608085 (ipc=83.0) sim_rate=92077 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 22:10:39 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1443000  inst.: 119749179 (ipc=83.0) sim_rate=92114 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 22:10:40 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1444000  inst.: 119835529 (ipc=83.0) sim_rate=92110 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 22:10:41 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1445500  inst.: 119953460 (ipc=83.0) sim_rate=92130 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 22:10:42 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1447000  inst.: 120076986 (ipc=83.0) sim_rate=92154 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 22:10:43 2018
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1448500  inst.: 120194900 (ipc=83.0) sim_rate=92174 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 22:10:44 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1449500  inst.: 120271498 (ipc=83.0) sim_rate=92162 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 22:10:45 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1451000  inst.: 120394582 (ipc=83.0) sim_rate=92185 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 22:10:46 2018
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1452000  inst.: 120480645 (ipc=83.0) sim_rate=92181 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 22:10:47 2018
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(4,6,0) tid=(4,3,0)
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1453500  inst.: 120608292 (ipc=83.0) sim_rate=92208 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 22:10:48 2018
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1455000  inst.: 120732569 (ipc=83.0) sim_rate=92232 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 22:10:49 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1456500  inst.: 120853027 (ipc=83.0) sim_rate=92254 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 22:10:50 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1458000  inst.: 120971740 (ipc=83.0) sim_rate=92274 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 22:10:51 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(6,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1459000  inst.: 121053145 (ipc=83.0) sim_rate=92266 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 22:10:52 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1460500  inst.: 121180532 (ipc=83.0) sim_rate=92292 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 22:10:53 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1462000  inst.: 121302426 (ipc=83.0) sim_rate=92315 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 22:10:54 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1463000  inst.: 121390156 (ipc=83.0) sim_rate=92311 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 22:10:55 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1464500  inst.: 121511628 (ipc=83.0) sim_rate=92334 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 22:10:56 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1466000  inst.: 121641272 (ipc=83.0) sim_rate=92362 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 22:10:57 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(0,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1467000  inst.: 121715301 (ipc=83.0) sim_rate=92348 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 22:10:58 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1468500  inst.: 121824606 (ipc=83.0) sim_rate=92361 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 22:10:59 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(1,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1470000  inst.: 121950261 (ipc=83.0) sim_rate=92386 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 22:11:00 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1471500  inst.: 122066901 (ipc=83.0) sim_rate=92404 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 22:11:01 2018
GPGPU-Sim uArch: cycles simulated: 1472500  inst.: 122143472 (ipc=82.9) sim_rate=92392 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 22:11:02 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1474000  inst.: 122254156 (ipc=82.9) sim_rate=92406 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 22:11:03 2018
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(0,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1475500  inst.: 122375890 (ipc=82.9) sim_rate=92428 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 22:11:04 2018
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(6,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1477000  inst.: 122491382 (ipc=82.9) sim_rate=92446 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 22:11:05 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1478000  inst.: 122572048 (ipc=82.9) sim_rate=92437 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 22:11:06 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1479500  inst.: 122694429 (ipc=82.9) sim_rate=92460 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 22:11:07 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1481000  inst.: 122806304 (ipc=82.9) sim_rate=92474 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 22:11:08 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1482000  inst.: 122883263 (ipc=82.9) sim_rate=92462 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 22:11:09 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1483000  inst.: 122957350 (ipc=82.9) sim_rate=92449 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 22:11:10 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1484500  inst.: 123079811 (ipc=82.9) sim_rate=92471 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 22:11:11 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 123207876 (ipc=82.9) sim_rate=92498 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 22:11:12 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(0,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1487000  inst.: 123293161 (ipc=82.9) sim_rate=92492 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 22:11:13 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(1,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1488500  inst.: 123420144 (ipc=82.9) sim_rate=92518 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 22:11:14 2018
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1490000  inst.: 123529658 (ipc=82.9) sim_rate=92531 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 22:11:15 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1491500  inst.: 123639590 (ipc=82.9) sim_rate=92544 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 22:11:16 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1492500  inst.: 123721663 (ipc=82.9) sim_rate=92536 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 22:11:17 2018
GPGPU-Sim uArch: cycles simulated: 1493500  inst.: 123813556 (ipc=82.9) sim_rate=92536 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 22:11:18 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1495000  inst.: 123937850 (ipc=82.9) sim_rate=92560 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 22:11:19 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(1,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1496000  inst.: 124024691 (ipc=82.9) sim_rate=92555 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 22:11:20 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1497500  inst.: 124148916 (ipc=82.9) sim_rate=92579 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 22:11:21 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1498500  inst.: 124225635 (ipc=82.9) sim_rate=92567 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 22:11:22 2018
GPGPU-Sim uArch: cycles simulated: 1499500  inst.: 124303568 (ipc=82.9) sim_rate=92556 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 22:11:23 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1501000  inst.: 124442450 (ipc=82.9) sim_rate=92591 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 22:11:24 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1502000  inst.: 124526483 (ipc=82.9) sim_rate=92584 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 22:11:25 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1503000  inst.: 124617791 (ipc=82.9) sim_rate=92583 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 22:11:26 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1504500  inst.: 124731193 (ipc=82.9) sim_rate=92599 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 22:11:27 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1505500  inst.: 124809084 (ipc=82.9) sim_rate=92588 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 22:11:28 2018
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1507000  inst.: 124936062 (ipc=82.9) sim_rate=92613 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 22:11:29 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1508000  inst.: 125012753 (ipc=82.9) sim_rate=92602 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 22:11:30 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1509500  inst.: 125127249 (ipc=82.9) sim_rate=92618 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 22:11:31 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1511000  inst.: 125245181 (ipc=82.9) sim_rate=92636 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 22:11:32 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(8,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1512000  inst.: 125334323 (ipc=82.9) sim_rate=92634 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 22:11:33 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(8,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1513500  inst.: 125452031 (ipc=82.9) sim_rate=92652 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 22:11:34 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1514500  inst.: 125526894 (ipc=82.9) sim_rate=92639 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 22:11:35 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1516000  inst.: 125646351 (ipc=82.9) sim_rate=92659 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 22:11:36 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(1,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1517500  inst.: 125775439 (ipc=82.9) sim_rate=92686 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 22:11:37 2018
GPGPU-Sim uArch: cycles simulated: 1518500  inst.: 125862909 (ipc=82.9) sim_rate=92682 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 22:11:38 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(8,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1520000  inst.: 125987801 (ipc=82.9) sim_rate=92706 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 22:11:39 2018
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1521500  inst.: 126114237 (ipc=82.9) sim_rate=92731 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 22:11:40 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1522500  inst.: 126201111 (ipc=82.9) sim_rate=92726 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 22:11:41 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1524000  inst.: 126336438 (ipc=82.9) sim_rate=92758 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 22:11:42 2018
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(8,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1525000  inst.: 126430082 (ipc=82.9) sim_rate=92758 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 22:11:43 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1526500  inst.: 126572156 (ipc=82.9) sim_rate=92794 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 22:11:44 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1527500  inst.: 126652624 (ipc=82.9) sim_rate=92785 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 22:11:45 2018
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1529000  inst.: 126794222 (ipc=82.9) sim_rate=92821 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 22:11:46 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1530000  inst.: 126872657 (ipc=82.9) sim_rate=92811 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 22:11:47 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1531000  inst.: 126956970 (ipc=82.9) sim_rate=92804 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 22:11:48 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(3,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1532500  inst.: 127096345 (ipc=82.9) sim_rate=92838 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 22:11:49 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1533500  inst.: 127184171 (ipc=82.9) sim_rate=92835 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 22:11:50 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1534500  inst.: 127273492 (ipc=82.9) sim_rate=92832 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 22:11:51 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1536000  inst.: 127385684 (ipc=82.9) sim_rate=92846 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 22:11:52 2018
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1537500  inst.: 127509417 (ipc=82.9) sim_rate=92869 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 22:11:53 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1538500  inst.: 127604715 (ipc=82.9) sim_rate=92870 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 22:11:54 2018
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1539500  inst.: 127704465 (ipc=83.0) sim_rate=92875 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 22:11:55 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1541000  inst.: 127838427 (ipc=83.0) sim_rate=92905 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 22:11:56 2018
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1542500  inst.: 127980998 (ipc=83.0) sim_rate=92941 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 22:11:57 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1543500  inst.: 128058230 (ipc=83.0) sim_rate=92930 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 22:11:58 2018
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1545000  inst.: 128180663 (ipc=83.0) sim_rate=92951 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 22:11:59 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(0,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1546500  inst.: 128306304 (ipc=83.0) sim_rate=92975 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 22:12:00 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1547500  inst.: 128390885 (ipc=83.0) sim_rate=92969 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 22:12:01 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1549000  inst.: 128517108 (ipc=83.0) sim_rate=92993 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 22:12:02 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1550000  inst.: 128617686 (ipc=83.0) sim_rate=92999 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 22:12:03 2018
GPGPU-Sim uArch: cycles simulated: 1551000  inst.: 128702100 (ipc=83.0) sim_rate=92992 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 22:12:04 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(6,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1552500  inst.: 128827192 (ipc=83.0) sim_rate=93016 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 22:12:05 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1553500  inst.: 128914809 (ipc=83.0) sim_rate=93012 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 22:12:06 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(3,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1555000  inst.: 129049365 (ipc=83.0) sim_rate=93042 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 22:12:07 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1556500  inst.: 129172239 (ipc=83.0) sim_rate=93063 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 22:12:08 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1557500  inst.: 129265448 (ipc=83.0) sim_rate=93063 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 22:12:09 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(8,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1559000  inst.: 129395072 (ipc=83.0) sim_rate=93089 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 22:12:10 2018
GPGPU-Sim uArch: cycles simulated: 1560000  inst.: 129473601 (ipc=83.0) sim_rate=93079 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 22:12:11 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(1,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1561500  inst.: 129611353 (ipc=83.0) sim_rate=93111 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 22:12:12 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1562500  inst.: 129691576 (ipc=83.0) sim_rate=93102 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 22:12:13 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(2,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1564000  inst.: 129818219 (ipc=83.0) sim_rate=93126 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 22:12:14 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1565000  inst.: 129896327 (ipc=83.0) sim_rate=93115 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 22:12:15 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1566500  inst.: 130046025 (ipc=83.0) sim_rate=93156 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 22:12:16 2018
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1567500  inst.: 130134431 (ipc=83.0) sim_rate=93152 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 22:12:17 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1569000  inst.: 130264096 (ipc=83.0) sim_rate=93178 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 22:12:18 2018
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1570000  inst.: 130351657 (ipc=83.0) sim_rate=93174 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 22:12:19 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1571500  inst.: 130479996 (ipc=83.0) sim_rate=93199 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 22:12:20 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(5,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1572500  inst.: 130562283 (ipc=83.0) sim_rate=93192 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 22:12:21 2018
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1574000  inst.: 130697003 (ipc=83.0) sim_rate=93221 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 22:12:22 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1575500  inst.: 130834001 (ipc=83.0) sim_rate=93253 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 22:12:23 2018
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1576500  inst.: 130920404 (ipc=83.0) sim_rate=93248 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 22:12:24 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1578000  inst.: 131036316 (ipc=83.0) sim_rate=93264 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 22:12:25 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(8,7,0) tid=(6,0,0)
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(5,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1579500  inst.: 131164368 (ipc=83.0) sim_rate=93289 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 22:12:26 2018
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1580500  inst.: 131254856 (ipc=83.0) sim_rate=93287 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 22:12:27 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1582000  inst.: 131384349 (ipc=83.0) sim_rate=93312 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 22:12:28 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1583000  inst.: 131474088 (ipc=83.1) sim_rate=93310 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 22:12:29 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 131597159 (ipc=83.1) sim_rate=93331 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 22:12:30 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1585500  inst.: 131677747 (ipc=83.1) sim_rate=93322 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 22:12:31 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 131819601 (ipc=83.1) sim_rate=93356 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 22:12:32 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(4,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1588500  inst.: 131955075 (ipc=83.1) sim_rate=93386 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 22:12:33 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1589500  inst.: 132045660 (ipc=83.1) sim_rate=93384 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 22:12:34 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1591000  inst.: 132176115 (ipc=83.1) sim_rate=93410 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 22:12:35 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1592000  inst.: 132255230 (ipc=83.1) sim_rate=93400 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 22:12:36 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1593500  inst.: 132378314 (ipc=83.1) sim_rate=93421 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 22:12:37 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1595000  inst.: 132506360 (ipc=83.1) sim_rate=93445 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 22:12:38 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(6,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1596500  inst.: 132642837 (ipc=83.1) sim_rate=93476 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 22:12:39 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1597500  inst.: 132727214 (ipc=83.1) sim_rate=93469 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 22:12:40 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1599000  inst.: 132853626 (ipc=83.1) sim_rate=93493 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 22:12:41 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1600500  inst.: 132974056 (ipc=83.1) sim_rate=93511 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 22:12:42 2018
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1601500  inst.: 133068955 (ipc=83.1) sim_rate=93512 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 22:12:43 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(8,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1603000  inst.: 133188397 (ipc=83.1) sim_rate=93531 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 22:12:44 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1604000  inst.: 133290117 (ipc=83.1) sim_rate=93536 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 22:12:45 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(3,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1605500  inst.: 133409057 (ipc=83.1) sim_rate=93554 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 22:12:46 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1607000  inst.: 133536065 (ipc=83.1) sim_rate=93578 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 22:12:47 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1608000  inst.: 133621800 (ipc=83.1) sim_rate=93572 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 22:12:48 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(5,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1609500  inst.: 133751259 (ipc=83.1) sim_rate=93597 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 22:12:49 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(3,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1610500  inst.: 133842172 (ipc=83.1) sim_rate=93595 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 22:12:50 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1612000  inst.: 133970751 (ipc=83.1) sim_rate=93620 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 22:12:51 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1613500  inst.: 134105264 (ipc=83.1) sim_rate=93648 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 22:12:52 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1615000  inst.: 134246777 (ipc=83.1) sim_rate=93682 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 22:12:53 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(2,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1616000  inst.: 134324968 (ipc=83.1) sim_rate=93671 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 22:12:54 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(0,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1617500  inst.: 134468750 (ipc=83.1) sim_rate=93706 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 22:12:55 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(6,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1619000  inst.: 134617861 (ipc=83.1) sim_rate=93745 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 22:12:56 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(0,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1620000  inst.: 134711311 (ipc=83.2) sim_rate=93744 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 22:12:57 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1621500  inst.: 134842820 (ipc=83.2) sim_rate=93771 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 22:12:58 2018
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1622500  inst.: 134929927 (ipc=83.2) sim_rate=93766 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 22:12:59 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1624000  inst.: 135060627 (ipc=83.2) sim_rate=93792 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 22:13:00 2018
GPGPU-Sim uArch: cycles simulated: 1625000  inst.: 135141727 (ipc=83.2) sim_rate=93783 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 22:13:01 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1626500  inst.: 135286691 (ipc=83.2) sim_rate=93818 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 22:13:02 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(6,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1627500  inst.: 135378497 (ipc=83.2) sim_rate=93817 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 22:13:03 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(3,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1629000  inst.: 135510421 (ipc=83.2) sim_rate=93843 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 22:13:04 2018
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1630500  inst.: 135651147 (ipc=83.2) sim_rate=93876 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 22:13:05 2018
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1631500  inst.: 135759576 (ipc=83.2) sim_rate=93886 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 22:13:06 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1633000  inst.: 135896316 (ipc=83.2) sim_rate=93915 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 22:13:07 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1634000  inst.: 135975635 (ipc=83.2) sim_rate=93905 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 22:13:08 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1635000  inst.: 136069661 (ipc=83.2) sim_rate=93905 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 22:13:09 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1636500  inst.: 136206597 (ipc=83.2) sim_rate=93935 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 22:13:10 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(0,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1637500  inst.: 136294284 (ipc=83.2) sim_rate=93931 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 22:13:11 2018
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1639000  inst.: 136431353 (ipc=83.2) sim_rate=93960 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 22:13:12 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(1,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1640000  inst.: 136529703 (ipc=83.2) sim_rate=93964 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 22:13:13 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1641500  inst.: 136662577 (ipc=83.3) sim_rate=93990 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 22:13:14 2018
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(4,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1642500  inst.: 136744419 (ipc=83.3) sim_rate=93982 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 22:13:15 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1644000  inst.: 136864466 (ipc=83.3) sim_rate=94000 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 22:13:16 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1645500  inst.: 136985599 (ipc=83.2) sim_rate=94018 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 22:13:17 2018
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(3,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1646500  inst.: 137067585 (ipc=83.2) sim_rate=94010 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 22:13:18 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(1,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1648000  inst.: 137199237 (ipc=83.3) sim_rate=94036 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 22:13:19 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1649000  inst.: 137297335 (ipc=83.3) sim_rate=94039 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 22:13:20 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1650500  inst.: 137432788 (ipc=83.3) sim_rate=94067 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 22:13:21 2018
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(3,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1652000  inst.: 137556010 (ipc=83.3) sim_rate=94087 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 22:13:22 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(7,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1653500  inst.: 137680502 (ipc=83.3) sim_rate=94108 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 22:13:23 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1654500  inst.: 137754175 (ipc=83.3) sim_rate=94094 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 22:13:24 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1656000  inst.: 137884385 (ipc=83.3) sim_rate=94119 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 22:13:25 2018
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1657500  inst.: 138007591 (ipc=83.3) sim_rate=94138 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 22:13:26 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1658500  inst.: 138101574 (ipc=83.3) sim_rate=94138 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 22:13:27 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(5,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1660000  inst.: 138247710 (ipc=83.3) sim_rate=94174 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 22:13:28 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1661500  inst.: 138384273 (ipc=83.3) sim_rate=94203 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 22:13:29 2018
GPGPU-Sim uArch: cycles simulated: 1662500  inst.: 138477171 (ipc=83.3) sim_rate=94202 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 22:13:30 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1664000  inst.: 138601602 (ipc=83.3) sim_rate=94222 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 22:13:31 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(0,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1665500  inst.: 138735971 (ipc=83.3) sim_rate=94249 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 22:13:32 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1666500  inst.: 138824444 (ipc=83.3) sim_rate=94246 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 22:13:33 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(6,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1668000  inst.: 138957654 (ipc=83.3) sim_rate=94272 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 22:13:34 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1669000  inst.: 139051735 (ipc=83.3) sim_rate=94272 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 22:13:35 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1670500  inst.: 139172137 (ipc=83.3) sim_rate=94290 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 22:13:36 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1672000  inst.: 139322205 (ipc=83.3) sim_rate=94327 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 22:13:37 2018
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(8,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1673000  inst.: 139407886 (ipc=83.3) sim_rate=94321 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 22:13:38 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1674500  inst.: 139535717 (ipc=83.3) sim_rate=94344 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 22:13:39 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(2,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1675500  inst.: 139602551 (ipc=83.3) sim_rate=94326 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 22:13:40 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(6,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1677000  inst.: 139740581 (ipc=83.3) sim_rate=94355 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 22:13:41 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1678000  inst.: 139818004 (ipc=83.3) sim_rate=94344 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 22:13:42 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(7,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(5,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1679500  inst.: 139955336 (ipc=83.3) sim_rate=94373 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 22:13:43 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1681000  inst.: 140086425 (ipc=83.3) sim_rate=94397 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 22:13:44 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1682000  inst.: 140178610 (ipc=83.3) sim_rate=94396 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 22:13:45 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1683500  inst.: 140317572 (ipc=83.3) sim_rate=94426 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 22:13:46 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1684500  inst.: 140404241 (ipc=83.4) sim_rate=94421 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 22:13:47 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1686000  inst.: 140540657 (ipc=83.4) sim_rate=94449 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 22:13:48 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(1,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1687000  inst.: 140636662 (ipc=83.4) sim_rate=94450 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 22:13:49 2018
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1688500  inst.: 140758054 (ipc=83.4) sim_rate=94468 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 22:13:50 2018
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(6,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1690000  inst.: 140887717 (ipc=83.4) sim_rate=94492 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 22:13:51 2018
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(3,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1691000  inst.: 140979241 (ipc=83.4) sim_rate=94490 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 22:13:52 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1692500  inst.: 141114866 (ipc=83.4) sim_rate=94517 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 22:13:53 2018
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1694000  inst.: 141254754 (ipc=83.4) sim_rate=94548 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 22:13:54 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1695000  inst.: 141355797 (ipc=83.4) sim_rate=94552 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 22:13:55 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(0,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1696000  inst.: 141455072 (ipc=83.4) sim_rate=94555 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 22:13:56 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1697000  inst.: 141536391 (ipc=83.4) sim_rate=94546 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 22:13:57 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1698500  inst.: 141656837 (ipc=83.4) sim_rate=94563 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 22:13:58 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1700000  inst.: 141775147 (ipc=83.4) sim_rate=94579 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 22:13:59 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(5,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1701500  inst.: 141918523 (ipc=83.4) sim_rate=94612 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 22:14:00 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1702500  inst.: 142012953 (ipc=83.4) sim_rate=94612 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 22:14:01 2018
GPGPU-Sim uArch: cycles simulated: 1703500  inst.: 142095912 (ipc=83.4) sim_rate=94604 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 22:14:02 2018
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(5,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1705000  inst.: 142234154 (ipc=83.4) sim_rate=94633 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 22:14:03 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(1,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1706500  inst.: 142354978 (ipc=83.4) sim_rate=94650 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 22:14:04 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(8,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1707500  inst.: 142441966 (ipc=83.4) sim_rate=94645 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 22:14:05 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(2,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1709000  inst.: 142570144 (ipc=83.4) sim_rate=94668 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 22:14:06 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(8,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1710500  inst.: 142712573 (ipc=83.4) sim_rate=94699 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 22:14:07 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1711500  inst.: 142806688 (ipc=83.4) sim_rate=94699 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 22:14:08 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1713000  inst.: 142938733 (ipc=83.4) sim_rate=94724 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 22:14:09 2018
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(2,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1714000  inst.: 143040620 (ipc=83.5) sim_rate=94728 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 22:14:10 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1715500  inst.: 143170151 (ipc=83.5) sim_rate=94751 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 22:14:11 2018
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1716500  inst.: 143258573 (ipc=83.5) sim_rate=94747 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 22:14:12 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1718000  inst.: 143367089 (ipc=83.4) sim_rate=94756 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 22:14:13 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1719500  inst.: 143506398 (ipc=83.5) sim_rate=94786 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 22:14:14 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1721000  inst.: 143636228 (ipc=83.5) sim_rate=94809 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 22:14:15 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(0,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1722500  inst.: 143775993 (ipc=83.5) sim_rate=94839 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 22:14:16 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(8,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1724000  inst.: 143910504 (ipc=83.5) sim_rate=94865 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 22:14:17 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1725000  inst.: 143996873 (ipc=83.5) sim_rate=94859 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 22:14:18 2018
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1726500  inst.: 144129606 (ipc=83.5) sim_rate=94884 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 22:14:19 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1728000  inst.: 144267312 (ipc=83.5) sim_rate=94912 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 22:14:20 2018
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1729000  inst.: 144360669 (ipc=83.5) sim_rate=94911 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 22:14:21 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1730500  inst.: 144499448 (ipc=83.5) sim_rate=94940 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 22:14:22 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(3,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1731500  inst.: 144591701 (ipc=83.5) sim_rate=94938 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 22:14:23 2018
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1733000  inst.: 144728996 (ipc=83.5) sim_rate=94966 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 22:14:24 2018
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(5,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1734000  inst.: 144826725 (ipc=83.5) sim_rate=94968 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 22:14:25 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(4,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1735500  inst.: 144963428 (ipc=83.5) sim_rate=94995 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 22:14:26 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1737000  inst.: 145100204 (ipc=83.5) sim_rate=95023 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 22:14:27 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(8,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1738000  inst.: 145192115 (ipc=83.5) sim_rate=95021 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 22:14:28 2018
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1739500  inst.: 145321008 (ipc=83.5) sim_rate=95043 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 22:14:29 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1740500  inst.: 145410903 (ipc=83.5) sim_rate=95039 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 22:14:30 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(4,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1742000  inst.: 145545564 (ipc=83.6) sim_rate=95065 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 22:14:31 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(4,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1743500  inst.: 145684436 (ipc=83.6) sim_rate=95094 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 22:14:32 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1745000  inst.: 145821894 (ipc=83.6) sim_rate=95121 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 22:14:33 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(5,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1746000  inst.: 145920422 (ipc=83.6) sim_rate=95124 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 22:14:34 2018
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1747500  inst.: 146054278 (ipc=83.6) sim_rate=95149 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 22:14:35 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1748500  inst.: 146145081 (ipc=83.6) sim_rate=95146 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 22:14:36 2018
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1749500  inst.: 146248391 (ipc=83.6) sim_rate=95151 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 22:14:37 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(8,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1751000  inst.: 146394057 (ipc=83.6) sim_rate=95184 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 22:14:38 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1752000  inst.: 146485669 (ipc=83.6) sim_rate=95182 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 22:14:39 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(4,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1753000  inst.: 146574150 (ipc=83.6) sim_rate=95178 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 22:14:40 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1754500  inst.: 146710112 (ipc=83.6) sim_rate=95204 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 22:14:41 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1755500  inst.: 146805055 (ipc=83.6) sim_rate=95204 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 22:14:42 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1756500  inst.: 146900723 (ipc=83.6) sim_rate=95204 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 22:14:43 2018
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(8,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1758000  inst.: 147052637 (ipc=83.6) sim_rate=95241 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 22:14:44 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1759500  inst.: 147185061 (ipc=83.7) sim_rate=95265 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 22:14:45 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(5,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1760500  inst.: 147268435 (ipc=83.7) sim_rate=95257 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 22:14:46 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(0,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 147412691 (ipc=83.7) sim_rate=95289 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 22:14:47 2018
GPGPU-Sim uArch: cycles simulated: 1763000  inst.: 147499843 (ipc=83.7) sim_rate=95284 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 22:14:48 2018
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1764500  inst.: 147635695 (ipc=83.7) sim_rate=95310 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 22:14:49 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1765500  inst.: 147731475 (ipc=83.7) sim_rate=95310 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 22:14:50 2018
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1766500  inst.: 147817059 (ipc=83.7) sim_rate=95304 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 22:14:51 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1768000  inst.: 147960932 (ipc=83.7) sim_rate=95335 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 22:14:52 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1769000  inst.: 148047458 (ipc=83.7) sim_rate=95329 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 22:14:53 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1770500  inst.: 148195027 (ipc=83.7) sim_rate=95363 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 22:14:54 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1771500  inst.: 148294729 (ipc=83.7) sim_rate=95366 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 22:14:55 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(6,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 148434328 (ipc=83.7) sim_rate=95394 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 22:14:56 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1774000  inst.: 148520059 (ipc=83.7) sim_rate=95388 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 22:14:57 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1775500  inst.: 148662863 (ipc=83.7) sim_rate=95419 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 22:14:58 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1776500  inst.: 148746624 (ipc=83.7) sim_rate=95411 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 22:14:59 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(2,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1778000  inst.: 148891347 (ipc=83.7) sim_rate=95443 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 22:15:00 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1779000  inst.: 148990784 (ipc=83.7) sim_rate=95445 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 22:15:01 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1780500  inst.: 149127436 (ipc=83.8) sim_rate=95472 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 22:15:02 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1781500  inst.: 149223329 (ipc=83.8) sim_rate=95472 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 22:15:03 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1783000  inst.: 149357148 (ipc=83.8) sim_rate=95496 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 22:15:04 2018
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1784000  inst.: 149443913 (ipc=83.8) sim_rate=95491 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 22:15:05 2018
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1785500  inst.: 149565617 (ipc=83.8) sim_rate=95508 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 22:15:06 2018
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1786500  inst.: 149651519 (ipc=83.8) sim_rate=95501 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 22:15:07 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1788000  inst.: 149796009 (ipc=83.8) sim_rate=95533 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 22:15:08 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1789000  inst.: 149895269 (ipc=83.8) sim_rate=95535 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 22:15:09 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(4,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1790000  inst.: 149990438 (ipc=83.8) sim_rate=95535 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 22:15:10 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1791000  inst.: 150083986 (ipc=83.8) sim_rate=95534 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 22:15:11 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1792500  inst.: 150220549 (ipc=83.8) sim_rate=95560 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 22:15:12 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(6,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1793500  inst.: 150300155 (ipc=83.8) sim_rate=95550 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 22:15:13 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(7,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1795000  inst.: 150438816 (ipc=83.8) sim_rate=95577 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 22:15:14 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1796000  inst.: 150534086 (ipc=83.8) sim_rate=95577 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 22:15:15 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1797500  inst.: 150684818 (ipc=83.8) sim_rate=95612 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 22:15:16 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(8,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1798500  inst.: 150781960 (ipc=83.8) sim_rate=95613 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 22:15:17 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1800000  inst.: 150931322 (ipc=83.9) sim_rate=95647 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 22:15:18 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(6,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1801000  inst.: 151019890 (ipc=83.9) sim_rate=95642 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 22:15:19 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(7,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1802500  inst.: 151152148 (ipc=83.9) sim_rate=95665 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 22:15:20 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(8,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1803500  inst.: 151258111 (ipc=83.9) sim_rate=95672 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 22:15:21 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(3,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1805000  inst.: 151398365 (ipc=83.9) sim_rate=95700 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 22:15:22 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1806000  inst.: 151497657 (ipc=83.9) sim_rate=95702 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 22:15:23 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(8,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1807000  inst.: 151595079 (ipc=83.9) sim_rate=95703 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 22:15:24 2018
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(7,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1808500  inst.: 151733418 (ipc=83.9) sim_rate=95730 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 22:15:25 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(5,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1809500  inst.: 151833975 (ipc=83.9) sim_rate=95733 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 22:15:26 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(6,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1811000  inst.: 151985864 (ipc=83.9) sim_rate=95769 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 22:15:27 2018
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(0,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1812000  inst.: 152084009 (ipc=83.9) sim_rate=95770 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 22:15:28 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(4,1,0) tid=(4,7,0)
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1813500  inst.: 152233064 (ipc=83.9) sim_rate=95804 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 22:15:29 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(7,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1814500  inst.: 152335786 (ipc=84.0) sim_rate=95808 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 22:15:30 2018
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1816000  inst.: 152484918 (ipc=84.0) sim_rate=95842 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 22:15:31 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1817000  inst.: 152584711 (ipc=84.0) sim_rate=95844 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 22:15:32 2018
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1818000  inst.: 152684931 (ipc=84.0) sim_rate=95847 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 22:15:33 2018
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1819500  inst.: 152820729 (ipc=84.0) sim_rate=95872 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 22:15:34 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(1,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(7,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1820500  inst.: 152921213 (ipc=84.0) sim_rate=95875 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 22:15:35 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1821500  inst.: 153026939 (ipc=84.0) sim_rate=95881 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 22:15:36 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(7,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1822500  inst.: 153124468 (ipc=84.0) sim_rate=95882 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 22:15:37 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(3,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1824000  inst.: 153279990 (ipc=84.0) sim_rate=95919 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 22:15:38 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(4,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1825500  inst.: 153410493 (ipc=84.0) sim_rate=95941 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 22:15:39 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1826500  inst.: 153516267 (ipc=84.0) sim_rate=95947 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 22:15:40 2018
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1828000  inst.: 153652044 (ipc=84.1) sim_rate=95972 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 22:15:41 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1829000  inst.: 153755936 (ipc=84.1) sim_rate=95977 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 22:15:42 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1830500  inst.: 153889026 (ipc=84.1) sim_rate=96000 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 22:15:43 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1831500  inst.: 153986776 (ipc=84.1) sim_rate=96001 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 22:15:44 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(2,4,0) tid=(4,4,0)
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1833000  inst.: 154124674 (ipc=84.1) sim_rate=96027 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 22:15:45 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(4,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1834000  inst.: 154207230 (ipc=84.1) sim_rate=96019 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 22:15:46 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1835500  inst.: 154352190 (ipc=84.1) sim_rate=96049 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 22:15:47 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(1,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1836500  inst.: 154439130 (ipc=84.1) sim_rate=96044 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 22:15:48 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(1,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1838000  inst.: 154581041 (ipc=84.1) sim_rate=96072 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 22:15:49 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1839000  inst.: 154676546 (ipc=84.1) sim_rate=96072 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 22:15:50 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(6,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1840500  inst.: 154828646 (ipc=84.1) sim_rate=96107 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 22:15:51 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1841500  inst.: 154921080 (ipc=84.1) sim_rate=96104 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 22:15:52 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1842500  inst.: 155017118 (ipc=84.1) sim_rate=96104 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 22:15:53 2018
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(5,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1844000  inst.: 155164530 (ipc=84.1) sim_rate=96136 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 22:15:54 2018
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1845000  inst.: 155260270 (ipc=84.2) sim_rate=96136 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 22:15:55 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1846500  inst.: 155405991 (ipc=84.2) sim_rate=96167 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 22:15:56 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(2,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1847500  inst.: 155495101 (ipc=84.2) sim_rate=96162 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 22:15:57 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1848500  inst.: 155592605 (ipc=84.2) sim_rate=96163 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 22:15:58 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(2,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1850000  inst.: 155746360 (ipc=84.2) sim_rate=96199 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 22:15:59 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(4,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1851000  inst.: 155841322 (ipc=84.2) sim_rate=96198 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 22:16:00 2018
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(8,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1852500  inst.: 155986849 (ipc=84.2) sim_rate=96228 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 22:16:01 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(1,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1853500  inst.: 156086300 (ipc=84.2) sim_rate=96230 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 22:16:02 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1855000  inst.: 156221644 (ipc=84.2) sim_rate=96254 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 22:16:03 2018
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1856000  inst.: 156316603 (ipc=84.2) sim_rate=96254 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 22:16:04 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1857500  inst.: 156441454 (ipc=84.2) sim_rate=96271 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 22:16:05 2018
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(5,3,0) tid=(2,5,0)
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(0,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1859000  inst.: 156581455 (ipc=84.2) sim_rate=96298 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 22:16:06 2018
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(0,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1860000  inst.: 156679739 (ipc=84.2) sim_rate=96299 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 22:16:07 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1861500  inst.: 156813818 (ipc=84.2) sim_rate=96322 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 22:16:08 2018
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1862500  inst.: 156908945 (ipc=84.2) sim_rate=96322 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 22:16:09 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(7,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1864000  inst.: 157055707 (ipc=84.3) sim_rate=96353 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 22:16:10 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1865000  inst.: 157160782 (ipc=84.3) sim_rate=96358 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 22:16:11 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(3,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1866500  inst.: 157301307 (ipc=84.3) sim_rate=96385 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 22:16:12 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(1,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1867500  inst.: 157399968 (ipc=84.3) sim_rate=96386 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 22:16:13 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1868500  inst.: 157495257 (ipc=84.3) sim_rate=96386 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 22:16:14 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1870000  inst.: 157642282 (ipc=84.3) sim_rate=96417 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 22:16:15 2018
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1871000  inst.: 157754620 (ipc=84.3) sim_rate=96427 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 22:16:16 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(1,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1872500  inst.: 157923673 (ipc=84.3) sim_rate=96471 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 22:16:17 2018
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1873500  inst.: 158020042 (ipc=84.3) sim_rate=96471 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 22:16:18 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1874500  inst.: 158112779 (ipc=84.3) sim_rate=96469 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 22:16:19 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1876000  inst.: 158236022 (ipc=84.3) sim_rate=96485 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 22:16:20 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(1,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1877500  inst.: 158370526 (ipc=84.4) sim_rate=96508 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 22:16:21 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(5,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1878500  inst.: 158462111 (ipc=84.4) sim_rate=96505 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 22:16:22 2018
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1879500  inst.: 158555928 (ipc=84.4) sim_rate=96503 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 22:16:23 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1881000  inst.: 158694257 (ipc=84.4) sim_rate=96529 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 22:16:24 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1882000  inst.: 158782942 (ipc=84.4) sim_rate=96524 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 22:16:25 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1883500  inst.: 158933976 (ipc=84.4) sim_rate=96557 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 22:16:26 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(2,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1884500  inst.: 159021467 (ipc=84.4) sim_rate=96552 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 22:16:27 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1886000  inst.: 159152930 (ipc=84.4) sim_rate=96573 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 22:16:28 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1887000  inst.: 159246270 (ipc=84.4) sim_rate=96571 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 22:16:29 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1888500  inst.: 159388898 (ipc=84.4) sim_rate=96599 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 22:16:30 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 159496225 (ipc=84.4) sim_rate=96605 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 22:16:31 2018
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1890500  inst.: 159595340 (ipc=84.4) sim_rate=96607 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 22:16:32 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(1,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1892000  inst.: 159731528 (ipc=84.4) sim_rate=96631 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 22:16:33 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(2,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1893000  inst.: 159831211 (ipc=84.4) sim_rate=96633 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 22:16:34 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1894500  inst.: 159975369 (ipc=84.4) sim_rate=96661 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 22:16:35 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(0,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1895500  inst.: 160071674 (ipc=84.4) sim_rate=96661 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 22:16:36 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1897000  inst.: 160212803 (ipc=84.5) sim_rate=96688 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 22:16:37 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(2,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(5,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1898500  inst.: 160362922 (ipc=84.5) sim_rate=96720 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 22:16:38 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1899500  inst.: 160456894 (ipc=84.5) sim_rate=96719 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 22:16:39 2018
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1900500  inst.: 160548387 (ipc=84.5) sim_rate=96715 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 22:16:40 2018
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1902000  inst.: 160675921 (ipc=84.5) sim_rate=96734 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 22:16:41 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(2,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1903000  inst.: 160764006 (ipc=84.5) sim_rate=96729 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 22:16:42 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(6,5,0) tid=(2,2,0)
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1904500  inst.: 160912101 (ipc=84.5) sim_rate=96760 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 22:16:43 2018
GPGPU-Sim uArch: cycles simulated: 1905500  inst.: 161004564 (ipc=84.5) sim_rate=96757 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 22:16:44 2018
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(3,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1907000  inst.: 161146362 (ipc=84.5) sim_rate=96784 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 22:16:45 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1908000  inst.: 161235654 (ipc=84.5) sim_rate=96780 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 22:16:46 2018
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1909000  inst.: 161329782 (ipc=84.5) sim_rate=96778 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 22:16:47 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1910000  inst.: 161428155 (ipc=84.5) sim_rate=96779 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 22:16:48 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1911500  inst.: 161560928 (ipc=84.5) sim_rate=96801 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 22:16:49 2018
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1912500  inst.: 161655868 (ipc=84.5) sim_rate=96799 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 22:16:50 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1913500  inst.: 161745243 (ipc=84.5) sim_rate=96795 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 22:16:51 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1914500  inst.: 161837058 (ipc=84.5) sim_rate=96792 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 22:16:52 2018
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1916000  inst.: 161964997 (ipc=84.5) sim_rate=96811 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 22:16:53 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1917000  inst.: 162063211 (ipc=84.5) sim_rate=96811 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 22:16:54 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1918000  inst.: 162158846 (ipc=84.5) sim_rate=96811 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 22:16:55 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1919000  inst.: 162252108 (ipc=84.6) sim_rate=96809 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 22:16:56 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1920500  inst.: 162387041 (ipc=84.6) sim_rate=96831 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 22:16:57 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(3,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1921500  inst.: 162478660 (ipc=84.6) sim_rate=96828 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 22:16:58 2018
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1923000  inst.: 162619916 (ipc=84.6) sim_rate=96855 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 22:16:59 2018
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1924000  inst.: 162722221 (ipc=84.6) sim_rate=96858 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 22:17:00 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(7,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1925000  inst.: 162813382 (ipc=84.6) sim_rate=96855 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 22:17:01 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(8,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1926000  inst.: 162906607 (ipc=84.6) sim_rate=96852 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 22:17:02 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(6,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1927500  inst.: 163040854 (ipc=84.6) sim_rate=96875 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 22:17:03 2018
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1929000  inst.: 163173083 (ipc=84.6) sim_rate=96896 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 22:17:04 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1930000  inst.: 163267901 (ipc=84.6) sim_rate=96894 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 22:17:05 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(4,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1931500  inst.: 163415675 (ipc=84.6) sim_rate=96925 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 22:17:06 2018
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1932500  inst.: 163511499 (ipc=84.6) sim_rate=96924 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 22:17:07 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1933500  inst.: 163604074 (ipc=84.6) sim_rate=96921 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 22:17:08 2018
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1935000  inst.: 163730693 (ipc=84.6) sim_rate=96939 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 22:17:09 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1936000  inst.: 163811398 (ipc=84.6) sim_rate=96929 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 22:17:10 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(4,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1937500  inst.: 163943374 (ipc=84.6) sim_rate=96950 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 22:17:11 2018
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1938500  inst.: 164047479 (ipc=84.6) sim_rate=96954 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 22:17:12 2018
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1939500  inst.: 164150221 (ipc=84.6) sim_rate=96958 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 22:17:13 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(0,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1941000  inst.: 164278136 (ipc=84.6) sim_rate=96976 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 22:17:14 2018
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1942000  inst.: 164370595 (ipc=84.6) sim_rate=96973 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 22:17:15 2018
GPGPU-Sim uArch: cycles simulated: 1943000  inst.: 164457587 (ipc=84.6) sim_rate=96967 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 22:17:16 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(2,2,0) tid=(4,2,0)
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1944500  inst.: 164586659 (ipc=84.6) sim_rate=96986 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 22:17:17 2018
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1946000  inst.: 164727235 (ipc=84.6) sim_rate=97012 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 22:17:18 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1947000  inst.: 164816550 (ipc=84.7) sim_rate=97007 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 22:17:19 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1948500  inst.: 164970307 (ipc=84.7) sim_rate=97041 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 22:17:20 2018
GPGPU-Sim uArch: cycles simulated: 1949500  inst.: 165048897 (ipc=84.7) sim_rate=97030 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 22:17:21 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1951000  inst.: 165181884 (ipc=84.7) sim_rate=97051 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 22:17:22 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1952000  inst.: 165265728 (ipc=84.7) sim_rate=97043 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 22:17:23 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(1,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1953500  inst.: 165424310 (ipc=84.7) sim_rate=97079 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 22:17:24 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1954500  inst.: 165520147 (ipc=84.7) sim_rate=97079 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 22:17:25 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1955500  inst.: 165613236 (ipc=84.7) sim_rate=97076 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 22:17:26 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(8,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1957000  inst.: 165752670 (ipc=84.7) sim_rate=97101 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 22:17:27 2018
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1958500  inst.: 165869653 (ipc=84.7) sim_rate=97113 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 22:17:28 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1959500  inst.: 165962321 (ipc=84.7) sim_rate=97110 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 22:17:29 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(7,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1960500  inst.: 166050198 (ipc=84.7) sim_rate=97105 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 22:17:30 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1962000  inst.: 166199977 (ipc=84.7) sim_rate=97136 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 22:17:31 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(3,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1963000  inst.: 166292371 (ipc=84.7) sim_rate=97133 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 22:17:32 2018
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1964500  inst.: 166428723 (ipc=84.7) sim_rate=97156 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 22:17:33 2018
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1965500  inst.: 166508991 (ipc=84.7) sim_rate=97146 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 22:17:34 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(7,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1966500  inst.: 166591484 (ipc=84.7) sim_rate=97137 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 22:17:35 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 166728440 (ipc=84.7) sim_rate=97161 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 22:17:36 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(2,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1969000  inst.: 166818323 (ipc=84.7) sim_rate=97156 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 22:17:37 2018
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1970500  inst.: 166970333 (ipc=84.7) sim_rate=97188 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 22:17:38 2018
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1971500  inst.: 167063967 (ipc=84.7) sim_rate=97186 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 22:17:39 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1973000  inst.: 167206285 (ipc=84.7) sim_rate=97212 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 22:17:40 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1974000  inst.: 167291045 (ipc=84.7) sim_rate=97205 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 22:17:41 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(1,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1975500  inst.: 167435353 (ipc=84.8) sim_rate=97233 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 22:17:42 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(8,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1976500  inst.: 167526946 (ipc=84.8) sim_rate=97229 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 22:17:43 2018
GPGPU-Sim uArch: cycles simulated: 1977500  inst.: 167612439 (ipc=84.8) sim_rate=97222 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 22:17:44 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(5,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1979000  inst.: 167750632 (ipc=84.8) sim_rate=97246 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 22:17:45 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(7,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1980000  inst.: 167842428 (ipc=84.8) sim_rate=97243 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 22:17:46 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1981500  inst.: 167966054 (ipc=84.8) sim_rate=97258 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 22:17:47 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1982500  inst.: 168061210 (ipc=84.8) sim_rate=97257 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 22:17:48 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(2,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 168206315 (ipc=84.8) sim_rate=97285 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 22:17:49 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1985000  inst.: 168288628 (ipc=84.8) sim_rate=97276 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 22:17:50 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1986500  inst.: 168433909 (ipc=84.8) sim_rate=97304 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 22:17:51 2018
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1987500  inst.: 168520496 (ipc=84.8) sim_rate=97298 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 22:17:52 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(2,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1989000  inst.: 168645166 (ipc=84.8) sim_rate=97314 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 22:17:53 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1990000  inst.: 168734774 (ipc=84.8) sim_rate=97309 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 22:17:54 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1991500  inst.: 168875947 (ipc=84.8) sim_rate=97334 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 22:17:55 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1992500  inst.: 168958287 (ipc=84.8) sim_rate=97326 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 22:17:56 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1994000  inst.: 169094551 (ipc=84.8) sim_rate=97348 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 22:17:57 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1995000  inst.: 169186966 (ipc=84.8) sim_rate=97345 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 22:17:58 2018
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1996000  inst.: 169269167 (ipc=84.8) sim_rate=97337 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 22:17:59 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1997000  inst.: 169366545 (ipc=84.8) sim_rate=97337 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 22:18:00 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1998500  inst.: 169504509 (ipc=84.8) sim_rate=97360 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 22:18:01 2018
GPGPU-Sim uArch: cycles simulated: 1999500  inst.: 169593177 (ipc=84.8) sim_rate=97355 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 22:18:02 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(1,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2001000  inst.: 169723064 (ipc=84.8) sim_rate=97374 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 22:18:03 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2002000  inst.: 169825575 (ipc=84.8) sim_rate=97377 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 22:18:04 2018
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2003000  inst.: 169916854 (ipc=84.8) sim_rate=97373 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 22:18:05 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2004000  inst.: 170016273 (ipc=84.8) sim_rate=97374 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 22:18:06 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(8,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2005500  inst.: 170164770 (ipc=84.8) sim_rate=97403 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 22:18:07 2018
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2006500  inst.: 170244844 (ipc=84.8) sim_rate=97394 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 22:18:08 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2007500  inst.: 170331171 (ipc=84.8) sim_rate=97387 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 22:18:09 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(1,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2009000  inst.: 170464628 (ipc=84.9) sim_rate=97408 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 22:18:10 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2010000  inst.: 170557914 (ipc=84.9) sim_rate=97406 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 22:18:11 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(7,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2011000  inst.: 170656758 (ipc=84.9) sim_rate=97406 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 22:18:12 2018
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2012000  inst.: 170744096 (ipc=84.9) sim_rate=97401 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 22:18:13 2018
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2013500  inst.: 170899135 (ipc=84.9) sim_rate=97433 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 22:18:14 2018
GPGPU-Sim uArch: cycles simulated: 2014000  inst.: 170941537 (ipc=84.9) sim_rate=97402 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 22:18:15 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(1,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2015000  inst.: 171031294 (ipc=84.9) sim_rate=97398 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 22:18:16 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2016500  inst.: 171143524 (ipc=84.9) sim_rate=97406 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 22:18:17 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2017500  inst.: 171234520 (ipc=84.9) sim_rate=97403 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 22:18:18 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2018500  inst.: 171325399 (ipc=84.9) sim_rate=97399 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 22:18:19 2018
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(1,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2019500  inst.: 171432363 (ipc=84.9) sim_rate=97404 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 22:18:20 2018
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2021000  inst.: 171571051 (ipc=84.9) sim_rate=97428 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 22:18:21 2018
GPGPU-Sim uArch: cycles simulated: 2022000  inst.: 171650738 (ipc=84.9) sim_rate=97418 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 22:18:22 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(8,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2023500  inst.: 171763236 (ipc=84.9) sim_rate=97426 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 22:18:23 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(4,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(8,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2025000  inst.: 171887696 (ipc=84.9) sim_rate=97442 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 22:18:24 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2026000  inst.: 171982645 (ipc=84.9) sim_rate=97440 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 22:18:25 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(3,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2027500  inst.: 172120538 (ipc=84.9) sim_rate=97463 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 22:18:26 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2028500  inst.: 172209584 (ipc=84.9) sim_rate=97458 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 22:18:27 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(1,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2029500  inst.: 172296119 (ipc=84.9) sim_rate=97452 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 22:18:28 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2031000  inst.: 172418928 (ipc=84.9) sim_rate=97466 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 22:18:29 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2032000  inst.: 172501103 (ipc=84.9) sim_rate=97458 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 22:18:30 2018
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2033000  inst.: 172587819 (ipc=84.9) sim_rate=97452 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 22:18:31 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2034500  inst.: 172730023 (ipc=84.9) sim_rate=97477 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 22:18:32 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2035500  inst.: 172824651 (ipc=84.9) sim_rate=97475 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 22:18:33 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(1,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2037000  inst.: 172958515 (ipc=84.9) sim_rate=97496 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 22:18:34 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(6,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2038500  inst.: 173079939 (ipc=84.9) sim_rate=97509 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 22:18:35 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2039500  inst.: 173153804 (ipc=84.9) sim_rate=97496 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 22:18:36 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2041000  inst.: 173285110 (ipc=84.9) sim_rate=97515 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 22:18:37 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(0,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2042000  inst.: 173367636 (ipc=84.9) sim_rate=97507 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 22:18:38 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2043500  inst.: 173514396 (ipc=84.9) sim_rate=97534 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 22:18:39 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2044500  inst.: 173601563 (ipc=84.9) sim_rate=97528 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 22:18:40 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2046000  inst.: 173724526 (ipc=84.9) sim_rate=97543 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 22:18:41 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2047000  inst.: 173801736 (ipc=84.9) sim_rate=97531 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 22:18:42 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2048500  inst.: 173926897 (ipc=84.9) sim_rate=97547 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 22:18:43 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2049500  inst.: 174016396 (ipc=84.9) sim_rate=97542 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 22:18:44 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(4,4,0) tid=(0,6,0)
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2051000  inst.: 174144862 (ipc=84.9) sim_rate=97560 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 22:18:45 2018
GPGPU-Sim uArch: cycles simulated: 2052000  inst.: 174227712 (ipc=84.9) sim_rate=97551 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 22:18:46 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(7,6,0) tid=(6,2,0)
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2053500  inst.: 174351828 (ipc=84.9) sim_rate=97566 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 22:18:47 2018
GPGPU-Sim uArch: cycles simulated: 2054500  inst.: 174424426 (ipc=84.9) sim_rate=97552 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 22:18:48 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(8,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2056000  inst.: 174564371 (ipc=84.9) sim_rate=97576 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 22:18:49 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2057000  inst.: 174663903 (ipc=84.9) sim_rate=97577 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 22:18:50 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2058000  inst.: 174755116 (ipc=84.9) sim_rate=97574 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 22:18:51 2018
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2059500  inst.: 174883805 (ipc=84.9) sim_rate=97591 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 22:18:52 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(5,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2060500  inst.: 174957596 (ipc=84.9) sim_rate=97578 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 22:18:53 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(6,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2062000  inst.: 175078690 (ipc=84.9) sim_rate=97591 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 22:18:54 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(5,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2063000  inst.: 175167858 (ipc=84.9) sim_rate=97586 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 22:18:55 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(4,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2064500  inst.: 175298461 (ipc=84.9) sim_rate=97604 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 22:18:56 2018
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2065500  inst.: 175401835 (ipc=84.9) sim_rate=97608 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 22:18:57 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2066500  inst.: 175488063 (ipc=84.9) sim_rate=97601 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 22:18:58 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(4,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2068000  inst.: 175602919 (ipc=84.9) sim_rate=97611 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 22:18:59 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2069000  inst.: 175681144 (ipc=84.9) sim_rate=97600 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 22:19:00 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2070500  inst.: 175803986 (ipc=84.9) sim_rate=97614 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 22:19:01 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(2,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(5,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2072000  inst.: 175944096 (ipc=84.9) sim_rate=97638 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 22:19:02 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2073000  inst.: 176027992 (ipc=84.9) sim_rate=97630 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 22:19:03 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(7,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2074000  inst.: 176111559 (ipc=84.9) sim_rate=97622 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 22:19:04 2018
GPGPU-Sim uArch: cycles simulated: 2075000  inst.: 176192103 (ipc=84.9) sim_rate=97613 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 22:19:05 2018
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2076500  inst.: 176300907 (ipc=84.9) sim_rate=97619 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 22:19:06 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(7,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2077500  inst.: 176388980 (ipc=84.9) sim_rate=97614 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 22:19:07 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2079000  inst.: 176517231 (ipc=84.9) sim_rate=97631 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 22:19:08 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2080000  inst.: 176600233 (ipc=84.9) sim_rate=97623 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 22:19:09 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2081500  inst.: 176716399 (ipc=84.9) sim_rate=97633 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 22:19:10 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2083000  inst.: 176836170 (ipc=84.9) sim_rate=97645 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 22:19:11 2018
GPGPU-Sim uArch: cycles simulated: 2083500  inst.: 176878565 (ipc=84.9) sim_rate=97615 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 22:19:12 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2085000  inst.: 177006058 (ipc=84.9) sim_rate=97631 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 22:19:13 2018
GPGPU-Sim uArch: cycles simulated: 2086000  inst.: 177088423 (ipc=84.9) sim_rate=97623 (inst/sec) elapsed = 0:0:30:14 / Thu Apr 12 22:19:14 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(5,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2087500  inst.: 177207160 (ipc=84.9) sim_rate=97634 (inst/sec) elapsed = 0:0:30:15 / Thu Apr 12 22:19:15 2018
GPGPU-Sim uArch: cycles simulated: 2088500  inst.: 177285063 (ipc=84.9) sim_rate=97623 (inst/sec) elapsed = 0:0:30:16 / Thu Apr 12 22:19:16 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(3,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2090000  inst.: 177415165 (ipc=84.9) sim_rate=97641 (inst/sec) elapsed = 0:0:30:17 / Thu Apr 12 22:19:17 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2091000  inst.: 177499746 (ipc=84.9) sim_rate=97634 (inst/sec) elapsed = 0:0:30:18 / Thu Apr 12 22:19:18 2018
GPGPU-Sim uArch: cycles simulated: 2092000  inst.: 177577588 (ipc=84.9) sim_rate=97623 (inst/sec) elapsed = 0:0:30:19 / Thu Apr 12 22:19:19 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(2,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2093500  inst.: 177701821 (ipc=84.9) sim_rate=97638 (inst/sec) elapsed = 0:0:30:20 / Thu Apr 12 22:19:20 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2094500  inst.: 177784480 (ipc=84.9) sim_rate=97630 (inst/sec) elapsed = 0:0:30:21 / Thu Apr 12 22:19:21 2018
GPGPU-Sim uArch: cycles simulated: 2095500  inst.: 177874016 (ipc=84.9) sim_rate=97625 (inst/sec) elapsed = 0:0:30:22 / Thu Apr 12 22:19:22 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(3,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2097000  inst.: 177996339 (ipc=84.9) sim_rate=97639 (inst/sec) elapsed = 0:0:30:23 / Thu Apr 12 22:19:23 2018
GPGPU-Sim uArch: cycles simulated: 2098000  inst.: 178076965 (ipc=84.9) sim_rate=97629 (inst/sec) elapsed = 0:0:30:24 / Thu Apr 12 22:19:24 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(2,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2099500  inst.: 178193501 (ipc=84.9) sim_rate=97640 (inst/sec) elapsed = 0:0:30:25 / Thu Apr 12 22:19:25 2018
GPGPU-Sim uArch: cycles simulated: 2100500  inst.: 178263433 (ipc=84.9) sim_rate=97625 (inst/sec) elapsed = 0:0:30:26 / Thu Apr 12 22:19:26 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2101500  inst.: 178344039 (ipc=84.9) sim_rate=97615 (inst/sec) elapsed = 0:0:30:27 / Thu Apr 12 22:19:27 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2103000  inst.: 178471311 (ipc=84.9) sim_rate=97632 (inst/sec) elapsed = 0:0:30:28 / Thu Apr 12 22:19:28 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(6,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2104000  inst.: 178554242 (ipc=84.9) sim_rate=97623 (inst/sec) elapsed = 0:0:30:29 / Thu Apr 12 22:19:29 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2105000  inst.: 178640521 (ipc=84.9) sim_rate=97617 (inst/sec) elapsed = 0:0:30:30 / Thu Apr 12 22:19:30 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(4,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2106500  inst.: 178756208 (ipc=84.9) sim_rate=97627 (inst/sec) elapsed = 0:0:30:31 / Thu Apr 12 22:19:31 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2107500  inst.: 178843292 (ipc=84.9) sim_rate=97621 (inst/sec) elapsed = 0:0:30:32 / Thu Apr 12 22:19:32 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(5,2,0) tid=(2,7,0)
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2109000  inst.: 178966044 (ipc=84.9) sim_rate=97635 (inst/sec) elapsed = 0:0:30:33 / Thu Apr 12 22:19:33 2018
GPGPU-Sim uArch: cycles simulated: 2110000  inst.: 179051633 (ipc=84.9) sim_rate=97629 (inst/sec) elapsed = 0:0:30:34 / Thu Apr 12 22:19:34 2018
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2111500  inst.: 179178944 (ipc=84.9) sim_rate=97645 (inst/sec) elapsed = 0:0:30:35 / Thu Apr 12 22:19:35 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2112500  inst.: 179265540 (ipc=84.9) sim_rate=97639 (inst/sec) elapsed = 0:0:30:36 / Thu Apr 12 22:19:36 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2114000  inst.: 179379813 (ipc=84.9) sim_rate=97648 (inst/sec) elapsed = 0:0:30:37 / Thu Apr 12 22:19:37 2018
GPGPU-Sim uArch: cycles simulated: 2115000  inst.: 179453816 (ipc=84.8) sim_rate=97635 (inst/sec) elapsed = 0:0:30:38 / Thu Apr 12 22:19:38 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(5,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2116500  inst.: 179581536 (ipc=84.8) sim_rate=97651 (inst/sec) elapsed = 0:0:30:39 / Thu Apr 12 22:19:39 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(6,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2117500  inst.: 179668882 (ipc=84.8) sim_rate=97646 (inst/sec) elapsed = 0:0:30:40 / Thu Apr 12 22:19:40 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(8,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2118500  inst.: 179759813 (ipc=84.9) sim_rate=97642 (inst/sec) elapsed = 0:0:30:41 / Thu Apr 12 22:19:41 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(0,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2120000  inst.: 179879332 (ipc=84.8) sim_rate=97654 (inst/sec) elapsed = 0:0:30:42 / Thu Apr 12 22:19:42 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(8,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2121000  inst.: 179952074 (ipc=84.8) sim_rate=97640 (inst/sec) elapsed = 0:0:30:43 / Thu Apr 12 22:19:43 2018
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(4,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2122500  inst.: 180071504 (ipc=84.8) sim_rate=97652 (inst/sec) elapsed = 0:0:30:44 / Thu Apr 12 22:19:44 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2124000  inst.: 180198773 (ipc=84.8) sim_rate=97668 (inst/sec) elapsed = 0:0:30:45 / Thu Apr 12 22:19:45 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2125000  inst.: 180287851 (ipc=84.8) sim_rate=97664 (inst/sec) elapsed = 0:0:30:46 / Thu Apr 12 22:19:46 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(6,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2126500  inst.: 180397694 (ipc=84.8) sim_rate=97670 (inst/sec) elapsed = 0:0:30:47 / Thu Apr 12 22:19:47 2018
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(0,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2127500  inst.: 180476440 (ipc=84.8) sim_rate=97660 (inst/sec) elapsed = 0:0:30:48 / Thu Apr 12 22:19:48 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(6,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2129000  inst.: 180600374 (ipc=84.8) sim_rate=97674 (inst/sec) elapsed = 0:0:30:49 / Thu Apr 12 22:19:49 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2130000  inst.: 180669520 (ipc=84.8) sim_rate=97659 (inst/sec) elapsed = 0:0:30:50 / Thu Apr 12 22:19:50 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(0,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2131500  inst.: 180797060 (ipc=84.8) sim_rate=97675 (inst/sec) elapsed = 0:0:30:51 / Thu Apr 12 22:19:51 2018
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(7,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2132500  inst.: 180882811 (ipc=84.8) sim_rate=97668 (inst/sec) elapsed = 0:0:30:52 / Thu Apr 12 22:19:52 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(6,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2133500  inst.: 180958379 (ipc=84.8) sim_rate=97656 (inst/sec) elapsed = 0:0:30:53 / Thu Apr 12 22:19:53 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(8,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2135000  inst.: 181084281 (ipc=84.8) sim_rate=97672 (inst/sec) elapsed = 0:0:30:54 / Thu Apr 12 22:19:54 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2136500  inst.: 181196725 (ipc=84.8) sim_rate=97680 (inst/sec) elapsed = 0:0:30:55 / Thu Apr 12 22:19:55 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(2,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2137500  inst.: 181275054 (ipc=84.8) sim_rate=97669 (inst/sec) elapsed = 0:0:30:56 / Thu Apr 12 22:19:56 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2138500  inst.: 181350557 (ipc=84.8) sim_rate=97657 (inst/sec) elapsed = 0:0:30:57 / Thu Apr 12 22:19:57 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2140000  inst.: 181471246 (ipc=84.8) sim_rate=97670 (inst/sec) elapsed = 0:0:30:58 / Thu Apr 12 22:19:58 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2141000  inst.: 181552245 (ipc=84.8) sim_rate=97661 (inst/sec) elapsed = 0:0:30:59 / Thu Apr 12 22:19:59 2018
GPGPU-Sim uArch: cycles simulated: 2142000  inst.: 181625015 (ipc=84.8) sim_rate=97647 (inst/sec) elapsed = 0:0:31:00 / Thu Apr 12 22:20:00 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(4,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2143000  inst.: 181708761 (ipc=84.8) sim_rate=97640 (inst/sec) elapsed = 0:0:31:01 / Thu Apr 12 22:20:01 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2144000  inst.: 181788153 (ipc=84.8) sim_rate=97630 (inst/sec) elapsed = 0:0:31:02 / Thu Apr 12 22:20:02 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2145500  inst.: 181913925 (ipc=84.8) sim_rate=97645 (inst/sec) elapsed = 0:0:31:03 / Thu Apr 12 22:20:03 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(0,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2146500  inst.: 181995457 (ipc=84.8) sim_rate=97637 (inst/sec) elapsed = 0:0:31:04 / Thu Apr 12 22:20:04 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(2,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2147500  inst.: 182074332 (ipc=84.8) sim_rate=97626 (inst/sec) elapsed = 0:0:31:05 / Thu Apr 12 22:20:05 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2148500  inst.: 182150851 (ipc=84.8) sim_rate=97615 (inst/sec) elapsed = 0:0:31:06 / Thu Apr 12 22:20:06 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2150000  inst.: 182273704 (ipc=84.8) sim_rate=97629 (inst/sec) elapsed = 0:0:31:07 / Thu Apr 12 22:20:07 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(5,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2151000  inst.: 182350551 (ipc=84.8) sim_rate=97618 (inst/sec) elapsed = 0:0:31:08 / Thu Apr 12 22:20:08 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(8,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2152000  inst.: 182433270 (ipc=84.8) sim_rate=97610 (inst/sec) elapsed = 0:0:31:09 / Thu Apr 12 22:20:09 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2153500  inst.: 182560316 (ipc=84.8) sim_rate=97625 (inst/sec) elapsed = 0:0:31:10 / Thu Apr 12 22:20:10 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(3,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2154500  inst.: 182644184 (ipc=84.8) sim_rate=97618 (inst/sec) elapsed = 0:0:31:11 / Thu Apr 12 22:20:11 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2156000  inst.: 182763175 (ipc=84.8) sim_rate=97629 (inst/sec) elapsed = 0:0:31:12 / Thu Apr 12 22:20:12 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(3,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2157000  inst.: 182850410 (ipc=84.8) sim_rate=97624 (inst/sec) elapsed = 0:0:31:13 / Thu Apr 12 22:20:13 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2158000  inst.: 182939309 (ipc=84.8) sim_rate=97619 (inst/sec) elapsed = 0:0:31:14 / Thu Apr 12 22:20:14 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2159000  inst.: 183017183 (ipc=84.8) sim_rate=97609 (inst/sec) elapsed = 0:0:31:15 / Thu Apr 12 22:20:15 2018
GPGPU-Sim uArch: cycles simulated: 2160000  inst.: 183105156 (ipc=84.8) sim_rate=97604 (inst/sec) elapsed = 0:0:31:16 / Thu Apr 12 22:20:16 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(8,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2161500  inst.: 183218759 (ipc=84.8) sim_rate=97612 (inst/sec) elapsed = 0:0:31:17 / Thu Apr 12 22:20:17 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2162500  inst.: 183311514 (ipc=84.8) sim_rate=97609 (inst/sec) elapsed = 0:0:31:18 / Thu Apr 12 22:20:18 2018
GPGPU-Sim uArch: cycles simulated: 2163500  inst.: 183385971 (ipc=84.8) sim_rate=97597 (inst/sec) elapsed = 0:0:31:19 / Thu Apr 12 22:20:19 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2165000  inst.: 183512826 (ipc=84.8) sim_rate=97613 (inst/sec) elapsed = 0:0:31:20 / Thu Apr 12 22:20:20 2018
GPGPU-Sim uArch: cycles simulated: 2166000  inst.: 183598020 (ipc=84.8) sim_rate=97606 (inst/sec) elapsed = 0:0:31:21 / Thu Apr 12 22:20:21 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(6,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2167000  inst.: 183685909 (ipc=84.8) sim_rate=97601 (inst/sec) elapsed = 0:0:31:22 / Thu Apr 12 22:20:22 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2168000  inst.: 183763371 (ipc=84.8) sim_rate=97590 (inst/sec) elapsed = 0:0:31:23 / Thu Apr 12 22:20:23 2018
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2169500  inst.: 183887959 (ipc=84.8) sim_rate=97605 (inst/sec) elapsed = 0:0:31:24 / Thu Apr 12 22:20:24 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2170500  inst.: 183973199 (ipc=84.8) sim_rate=97598 (inst/sec) elapsed = 0:0:31:25 / Thu Apr 12 22:20:25 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2172000  inst.: 184098509 (ipc=84.8) sim_rate=97613 (inst/sec) elapsed = 0:0:31:26 / Thu Apr 12 22:20:26 2018
GPGPU-Sim uArch: cycles simulated: 2173000  inst.: 184179262 (ipc=84.8) sim_rate=97604 (inst/sec) elapsed = 0:0:31:27 / Thu Apr 12 22:20:27 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(2,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2174000  inst.: 184262599 (ipc=84.8) sim_rate=97596 (inst/sec) elapsed = 0:0:31:28 / Thu Apr 12 22:20:28 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2175500  inst.: 184386787 (ipc=84.8) sim_rate=97610 (inst/sec) elapsed = 0:0:31:29 / Thu Apr 12 22:20:29 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2176500  inst.: 184464478 (ipc=84.8) sim_rate=97600 (inst/sec) elapsed = 0:0:31:30 / Thu Apr 12 22:20:30 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(8,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2178000  inst.: 184581138 (ipc=84.7) sim_rate=97610 (inst/sec) elapsed = 0:0:31:31 / Thu Apr 12 22:20:31 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(0,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2179500  inst.: 184707162 (ipc=84.7) sim_rate=97625 (inst/sec) elapsed = 0:0:31:32 / Thu Apr 12 22:20:32 2018
GPGPU-Sim uArch: cycles simulated: 2180500  inst.: 184787581 (ipc=84.7) sim_rate=97616 (inst/sec) elapsed = 0:0:31:33 / Thu Apr 12 22:20:33 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2181500  inst.: 184869505 (ipc=84.7) sim_rate=97607 (inst/sec) elapsed = 0:0:31:34 / Thu Apr 12 22:20:34 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2183000  inst.: 184993009 (ipc=84.7) sim_rate=97621 (inst/sec) elapsed = 0:0:31:35 / Thu Apr 12 22:20:35 2018
GPGPU-Sim uArch: cycles simulated: 2184000  inst.: 185071100 (ipc=84.7) sim_rate=97611 (inst/sec) elapsed = 0:0:31:36 / Thu Apr 12 22:20:36 2018
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(2,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2185500  inst.: 185203111 (ipc=84.7) sim_rate=97629 (inst/sec) elapsed = 0:0:31:37 / Thu Apr 12 22:20:37 2018
GPGPU-Sim uArch: cycles simulated: 2186500  inst.: 185278005 (ipc=84.7) sim_rate=97617 (inst/sec) elapsed = 0:0:31:38 / Thu Apr 12 22:20:38 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(4,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2188000  inst.: 185402476 (ipc=84.7) sim_rate=97631 (inst/sec) elapsed = 0:0:31:39 / Thu Apr 12 22:20:39 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2189000  inst.: 185483447 (ipc=84.7) sim_rate=97622 (inst/sec) elapsed = 0:0:31:40 / Thu Apr 12 22:20:40 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(5,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2190500  inst.: 185605532 (ipc=84.7) sim_rate=97635 (inst/sec) elapsed = 0:0:31:41 / Thu Apr 12 22:20:41 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(6,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2191500  inst.: 185686650 (ipc=84.7) sim_rate=97627 (inst/sec) elapsed = 0:0:31:42 / Thu Apr 12 22:20:42 2018
GPGPU-Sim uArch: cycles simulated: 2192500  inst.: 185770057 (ipc=84.7) sim_rate=97619 (inst/sec) elapsed = 0:0:31:43 / Thu Apr 12 22:20:43 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2194000  inst.: 185899288 (ipc=84.7) sim_rate=97636 (inst/sec) elapsed = 0:0:31:44 / Thu Apr 12 22:20:44 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(1,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2195000  inst.: 185977915 (ipc=84.7) sim_rate=97626 (inst/sec) elapsed = 0:0:31:45 / Thu Apr 12 22:20:45 2018
GPGPU-Sim uArch: cycles simulated: 2196000  inst.: 186056143 (ipc=84.7) sim_rate=97616 (inst/sec) elapsed = 0:0:31:46 / Thu Apr 12 22:20:46 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2197000  inst.: 186128542 (ipc=84.7) sim_rate=97602 (inst/sec) elapsed = 0:0:31:47 / Thu Apr 12 22:20:47 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2198500  inst.: 186254968 (ipc=84.7) sim_rate=97617 (inst/sec) elapsed = 0:0:31:48 / Thu Apr 12 22:20:48 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(5,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2199500  inst.: 186328542 (ipc=84.7) sim_rate=97605 (inst/sec) elapsed = 0:0:31:49 / Thu Apr 12 22:20:49 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(1,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2200500  inst.: 186402530 (ipc=84.7) sim_rate=97592 (inst/sec) elapsed = 0:0:31:50 / Thu Apr 12 22:20:50 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2202000  inst.: 186524818 (ipc=84.7) sim_rate=97605 (inst/sec) elapsed = 0:0:31:51 / Thu Apr 12 22:20:51 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2203000  inst.: 186600198 (ipc=84.7) sim_rate=97594 (inst/sec) elapsed = 0:0:31:52 / Thu Apr 12 22:20:52 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2204000  inst.: 186685248 (ipc=84.7) sim_rate=97587 (inst/sec) elapsed = 0:0:31:53 / Thu Apr 12 22:20:53 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(6,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2205000  inst.: 186768536 (ipc=84.7) sim_rate=97580 (inst/sec) elapsed = 0:0:31:54 / Thu Apr 12 22:20:54 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2206500  inst.: 186885434 (ipc=84.7) sim_rate=97590 (inst/sec) elapsed = 0:0:31:55 / Thu Apr 12 22:20:55 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(4,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2207500  inst.: 186971410 (ipc=84.7) sim_rate=97584 (inst/sec) elapsed = 0:0:31:56 / Thu Apr 12 22:20:56 2018
GPGPU-Sim uArch: cycles simulated: 2208500  inst.: 187048155 (ipc=84.7) sim_rate=97573 (inst/sec) elapsed = 0:0:31:57 / Thu Apr 12 22:20:57 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2209500  inst.: 187127456 (ipc=84.7) sim_rate=97563 (inst/sec) elapsed = 0:0:31:58 / Thu Apr 12 22:20:58 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2211000  inst.: 187238152 (ipc=84.7) sim_rate=97570 (inst/sec) elapsed = 0:0:31:59 / Thu Apr 12 22:20:59 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(5,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2212000  inst.: 187314117 (ipc=84.7) sim_rate=97559 (inst/sec) elapsed = 0:0:32:00 / Thu Apr 12 22:21:00 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2213000  inst.: 187388062 (ipc=84.7) sim_rate=97547 (inst/sec) elapsed = 0:0:32:01 / Thu Apr 12 22:21:01 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2214500  inst.: 187514635 (ipc=84.7) sim_rate=97562 (inst/sec) elapsed = 0:0:32:02 / Thu Apr 12 22:21:02 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2215500  inst.: 187592470 (ipc=84.7) sim_rate=97551 (inst/sec) elapsed = 0:0:32:03 / Thu Apr 12 22:21:03 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(4,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2216500  inst.: 187670379 (ipc=84.7) sim_rate=97541 (inst/sec) elapsed = 0:0:32:04 / Thu Apr 12 22:21:04 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(1,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2218000  inst.: 187771269 (ipc=84.7) sim_rate=97543 (inst/sec) elapsed = 0:0:32:05 / Thu Apr 12 22:21:05 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(6,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2219500  inst.: 187886065 (ipc=84.7) sim_rate=97552 (inst/sec) elapsed = 0:0:32:06 / Thu Apr 12 22:21:06 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(3,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2220500  inst.: 187967733 (ipc=84.7) sim_rate=97544 (inst/sec) elapsed = 0:0:32:07 / Thu Apr 12 22:21:07 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2221500  inst.: 188050792 (ipc=84.7) sim_rate=97536 (inst/sec) elapsed = 0:0:32:08 / Thu Apr 12 22:21:08 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2223000  inst.: 188170795 (ipc=84.6) sim_rate=97548 (inst/sec) elapsed = 0:0:32:09 / Thu Apr 12 22:21:09 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2224000  inst.: 188243570 (ipc=84.6) sim_rate=97535 (inst/sec) elapsed = 0:0:32:10 / Thu Apr 12 22:21:10 2018
GPGPU-Sim uArch: cycles simulated: 2225000  inst.: 188322952 (ipc=84.6) sim_rate=97526 (inst/sec) elapsed = 0:0:32:11 / Thu Apr 12 22:21:11 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(2,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(7,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2226500  inst.: 188443380 (ipc=84.6) sim_rate=97537 (inst/sec) elapsed = 0:0:32:12 / Thu Apr 12 22:21:12 2018
GPGPU-Sim uArch: cycles simulated: 2227500  inst.: 188527953 (ipc=84.6) sim_rate=97531 (inst/sec) elapsed = 0:0:32:13 / Thu Apr 12 22:21:13 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(1,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2228500  inst.: 188616499 (ipc=84.6) sim_rate=97526 (inst/sec) elapsed = 0:0:32:14 / Thu Apr 12 22:21:14 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(0,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2229500  inst.: 188695393 (ipc=84.6) sim_rate=97516 (inst/sec) elapsed = 0:0:32:15 / Thu Apr 12 22:21:15 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2231000  inst.: 188807423 (ipc=84.6) sim_rate=97524 (inst/sec) elapsed = 0:0:32:16 / Thu Apr 12 22:21:16 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2232500  inst.: 188914584 (ipc=84.6) sim_rate=97529 (inst/sec) elapsed = 0:0:32:17 / Thu Apr 12 22:21:17 2018
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2233500  inst.: 188991415 (ipc=84.6) sim_rate=97518 (inst/sec) elapsed = 0:0:32:18 / Thu Apr 12 22:21:18 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2235000  inst.: 189113396 (ipc=84.6) sim_rate=97531 (inst/sec) elapsed = 0:0:32:19 / Thu Apr 12 22:21:19 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2236000  inst.: 189190171 (ipc=84.6) sim_rate=97520 (inst/sec) elapsed = 0:0:32:20 / Thu Apr 12 22:21:20 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2237500  inst.: 189317066 (ipc=84.6) sim_rate=97535 (inst/sec) elapsed = 0:0:32:21 / Thu Apr 12 22:21:21 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2238500  inst.: 189393603 (ipc=84.6) sim_rate=97525 (inst/sec) elapsed = 0:0:32:22 / Thu Apr 12 22:21:22 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(4,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2239500  inst.: 189471268 (ipc=84.6) sim_rate=97514 (inst/sec) elapsed = 0:0:32:23 / Thu Apr 12 22:21:23 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(4,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2241000  inst.: 189588161 (ipc=84.6) sim_rate=97524 (inst/sec) elapsed = 0:0:32:24 / Thu Apr 12 22:21:24 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2242000  inst.: 189672074 (ipc=84.6) sim_rate=97517 (inst/sec) elapsed = 0:0:32:25 / Thu Apr 12 22:21:25 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2243500  inst.: 189786306 (ipc=84.6) sim_rate=97526 (inst/sec) elapsed = 0:0:32:26 / Thu Apr 12 22:21:26 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2244500  inst.: 189864923 (ipc=84.6) sim_rate=97516 (inst/sec) elapsed = 0:0:32:27 / Thu Apr 12 22:21:27 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2245500  inst.: 189940519 (ipc=84.6) sim_rate=97505 (inst/sec) elapsed = 0:0:32:28 / Thu Apr 12 22:21:28 2018
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(6,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2247000  inst.: 190060094 (ipc=84.6) sim_rate=97516 (inst/sec) elapsed = 0:0:32:29 / Thu Apr 12 22:21:29 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(6,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2248000  inst.: 190145233 (ipc=84.6) sim_rate=97510 (inst/sec) elapsed = 0:0:32:30 / Thu Apr 12 22:21:30 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(4,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2249000  inst.: 190229343 (ipc=84.6) sim_rate=97503 (inst/sec) elapsed = 0:0:32:31 / Thu Apr 12 22:21:31 2018
GPGPU-Sim uArch: cycles simulated: 2250000  inst.: 190303405 (ipc=84.6) sim_rate=97491 (inst/sec) elapsed = 0:0:32:32 / Thu Apr 12 22:21:32 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2251500  inst.: 190430428 (ipc=84.6) sim_rate=97506 (inst/sec) elapsed = 0:0:32:33 / Thu Apr 12 22:21:33 2018
GPGPU-Sim uArch: cycles simulated: 2252500  inst.: 190500005 (ipc=84.6) sim_rate=97492 (inst/sec) elapsed = 0:0:32:34 / Thu Apr 12 22:21:34 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2254000  inst.: 190617581 (ipc=84.6) sim_rate=97502 (inst/sec) elapsed = 0:0:32:35 / Thu Apr 12 22:21:35 2018
GPGPU-Sim uArch: cycles simulated: 2255000  inst.: 190700038 (ipc=84.6) sim_rate=97494 (inst/sec) elapsed = 0:0:32:36 / Thu Apr 12 22:21:36 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2256000  inst.: 190779956 (ipc=84.6) sim_rate=97485 (inst/sec) elapsed = 0:0:32:37 / Thu Apr 12 22:21:37 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2257500  inst.: 190887878 (ipc=84.6) sim_rate=97491 (inst/sec) elapsed = 0:0:32:38 / Thu Apr 12 22:21:38 2018
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(0,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2258500  inst.: 190965129 (ipc=84.6) sim_rate=97480 (inst/sec) elapsed = 0:0:32:39 / Thu Apr 12 22:21:39 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(4,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2260000  inst.: 191078414 (ipc=84.5) sim_rate=97488 (inst/sec) elapsed = 0:0:32:40 / Thu Apr 12 22:21:40 2018
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2261000  inst.: 191156991 (ipc=84.5) sim_rate=97479 (inst/sec) elapsed = 0:0:32:41 / Thu Apr 12 22:21:41 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2262500  inst.: 191261694 (ipc=84.5) sim_rate=97483 (inst/sec) elapsed = 0:0:32:42 / Thu Apr 12 22:21:42 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2263500  inst.: 191347319 (ipc=84.5) sim_rate=97476 (inst/sec) elapsed = 0:0:32:43 / Thu Apr 12 22:21:43 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2265000  inst.: 191455496 (ipc=84.5) sim_rate=97482 (inst/sec) elapsed = 0:0:32:44 / Thu Apr 12 22:21:44 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(8,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2266000  inst.: 191530376 (ipc=84.5) sim_rate=97470 (inst/sec) elapsed = 0:0:32:45 / Thu Apr 12 22:21:45 2018
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2267000  inst.: 191601689 (ipc=84.5) sim_rate=97457 (inst/sec) elapsed = 0:0:32:46 / Thu Apr 12 22:21:46 2018
GPGPU-Sim uArch: cycles simulated: 2268000  inst.: 191678696 (ipc=84.5) sim_rate=97447 (inst/sec) elapsed = 0:0:32:47 / Thu Apr 12 22:21:47 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(3,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2269500  inst.: 191790825 (ipc=84.5) sim_rate=97454 (inst/sec) elapsed = 0:0:32:48 / Thu Apr 12 22:21:48 2018
GPGPU-Sim uArch: cycles simulated: 2270500  inst.: 191871496 (ipc=84.5) sim_rate=97446 (inst/sec) elapsed = 0:0:32:49 / Thu Apr 12 22:21:49 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2271500  inst.: 191947747 (ipc=84.5) sim_rate=97435 (inst/sec) elapsed = 0:0:32:50 / Thu Apr 12 22:21:50 2018
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2272500  inst.: 192022225 (ipc=84.5) sim_rate=97423 (inst/sec) elapsed = 0:0:32:51 / Thu Apr 12 22:21:51 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2273500  inst.: 192095645 (ipc=84.5) sim_rate=97411 (inst/sec) elapsed = 0:0:32:52 / Thu Apr 12 22:21:52 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2275000  inst.: 192201962 (ipc=84.5) sim_rate=97416 (inst/sec) elapsed = 0:0:32:53 / Thu Apr 12 22:21:53 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2276500  inst.: 192314521 (ipc=84.5) sim_rate=97423 (inst/sec) elapsed = 0:0:32:54 / Thu Apr 12 22:21:54 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2277500  inst.: 192390145 (ipc=84.5) sim_rate=97412 (inst/sec) elapsed = 0:0:32:55 / Thu Apr 12 22:21:55 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2279000  inst.: 192504280 (ipc=84.5) sim_rate=97421 (inst/sec) elapsed = 0:0:32:56 / Thu Apr 12 22:21:56 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(2,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2280000  inst.: 192580871 (ipc=84.5) sim_rate=97410 (inst/sec) elapsed = 0:0:32:57 / Thu Apr 12 22:21:57 2018
GPGPU-Sim uArch: cycles simulated: 2281000  inst.: 192646099 (ipc=84.5) sim_rate=97394 (inst/sec) elapsed = 0:0:32:58 / Thu Apr 12 22:21:58 2018
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2282500  inst.: 192760983 (ipc=84.5) sim_rate=97403 (inst/sec) elapsed = 0:0:32:59 / Thu Apr 12 22:21:59 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2283500  inst.: 192832277 (ipc=84.4) sim_rate=97390 (inst/sec) elapsed = 0:0:33:00 / Thu Apr 12 22:22:00 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2285000  inst.: 192941158 (ipc=84.4) sim_rate=97395 (inst/sec) elapsed = 0:0:33:01 / Thu Apr 12 22:22:01 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2286000  inst.: 193011781 (ipc=84.4) sim_rate=97382 (inst/sec) elapsed = 0:0:33:02 / Thu Apr 12 22:22:02 2018
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2287000  inst.: 193081873 (ipc=84.4) sim_rate=97368 (inst/sec) elapsed = 0:0:33:03 / Thu Apr 12 22:22:03 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2288500  inst.: 193189214 (ipc=84.4) sim_rate=97373 (inst/sec) elapsed = 0:0:33:04 / Thu Apr 12 22:22:04 2018
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(5,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2290000  inst.: 193296496 (ipc=84.4) sim_rate=97378 (inst/sec) elapsed = 0:0:33:05 / Thu Apr 12 22:22:05 2018
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2291000  inst.: 193373382 (ipc=84.4) sim_rate=97368 (inst/sec) elapsed = 0:0:33:06 / Thu Apr 12 22:22:06 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2292500  inst.: 193483548 (ipc=84.4) sim_rate=97374 (inst/sec) elapsed = 0:0:33:07 / Thu Apr 12 22:22:07 2018
GPGPU-Sim uArch: cycles simulated: 2293500  inst.: 193547474 (ipc=84.4) sim_rate=97357 (inst/sec) elapsed = 0:0:33:08 / Thu Apr 12 22:22:08 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2295000  inst.: 193662107 (ipc=84.4) sim_rate=97366 (inst/sec) elapsed = 0:0:33:09 / Thu Apr 12 22:22:09 2018
GPGPU-Sim uArch: cycles simulated: 2296000  inst.: 193736676 (ipc=84.4) sim_rate=97355 (inst/sec) elapsed = 0:0:33:10 / Thu Apr 12 22:22:10 2018
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2297500  inst.: 193844079 (ipc=84.4) sim_rate=97360 (inst/sec) elapsed = 0:0:33:11 / Thu Apr 12 22:22:11 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(6,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2298500  inst.: 193912676 (ipc=84.4) sim_rate=97345 (inst/sec) elapsed = 0:0:33:12 / Thu Apr 12 22:22:12 2018
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2300000  inst.: 194021265 (ipc=84.4) sim_rate=97351 (inst/sec) elapsed = 0:0:33:13 / Thu Apr 12 22:22:13 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(6,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2301000  inst.: 194104207 (ipc=84.4) sim_rate=97344 (inst/sec) elapsed = 0:0:33:14 / Thu Apr 12 22:22:14 2018
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2302500  inst.: 194215148 (ipc=84.3) sim_rate=97350 (inst/sec) elapsed = 0:0:33:15 / Thu Apr 12 22:22:15 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2303500  inst.: 194283868 (ipc=84.3) sim_rate=97336 (inst/sec) elapsed = 0:0:33:16 / Thu Apr 12 22:22:16 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2305000  inst.: 194389709 (ipc=84.3) sim_rate=97340 (inst/sec) elapsed = 0:0:33:17 / Thu Apr 12 22:22:17 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(0,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2306000  inst.: 194467527 (ipc=84.3) sim_rate=97331 (inst/sec) elapsed = 0:0:33:18 / Thu Apr 12 22:22:18 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2307500  inst.: 194588031 (ipc=84.3) sim_rate=97342 (inst/sec) elapsed = 0:0:33:19 / Thu Apr 12 22:22:19 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(4,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2308500  inst.: 194662869 (ipc=84.3) sim_rate=97331 (inst/sec) elapsed = 0:0:33:20 / Thu Apr 12 22:22:20 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(5,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2310000  inst.: 194766392 (ipc=84.3) sim_rate=97334 (inst/sec) elapsed = 0:0:33:21 / Thu Apr 12 22:22:21 2018
GPGPU-Sim uArch: cycles simulated: 2311000  inst.: 194840757 (ipc=84.3) sim_rate=97323 (inst/sec) elapsed = 0:0:33:22 / Thu Apr 12 22:22:22 2018
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2312000  inst.: 194920754 (ipc=84.3) sim_rate=97314 (inst/sec) elapsed = 0:0:33:23 / Thu Apr 12 22:22:23 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2313500  inst.: 195031694 (ipc=84.3) sim_rate=97321 (inst/sec) elapsed = 0:0:33:24 / Thu Apr 12 22:22:24 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2314500  inst.: 195099999 (ipc=84.3) sim_rate=97306 (inst/sec) elapsed = 0:0:33:25 / Thu Apr 12 22:22:25 2018
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2316000  inst.: 195220066 (ipc=84.3) sim_rate=97318 (inst/sec) elapsed = 0:0:33:26 / Thu Apr 12 22:22:26 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2317000  inst.: 195300648 (ipc=84.3) sim_rate=97309 (inst/sec) elapsed = 0:0:33:27 / Thu Apr 12 22:22:27 2018
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2318000  inst.: 195378713 (ipc=84.3) sim_rate=97300 (inst/sec) elapsed = 0:0:33:28 / Thu Apr 12 22:22:28 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2319500  inst.: 195499921 (ipc=84.3) sim_rate=97312 (inst/sec) elapsed = 0:0:33:29 / Thu Apr 12 22:22:29 2018
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2320500  inst.: 195579496 (ipc=84.3) sim_rate=97303 (inst/sec) elapsed = 0:0:33:30 / Thu Apr 12 22:22:30 2018
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2322000  inst.: 195703561 (ipc=84.3) sim_rate=97316 (inst/sec) elapsed = 0:0:33:31 / Thu Apr 12 22:22:31 2018
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2323000  inst.: 195777198 (ipc=84.3) sim_rate=97304 (inst/sec) elapsed = 0:0:33:32 / Thu Apr 12 22:22:32 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2324000  inst.: 195853569 (ipc=84.3) sim_rate=97294 (inst/sec) elapsed = 0:0:33:33 / Thu Apr 12 22:22:33 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(0,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2325500  inst.: 195971529 (ipc=84.3) sim_rate=97304 (inst/sec) elapsed = 0:0:33:34 / Thu Apr 12 22:22:34 2018
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2326500  inst.: 196054186 (ipc=84.3) sim_rate=97297 (inst/sec) elapsed = 0:0:33:35 / Thu Apr 12 22:22:35 2018
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2327500  inst.: 196127928 (ipc=84.3) sim_rate=97285 (inst/sec) elapsed = 0:0:33:36 / Thu Apr 12 22:22:36 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2329000  inst.: 196250458 (ipc=84.3) sim_rate=97298 (inst/sec) elapsed = 0:0:33:37 / Thu Apr 12 22:22:37 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(4,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2330000  inst.: 196325791 (ipc=84.3) sim_rate=97287 (inst/sec) elapsed = 0:0:33:38 / Thu Apr 12 22:22:38 2018
GPGPU-Sim uArch: cycles simulated: 2331000  inst.: 196393375 (ipc=84.3) sim_rate=97272 (inst/sec) elapsed = 0:0:33:39 / Thu Apr 12 22:22:39 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2332500  inst.: 196508704 (ipc=84.2) sim_rate=97281 (inst/sec) elapsed = 0:0:33:40 / Thu Apr 12 22:22:40 2018
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2333500  inst.: 196577414 (ipc=84.2) sim_rate=97267 (inst/sec) elapsed = 0:0:33:41 / Thu Apr 12 22:22:41 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2335000  inst.: 196695247 (ipc=84.2) sim_rate=97277 (inst/sec) elapsed = 0:0:33:42 / Thu Apr 12 22:22:42 2018
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2336500  inst.: 196802190 (ipc=84.2) sim_rate=97282 (inst/sec) elapsed = 0:0:33:43 / Thu Apr 12 22:22:43 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2337500  inst.: 196870020 (ipc=84.2) sim_rate=97267 (inst/sec) elapsed = 0:0:33:44 / Thu Apr 12 22:22:44 2018
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(6,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2338500  inst.: 196940138 (ipc=84.2) sim_rate=97254 (inst/sec) elapsed = 0:0:33:45 / Thu Apr 12 22:22:45 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2340000  inst.: 197052519 (ipc=84.2) sim_rate=97261 (inst/sec) elapsed = 0:0:33:46 / Thu Apr 12 22:22:46 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(4,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2341000  inst.: 197127574 (ipc=84.2) sim_rate=97250 (inst/sec) elapsed = 0:0:33:47 / Thu Apr 12 22:22:47 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(3,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2342500  inst.: 197236888 (ipc=84.2) sim_rate=97256 (inst/sec) elapsed = 0:0:33:48 / Thu Apr 12 22:22:48 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(6,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2343500  inst.: 197317210 (ipc=84.2) sim_rate=97248 (inst/sec) elapsed = 0:0:33:49 / Thu Apr 12 22:22:49 2018
GPGPU-Sim uArch: cycles simulated: 2344500  inst.: 197393869 (ipc=84.2) sim_rate=97238 (inst/sec) elapsed = 0:0:33:50 / Thu Apr 12 22:22:50 2018
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2346000  inst.: 197500647 (ipc=84.2) sim_rate=97243 (inst/sec) elapsed = 0:0:33:51 / Thu Apr 12 22:22:51 2018
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(3,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2347500  inst.: 197602484 (ipc=84.2) sim_rate=97245 (inst/sec) elapsed = 0:0:33:52 / Thu Apr 12 22:22:52 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2349000  inst.: 197711281 (ipc=84.2) sim_rate=97250 (inst/sec) elapsed = 0:0:33:53 / Thu Apr 12 22:22:53 2018
GPGPU-Sim uArch: cycles simulated: 2350000  inst.: 197786491 (ipc=84.2) sim_rate=97240 (inst/sec) elapsed = 0:0:33:54 / Thu Apr 12 22:22:54 2018
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2351500  inst.: 197892334 (ipc=84.2) sim_rate=97244 (inst/sec) elapsed = 0:0:33:55 / Thu Apr 12 22:22:55 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(2,5,0) tid=(5,1,0)
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(4,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2353000  inst.: 198004710 (ipc=84.1) sim_rate=97251 (inst/sec) elapsed = 0:0:33:56 / Thu Apr 12 22:22:56 2018
GPGPU-Sim uArch: cycles simulated: 2354000  inst.: 198072232 (ipc=84.1) sim_rate=97237 (inst/sec) elapsed = 0:0:33:57 / Thu Apr 12 22:22:57 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(0,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2355500  inst.: 198184383 (ipc=84.1) sim_rate=97244 (inst/sec) elapsed = 0:0:33:58 / Thu Apr 12 22:22:58 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2357000  inst.: 198283211 (ipc=84.1) sim_rate=97245 (inst/sec) elapsed = 0:0:33:59 / Thu Apr 12 22:22:59 2018
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2358000  inst.: 198349300 (ipc=84.1) sim_rate=97230 (inst/sec) elapsed = 0:0:34:00 / Thu Apr 12 22:23:00 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2359500  inst.: 198455375 (ipc=84.1) sim_rate=97234 (inst/sec) elapsed = 0:0:34:01 / Thu Apr 12 22:23:01 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2361000  inst.: 198567845 (ipc=84.1) sim_rate=97241 (inst/sec) elapsed = 0:0:34:02 / Thu Apr 12 22:23:02 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2362000  inst.: 198636087 (ipc=84.1) sim_rate=97227 (inst/sec) elapsed = 0:0:34:03 / Thu Apr 12 22:23:03 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(4,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2363500  inst.: 198742873 (ipc=84.1) sim_rate=97232 (inst/sec) elapsed = 0:0:34:04 / Thu Apr 12 22:23:04 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2364500  inst.: 198812145 (ipc=84.1) sim_rate=97218 (inst/sec) elapsed = 0:0:34:05 / Thu Apr 12 22:23:05 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(1,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2366000  inst.: 198917093 (ipc=84.1) sim_rate=97222 (inst/sec) elapsed = 0:0:34:06 / Thu Apr 12 22:23:06 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2367000  inst.: 198992517 (ipc=84.1) sim_rate=97211 (inst/sec) elapsed = 0:0:34:07 / Thu Apr 12 22:23:07 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2368500  inst.: 199106526 (ipc=84.1) sim_rate=97219 (inst/sec) elapsed = 0:0:34:08 / Thu Apr 12 22:23:08 2018
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2369500  inst.: 199177138 (ipc=84.1) sim_rate=97206 (inst/sec) elapsed = 0:0:34:09 / Thu Apr 12 22:23:09 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2371000  inst.: 199284144 (ipc=84.1) sim_rate=97211 (inst/sec) elapsed = 0:0:34:10 / Thu Apr 12 22:23:10 2018
GPGPU-Sim uArch: cycles simulated: 2372000  inst.: 199355648 (ipc=84.0) sim_rate=97199 (inst/sec) elapsed = 0:0:34:11 / Thu Apr 12 22:23:11 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2373500  inst.: 199465937 (ipc=84.0) sim_rate=97205 (inst/sec) elapsed = 0:0:34:12 / Thu Apr 12 22:23:12 2018
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(4,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2374500  inst.: 199543926 (ipc=84.0) sim_rate=97196 (inst/sec) elapsed = 0:0:34:13 / Thu Apr 12 22:23:13 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2376000  inst.: 199645886 (ipc=84.0) sim_rate=97198 (inst/sec) elapsed = 0:0:34:14 / Thu Apr 12 22:23:14 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2377500  inst.: 199758648 (ipc=84.0) sim_rate=97206 (inst/sec) elapsed = 0:0:34:15 / Thu Apr 12 22:23:15 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2379000  inst.: 199868044 (ipc=84.0) sim_rate=97212 (inst/sec) elapsed = 0:0:34:16 / Thu Apr 12 22:23:16 2018
GPGPU-Sim uArch: cycles simulated: 2380000  inst.: 199936705 (ipc=84.0) sim_rate=97198 (inst/sec) elapsed = 0:0:34:17 / Thu Apr 12 22:23:17 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(4,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2381500  inst.: 200041853 (ipc=84.0) sim_rate=97202 (inst/sec) elapsed = 0:0:34:18 / Thu Apr 12 22:23:18 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2383000  inst.: 200151445 (ipc=84.0) sim_rate=97208 (inst/sec) elapsed = 0:0:34:19 / Thu Apr 12 22:23:19 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2384000  inst.: 200229946 (ipc=84.0) sim_rate=97199 (inst/sec) elapsed = 0:0:34:20 / Thu Apr 12 22:23:20 2018
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(1,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2385500  inst.: 200346488 (ipc=84.0) sim_rate=97208 (inst/sec) elapsed = 0:0:34:21 / Thu Apr 12 22:23:21 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2386500  inst.: 200422952 (ipc=84.0) sim_rate=97198 (inst/sec) elapsed = 0:0:34:22 / Thu Apr 12 22:23:22 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2388000  inst.: 200538049 (ipc=84.0) sim_rate=97207 (inst/sec) elapsed = 0:0:34:23 / Thu Apr 12 22:23:23 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2389500  inst.: 200648653 (ipc=84.0) sim_rate=97213 (inst/sec) elapsed = 0:0:34:24 / Thu Apr 12 22:23:24 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2390500  inst.: 200716705 (ipc=84.0) sim_rate=97199 (inst/sec) elapsed = 0:0:34:25 / Thu Apr 12 22:23:25 2018
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2392000  inst.: 200824826 (ipc=84.0) sim_rate=97204 (inst/sec) elapsed = 0:0:34:26 / Thu Apr 12 22:23:26 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2393500  inst.: 200934349 (ipc=84.0) sim_rate=97210 (inst/sec) elapsed = 0:0:34:27 / Thu Apr 12 22:23:27 2018
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2394500  inst.: 201009148 (ipc=83.9) sim_rate=97199 (inst/sec) elapsed = 0:0:34:28 / Thu Apr 12 22:23:28 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2396000  inst.: 201130374 (ipc=83.9) sim_rate=97211 (inst/sec) elapsed = 0:0:34:29 / Thu Apr 12 22:23:29 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2397000  inst.: 201208690 (ipc=83.9) sim_rate=97202 (inst/sec) elapsed = 0:0:34:30 / Thu Apr 12 22:23:30 2018
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(8,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2398000  inst.: 201288734 (ipc=83.9) sim_rate=97193 (inst/sec) elapsed = 0:0:34:31 / Thu Apr 12 22:23:31 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2399500  inst.: 201408172 (ipc=83.9) sim_rate=97204 (inst/sec) elapsed = 0:0:34:32 / Thu Apr 12 22:23:32 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2400500  inst.: 201484751 (ipc=83.9) sim_rate=97194 (inst/sec) elapsed = 0:0:34:33 / Thu Apr 12 22:23:33 2018
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(2,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2402000  inst.: 201593402 (ipc=83.9) sim_rate=97200 (inst/sec) elapsed = 0:0:34:34 / Thu Apr 12 22:23:34 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2403500  inst.: 201695076 (ipc=83.9) sim_rate=97202 (inst/sec) elapsed = 0:0:34:35 / Thu Apr 12 22:23:35 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(2,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2404500  inst.: 201766142 (ipc=83.9) sim_rate=97189 (inst/sec) elapsed = 0:0:34:36 / Thu Apr 12 22:23:36 2018
GPGPU-Sim uArch: cycles simulated: 2405500  inst.: 201830124 (ipc=83.9) sim_rate=97173 (inst/sec) elapsed = 0:0:34:37 / Thu Apr 12 22:23:37 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2407000  inst.: 201950866 (ipc=83.9) sim_rate=97185 (inst/sec) elapsed = 0:0:34:38 / Thu Apr 12 22:23:38 2018
GPGPU-Sim uArch: cycles simulated: 2408000  inst.: 202024040 (ipc=83.9) sim_rate=97173 (inst/sec) elapsed = 0:0:34:39 / Thu Apr 12 22:23:39 2018
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(1,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2409500  inst.: 202137319 (ipc=83.9) sim_rate=97181 (inst/sec) elapsed = 0:0:34:40 / Thu Apr 12 22:23:40 2018
GPGPU-Sim uArch: cycles simulated: 2410500  inst.: 202211940 (ipc=83.9) sim_rate=97170 (inst/sec) elapsed = 0:0:34:41 / Thu Apr 12 22:23:41 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(3,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2412000  inst.: 202328692 (ipc=83.9) sim_rate=97179 (inst/sec) elapsed = 0:0:34:42 / Thu Apr 12 22:23:42 2018
GPGPU-Sim uArch: cycles simulated: 2413000  inst.: 202398703 (ipc=83.9) sim_rate=97166 (inst/sec) elapsed = 0:0:34:43 / Thu Apr 12 22:23:43 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(7,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2414000  inst.: 202471055 (ipc=83.9) sim_rate=97155 (inst/sec) elapsed = 0:0:34:44 / Thu Apr 12 22:23:44 2018
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2415500  inst.: 202585432 (ipc=83.9) sim_rate=97163 (inst/sec) elapsed = 0:0:34:45 / Thu Apr 12 22:23:45 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2416500  inst.: 202657140 (ipc=83.9) sim_rate=97151 (inst/sec) elapsed = 0:0:34:46 / Thu Apr 12 22:23:46 2018
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(2,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2417500  inst.: 202733728 (ipc=83.9) sim_rate=97141 (inst/sec) elapsed = 0:0:34:47 / Thu Apr 12 22:23:47 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2419000  inst.: 202838867 (ipc=83.9) sim_rate=97145 (inst/sec) elapsed = 0:0:34:48 / Thu Apr 12 22:23:48 2018
GPGPU-Sim uArch: cycles simulated: 2420000  inst.: 202915018 (ipc=83.8) sim_rate=97135 (inst/sec) elapsed = 0:0:34:49 / Thu Apr 12 22:23:49 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(3,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2421500  inst.: 203041094 (ipc=83.8) sim_rate=97148 (inst/sec) elapsed = 0:0:34:50 / Thu Apr 12 22:23:50 2018
GPGPU-Sim uArch: cycles simulated: 2422500  inst.: 203107448 (ipc=83.8) sim_rate=97134 (inst/sec) elapsed = 0:0:34:51 / Thu Apr 12 22:23:51 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2424000  inst.: 203217944 (ipc=83.8) sim_rate=97140 (inst/sec) elapsed = 0:0:34:52 / Thu Apr 12 22:23:52 2018
GPGPU-Sim uArch: cycles simulated: 2425000  inst.: 203292403 (ipc=83.8) sim_rate=97129 (inst/sec) elapsed = 0:0:34:53 / Thu Apr 12 22:23:53 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2426500  inst.: 203404455 (ipc=83.8) sim_rate=97136 (inst/sec) elapsed = 0:0:34:54 / Thu Apr 12 22:23:54 2018
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(5,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2428000  inst.: 203515911 (ipc=83.8) sim_rate=97143 (inst/sec) elapsed = 0:0:34:55 / Thu Apr 12 22:23:55 2018
GPGPU-Sim uArch: cycles simulated: 2429000  inst.: 203584712 (ipc=83.8) sim_rate=97130 (inst/sec) elapsed = 0:0:34:56 / Thu Apr 12 22:23:56 2018
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(1,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2430500  inst.: 203697304 (ipc=83.8) sim_rate=97137 (inst/sec) elapsed = 0:0:34:57 / Thu Apr 12 22:23:57 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2431500  inst.: 203770500 (ipc=83.8) sim_rate=97126 (inst/sec) elapsed = 0:0:34:58 / Thu Apr 12 22:23:58 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2433000  inst.: 203880140 (ipc=83.8) sim_rate=97132 (inst/sec) elapsed = 0:0:34:59 / Thu Apr 12 22:23:59 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2434500  inst.: 203988988 (ipc=83.8) sim_rate=97137 (inst/sec) elapsed = 0:0:35:00 / Thu Apr 12 22:24:00 2018
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2435500  inst.: 204061704 (ipc=83.8) sim_rate=97125 (inst/sec) elapsed = 0:0:35:01 / Thu Apr 12 22:24:01 2018
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2437000  inst.: 204176379 (ipc=83.8) sim_rate=97134 (inst/sec) elapsed = 0:0:35:02 / Thu Apr 12 22:24:02 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2438000  inst.: 204249349 (ipc=83.8) sim_rate=97122 (inst/sec) elapsed = 0:0:35:03 / Thu Apr 12 22:24:03 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2439500  inst.: 204355569 (ipc=83.8) sim_rate=97127 (inst/sec) elapsed = 0:0:35:04 / Thu Apr 12 22:24:04 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2441000  inst.: 204454584 (ipc=83.8) sim_rate=97128 (inst/sec) elapsed = 0:0:35:05 / Thu Apr 12 22:24:05 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(4,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2442000  inst.: 204522439 (ipc=83.8) sim_rate=97114 (inst/sec) elapsed = 0:0:35:06 / Thu Apr 12 22:24:06 2018
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2443500  inst.: 204635453 (ipc=83.7) sim_rate=97121 (inst/sec) elapsed = 0:0:35:07 / Thu Apr 12 22:24:07 2018
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2444500  inst.: 204713927 (ipc=83.7) sim_rate=97112 (inst/sec) elapsed = 0:0:35:08 / Thu Apr 12 22:24:08 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2446000  inst.: 204830557 (ipc=83.7) sim_rate=97122 (inst/sec) elapsed = 0:0:35:09 / Thu Apr 12 22:24:09 2018
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2447000  inst.: 204901016 (ipc=83.7) sim_rate=97109 (inst/sec) elapsed = 0:0:35:10 / Thu Apr 12 22:24:10 2018
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2448500  inst.: 205001784 (ipc=83.7) sim_rate=97111 (inst/sec) elapsed = 0:0:35:11 / Thu Apr 12 22:24:11 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(7,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2450000  inst.: 205109554 (ipc=83.7) sim_rate=97116 (inst/sec) elapsed = 0:0:35:12 / Thu Apr 12 22:24:12 2018
GPGPU-Sim uArch: cycles simulated: 2451000  inst.: 205177573 (ipc=83.7) sim_rate=97102 (inst/sec) elapsed = 0:0:35:13 / Thu Apr 12 22:24:13 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(8,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2452500  inst.: 205285526 (ipc=83.7) sim_rate=97107 (inst/sec) elapsed = 0:0:35:14 / Thu Apr 12 22:24:14 2018
GPGPU-Sim uArch: cycles simulated: 2453500  inst.: 205358733 (ipc=83.7) sim_rate=97096 (inst/sec) elapsed = 0:0:35:15 / Thu Apr 12 22:24:15 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(2,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2455000  inst.: 205476976 (ipc=83.7) sim_rate=97106 (inst/sec) elapsed = 0:0:35:16 / Thu Apr 12 22:24:16 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2456000  inst.: 205545954 (ipc=83.7) sim_rate=97093 (inst/sec) elapsed = 0:0:35:17 / Thu Apr 12 22:24:17 2018
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2457000  inst.: 205612879 (ipc=83.7) sim_rate=97078 (inst/sec) elapsed = 0:0:35:18 / Thu Apr 12 22:24:18 2018
GPGPU-Sim uArch: cycles simulated: 2458000  inst.: 205672850 (ipc=83.7) sim_rate=97061 (inst/sec) elapsed = 0:0:35:19 / Thu Apr 12 22:24:19 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2459000  inst.: 205740009 (ipc=83.7) sim_rate=97047 (inst/sec) elapsed = 0:0:35:20 / Thu Apr 12 22:24:20 2018
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2460500  inst.: 205843951 (ipc=83.7) sim_rate=97050 (inst/sec) elapsed = 0:0:35:21 / Thu Apr 12 22:24:21 2018
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2461500  inst.: 205920558 (ipc=83.7) sim_rate=97040 (inst/sec) elapsed = 0:0:35:22 / Thu Apr 12 22:24:22 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2463000  inst.: 206023315 (ipc=83.6) sim_rate=97043 (inst/sec) elapsed = 0:0:35:23 / Thu Apr 12 22:24:23 2018
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(5,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2464000  inst.: 206097717 (ipc=83.6) sim_rate=97032 (inst/sec) elapsed = 0:0:35:24 / Thu Apr 12 22:24:24 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2465500  inst.: 206203323 (ipc=83.6) sim_rate=97036 (inst/sec) elapsed = 0:0:35:25 / Thu Apr 12 22:24:25 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2467000  inst.: 206311852 (ipc=83.6) sim_rate=97042 (inst/sec) elapsed = 0:0:35:26 / Thu Apr 12 22:24:26 2018
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(5,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2468500  inst.: 206426545 (ipc=83.6) sim_rate=97050 (inst/sec) elapsed = 0:0:35:27 / Thu Apr 12 22:24:27 2018
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2469500  inst.: 206502860 (ipc=83.6) sim_rate=97040 (inst/sec) elapsed = 0:0:35:28 / Thu Apr 12 22:24:28 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(6,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2470500  inst.: 206579057 (ipc=83.6) sim_rate=97031 (inst/sec) elapsed = 0:0:35:29 / Thu Apr 12 22:24:29 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2472000  inst.: 206690648 (ipc=83.6) sim_rate=97037 (inst/sec) elapsed = 0:0:35:30 / Thu Apr 12 22:24:30 2018
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(7,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2473500  inst.: 206805962 (ipc=83.6) sim_rate=97046 (inst/sec) elapsed = 0:0:35:31 / Thu Apr 12 22:24:31 2018
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2474500  inst.: 206878975 (ipc=83.6) sim_rate=97035 (inst/sec) elapsed = 0:0:35:32 / Thu Apr 12 22:24:32 2018
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(0,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2476000  inst.: 206990273 (ipc=83.6) sim_rate=97041 (inst/sec) elapsed = 0:0:35:33 / Thu Apr 12 22:24:33 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2477000  inst.: 207073556 (ipc=83.6) sim_rate=97035 (inst/sec) elapsed = 0:0:35:34 / Thu Apr 12 22:24:34 2018
GPGPU-Sim uArch: cycles simulated: 2478000  inst.: 207151610 (ipc=83.6) sim_rate=97026 (inst/sec) elapsed = 0:0:35:35 / Thu Apr 12 22:24:35 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(7,3,0) tid=(3,7,0)
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(5,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2479500  inst.: 207259678 (ipc=83.6) sim_rate=97031 (inst/sec) elapsed = 0:0:35:36 / Thu Apr 12 22:24:36 2018
GPGPU-Sim uArch: cycles simulated: 2480500  inst.: 207334285 (ipc=83.6) sim_rate=97021 (inst/sec) elapsed = 0:0:35:37 / Thu Apr 12 22:24:37 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(0,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2482000  inst.: 207445027 (ipc=83.6) sim_rate=97027 (inst/sec) elapsed = 0:0:35:38 / Thu Apr 12 22:24:38 2018
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2483000  inst.: 207520840 (ipc=83.6) sim_rate=97017 (inst/sec) elapsed = 0:0:35:39 / Thu Apr 12 22:24:39 2018
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(7,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2484000  inst.: 207603666 (ipc=83.6) sim_rate=97011 (inst/sec) elapsed = 0:0:35:40 / Thu Apr 12 22:24:40 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2485500  inst.: 207723690 (ipc=83.6) sim_rate=97021 (inst/sec) elapsed = 0:0:35:41 / Thu Apr 12 22:24:41 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(8,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2486500  inst.: 207792242 (ipc=83.6) sim_rate=97008 (inst/sec) elapsed = 0:0:35:42 / Thu Apr 12 22:24:42 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2488000  inst.: 207899743 (ipc=83.6) sim_rate=97013 (inst/sec) elapsed = 0:0:35:43 / Thu Apr 12 22:24:43 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2489500  inst.: 208010708 (ipc=83.6) sim_rate=97019 (inst/sec) elapsed = 0:0:35:44 / Thu Apr 12 22:24:44 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2490500  inst.: 208079146 (ipc=83.5) sim_rate=97006 (inst/sec) elapsed = 0:0:35:45 / Thu Apr 12 22:24:45 2018
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2492000  inst.: 208192028 (ipc=83.5) sim_rate=97013 (inst/sec) elapsed = 0:0:35:46 / Thu Apr 12 22:24:46 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2493000  inst.: 208267174 (ipc=83.5) sim_rate=97003 (inst/sec) elapsed = 0:0:35:47 / Thu Apr 12 22:24:47 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2494500  inst.: 208385500 (ipc=83.5) sim_rate=97013 (inst/sec) elapsed = 0:0:35:48 / Thu Apr 12 22:24:48 2018
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2496000  inst.: 208486521 (ipc=83.5) sim_rate=97015 (inst/sec) elapsed = 0:0:35:49 / Thu Apr 12 22:24:49 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2497000  inst.: 208553543 (ipc=83.5) sim_rate=97001 (inst/sec) elapsed = 0:0:35:50 / Thu Apr 12 22:24:50 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(6,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2498500  inst.: 208656020 (ipc=83.5) sim_rate=97004 (inst/sec) elapsed = 0:0:35:51 / Thu Apr 12 22:24:51 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(2,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2500000  inst.: 208769108 (ipc=83.5) sim_rate=97011 (inst/sec) elapsed = 0:0:35:52 / Thu Apr 12 22:24:52 2018
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(1,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2501500  inst.: 208873935 (ipc=83.5) sim_rate=97015 (inst/sec) elapsed = 0:0:35:53 / Thu Apr 12 22:24:53 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2502500  inst.: 208950774 (ipc=83.5) sim_rate=97005 (inst/sec) elapsed = 0:0:35:54 / Thu Apr 12 22:24:54 2018
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2503500  inst.: 209026078 (ipc=83.5) sim_rate=96995 (inst/sec) elapsed = 0:0:35:55 / Thu Apr 12 22:24:55 2018
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2505000  inst.: 209152359 (ipc=83.5) sim_rate=97009 (inst/sec) elapsed = 0:0:35:56 / Thu Apr 12 22:24:56 2018
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2506000  inst.: 209231358 (ipc=83.5) sim_rate=97001 (inst/sec) elapsed = 0:0:35:57 / Thu Apr 12 22:24:57 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2507500  inst.: 209345350 (ipc=83.5) sim_rate=97008 (inst/sec) elapsed = 0:0:35:58 / Thu Apr 12 22:24:58 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(8,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2509000  inst.: 209454813 (ipc=83.5) sim_rate=97014 (inst/sec) elapsed = 0:0:35:59 / Thu Apr 12 22:24:59 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(7,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2510500  inst.: 209568747 (ipc=83.5) sim_rate=97022 (inst/sec) elapsed = 0:0:36:00 / Thu Apr 12 22:25:00 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2511500  inst.: 209638741 (ipc=83.5) sim_rate=97010 (inst/sec) elapsed = 0:0:36:01 / Thu Apr 12 22:25:01 2018
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2513000  inst.: 209757864 (ipc=83.5) sim_rate=97020 (inst/sec) elapsed = 0:0:36:02 / Thu Apr 12 22:25:02 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2514000  inst.: 209844257 (ipc=83.5) sim_rate=97015 (inst/sec) elapsed = 0:0:36:03 / Thu Apr 12 22:25:03 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2515500  inst.: 209957932 (ipc=83.5) sim_rate=97023 (inst/sec) elapsed = 0:0:36:04 / Thu Apr 12 22:25:04 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(5,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2517000  inst.: 210066054 (ipc=83.5) sim_rate=97028 (inst/sec) elapsed = 0:0:36:05 / Thu Apr 12 22:25:05 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2518000  inst.: 210138740 (ipc=83.5) sim_rate=97016 (inst/sec) elapsed = 0:0:36:06 / Thu Apr 12 22:25:06 2018
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2519500  inst.: 210246728 (ipc=83.4) sim_rate=97022 (inst/sec) elapsed = 0:0:36:07 / Thu Apr 12 22:25:07 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(2,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2521000  inst.: 210360964 (ipc=83.4) sim_rate=97029 (inst/sec) elapsed = 0:0:36:08 / Thu Apr 12 22:25:08 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(1,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2522000  inst.: 210435188 (ipc=83.4) sim_rate=97019 (inst/sec) elapsed = 0:0:36:09 / Thu Apr 12 22:25:09 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2523500  inst.: 210539891 (ipc=83.4) sim_rate=97022 (inst/sec) elapsed = 0:0:36:10 / Thu Apr 12 22:25:10 2018
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(3,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2524500  inst.: 210607890 (ipc=83.4) sim_rate=97009 (inst/sec) elapsed = 0:0:36:11 / Thu Apr 12 22:25:11 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(3,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2526000  inst.: 210722244 (ipc=83.4) sim_rate=97017 (inst/sec) elapsed = 0:0:36:12 / Thu Apr 12 22:25:12 2018
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(5,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2527500  inst.: 210829216 (ipc=83.4) sim_rate=97022 (inst/sec) elapsed = 0:0:36:13 / Thu Apr 12 22:25:13 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2529000  inst.: 210938985 (ipc=83.4) sim_rate=97028 (inst/sec) elapsed = 0:0:36:14 / Thu Apr 12 22:25:14 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2530000  inst.: 211006346 (ipc=83.4) sim_rate=97014 (inst/sec) elapsed = 0:0:36:15 / Thu Apr 12 22:25:15 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2531500  inst.: 211117175 (ipc=83.4) sim_rate=97020 (inst/sec) elapsed = 0:0:36:16 / Thu Apr 12 22:25:16 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2533000  inst.: 211219860 (ipc=83.4) sim_rate=97023 (inst/sec) elapsed = 0:0:36:17 / Thu Apr 12 22:25:17 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2534500  inst.: 211323051 (ipc=83.4) sim_rate=97026 (inst/sec) elapsed = 0:0:36:18 / Thu Apr 12 22:25:18 2018
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(7,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2536000  inst.: 211447998 (ipc=83.4) sim_rate=97039 (inst/sec) elapsed = 0:0:36:19 / Thu Apr 12 22:25:19 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(5,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2537000  inst.: 211527055 (ipc=83.4) sim_rate=97030 (inst/sec) elapsed = 0:0:36:20 / Thu Apr 12 22:25:20 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2538500  inst.: 211640609 (ipc=83.4) sim_rate=97038 (inst/sec) elapsed = 0:0:36:21 / Thu Apr 12 22:25:21 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(0,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2540000  inst.: 211741554 (ipc=83.4) sim_rate=97040 (inst/sec) elapsed = 0:0:36:22 / Thu Apr 12 22:25:22 2018
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2541000  inst.: 211809096 (ipc=83.4) sim_rate=97026 (inst/sec) elapsed = 0:0:36:23 / Thu Apr 12 22:25:23 2018
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(1,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2542500  inst.: 211930363 (ipc=83.4) sim_rate=97037 (inst/sec) elapsed = 0:0:36:24 / Thu Apr 12 22:25:24 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2543500  inst.: 212013161 (ipc=83.4) sim_rate=97031 (inst/sec) elapsed = 0:0:36:25 / Thu Apr 12 22:25:25 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2544500  inst.: 212089527 (ipc=83.4) sim_rate=97021 (inst/sec) elapsed = 0:0:36:26 / Thu Apr 12 22:25:26 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2546000  inst.: 212200872 (ipc=83.3) sim_rate=97028 (inst/sec) elapsed = 0:0:36:27 / Thu Apr 12 22:25:27 2018
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(7,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2547000  inst.: 212272720 (ipc=83.3) sim_rate=97016 (inst/sec) elapsed = 0:0:36:28 / Thu Apr 12 22:25:28 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(5,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2548500  inst.: 212377956 (ipc=83.3) sim_rate=97020 (inst/sec) elapsed = 0:0:36:29 / Thu Apr 12 22:25:29 2018
GPGPU-Sim uArch: cycles simulated: 2549500  inst.: 212451939 (ipc=83.3) sim_rate=97010 (inst/sec) elapsed = 0:0:36:30 / Thu Apr 12 22:25:30 2018
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2551000  inst.: 212564271 (ipc=83.3) sim_rate=97017 (inst/sec) elapsed = 0:0:36:31 / Thu Apr 12 22:25:31 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(8,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2552500  inst.: 212680117 (ipc=83.3) sim_rate=97025 (inst/sec) elapsed = 0:0:36:32 / Thu Apr 12 22:25:32 2018
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2553500  inst.: 212763274 (ipc=83.3) sim_rate=97019 (inst/sec) elapsed = 0:0:36:33 / Thu Apr 12 22:25:33 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2555000  inst.: 212868225 (ipc=83.3) sim_rate=97022 (inst/sec) elapsed = 0:0:36:34 / Thu Apr 12 22:25:34 2018
GPGPU-Sim uArch: cycles simulated: 2556000  inst.: 212949639 (ipc=83.3) sim_rate=97015 (inst/sec) elapsed = 0:0:36:35 / Thu Apr 12 22:25:35 2018
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(7,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2557500  inst.: 213050731 (ipc=83.3) sim_rate=97017 (inst/sec) elapsed = 0:0:36:36 / Thu Apr 12 22:25:36 2018
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2559000  inst.: 213157194 (ipc=83.3) sim_rate=97021 (inst/sec) elapsed = 0:0:36:37 / Thu Apr 12 22:25:37 2018
GPGPU-Sim uArch: cycles simulated: 2560000  inst.: 213222192 (ipc=83.3) sim_rate=97007 (inst/sec) elapsed = 0:0:36:38 / Thu Apr 12 22:25:38 2018
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2561000  inst.: 213294708 (ipc=83.3) sim_rate=96996 (inst/sec) elapsed = 0:0:36:39 / Thu Apr 12 22:25:39 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(4,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2562500  inst.: 213403085 (ipc=83.3) sim_rate=97001 (inst/sec) elapsed = 0:0:36:40 / Thu Apr 12 22:25:40 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2563500  inst.: 213483428 (ipc=83.3) sim_rate=96993 (inst/sec) elapsed = 0:0:36:41 / Thu Apr 12 22:25:41 2018
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2565000  inst.: 213607141 (ipc=83.3) sim_rate=97005 (inst/sec) elapsed = 0:0:36:42 / Thu Apr 12 22:25:42 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(8,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2566000  inst.: 213688296 (ipc=83.3) sim_rate=96998 (inst/sec) elapsed = 0:0:36:43 / Thu Apr 12 22:25:43 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2567000  inst.: 213756461 (ipc=83.3) sim_rate=96985 (inst/sec) elapsed = 0:0:36:44 / Thu Apr 12 22:25:44 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2568500  inst.: 213870420 (ipc=83.3) sim_rate=96993 (inst/sec) elapsed = 0:0:36:45 / Thu Apr 12 22:25:45 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2570000  inst.: 213977294 (ipc=83.3) sim_rate=96997 (inst/sec) elapsed = 0:0:36:46 / Thu Apr 12 22:25:46 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2571000  inst.: 214052986 (ipc=83.3) sim_rate=96988 (inst/sec) elapsed = 0:0:36:47 / Thu Apr 12 22:25:47 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2572500  inst.: 214170388 (ipc=83.3) sim_rate=96997 (inst/sec) elapsed = 0:0:36:48 / Thu Apr 12 22:25:48 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(8,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2573500  inst.: 214243030 (ipc=83.2) sim_rate=96986 (inst/sec) elapsed = 0:0:36:49 / Thu Apr 12 22:25:49 2018
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(8,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2575000  inst.: 214359512 (ipc=83.2) sim_rate=96995 (inst/sec) elapsed = 0:0:36:50 / Thu Apr 12 22:25:50 2018
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2576500  inst.: 214464234 (ipc=83.2) sim_rate=96998 (inst/sec) elapsed = 0:0:36:51 / Thu Apr 12 22:25:51 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2578000  inst.: 214581816 (ipc=83.2) sim_rate=97008 (inst/sec) elapsed = 0:0:36:52 / Thu Apr 12 22:25:52 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(8,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2579000  inst.: 214660321 (ipc=83.2) sim_rate=96999 (inst/sec) elapsed = 0:0:36:53 / Thu Apr 12 22:25:53 2018
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2580500  inst.: 214776395 (ipc=83.2) sim_rate=97008 (inst/sec) elapsed = 0:0:36:54 / Thu Apr 12 22:25:54 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(4,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2582000  inst.: 214876353 (ipc=83.2) sim_rate=97009 (inst/sec) elapsed = 0:0:36:55 / Thu Apr 12 22:25:55 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2583000  inst.: 214951206 (ipc=83.2) sim_rate=96999 (inst/sec) elapsed = 0:0:36:56 / Thu Apr 12 22:25:56 2018
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(7,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2584500  inst.: 215070185 (ipc=83.2) sim_rate=97009 (inst/sec) elapsed = 0:0:36:57 / Thu Apr 12 22:25:57 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(2,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2586000  inst.: 215190019 (ipc=83.2) sim_rate=97019 (inst/sec) elapsed = 0:0:36:58 / Thu Apr 12 22:25:58 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2587000  inst.: 215261121 (ipc=83.2) sim_rate=97008 (inst/sec) elapsed = 0:0:36:59 / Thu Apr 12 22:25:59 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2588000  inst.: 215343768 (ipc=83.2) sim_rate=97001 (inst/sec) elapsed = 0:0:37:00 / Thu Apr 12 22:26:00 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(1,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2589500  inst.: 215452801 (ipc=83.2) sim_rate=97007 (inst/sec) elapsed = 0:0:37:01 / Thu Apr 12 22:26:01 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2590500  inst.: 215527390 (ipc=83.2) sim_rate=96997 (inst/sec) elapsed = 0:0:37:02 / Thu Apr 12 22:26:02 2018
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2592000  inst.: 215639513 (ipc=83.2) sim_rate=97003 (inst/sec) elapsed = 0:0:37:03 / Thu Apr 12 22:26:03 2018
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(0,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2593000  inst.: 215720577 (ipc=83.2) sim_rate=96996 (inst/sec) elapsed = 0:0:37:04 / Thu Apr 12 22:26:04 2018
GPGPU-Sim uArch: cycles simulated: 2594000  inst.: 215795965 (ipc=83.2) sim_rate=96986 (inst/sec) elapsed = 0:0:37:05 / Thu Apr 12 22:26:05 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2595500  inst.: 215908285 (ipc=83.2) sim_rate=96993 (inst/sec) elapsed = 0:0:37:06 / Thu Apr 12 22:26:06 2018
GPGPU-Sim uArch: cycles simulated: 2596500  inst.: 215981951 (ipc=83.2) sim_rate=96983 (inst/sec) elapsed = 0:0:37:07 / Thu Apr 12 22:26:07 2018
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(5,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2598000  inst.: 216091626 (ipc=83.2) sim_rate=96989 (inst/sec) elapsed = 0:0:37:08 / Thu Apr 12 22:26:08 2018
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2599000  inst.: 216168390 (ipc=83.2) sim_rate=96979 (inst/sec) elapsed = 0:0:37:09 / Thu Apr 12 22:26:09 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(7,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2600000  inst.: 216245959 (ipc=83.2) sim_rate=96971 (inst/sec) elapsed = 0:0:37:10 / Thu Apr 12 22:26:10 2018
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2601500  inst.: 216356396 (ipc=83.2) sim_rate=96977 (inst/sec) elapsed = 0:0:37:11 / Thu Apr 12 22:26:11 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2602500  inst.: 216429864 (ipc=83.2) sim_rate=96966 (inst/sec) elapsed = 0:0:37:12 / Thu Apr 12 22:26:12 2018
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2603500  inst.: 216503640 (ipc=83.2) sim_rate=96956 (inst/sec) elapsed = 0:0:37:13 / Thu Apr 12 22:26:13 2018
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2605000  inst.: 216622633 (ipc=83.2) sim_rate=96966 (inst/sec) elapsed = 0:0:37:14 / Thu Apr 12 22:26:14 2018
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2606000  inst.: 216704265 (ipc=83.2) sim_rate=96959 (inst/sec) elapsed = 0:0:37:15 / Thu Apr 12 22:26:15 2018
GPGPU-Sim uArch: cycles simulated: 2607000  inst.: 216782141 (ipc=83.2) sim_rate=96950 (inst/sec) elapsed = 0:0:37:16 / Thu Apr 12 22:26:16 2018
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2608500  inst.: 216894915 (ipc=83.1) sim_rate=96957 (inst/sec) elapsed = 0:0:37:17 / Thu Apr 12 22:26:17 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2610000  inst.: 216997846 (ipc=83.1) sim_rate=96960 (inst/sec) elapsed = 0:0:37:18 / Thu Apr 12 22:26:18 2018
GPGPU-Sim uArch: cycles simulated: 2611000  inst.: 217077602 (ipc=83.1) sim_rate=96952 (inst/sec) elapsed = 0:0:37:19 / Thu Apr 12 22:26:19 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(2,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2612000  inst.: 217158109 (ipc=83.1) sim_rate=96945 (inst/sec) elapsed = 0:0:37:20 / Thu Apr 12 22:26:20 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(6,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2613000  inst.: 217227027 (ipc=83.1) sim_rate=96933 (inst/sec) elapsed = 0:0:37:21 / Thu Apr 12 22:26:21 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(8,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2614500  inst.: 217335904 (ipc=83.1) sim_rate=96938 (inst/sec) elapsed = 0:0:37:22 / Thu Apr 12 22:26:22 2018
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2615500  inst.: 217408559 (ipc=83.1) sim_rate=96927 (inst/sec) elapsed = 0:0:37:23 / Thu Apr 12 22:26:23 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2617000  inst.: 217515236 (ipc=83.1) sim_rate=96931 (inst/sec) elapsed = 0:0:37:24 / Thu Apr 12 22:26:24 2018
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2618000  inst.: 217588846 (ipc=83.1) sim_rate=96921 (inst/sec) elapsed = 0:0:37:25 / Thu Apr 12 22:26:25 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2619500  inst.: 217713623 (ipc=83.1) sim_rate=96933 (inst/sec) elapsed = 0:0:37:26 / Thu Apr 12 22:26:26 2018
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(7,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2620500  inst.: 217788213 (ipc=83.1) sim_rate=96923 (inst/sec) elapsed = 0:0:37:27 / Thu Apr 12 22:26:27 2018
GPGPU-Sim uArch: cycles simulated: 2621500  inst.: 217852881 (ipc=83.1) sim_rate=96909 (inst/sec) elapsed = 0:0:37:28 / Thu Apr 12 22:26:28 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2623000  inst.: 217958477 (ipc=83.1) sim_rate=96913 (inst/sec) elapsed = 0:0:37:29 / Thu Apr 12 22:26:29 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2624000  inst.: 218024197 (ipc=83.1) sim_rate=96899 (inst/sec) elapsed = 0:0:37:30 / Thu Apr 12 22:26:30 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(3,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2625500  inst.: 218141850 (ipc=83.1) sim_rate=96908 (inst/sec) elapsed = 0:0:37:31 / Thu Apr 12 22:26:31 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(2,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2626500  inst.: 218221034 (ipc=83.1) sim_rate=96900 (inst/sec) elapsed = 0:0:37:32 / Thu Apr 12 22:26:32 2018
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2627500  inst.: 218306444 (ipc=83.1) sim_rate=96895 (inst/sec) elapsed = 0:0:37:33 / Thu Apr 12 22:26:33 2018
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2629000  inst.: 218415490 (ipc=83.1) sim_rate=96901 (inst/sec) elapsed = 0:0:37:34 / Thu Apr 12 22:26:34 2018
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2630000  inst.: 218486293 (ipc=83.1) sim_rate=96889 (inst/sec) elapsed = 0:0:37:35 / Thu Apr 12 22:26:35 2018
GPGPU-Sim uArch: cycles simulated: 2631000  inst.: 218557848 (ipc=83.1) sim_rate=96878 (inst/sec) elapsed = 0:0:37:36 / Thu Apr 12 22:26:36 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2632500  inst.: 218679446 (ipc=83.1) sim_rate=96889 (inst/sec) elapsed = 0:0:37:37 / Thu Apr 12 22:26:37 2018
GPGPU-Sim uArch: cycles simulated: 2633500  inst.: 218755218 (ipc=83.1) sim_rate=96880 (inst/sec) elapsed = 0:0:37:38 / Thu Apr 12 22:26:38 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2635000  inst.: 218881087 (ipc=83.1) sim_rate=96892 (inst/sec) elapsed = 0:0:37:39 / Thu Apr 12 22:26:39 2018
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2636000  inst.: 218967440 (ipc=83.1) sim_rate=96888 (inst/sec) elapsed = 0:0:37:40 / Thu Apr 12 22:26:40 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2637500  inst.: 219065598 (ipc=83.1) sim_rate=96888 (inst/sec) elapsed = 0:0:37:41 / Thu Apr 12 22:26:41 2018
GPGPU-Sim uArch: cycles simulated: 2638500  inst.: 219137664 (ipc=83.1) sim_rate=96877 (inst/sec) elapsed = 0:0:37:42 / Thu Apr 12 22:26:42 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2640000  inst.: 219248057 (ipc=83.0) sim_rate=96883 (inst/sec) elapsed = 0:0:37:43 / Thu Apr 12 22:26:43 2018
GPGPU-Sim uArch: cycles simulated: 2641000  inst.: 219310637 (ipc=83.0) sim_rate=96868 (inst/sec) elapsed = 0:0:37:44 / Thu Apr 12 22:26:44 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(2,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2642500  inst.: 219427712 (ipc=83.0) sim_rate=96877 (inst/sec) elapsed = 0:0:37:45 / Thu Apr 12 22:26:45 2018
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2643500  inst.: 219507894 (ipc=83.0) sim_rate=96870 (inst/sec) elapsed = 0:0:37:46 / Thu Apr 12 22:26:46 2018
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2645000  inst.: 219622709 (ipc=83.0) sim_rate=96878 (inst/sec) elapsed = 0:0:37:47 / Thu Apr 12 22:26:47 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(3,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2646000  inst.: 219693005 (ipc=83.0) sim_rate=96866 (inst/sec) elapsed = 0:0:37:48 / Thu Apr 12 22:26:48 2018
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(5,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2647000  inst.: 219764663 (ipc=83.0) sim_rate=96855 (inst/sec) elapsed = 0:0:37:49 / Thu Apr 12 22:26:49 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(3,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2648500  inst.: 219871800 (ipc=83.0) sim_rate=96859 (inst/sec) elapsed = 0:0:37:50 / Thu Apr 12 22:26:50 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2649500  inst.: 219942083 (ipc=83.0) sim_rate=96848 (inst/sec) elapsed = 0:0:37:51 / Thu Apr 12 22:26:51 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2651000  inst.: 220050571 (ipc=83.0) sim_rate=96853 (inst/sec) elapsed = 0:0:37:52 / Thu Apr 12 22:26:52 2018
GPGPU-Sim uArch: cycles simulated: 2652000  inst.: 220129892 (ipc=83.0) sim_rate=96845 (inst/sec) elapsed = 0:0:37:53 / Thu Apr 12 22:26:53 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2653500  inst.: 220237015 (ipc=83.0) sim_rate=96850 (inst/sec) elapsed = 0:0:37:54 / Thu Apr 12 22:26:54 2018
GPGPU-Sim uArch: cycles simulated: 2654500  inst.: 220307956 (ipc=83.0) sim_rate=96838 (inst/sec) elapsed = 0:0:37:55 / Thu Apr 12 22:26:55 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(6,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2656000  inst.: 220430933 (ipc=83.0) sim_rate=96850 (inst/sec) elapsed = 0:0:37:56 / Thu Apr 12 22:26:56 2018
GPGPU-Sim uArch: cycles simulated: 2657000  inst.: 220506227 (ipc=83.0) sim_rate=96840 (inst/sec) elapsed = 0:0:37:57 / Thu Apr 12 22:26:57 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2658500  inst.: 220612128 (ipc=83.0) sim_rate=96844 (inst/sec) elapsed = 0:0:37:58 / Thu Apr 12 22:26:58 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2659500  inst.: 220686321 (ipc=83.0) sim_rate=96834 (inst/sec) elapsed = 0:0:37:59 / Thu Apr 12 22:26:59 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2661000  inst.: 220788252 (ipc=83.0) sim_rate=96836 (inst/sec) elapsed = 0:0:38:00 / Thu Apr 12 22:27:00 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(6,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2662500  inst.: 220887281 (ipc=83.0) sim_rate=96837 (inst/sec) elapsed = 0:0:38:01 / Thu Apr 12 22:27:01 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2663500  inst.: 220959167 (ipc=83.0) sim_rate=96826 (inst/sec) elapsed = 0:0:38:02 / Thu Apr 12 22:27:02 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2665000  inst.: 221079013 (ipc=83.0) sim_rate=96837 (inst/sec) elapsed = 0:0:38:03 / Thu Apr 12 22:27:03 2018
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2666000  inst.: 221164716 (ipc=83.0) sim_rate=96832 (inst/sec) elapsed = 0:0:38:04 / Thu Apr 12 22:27:04 2018
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2667500  inst.: 221274741 (ipc=83.0) sim_rate=96837 (inst/sec) elapsed = 0:0:38:05 / Thu Apr 12 22:27:05 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2669000  inst.: 221370205 (ipc=82.9) sim_rate=96837 (inst/sec) elapsed = 0:0:38:06 / Thu Apr 12 22:27:06 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2670000  inst.: 221439074 (ipc=82.9) sim_rate=96825 (inst/sec) elapsed = 0:0:38:07 / Thu Apr 12 22:27:07 2018
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(5,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2671000  inst.: 221518171 (ipc=82.9) sim_rate=96817 (inst/sec) elapsed = 0:0:38:08 / Thu Apr 12 22:27:08 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2672500  inst.: 221633692 (ipc=82.9) sim_rate=96825 (inst/sec) elapsed = 0:0:38:09 / Thu Apr 12 22:27:09 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2673500  inst.: 221718104 (ipc=82.9) sim_rate=96820 (inst/sec) elapsed = 0:0:38:10 / Thu Apr 12 22:27:10 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(3,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2675000  inst.: 221831640 (ipc=82.9) sim_rate=96827 (inst/sec) elapsed = 0:0:38:11 / Thu Apr 12 22:27:11 2018
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2676000  inst.: 221911396 (ipc=82.9) sim_rate=96819 (inst/sec) elapsed = 0:0:38:12 / Thu Apr 12 22:27:12 2018
GPGPU-Sim uArch: cycles simulated: 2677000  inst.: 221980601 (ipc=82.9) sim_rate=96807 (inst/sec) elapsed = 0:0:38:13 / Thu Apr 12 22:27:13 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2678500  inst.: 222094085 (ipc=82.9) sim_rate=96815 (inst/sec) elapsed = 0:0:38:14 / Thu Apr 12 22:27:14 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2679500  inst.: 222167655 (ipc=82.9) sim_rate=96805 (inst/sec) elapsed = 0:0:38:15 / Thu Apr 12 22:27:15 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2681000  inst.: 222298230 (ipc=82.9) sim_rate=96819 (inst/sec) elapsed = 0:0:38:16 / Thu Apr 12 22:27:16 2018
GPGPU-Sim uArch: cycles simulated: 2682000  inst.: 222373655 (ipc=82.9) sim_rate=96810 (inst/sec) elapsed = 0:0:38:17 / Thu Apr 12 22:27:17 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2683000  inst.: 222446642 (ipc=82.9) sim_rate=96800 (inst/sec) elapsed = 0:0:38:18 / Thu Apr 12 22:27:18 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2684500  inst.: 222548857 (ipc=82.9) sim_rate=96802 (inst/sec) elapsed = 0:0:38:19 / Thu Apr 12 22:27:19 2018
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2685500  inst.: 222619906 (ipc=82.9) sim_rate=96791 (inst/sec) elapsed = 0:0:38:20 / Thu Apr 12 22:27:20 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2687000  inst.: 222726164 (ipc=82.9) sim_rate=96795 (inst/sec) elapsed = 0:0:38:21 / Thu Apr 12 22:27:21 2018
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(8,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2688000  inst.: 222802254 (ipc=82.9) sim_rate=96786 (inst/sec) elapsed = 0:0:38:22 / Thu Apr 12 22:27:22 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2689500  inst.: 222919600 (ipc=82.9) sim_rate=96795 (inst/sec) elapsed = 0:0:38:23 / Thu Apr 12 22:27:23 2018
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2690500  inst.: 222997478 (ipc=82.9) sim_rate=96787 (inst/sec) elapsed = 0:0:38:24 / Thu Apr 12 22:27:24 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2692000  inst.: 223107721 (ipc=82.9) sim_rate=96792 (inst/sec) elapsed = 0:0:38:25 / Thu Apr 12 22:27:25 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2693000  inst.: 223186567 (ipc=82.9) sim_rate=96785 (inst/sec) elapsed = 0:0:38:26 / Thu Apr 12 22:27:26 2018
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(4,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2694500  inst.: 223302218 (ipc=82.9) sim_rate=96793 (inst/sec) elapsed = 0:0:38:27 / Thu Apr 12 22:27:27 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2695500  inst.: 223384580 (ipc=82.9) sim_rate=96787 (inst/sec) elapsed = 0:0:38:28 / Thu Apr 12 22:27:28 2018
GPGPU-Sim uArch: cycles simulated: 2696500  inst.: 223470757 (ipc=82.9) sim_rate=96782 (inst/sec) elapsed = 0:0:38:29 / Thu Apr 12 22:27:29 2018
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(2,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2698000  inst.: 223585866 (ipc=82.9) sim_rate=96790 (inst/sec) elapsed = 0:0:38:30 / Thu Apr 12 22:27:30 2018
GPGPU-Sim uArch: cycles simulated: 2699000  inst.: 223666000 (ipc=82.9) sim_rate=96783 (inst/sec) elapsed = 0:0:38:31 / Thu Apr 12 22:27:31 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2700000  inst.: 223743875 (ipc=82.9) sim_rate=96775 (inst/sec) elapsed = 0:0:38:32 / Thu Apr 12 22:27:32 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2701500  inst.: 223852940 (ipc=82.9) sim_rate=96780 (inst/sec) elapsed = 0:0:38:33 / Thu Apr 12 22:27:33 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(4,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2702500  inst.: 223933929 (ipc=82.9) sim_rate=96773 (inst/sec) elapsed = 0:0:38:34 / Thu Apr 12 22:27:34 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2704000  inst.: 224044889 (ipc=82.9) sim_rate=96779 (inst/sec) elapsed = 0:0:38:35 / Thu Apr 12 22:27:35 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2705000  inst.: 224131846 (ipc=82.9) sim_rate=96775 (inst/sec) elapsed = 0:0:38:36 / Thu Apr 12 22:27:36 2018
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(6,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2706500  inst.: 224237183 (ipc=82.9) sim_rate=96779 (inst/sec) elapsed = 0:0:38:37 / Thu Apr 12 22:27:37 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(8,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2708000  inst.: 224358957 (ipc=82.9) sim_rate=96789 (inst/sec) elapsed = 0:0:38:38 / Thu Apr 12 22:27:38 2018
GPGPU-Sim uArch: cycles simulated: 2709000  inst.: 224432917 (ipc=82.8) sim_rate=96780 (inst/sec) elapsed = 0:0:38:39 / Thu Apr 12 22:27:39 2018
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2710000  inst.: 224510618 (ipc=82.8) sim_rate=96771 (inst/sec) elapsed = 0:0:38:40 / Thu Apr 12 22:27:40 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2711500  inst.: 224628037 (ipc=82.8) sim_rate=96780 (inst/sec) elapsed = 0:0:38:41 / Thu Apr 12 22:27:41 2018
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2712500  inst.: 224710209 (ipc=82.8) sim_rate=96774 (inst/sec) elapsed = 0:0:38:42 / Thu Apr 12 22:27:42 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2713500  inst.: 224797089 (ipc=82.8) sim_rate=96770 (inst/sec) elapsed = 0:0:38:43 / Thu Apr 12 22:27:43 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2715000  inst.: 224920250 (ipc=82.8) sim_rate=96781 (inst/sec) elapsed = 0:0:38:44 / Thu Apr 12 22:27:44 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2716000  inst.: 224987097 (ipc=82.8) sim_rate=96768 (inst/sec) elapsed = 0:0:38:45 / Thu Apr 12 22:27:45 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2717500  inst.: 225091538 (ipc=82.8) sim_rate=96771 (inst/sec) elapsed = 0:0:38:46 / Thu Apr 12 22:27:46 2018
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(3,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2719000  inst.: 225211000 (ipc=82.8) sim_rate=96781 (inst/sec) elapsed = 0:0:38:47 / Thu Apr 12 22:27:47 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2720000  inst.: 225284527 (ipc=82.8) sim_rate=96771 (inst/sec) elapsed = 0:0:38:48 / Thu Apr 12 22:27:48 2018
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(4,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2721500  inst.: 225403016 (ipc=82.8) sim_rate=96781 (inst/sec) elapsed = 0:0:38:49 / Thu Apr 12 22:27:49 2018
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2722500  inst.: 225486070 (ipc=82.8) sim_rate=96775 (inst/sec) elapsed = 0:0:38:50 / Thu Apr 12 22:27:50 2018
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2724000  inst.: 225598161 (ipc=82.8) sim_rate=96781 (inst/sec) elapsed = 0:0:38:51 / Thu Apr 12 22:27:51 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2725000  inst.: 225669223 (ipc=82.8) sim_rate=96770 (inst/sec) elapsed = 0:0:38:52 / Thu Apr 12 22:27:52 2018
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(1,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2726500  inst.: 225778122 (ipc=82.8) sim_rate=96775 (inst/sec) elapsed = 0:0:38:53 / Thu Apr 12 22:27:53 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(4,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2728000  inst.: 225888022 (ipc=82.8) sim_rate=96781 (inst/sec) elapsed = 0:0:38:54 / Thu Apr 12 22:27:54 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2729000  inst.: 225961389 (ipc=82.8) sim_rate=96771 (inst/sec) elapsed = 0:0:38:55 / Thu Apr 12 22:27:55 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2730500  inst.: 226062215 (ipc=82.8) sim_rate=96773 (inst/sec) elapsed = 0:0:38:56 / Thu Apr 12 22:27:56 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(5,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2731500  inst.: 226139537 (ipc=82.8) sim_rate=96764 (inst/sec) elapsed = 0:0:38:57 / Thu Apr 12 22:27:57 2018
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(2,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2733000  inst.: 226253295 (ipc=82.8) sim_rate=96772 (inst/sec) elapsed = 0:0:38:58 / Thu Apr 12 22:27:58 2018
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2734000  inst.: 226335632 (ipc=82.8) sim_rate=96765 (inst/sec) elapsed = 0:0:38:59 / Thu Apr 12 22:27:59 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2735500  inst.: 226451010 (ipc=82.8) sim_rate=96773 (inst/sec) elapsed = 0:0:39:00 / Thu Apr 12 22:28:00 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2737000  inst.: 226567730 (ipc=82.8) sim_rate=96782 (inst/sec) elapsed = 0:0:39:01 / Thu Apr 12 22:28:01 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2738500  inst.: 226675080 (ipc=82.8) sim_rate=96786 (inst/sec) elapsed = 0:0:39:02 / Thu Apr 12 22:28:02 2018
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2739500  inst.: 226754703 (ipc=82.8) sim_rate=96779 (inst/sec) elapsed = 0:0:39:03 / Thu Apr 12 22:28:03 2018
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2741000  inst.: 226859501 (ipc=82.8) sim_rate=96783 (inst/sec) elapsed = 0:0:39:04 / Thu Apr 12 22:28:04 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2742000  inst.: 226935053 (ipc=82.8) sim_rate=96774 (inst/sec) elapsed = 0:0:39:05 / Thu Apr 12 22:28:05 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(2,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2743500  inst.: 227039068 (ipc=82.8) sim_rate=96777 (inst/sec) elapsed = 0:0:39:06 / Thu Apr 12 22:28:06 2018
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2745000  inst.: 227159487 (ipc=82.8) sim_rate=96787 (inst/sec) elapsed = 0:0:39:07 / Thu Apr 12 22:28:07 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2746000  inst.: 227233500 (ipc=82.8) sim_rate=96777 (inst/sec) elapsed = 0:0:39:08 / Thu Apr 12 22:28:08 2018
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2747500  inst.: 227339863 (ipc=82.7) sim_rate=96781 (inst/sec) elapsed = 0:0:39:09 / Thu Apr 12 22:28:09 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(6,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2749000  inst.: 227443777 (ipc=82.7) sim_rate=96784 (inst/sec) elapsed = 0:0:39:10 / Thu Apr 12 22:28:10 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2750000  inst.: 227511872 (ipc=82.7) sim_rate=96772 (inst/sec) elapsed = 0:0:39:11 / Thu Apr 12 22:28:11 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2751500  inst.: 227624200 (ipc=82.7) sim_rate=96778 (inst/sec) elapsed = 0:0:39:12 / Thu Apr 12 22:28:12 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2752500  inst.: 227697322 (ipc=82.7) sim_rate=96768 (inst/sec) elapsed = 0:0:39:13 / Thu Apr 12 22:28:13 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(5,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2754000  inst.: 227796433 (ipc=82.7) sim_rate=96769 (inst/sec) elapsed = 0:0:39:14 / Thu Apr 12 22:28:14 2018
GPGPU-Sim uArch: cycles simulated: 2755500  inst.: 227892791 (ipc=82.7) sim_rate=96769 (inst/sec) elapsed = 0:0:39:15 / Thu Apr 12 22:28:15 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2756500  inst.: 227959030 (ipc=82.7) sim_rate=96756 (inst/sec) elapsed = 0:0:39:16 / Thu Apr 12 22:28:16 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2758000  inst.: 228064223 (ipc=82.7) sim_rate=96760 (inst/sec) elapsed = 0:0:39:17 / Thu Apr 12 22:28:17 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(0,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2759500  inst.: 228164151 (ipc=82.7) sim_rate=96761 (inst/sec) elapsed = 0:0:39:18 / Thu Apr 12 22:28:18 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2760500  inst.: 228232875 (ipc=82.7) sim_rate=96749 (inst/sec) elapsed = 0:0:39:19 / Thu Apr 12 22:28:19 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(3,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2762000  inst.: 228333402 (ipc=82.7) sim_rate=96751 (inst/sec) elapsed = 0:0:39:20 / Thu Apr 12 22:28:20 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2763000  inst.: 228404548 (ipc=82.7) sim_rate=96740 (inst/sec) elapsed = 0:0:39:21 / Thu Apr 12 22:28:21 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(0,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2764500  inst.: 228516030 (ipc=82.7) sim_rate=96746 (inst/sec) elapsed = 0:0:39:22 / Thu Apr 12 22:28:22 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(6,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2766000  inst.: 228622881 (ipc=82.7) sim_rate=96751 (inst/sec) elapsed = 0:0:39:23 / Thu Apr 12 22:28:23 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(5,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2767000  inst.: 228695931 (ipc=82.7) sim_rate=96741 (inst/sec) elapsed = 0:0:39:24 / Thu Apr 12 22:28:24 2018
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2768500  inst.: 228796772 (ipc=82.6) sim_rate=96742 (inst/sec) elapsed = 0:0:39:25 / Thu Apr 12 22:28:25 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(7,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2770000  inst.: 228897418 (ipc=82.6) sim_rate=96744 (inst/sec) elapsed = 0:0:39:26 / Thu Apr 12 22:28:26 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(4,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2771000  inst.: 228975011 (ipc=82.6) sim_rate=96736 (inst/sec) elapsed = 0:0:39:27 / Thu Apr 12 22:28:27 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(8,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2772500  inst.: 229072748 (ipc=82.6) sim_rate=96736 (inst/sec) elapsed = 0:0:39:28 / Thu Apr 12 22:28:28 2018
GPGPU-Sim uArch: cycles simulated: 2773500  inst.: 229147020 (ipc=82.6) sim_rate=96727 (inst/sec) elapsed = 0:0:39:29 / Thu Apr 12 22:28:29 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2775000  inst.: 229249793 (ipc=82.6) sim_rate=96729 (inst/sec) elapsed = 0:0:39:30 / Thu Apr 12 22:28:30 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2776500  inst.: 229348334 (ipc=82.6) sim_rate=96730 (inst/sec) elapsed = 0:0:39:31 / Thu Apr 12 22:28:31 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2777500  inst.: 229420218 (ipc=82.6) sim_rate=96720 (inst/sec) elapsed = 0:0:39:32 / Thu Apr 12 22:28:32 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2779000  inst.: 229527852 (ipc=82.6) sim_rate=96724 (inst/sec) elapsed = 0:0:39:33 / Thu Apr 12 22:28:33 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2780500  inst.: 229625929 (ipc=82.6) sim_rate=96725 (inst/sec) elapsed = 0:0:39:34 / Thu Apr 12 22:28:34 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(4,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2782000  inst.: 229726758 (ipc=82.6) sim_rate=96727 (inst/sec) elapsed = 0:0:39:35 / Thu Apr 12 22:28:35 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2783000  inst.: 229789159 (ipc=82.6) sim_rate=96712 (inst/sec) elapsed = 0:0:39:36 / Thu Apr 12 22:28:36 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2784500  inst.: 229891239 (ipc=82.6) sim_rate=96714 (inst/sec) elapsed = 0:0:39:37 / Thu Apr 12 22:28:37 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2786000  inst.: 230000556 (ipc=82.6) sim_rate=96720 (inst/sec) elapsed = 0:0:39:38 / Thu Apr 12 22:28:38 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2787500  inst.: 230098467 (ipc=82.5) sim_rate=96720 (inst/sec) elapsed = 0:0:39:39 / Thu Apr 12 22:28:39 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2789000  inst.: 230195933 (ipc=82.5) sim_rate=96720 (inst/sec) elapsed = 0:0:39:40 / Thu Apr 12 22:28:40 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(4,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2790000  inst.: 230265491 (ipc=82.5) sim_rate=96709 (inst/sec) elapsed = 0:0:39:41 / Thu Apr 12 22:28:41 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(3,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2791500  inst.: 230366127 (ipc=82.5) sim_rate=96711 (inst/sec) elapsed = 0:0:39:42 / Thu Apr 12 22:28:42 2018
GPGPU-Sim uArch: cycles simulated: 2792500  inst.: 230440796 (ipc=82.5) sim_rate=96701 (inst/sec) elapsed = 0:0:39:43 / Thu Apr 12 22:28:43 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(0,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2794000  inst.: 230537061 (ipc=82.5) sim_rate=96701 (inst/sec) elapsed = 0:0:39:44 / Thu Apr 12 22:28:44 2018
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(4,6,0) tid=(3,7,0)
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2795500  inst.: 230641408 (ipc=82.5) sim_rate=96704 (inst/sec) elapsed = 0:0:39:45 / Thu Apr 12 22:28:45 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2797000  inst.: 230740706 (ipc=82.5) sim_rate=96706 (inst/sec) elapsed = 0:0:39:46 / Thu Apr 12 22:28:46 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(7,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2798500  inst.: 230839002 (ipc=82.5) sim_rate=96706 (inst/sec) elapsed = 0:0:39:47 / Thu Apr 12 22:28:47 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(6,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2800000  inst.: 230940272 (ipc=82.5) sim_rate=96708 (inst/sec) elapsed = 0:0:39:48 / Thu Apr 12 22:28:48 2018
GPGPU-Sim uArch: cycles simulated: 2801000  inst.: 231009806 (ipc=82.5) sim_rate=96697 (inst/sec) elapsed = 0:0:39:49 / Thu Apr 12 22:28:49 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2803000  inst.: 231156579 (ipc=82.5) sim_rate=96718 (inst/sec) elapsed = 0:0:39:50 / Thu Apr 12 22:28:50 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2804000  inst.: 231232119 (ipc=82.5) sim_rate=96709 (inst/sec) elapsed = 0:0:39:51 / Thu Apr 12 22:28:51 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(8,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2805500  inst.: 231333645 (ipc=82.5) sim_rate=96711 (inst/sec) elapsed = 0:0:39:52 / Thu Apr 12 22:28:52 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(0,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2807000  inst.: 231431421 (ipc=82.4) sim_rate=96711 (inst/sec) elapsed = 0:0:39:53 / Thu Apr 12 22:28:53 2018
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2808500  inst.: 231537369 (ipc=82.4) sim_rate=96715 (inst/sec) elapsed = 0:0:39:54 / Thu Apr 12 22:28:54 2018
GPGPU-Sim uArch: cycles simulated: 2809500  inst.: 231611408 (ipc=82.4) sim_rate=96706 (inst/sec) elapsed = 0:0:39:55 / Thu Apr 12 22:28:55 2018
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2811000  inst.: 231716092 (ipc=82.4) sim_rate=96709 (inst/sec) elapsed = 0:0:39:56 / Thu Apr 12 22:28:56 2018
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(3,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2812500  inst.: 231825863 (ipc=82.4) sim_rate=96715 (inst/sec) elapsed = 0:0:39:57 / Thu Apr 12 22:28:57 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(5,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2814000  inst.: 231932374 (ipc=82.4) sim_rate=96719 (inst/sec) elapsed = 0:0:39:58 / Thu Apr 12 22:28:58 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(6,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2815500  inst.: 232043597 (ipc=82.4) sim_rate=96725 (inst/sec) elapsed = 0:0:39:59 / Thu Apr 12 22:28:59 2018
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2816500  inst.: 232125352 (ipc=82.4) sim_rate=96718 (inst/sec) elapsed = 0:0:40:00 / Thu Apr 12 22:29:00 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2818000  inst.: 232223618 (ipc=82.4) sim_rate=96719 (inst/sec) elapsed = 0:0:40:01 / Thu Apr 12 22:29:01 2018
GPGPU-Sim uArch: cycles simulated: 2819000  inst.: 232296713 (ipc=82.4) sim_rate=96709 (inst/sec) elapsed = 0:0:40:02 / Thu Apr 12 22:29:02 2018
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2820500  inst.: 232397932 (ipc=82.4) sim_rate=96711 (inst/sec) elapsed = 0:0:40:03 / Thu Apr 12 22:29:03 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2822000  inst.: 232506083 (ipc=82.4) sim_rate=96716 (inst/sec) elapsed = 0:0:40:04 / Thu Apr 12 22:29:04 2018
GPGPU-Sim uArch: cycles simulated: 2823000  inst.: 232573802 (ipc=82.4) sim_rate=96704 (inst/sec) elapsed = 0:0:40:05 / Thu Apr 12 22:29:05 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(2,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2824500  inst.: 232676853 (ipc=82.4) sim_rate=96706 (inst/sec) elapsed = 0:0:40:06 / Thu Apr 12 22:29:06 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(0,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2825500  inst.: 232747287 (ipc=82.4) sim_rate=96696 (inst/sec) elapsed = 0:0:40:07 / Thu Apr 12 22:29:07 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(2,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2827000  inst.: 232860513 (ipc=82.4) sim_rate=96702 (inst/sec) elapsed = 0:0:40:08 / Thu Apr 12 22:29:08 2018
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2828500  inst.: 232958875 (ipc=82.4) sim_rate=96703 (inst/sec) elapsed = 0:0:40:09 / Thu Apr 12 22:29:09 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(1,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2830000  inst.: 233067776 (ipc=82.4) sim_rate=96708 (inst/sec) elapsed = 0:0:40:10 / Thu Apr 12 22:29:10 2018
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2831000  inst.: 233139136 (ipc=82.4) sim_rate=96698 (inst/sec) elapsed = 0:0:40:11 / Thu Apr 12 22:29:11 2018
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2832500  inst.: 233243723 (ipc=82.3) sim_rate=96701 (inst/sec) elapsed = 0:0:40:12 / Thu Apr 12 22:29:12 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2833500  inst.: 233308760 (ipc=82.3) sim_rate=96688 (inst/sec) elapsed = 0:0:40:13 / Thu Apr 12 22:29:13 2018
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(4,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2835000  inst.: 233412291 (ipc=82.3) sim_rate=96691 (inst/sec) elapsed = 0:0:40:14 / Thu Apr 12 22:29:14 2018
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2836500  inst.: 233515120 (ipc=82.3) sim_rate=96693 (inst/sec) elapsed = 0:0:40:15 / Thu Apr 12 22:29:15 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2837500  inst.: 233591117 (ipc=82.3) sim_rate=96685 (inst/sec) elapsed = 0:0:40:16 / Thu Apr 12 22:29:16 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2839000  inst.: 233697138 (ipc=82.3) sim_rate=96688 (inst/sec) elapsed = 0:0:40:17 / Thu Apr 12 22:29:17 2018
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2840500  inst.: 233802846 (ipc=82.3) sim_rate=96692 (inst/sec) elapsed = 0:0:40:18 / Thu Apr 12 22:29:18 2018
GPGPU-Sim uArch: cycles simulated: 2841500  inst.: 233874428 (ipc=82.3) sim_rate=96682 (inst/sec) elapsed = 0:0:40:19 / Thu Apr 12 22:29:19 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2843000  inst.: 233972581 (ipc=82.3) sim_rate=96682 (inst/sec) elapsed = 0:0:40:20 / Thu Apr 12 22:29:20 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2844500  inst.: 234076549 (ipc=82.3) sim_rate=96685 (inst/sec) elapsed = 0:0:40:21 / Thu Apr 12 22:29:21 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2846000  inst.: 234186905 (ipc=82.3) sim_rate=96691 (inst/sec) elapsed = 0:0:40:22 / Thu Apr 12 22:29:22 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2847500  inst.: 234298403 (ipc=82.3) sim_rate=96697 (inst/sec) elapsed = 0:0:40:23 / Thu Apr 12 22:29:23 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2849000  inst.: 234401738 (ipc=82.3) sim_rate=96700 (inst/sec) elapsed = 0:0:40:24 / Thu Apr 12 22:29:24 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2850000  inst.: 234475117 (ipc=82.3) sim_rate=96690 (inst/sec) elapsed = 0:0:40:25 / Thu Apr 12 22:29:25 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2851500  inst.: 234582361 (ipc=82.3) sim_rate=96695 (inst/sec) elapsed = 0:0:40:26 / Thu Apr 12 22:29:26 2018
GPGPU-Sim uArch: cycles simulated: 2852500  inst.: 234653619 (ipc=82.3) sim_rate=96684 (inst/sec) elapsed = 0:0:40:27 / Thu Apr 12 22:29:27 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2854000  inst.: 234762931 (ipc=82.3) sim_rate=96689 (inst/sec) elapsed = 0:0:40:28 / Thu Apr 12 22:29:28 2018
GPGPU-Sim uArch: cycles simulated: 2855000  inst.: 234847080 (ipc=82.3) sim_rate=96684 (inst/sec) elapsed = 0:0:40:29 / Thu Apr 12 22:29:29 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2856500  inst.: 234951379 (ipc=82.3) sim_rate=96687 (inst/sec) elapsed = 0:0:40:30 / Thu Apr 12 22:29:30 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2858000  inst.: 235066538 (ipc=82.2) sim_rate=96695 (inst/sec) elapsed = 0:0:40:31 / Thu Apr 12 22:29:31 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2859500  inst.: 235169633 (ipc=82.2) sim_rate=96698 (inst/sec) elapsed = 0:0:40:32 / Thu Apr 12 22:29:32 2018
GPGPU-Sim uArch: cycles simulated: 2860500  inst.: 235231983 (ipc=82.2) sim_rate=96683 (inst/sec) elapsed = 0:0:40:33 / Thu Apr 12 22:29:33 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2862000  inst.: 235342944 (ipc=82.2) sim_rate=96689 (inst/sec) elapsed = 0:0:40:34 / Thu Apr 12 22:29:34 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2863000  inst.: 235417725 (ipc=82.2) sim_rate=96680 (inst/sec) elapsed = 0:0:40:35 / Thu Apr 12 22:29:35 2018
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2864500  inst.: 235522556 (ipc=82.2) sim_rate=96684 (inst/sec) elapsed = 0:0:40:36 / Thu Apr 12 22:29:36 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2866000  inst.: 235630933 (ipc=82.2) sim_rate=96688 (inst/sec) elapsed = 0:0:40:37 / Thu Apr 12 22:29:37 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2867000  inst.: 235707763 (ipc=82.2) sim_rate=96680 (inst/sec) elapsed = 0:0:40:38 / Thu Apr 12 22:29:38 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(3,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2868500  inst.: 235814178 (ipc=82.2) sim_rate=96684 (inst/sec) elapsed = 0:0:40:39 / Thu Apr 12 22:29:39 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2869500  inst.: 235876938 (ipc=82.2) sim_rate=96670 (inst/sec) elapsed = 0:0:40:40 / Thu Apr 12 22:29:40 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2871000  inst.: 235979222 (ipc=82.2) sim_rate=96673 (inst/sec) elapsed = 0:0:40:41 / Thu Apr 12 22:29:41 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2872000  inst.: 236047074 (ipc=82.2) sim_rate=96661 (inst/sec) elapsed = 0:0:40:42 / Thu Apr 12 22:29:42 2018
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2873500  inst.: 236150287 (ipc=82.2) sim_rate=96664 (inst/sec) elapsed = 0:0:40:43 / Thu Apr 12 22:29:43 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(3,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2875000  inst.: 236256604 (ipc=82.2) sim_rate=96668 (inst/sec) elapsed = 0:0:40:44 / Thu Apr 12 22:29:44 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(8,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2876000  inst.: 236329339 (ipc=82.2) sim_rate=96658 (inst/sec) elapsed = 0:0:40:45 / Thu Apr 12 22:29:45 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2877500  inst.: 236424556 (ipc=82.2) sim_rate=96657 (inst/sec) elapsed = 0:0:40:46 / Thu Apr 12 22:29:46 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(3,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2879000  inst.: 236527517 (ipc=82.2) sim_rate=96660 (inst/sec) elapsed = 0:0:40:47 / Thu Apr 12 22:29:47 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2880500  inst.: 236638808 (ipc=82.2) sim_rate=96666 (inst/sec) elapsed = 0:0:40:48 / Thu Apr 12 22:29:48 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2882000  inst.: 236746248 (ipc=82.1) sim_rate=96670 (inst/sec) elapsed = 0:0:40:49 / Thu Apr 12 22:29:49 2018
GPGPU-Sim uArch: cycles simulated: 2883000  inst.: 236813621 (ipc=82.1) sim_rate=96658 (inst/sec) elapsed = 0:0:40:50 / Thu Apr 12 22:29:50 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(8,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2884500  inst.: 236920754 (ipc=82.1) sim_rate=96662 (inst/sec) elapsed = 0:0:40:51 / Thu Apr 12 22:29:51 2018
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2886000  inst.: 237024671 (ipc=82.1) sim_rate=96665 (inst/sec) elapsed = 0:0:40:52 / Thu Apr 12 22:29:52 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2887500  inst.: 237129170 (ipc=82.1) sim_rate=96669 (inst/sec) elapsed = 0:0:40:53 / Thu Apr 12 22:29:53 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(8,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2889000  inst.: 237235396 (ipc=82.1) sim_rate=96672 (inst/sec) elapsed = 0:0:40:54 / Thu Apr 12 22:29:54 2018
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2890500  inst.: 237332958 (ipc=82.1) sim_rate=96673 (inst/sec) elapsed = 0:0:40:55 / Thu Apr 12 22:29:55 2018
GPGPU-Sim uArch: cycles simulated: 2891500  inst.: 237401911 (ipc=82.1) sim_rate=96662 (inst/sec) elapsed = 0:0:40:56 / Thu Apr 12 22:29:56 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2893000  inst.: 237506730 (ipc=82.1) sim_rate=96665 (inst/sec) elapsed = 0:0:40:57 / Thu Apr 12 22:29:57 2018
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2894500  inst.: 237607095 (ipc=82.1) sim_rate=96666 (inst/sec) elapsed = 0:0:40:58 / Thu Apr 12 22:29:58 2018
GPGPU-Sim uArch: cycles simulated: 2895500  inst.: 237677094 (ipc=82.1) sim_rate=96655 (inst/sec) elapsed = 0:0:40:59 / Thu Apr 12 22:29:59 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2896500  inst.: 237741397 (ipc=82.1) sim_rate=96642 (inst/sec) elapsed = 0:0:41:00 / Thu Apr 12 22:30:00 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2898000  inst.: 237841664 (ipc=82.1) sim_rate=96644 (inst/sec) elapsed = 0:0:41:01 / Thu Apr 12 22:30:01 2018
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(2,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2899500  inst.: 237949439 (ipc=82.1) sim_rate=96648 (inst/sec) elapsed = 0:0:41:02 / Thu Apr 12 22:30:02 2018
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2901000  inst.: 238063194 (ipc=82.1) sim_rate=96655 (inst/sec) elapsed = 0:0:41:03 / Thu Apr 12 22:30:03 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2902000  inst.: 238130497 (ipc=82.1) sim_rate=96643 (inst/sec) elapsed = 0:0:41:04 / Thu Apr 12 22:30:04 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2903500  inst.: 238223386 (ipc=82.0) sim_rate=96642 (inst/sec) elapsed = 0:0:41:05 / Thu Apr 12 22:30:05 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(1,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2905000  inst.: 238314996 (ipc=82.0) sim_rate=96640 (inst/sec) elapsed = 0:0:41:06 / Thu Apr 12 22:30:06 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2906000  inst.: 238384796 (ipc=82.0) sim_rate=96629 (inst/sec) elapsed = 0:0:41:07 / Thu Apr 12 22:30:07 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2907500  inst.: 238488759 (ipc=82.0) sim_rate=96632 (inst/sec) elapsed = 0:0:41:08 / Thu Apr 12 22:30:08 2018
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2909000  inst.: 238587953 (ipc=82.0) sim_rate=96633 (inst/sec) elapsed = 0:0:41:09 / Thu Apr 12 22:30:09 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(0,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2910500  inst.: 238698453 (ipc=82.0) sim_rate=96639 (inst/sec) elapsed = 0:0:41:10 / Thu Apr 12 22:30:10 2018
GPGPU-Sim uArch: cycles simulated: 2911500  inst.: 238771294 (ipc=82.0) sim_rate=96629 (inst/sec) elapsed = 0:0:41:11 / Thu Apr 12 22:30:11 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(7,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2913000  inst.: 238870988 (ipc=82.0) sim_rate=96630 (inst/sec) elapsed = 0:0:41:12 / Thu Apr 12 22:30:12 2018
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2914500  inst.: 238976147 (ipc=82.0) sim_rate=96634 (inst/sec) elapsed = 0:0:41:13 / Thu Apr 12 22:30:13 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2916000  inst.: 239073804 (ipc=82.0) sim_rate=96634 (inst/sec) elapsed = 0:0:41:14 / Thu Apr 12 22:30:14 2018
GPGPU-Sim uArch: cycles simulated: 2917000  inst.: 239136949 (ipc=82.0) sim_rate=96620 (inst/sec) elapsed = 0:0:41:15 / Thu Apr 12 22:30:15 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2918500  inst.: 239234422 (ipc=82.0) sim_rate=96621 (inst/sec) elapsed = 0:0:41:16 / Thu Apr 12 22:30:16 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2919500  inst.: 239299158 (ipc=82.0) sim_rate=96608 (inst/sec) elapsed = 0:0:41:17 / Thu Apr 12 22:30:17 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2921000  inst.: 239406479 (ipc=82.0) sim_rate=96612 (inst/sec) elapsed = 0:0:41:18 / Thu Apr 12 22:30:18 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2922500  inst.: 239509495 (ipc=82.0) sim_rate=96615 (inst/sec) elapsed = 0:0:41:19 / Thu Apr 12 22:30:19 2018
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(8,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2923500  inst.: 239569667 (ipc=81.9) sim_rate=96600 (inst/sec) elapsed = 0:0:41:20 / Thu Apr 12 22:30:20 2018
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(7,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2925000  inst.: 239672112 (ipc=81.9) sim_rate=96603 (inst/sec) elapsed = 0:0:41:21 / Thu Apr 12 22:30:21 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2926500  inst.: 239772809 (ipc=81.9) sim_rate=96604 (inst/sec) elapsed = 0:0:41:22 / Thu Apr 12 22:30:22 2018
GPGPU-Sim uArch: cycles simulated: 2927500  inst.: 239840458 (ipc=81.9) sim_rate=96593 (inst/sec) elapsed = 0:0:41:23 / Thu Apr 12 22:30:23 2018
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2929000  inst.: 239947321 (ipc=81.9) sim_rate=96597 (inst/sec) elapsed = 0:0:41:24 / Thu Apr 12 22:30:24 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2930500  inst.: 240058685 (ipc=81.9) sim_rate=96603 (inst/sec) elapsed = 0:0:41:25 / Thu Apr 12 22:30:25 2018
GPGPU-Sim uArch: cycles simulated: 2931500  inst.: 240127211 (ipc=81.9) sim_rate=96591 (inst/sec) elapsed = 0:0:41:26 / Thu Apr 12 22:30:26 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2933000  inst.: 240226455 (ipc=81.9) sim_rate=96592 (inst/sec) elapsed = 0:0:41:27 / Thu Apr 12 22:30:27 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2934500  inst.: 240329154 (ipc=81.9) sim_rate=96595 (inst/sec) elapsed = 0:0:41:28 / Thu Apr 12 22:30:28 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2936000  inst.: 240443588 (ipc=81.9) sim_rate=96602 (inst/sec) elapsed = 0:0:41:29 / Thu Apr 12 22:30:29 2018
GPGPU-Sim uArch: cycles simulated: 2937000  inst.: 240510664 (ipc=81.9) sim_rate=96590 (inst/sec) elapsed = 0:0:41:30 / Thu Apr 12 22:30:30 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(1,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2938500  inst.: 240622736 (ipc=81.9) sim_rate=96596 (inst/sec) elapsed = 0:0:41:31 / Thu Apr 12 22:30:31 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(5,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2939500  inst.: 240702669 (ipc=81.9) sim_rate=96590 (inst/sec) elapsed = 0:0:41:32 / Thu Apr 12 22:30:32 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2941000  inst.: 240806593 (ipc=81.9) sim_rate=96593 (inst/sec) elapsed = 0:0:41:33 / Thu Apr 12 22:30:33 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2942500  inst.: 240915859 (ipc=81.9) sim_rate=96598 (inst/sec) elapsed = 0:0:41:34 / Thu Apr 12 22:30:34 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2943500  inst.: 240979990 (ipc=81.9) sim_rate=96585 (inst/sec) elapsed = 0:0:41:35 / Thu Apr 12 22:30:35 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2945000  inst.: 241072864 (ipc=81.9) sim_rate=96583 (inst/sec) elapsed = 0:0:41:36 / Thu Apr 12 22:30:36 2018
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(4,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2946500  inst.: 241186823 (ipc=81.9) sim_rate=96590 (inst/sec) elapsed = 0:0:41:37 / Thu Apr 12 22:30:37 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2947500  inst.: 241259398 (ipc=81.9) sim_rate=96581 (inst/sec) elapsed = 0:0:41:38 / Thu Apr 12 22:30:38 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(5,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2949000  inst.: 241365472 (ipc=81.8) sim_rate=96584 (inst/sec) elapsed = 0:0:41:39 / Thu Apr 12 22:30:39 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2950500  inst.: 241480298 (ipc=81.8) sim_rate=96592 (inst/sec) elapsed = 0:0:41:40 / Thu Apr 12 22:30:40 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(0,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2951500  inst.: 241552295 (ipc=81.8) sim_rate=96582 (inst/sec) elapsed = 0:0:41:41 / Thu Apr 12 22:30:41 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2953000  inst.: 241651889 (ipc=81.8) sim_rate=96583 (inst/sec) elapsed = 0:0:41:42 / Thu Apr 12 22:30:42 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2954500  inst.: 241762184 (ipc=81.8) sim_rate=96588 (inst/sec) elapsed = 0:0:41:43 / Thu Apr 12 22:30:43 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2956000  inst.: 241871413 (ipc=81.8) sim_rate=96594 (inst/sec) elapsed = 0:0:41:44 / Thu Apr 12 22:30:44 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2957500  inst.: 241972686 (ipc=81.8) sim_rate=96595 (inst/sec) elapsed = 0:0:41:45 / Thu Apr 12 22:30:45 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(0,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2959000  inst.: 242082321 (ipc=81.8) sim_rate=96601 (inst/sec) elapsed = 0:0:41:46 / Thu Apr 12 22:30:46 2018
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2960000  inst.: 242165380 (ipc=81.8) sim_rate=96595 (inst/sec) elapsed = 0:0:41:47 / Thu Apr 12 22:30:47 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(7,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2961500  inst.: 242272551 (ipc=81.8) sim_rate=96599 (inst/sec) elapsed = 0:0:41:48 / Thu Apr 12 22:30:48 2018
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2962500  inst.: 242341853 (ipc=81.8) sim_rate=96589 (inst/sec) elapsed = 0:0:41:49 / Thu Apr 12 22:30:49 2018
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(6,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2964000  inst.: 242465711 (ipc=81.8) sim_rate=96599 (inst/sec) elapsed = 0:0:41:50 / Thu Apr 12 22:30:50 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2965000  inst.: 242548422 (ipc=81.8) sim_rate=96594 (inst/sec) elapsed = 0:0:41:51 / Thu Apr 12 22:30:51 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(6,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2966500  inst.: 242660095 (ipc=81.8) sim_rate=96600 (inst/sec) elapsed = 0:0:41:52 / Thu Apr 12 22:30:52 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(2,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2968000  inst.: 242770835 (ipc=81.8) sim_rate=96605 (inst/sec) elapsed = 0:0:41:53 / Thu Apr 12 22:30:53 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2969000  inst.: 242841831 (ipc=81.8) sim_rate=96595 (inst/sec) elapsed = 0:0:41:54 / Thu Apr 12 22:30:54 2018
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(2,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2970000  inst.: 242922622 (ipc=81.8) sim_rate=96589 (inst/sec) elapsed = 0:0:41:55 / Thu Apr 12 22:30:55 2018
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(4,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2971500  inst.: 243044571 (ipc=81.8) sim_rate=96599 (inst/sec) elapsed = 0:0:41:56 / Thu Apr 12 22:30:56 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2972500  inst.: 243117925 (ipc=81.8) sim_rate=96590 (inst/sec) elapsed = 0:0:41:57 / Thu Apr 12 22:30:57 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2974000  inst.: 243227029 (ipc=81.8) sim_rate=96595 (inst/sec) elapsed = 0:0:41:58 / Thu Apr 12 22:30:58 2018
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2975500  inst.: 243336816 (ipc=81.8) sim_rate=96600 (inst/sec) elapsed = 0:0:41:59 / Thu Apr 12 22:30:59 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(5,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2976500  inst.: 243412715 (ipc=81.8) sim_rate=96592 (inst/sec) elapsed = 0:0:42:00 / Thu Apr 12 22:31:00 2018
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2978000  inst.: 243524343 (ipc=81.8) sim_rate=96598 (inst/sec) elapsed = 0:0:42:01 / Thu Apr 12 22:31:01 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(1,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2979000  inst.: 243603428 (ipc=81.8) sim_rate=96591 (inst/sec) elapsed = 0:0:42:02 / Thu Apr 12 22:31:02 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2980500  inst.: 243712519 (ipc=81.8) sim_rate=96596 (inst/sec) elapsed = 0:0:42:03 / Thu Apr 12 22:31:03 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2981500  inst.: 243796000 (ipc=81.8) sim_rate=96591 (inst/sec) elapsed = 0:0:42:04 / Thu Apr 12 22:31:04 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2983000  inst.: 243893684 (ipc=81.8) sim_rate=96591 (inst/sec) elapsed = 0:0:42:05 / Thu Apr 12 22:31:05 2018
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(2,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2984000  inst.: 243966744 (ipc=81.8) sim_rate=96582 (inst/sec) elapsed = 0:0:42:06 / Thu Apr 12 22:31:06 2018
GPGPU-Sim uArch: cycles simulated: 2985000  inst.: 244043316 (ipc=81.8) sim_rate=96574 (inst/sec) elapsed = 0:0:42:07 / Thu Apr 12 22:31:07 2018
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2986000  inst.: 244121156 (ipc=81.8) sim_rate=96566 (inst/sec) elapsed = 0:0:42:08 / Thu Apr 12 22:31:08 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2987500  inst.: 244215663 (ipc=81.7) sim_rate=96566 (inst/sec) elapsed = 0:0:42:09 / Thu Apr 12 22:31:09 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2989000  inst.: 244316697 (ipc=81.7) sim_rate=96567 (inst/sec) elapsed = 0:0:42:10 / Thu Apr 12 22:31:10 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2990000  inst.: 244380328 (ipc=81.7) sim_rate=96554 (inst/sec) elapsed = 0:0:42:11 / Thu Apr 12 22:31:11 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(3,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2991500  inst.: 244492316 (ipc=81.7) sim_rate=96560 (inst/sec) elapsed = 0:0:42:12 / Thu Apr 12 22:31:12 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(5,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2992500  inst.: 244562323 (ipc=81.7) sim_rate=96550 (inst/sec) elapsed = 0:0:42:13 / Thu Apr 12 22:31:13 2018
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2994000  inst.: 244662336 (ipc=81.7) sim_rate=96551 (inst/sec) elapsed = 0:0:42:14 / Thu Apr 12 22:31:14 2018
GPGPU-Sim uArch: cycles simulated: 2995000  inst.: 244727425 (ipc=81.7) sim_rate=96539 (inst/sec) elapsed = 0:0:42:15 / Thu Apr 12 22:31:15 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(7,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2996500  inst.: 244839844 (ipc=81.7) sim_rate=96545 (inst/sec) elapsed = 0:0:42:16 / Thu Apr 12 22:31:16 2018
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(0,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2997500  inst.: 244910263 (ipc=81.7) sim_rate=96535 (inst/sec) elapsed = 0:0:42:17 / Thu Apr 12 22:31:17 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2998500  inst.: 244973093 (ipc=81.7) sim_rate=96522 (inst/sec) elapsed = 0:0:42:18 / Thu Apr 12 22:31:18 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3000000  inst.: 245076043 (ipc=81.7) sim_rate=96524 (inst/sec) elapsed = 0:0:42:19 / Thu Apr 12 22:31:19 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(5,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3001500  inst.: 245175757 (ipc=81.7) sim_rate=96525 (inst/sec) elapsed = 0:0:42:20 / Thu Apr 12 22:31:20 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3002500  inst.: 245248975 (ipc=81.7) sim_rate=96516 (inst/sec) elapsed = 0:0:42:21 / Thu Apr 12 22:31:21 2018
GPGPU-Sim uArch: cycles simulated: 3003500  inst.: 245316213 (ipc=81.7) sim_rate=96505 (inst/sec) elapsed = 0:0:42:22 / Thu Apr 12 22:31:22 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3005000  inst.: 245422828 (ipc=81.7) sim_rate=96509 (inst/sec) elapsed = 0:0:42:23 / Thu Apr 12 22:31:23 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3006000  inst.: 245491281 (ipc=81.7) sim_rate=96498 (inst/sec) elapsed = 0:0:42:24 / Thu Apr 12 22:31:24 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(5,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3007500  inst.: 245593173 (ipc=81.7) sim_rate=96500 (inst/sec) elapsed = 0:0:42:25 / Thu Apr 12 22:31:25 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(8,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3009000  inst.: 245700446 (ipc=81.7) sim_rate=96504 (inst/sec) elapsed = 0:0:42:26 / Thu Apr 12 22:31:26 2018
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3010500  inst.: 245800741 (ipc=81.6) sim_rate=96505 (inst/sec) elapsed = 0:0:42:27 / Thu Apr 12 22:31:27 2018
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3011500  inst.: 245876838 (ipc=81.6) sim_rate=96497 (inst/sec) elapsed = 0:0:42:28 / Thu Apr 12 22:31:28 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(5,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3013000  inst.: 245977678 (ipc=81.6) sim_rate=96499 (inst/sec) elapsed = 0:0:42:29 / Thu Apr 12 22:31:29 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3014500  inst.: 246088262 (ipc=81.6) sim_rate=96505 (inst/sec) elapsed = 0:0:42:30 / Thu Apr 12 22:31:30 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3016000  inst.: 246210020 (ipc=81.6) sim_rate=96515 (inst/sec) elapsed = 0:0:42:31 / Thu Apr 12 22:31:31 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3017000  inst.: 246278362 (ipc=81.6) sim_rate=96504 (inst/sec) elapsed = 0:0:42:32 / Thu Apr 12 22:31:32 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3018500  inst.: 246384558 (ipc=81.6) sim_rate=96507 (inst/sec) elapsed = 0:0:42:33 / Thu Apr 12 22:31:33 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3020000  inst.: 246496761 (ipc=81.6) sim_rate=96514 (inst/sec) elapsed = 0:0:42:34 / Thu Apr 12 22:31:34 2018
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(3,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3021000  inst.: 246564082 (ipc=81.6) sim_rate=96502 (inst/sec) elapsed = 0:0:42:35 / Thu Apr 12 22:31:35 2018
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3022000  inst.: 246637548 (ipc=81.6) sim_rate=96493 (inst/sec) elapsed = 0:0:42:36 / Thu Apr 12 22:31:36 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3023500  inst.: 246751803 (ipc=81.6) sim_rate=96500 (inst/sec) elapsed = 0:0:42:37 / Thu Apr 12 22:31:37 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3025000  inst.: 246860479 (ipc=81.6) sim_rate=96505 (inst/sec) elapsed = 0:0:42:38 / Thu Apr 12 22:31:38 2018
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3026000  inst.: 246930558 (ipc=81.6) sim_rate=96494 (inst/sec) elapsed = 0:0:42:39 / Thu Apr 12 22:31:39 2018
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3027000  inst.: 247009286 (ipc=81.6) sim_rate=96488 (inst/sec) elapsed = 0:0:42:40 / Thu Apr 12 22:31:40 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3028500  inst.: 247119396 (ipc=81.6) sim_rate=96493 (inst/sec) elapsed = 0:0:42:41 / Thu Apr 12 22:31:41 2018
GPGPU-Sim uArch: cycles simulated: 3029500  inst.: 247184540 (ipc=81.6) sim_rate=96481 (inst/sec) elapsed = 0:0:42:42 / Thu Apr 12 22:31:42 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3031000  inst.: 247288814 (ipc=81.6) sim_rate=96484 (inst/sec) elapsed = 0:0:42:43 / Thu Apr 12 22:31:43 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(4,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3032000  inst.: 247367702 (ipc=81.6) sim_rate=96477 (inst/sec) elapsed = 0:0:42:44 / Thu Apr 12 22:31:44 2018
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(0,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3033500  inst.: 247472260 (ipc=81.6) sim_rate=96480 (inst/sec) elapsed = 0:0:42:45 / Thu Apr 12 22:31:45 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3034500  inst.: 247542855 (ipc=81.6) sim_rate=96470 (inst/sec) elapsed = 0:0:42:46 / Thu Apr 12 22:31:46 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(5,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3036000  inst.: 247647575 (ipc=81.6) sim_rate=96473 (inst/sec) elapsed = 0:0:42:47 / Thu Apr 12 22:31:47 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3037000  inst.: 247723607 (ipc=81.6) sim_rate=96465 (inst/sec) elapsed = 0:0:42:48 / Thu Apr 12 22:31:48 2018
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3038500  inst.: 247840084 (ipc=81.6) sim_rate=96473 (inst/sec) elapsed = 0:0:42:49 / Thu Apr 12 22:31:49 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3039500  inst.: 247910778 (ipc=81.6) sim_rate=96463 (inst/sec) elapsed = 0:0:42:50 / Thu Apr 12 22:31:50 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3041000  inst.: 248025513 (ipc=81.6) sim_rate=96470 (inst/sec) elapsed = 0:0:42:51 / Thu Apr 12 22:31:51 2018
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3042500  inst.: 248130417 (ipc=81.6) sim_rate=96473 (inst/sec) elapsed = 0:0:42:52 / Thu Apr 12 22:31:52 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3043500  inst.: 248202033 (ipc=81.6) sim_rate=96464 (inst/sec) elapsed = 0:0:42:53 / Thu Apr 12 22:31:53 2018
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(7,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3045000  inst.: 248308599 (ipc=81.5) sim_rate=96467 (inst/sec) elapsed = 0:0:42:54 / Thu Apr 12 22:31:54 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3046500  inst.: 248418717 (ipc=81.5) sim_rate=96473 (inst/sec) elapsed = 0:0:42:55 / Thu Apr 12 22:31:55 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3047500  inst.: 248484352 (ipc=81.5) sim_rate=96461 (inst/sec) elapsed = 0:0:42:56 / Thu Apr 12 22:31:56 2018
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3049000  inst.: 248580714 (ipc=81.5) sim_rate=96461 (inst/sec) elapsed = 0:0:42:57 / Thu Apr 12 22:31:57 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3050500  inst.: 248674417 (ipc=81.5) sim_rate=96460 (inst/sec) elapsed = 0:0:42:58 / Thu Apr 12 22:31:58 2018
GPGPU-Sim uArch: cycles simulated: 3051500  inst.: 248745758 (ipc=81.5) sim_rate=96450 (inst/sec) elapsed = 0:0:42:59 / Thu Apr 12 22:31:59 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3053000  inst.: 248848047 (ipc=81.5) sim_rate=96452 (inst/sec) elapsed = 0:0:43:00 / Thu Apr 12 22:32:00 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3054500  inst.: 248959344 (ipc=81.5) sim_rate=96458 (inst/sec) elapsed = 0:0:43:01 / Thu Apr 12 22:32:01 2018
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(4,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3055500  inst.: 249029192 (ipc=81.5) sim_rate=96448 (inst/sec) elapsed = 0:0:43:02 / Thu Apr 12 22:32:02 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3057000  inst.: 249137353 (ipc=81.5) sim_rate=96452 (inst/sec) elapsed = 0:0:43:03 / Thu Apr 12 22:32:03 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3058500  inst.: 249246914 (ipc=81.5) sim_rate=96457 (inst/sec) elapsed = 0:0:43:04 / Thu Apr 12 22:32:04 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3060000  inst.: 249356042 (ipc=81.5) sim_rate=96462 (inst/sec) elapsed = 0:0:43:05 / Thu Apr 12 22:32:05 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(7,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3061500  inst.: 249450815 (ipc=81.5) sim_rate=96462 (inst/sec) elapsed = 0:0:43:06 / Thu Apr 12 22:32:06 2018
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(4,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3063000  inst.: 249554129 (ipc=81.5) sim_rate=96464 (inst/sec) elapsed = 0:0:43:07 / Thu Apr 12 22:32:07 2018
GPGPU-Sim uArch: cycles simulated: 3064000  inst.: 249619983 (ipc=81.5) sim_rate=96452 (inst/sec) elapsed = 0:0:43:08 / Thu Apr 12 22:32:08 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(4,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3065500  inst.: 249724813 (ipc=81.5) sim_rate=96456 (inst/sec) elapsed = 0:0:43:09 / Thu Apr 12 22:32:09 2018
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3067000  inst.: 249830775 (ipc=81.5) sim_rate=96459 (inst/sec) elapsed = 0:0:43:10 / Thu Apr 12 22:32:10 2018
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3068000  inst.: 249903880 (ipc=81.5) sim_rate=96450 (inst/sec) elapsed = 0:0:43:11 / Thu Apr 12 22:32:11 2018
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3069500  inst.: 250014208 (ipc=81.5) sim_rate=96456 (inst/sec) elapsed = 0:0:43:12 / Thu Apr 12 22:32:12 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3071000  inst.: 250109197 (ipc=81.4) sim_rate=96455 (inst/sec) elapsed = 0:0:43:13 / Thu Apr 12 22:32:13 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(8,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3072000  inst.: 250182784 (ipc=81.4) sim_rate=96446 (inst/sec) elapsed = 0:0:43:14 / Thu Apr 12 22:32:14 2018
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(7,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3073500  inst.: 250293655 (ipc=81.4) sim_rate=96452 (inst/sec) elapsed = 0:0:43:15 / Thu Apr 12 22:32:15 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3075000  inst.: 250404332 (ipc=81.4) sim_rate=96457 (inst/sec) elapsed = 0:0:43:16 / Thu Apr 12 22:32:16 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(6,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3076000  inst.: 250474663 (ipc=81.4) sim_rate=96447 (inst/sec) elapsed = 0:0:43:17 / Thu Apr 12 22:32:17 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3077500  inst.: 250575005 (ipc=81.4) sim_rate=96449 (inst/sec) elapsed = 0:0:43:18 / Thu Apr 12 22:32:18 2018
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3078500  inst.: 250644627 (ipc=81.4) sim_rate=96438 (inst/sec) elapsed = 0:0:43:19 / Thu Apr 12 22:32:19 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3080000  inst.: 250749242 (ipc=81.4) sim_rate=96442 (inst/sec) elapsed = 0:0:43:20 / Thu Apr 12 22:32:20 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3081000  inst.: 250829997 (ipc=81.4) sim_rate=96435 (inst/sec) elapsed = 0:0:43:21 / Thu Apr 12 22:32:21 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3082500  inst.: 250945435 (ipc=81.4) sim_rate=96443 (inst/sec) elapsed = 0:0:43:22 / Thu Apr 12 22:32:22 2018
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(5,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3084000  inst.: 251051341 (ipc=81.4) sim_rate=96446 (inst/sec) elapsed = 0:0:43:23 / Thu Apr 12 22:32:23 2018
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3085500  inst.: 251162300 (ipc=81.4) sim_rate=96452 (inst/sec) elapsed = 0:0:43:24 / Thu Apr 12 22:32:24 2018
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3086500  inst.: 251229164 (ipc=81.4) sim_rate=96441 (inst/sec) elapsed = 0:0:43:25 / Thu Apr 12 22:32:25 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3088000  inst.: 251342575 (ipc=81.4) sim_rate=96447 (inst/sec) elapsed = 0:0:43:26 / Thu Apr 12 22:32:26 2018
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(7,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3089500  inst.: 251456154 (ipc=81.4) sim_rate=96454 (inst/sec) elapsed = 0:0:43:27 / Thu Apr 12 22:32:27 2018
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3090500  inst.: 251529722 (ipc=81.4) sim_rate=96445 (inst/sec) elapsed = 0:0:43:28 / Thu Apr 12 22:32:28 2018
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3092000  inst.: 251641153 (ipc=81.4) sim_rate=96451 (inst/sec) elapsed = 0:0:43:29 / Thu Apr 12 22:32:29 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3093000  inst.: 251725986 (ipc=81.4) sim_rate=96446 (inst/sec) elapsed = 0:0:43:30 / Thu Apr 12 22:32:30 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(4,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3094500  inst.: 251837822 (ipc=81.4) sim_rate=96452 (inst/sec) elapsed = 0:0:43:31 / Thu Apr 12 22:32:31 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(4,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3095500  inst.: 251912387 (ipc=81.4) sim_rate=96444 (inst/sec) elapsed = 0:0:43:32 / Thu Apr 12 22:32:32 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3097000  inst.: 252017155 (ipc=81.4) sim_rate=96447 (inst/sec) elapsed = 0:0:43:33 / Thu Apr 12 22:32:33 2018
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3098500  inst.: 252125815 (ipc=81.4) sim_rate=96452 (inst/sec) elapsed = 0:0:43:34 / Thu Apr 12 22:32:34 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(7,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3099500  inst.: 252193180 (ipc=81.4) sim_rate=96440 (inst/sec) elapsed = 0:0:43:35 / Thu Apr 12 22:32:35 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3101000  inst.: 252307482 (ipc=81.4) sim_rate=96447 (inst/sec) elapsed = 0:0:43:36 / Thu Apr 12 22:32:36 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3101761,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3102000  inst.: 252376490 (ipc=81.4) sim_rate=96437 (inst/sec) elapsed = 0:0:43:37 / Thu Apr 12 22:32:37 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3103000  inst.: 252452337 (ipc=81.4) sim_rate=96429 (inst/sec) elapsed = 0:0:43:38 / Thu Apr 12 22:32:38 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3104500  inst.: 252560224 (ipc=81.4) sim_rate=96433 (inst/sec) elapsed = 0:0:43:39 / Thu Apr 12 22:32:39 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3106000  inst.: 252666637 (ipc=81.3) sim_rate=96437 (inst/sec) elapsed = 0:0:43:40 / Thu Apr 12 22:32:40 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3107000  inst.: 252736873 (ipc=81.3) sim_rate=96427 (inst/sec) elapsed = 0:0:43:41 / Thu Apr 12 22:32:41 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(3,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3108500  inst.: 252849621 (ipc=81.3) sim_rate=96433 (inst/sec) elapsed = 0:0:43:42 / Thu Apr 12 22:32:42 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3109500  inst.: 252919252 (ipc=81.3) sim_rate=96423 (inst/sec) elapsed = 0:0:43:43 / Thu Apr 12 22:32:43 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3111000  inst.: 253032269 (ipc=81.3) sim_rate=96429 (inst/sec) elapsed = 0:0:43:44 / Thu Apr 12 22:32:44 2018
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(7,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3112000  inst.: 253116240 (ipc=81.3) sim_rate=96425 (inst/sec) elapsed = 0:0:43:45 / Thu Apr 12 22:32:45 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(2,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3113000  inst.: 253191925 (ipc=81.3) sim_rate=96417 (inst/sec) elapsed = 0:0:43:46 / Thu Apr 12 22:32:46 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3114500  inst.: 253305288 (ipc=81.3) sim_rate=96423 (inst/sec) elapsed = 0:0:43:47 / Thu Apr 12 22:32:47 2018
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3115500  inst.: 253379437 (ipc=81.3) sim_rate=96415 (inst/sec) elapsed = 0:0:43:48 / Thu Apr 12 22:32:48 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3117000  inst.: 253491920 (ipc=81.3) sim_rate=96421 (inst/sec) elapsed = 0:0:43:49 / Thu Apr 12 22:32:49 2018
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(7,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3118000  inst.: 253566822 (ipc=81.3) sim_rate=96413 (inst/sec) elapsed = 0:0:43:50 / Thu Apr 12 22:32:50 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3119500  inst.: 253672003 (ipc=81.3) sim_rate=96416 (inst/sec) elapsed = 0:0:43:51 / Thu Apr 12 22:32:51 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3120500  inst.: 253748131 (ipc=81.3) sim_rate=96408 (inst/sec) elapsed = 0:0:43:52 / Thu Apr 12 22:32:52 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(8,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3122000  inst.: 253861193 (ipc=81.3) sim_rate=96415 (inst/sec) elapsed = 0:0:43:53 / Thu Apr 12 22:32:53 2018
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3123500  inst.: 253967698 (ipc=81.3) sim_rate=96419 (inst/sec) elapsed = 0:0:43:54 / Thu Apr 12 22:32:54 2018
GPGPU-Sim uArch: cycles simulated: 3124500  inst.: 254034300 (ipc=81.3) sim_rate=96407 (inst/sec) elapsed = 0:0:43:55 / Thu Apr 12 22:32:55 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(2,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3126000  inst.: 254142092 (ipc=81.3) sim_rate=96412 (inst/sec) elapsed = 0:0:43:56 / Thu Apr 12 22:32:56 2018
GPGPU-Sim uArch: cycles simulated: 3127000  inst.: 254213659 (ipc=81.3) sim_rate=96402 (inst/sec) elapsed = 0:0:43:57 / Thu Apr 12 22:32:57 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(6,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3128500  inst.: 254313035 (ipc=81.3) sim_rate=96403 (inst/sec) elapsed = 0:0:43:58 / Thu Apr 12 22:32:58 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3129500  inst.: 254379972 (ipc=81.3) sim_rate=96392 (inst/sec) elapsed = 0:0:43:59 / Thu Apr 12 22:32:59 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3131000  inst.: 254489395 (ipc=81.3) sim_rate=96397 (inst/sec) elapsed = 0:0:44:00 / Thu Apr 12 22:33:00 2018
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(4,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3132000  inst.: 254560224 (ipc=81.3) sim_rate=96387 (inst/sec) elapsed = 0:0:44:01 / Thu Apr 12 22:33:01 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(5,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3133000  inst.: 254631203 (ipc=81.3) sim_rate=96378 (inst/sec) elapsed = 0:0:44:02 / Thu Apr 12 22:33:02 2018
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(0,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3134500  inst.: 254732192 (ipc=81.3) sim_rate=96379 (inst/sec) elapsed = 0:0:44:03 / Thu Apr 12 22:33:03 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3136000  inst.: 254837459 (ipc=81.3) sim_rate=96383 (inst/sec) elapsed = 0:0:44:04 / Thu Apr 12 22:33:04 2018
GPGPU-Sim uArch: cycles simulated: 3137000  inst.: 254907464 (ipc=81.3) sim_rate=96373 (inst/sec) elapsed = 0:0:44:05 / Thu Apr 12 22:33:05 2018
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(2,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3138500  inst.: 255026637 (ipc=81.3) sim_rate=96381 (inst/sec) elapsed = 0:0:44:06 / Thu Apr 12 22:33:06 2018
GPGPU-Sim uArch: cycles simulated: 3139500  inst.: 255101802 (ipc=81.3) sim_rate=96373 (inst/sec) elapsed = 0:0:44:07 / Thu Apr 12 22:33:07 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(7,5,0) tid=(0,4,0)
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(1,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3141000  inst.: 255216991 (ipc=81.3) sim_rate=96381 (inst/sec) elapsed = 0:0:44:08 / Thu Apr 12 22:33:08 2018
GPGPU-Sim uArch: cycles simulated: 3142000  inst.: 255298272 (ipc=81.3) sim_rate=96375 (inst/sec) elapsed = 0:0:44:09 / Thu Apr 12 22:33:09 2018
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3143000  inst.: 255373921 (ipc=81.3) sim_rate=96367 (inst/sec) elapsed = 0:0:44:10 / Thu Apr 12 22:33:10 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(0,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3144500  inst.: 255479341 (ipc=81.2) sim_rate=96370 (inst/sec) elapsed = 0:0:44:11 / Thu Apr 12 22:33:11 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3145500  inst.: 255548594 (ipc=81.2) sim_rate=96360 (inst/sec) elapsed = 0:0:44:12 / Thu Apr 12 22:33:12 2018
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(3,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3147000  inst.: 255656563 (ipc=81.2) sim_rate=96365 (inst/sec) elapsed = 0:0:44:13 / Thu Apr 12 22:33:13 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3148000  inst.: 255730041 (ipc=81.2) sim_rate=96356 (inst/sec) elapsed = 0:0:44:14 / Thu Apr 12 22:33:14 2018
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3149500  inst.: 255837195 (ipc=81.2) sim_rate=96360 (inst/sec) elapsed = 0:0:44:15 / Thu Apr 12 22:33:15 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3150500  inst.: 255901408 (ipc=81.2) sim_rate=96348 (inst/sec) elapsed = 0:0:44:16 / Thu Apr 12 22:33:16 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(4,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3152000  inst.: 256012423 (ipc=81.2) sim_rate=96353 (inst/sec) elapsed = 0:0:44:17 / Thu Apr 12 22:33:17 2018
GPGPU-Sim uArch: cycles simulated: 3153000  inst.: 256085492 (ipc=81.2) sim_rate=96345 (inst/sec) elapsed = 0:0:44:18 / Thu Apr 12 22:33:18 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3154500  inst.: 256197111 (ipc=81.2) sim_rate=96350 (inst/sec) elapsed = 0:0:44:19 / Thu Apr 12 22:33:19 2018
GPGPU-Sim uArch: cycles simulated: 3155500  inst.: 256262911 (ipc=81.2) sim_rate=96339 (inst/sec) elapsed = 0:0:44:20 / Thu Apr 12 22:33:20 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3156500  inst.: 256343073 (ipc=81.2) sim_rate=96333 (inst/sec) elapsed = 0:0:44:21 / Thu Apr 12 22:33:21 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3158000  inst.: 256440966 (ipc=81.2) sim_rate=96333 (inst/sec) elapsed = 0:0:44:22 / Thu Apr 12 22:33:22 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3159000  inst.: 256515215 (ipc=81.2) sim_rate=96325 (inst/sec) elapsed = 0:0:44:23 / Thu Apr 12 22:33:23 2018
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(6,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3160500  inst.: 256631117 (ipc=81.2) sim_rate=96333 (inst/sec) elapsed = 0:0:44:24 / Thu Apr 12 22:33:24 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3161500  inst.: 256695189 (ipc=81.2) sim_rate=96320 (inst/sec) elapsed = 0:0:44:25 / Thu Apr 12 22:33:25 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3163000  inst.: 256803005 (ipc=81.2) sim_rate=96325 (inst/sec) elapsed = 0:0:44:26 / Thu Apr 12 22:33:26 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3164500  inst.: 256927883 (ipc=81.2) sim_rate=96335 (inst/sec) elapsed = 0:0:44:27 / Thu Apr 12 22:33:27 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3164744,0), 4 CTAs running
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(1,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3165500  inst.: 256996501 (ipc=81.2) sim_rate=96325 (inst/sec) elapsed = 0:0:44:28 / Thu Apr 12 22:33:28 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3167000  inst.: 257104325 (ipc=81.2) sim_rate=96329 (inst/sec) elapsed = 0:0:44:29 / Thu Apr 12 22:33:29 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3168000  inst.: 257181622 (ipc=81.2) sim_rate=96322 (inst/sec) elapsed = 0:0:44:30 / Thu Apr 12 22:33:30 2018
GPGPU-Sim uArch: cycles simulated: 3169000  inst.: 257262393 (ipc=81.2) sim_rate=96316 (inst/sec) elapsed = 0:0:44:31 / Thu Apr 12 22:33:31 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3169489,0), 4 CTAs running
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3170500  inst.: 257362892 (ipc=81.2) sim_rate=96318 (inst/sec) elapsed = 0:0:44:32 / Thu Apr 12 22:33:32 2018
GPGPU-Sim uArch: cycles simulated: 3171500  inst.: 257431710 (ipc=81.2) sim_rate=96308 (inst/sec) elapsed = 0:0:44:33 / Thu Apr 12 22:33:33 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3172500  inst.: 257503384 (ipc=81.2) sim_rate=96298 (inst/sec) elapsed = 0:0:44:34 / Thu Apr 12 22:33:34 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3173500  inst.: 257578244 (ipc=81.2) sim_rate=96290 (inst/sec) elapsed = 0:0:44:35 / Thu Apr 12 22:33:35 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(8,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3174500  inst.: 257655196 (ipc=81.2) sim_rate=96283 (inst/sec) elapsed = 0:0:44:36 / Thu Apr 12 22:33:36 2018
GPGPU-Sim uArch: cycles simulated: 3175500  inst.: 257728044 (ipc=81.2) sim_rate=96274 (inst/sec) elapsed = 0:0:44:37 / Thu Apr 12 22:33:37 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(1,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3176500  inst.: 257789741 (ipc=81.2) sim_rate=96262 (inst/sec) elapsed = 0:0:44:38 / Thu Apr 12 22:33:38 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3178000  inst.: 257895084 (ipc=81.2) sim_rate=96265 (inst/sec) elapsed = 0:0:44:39 / Thu Apr 12 22:33:39 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3179000  inst.: 257971786 (ipc=81.1) sim_rate=96258 (inst/sec) elapsed = 0:0:44:40 / Thu Apr 12 22:33:40 2018
GPGPU-Sim uArch: cycles simulated: 3180000  inst.: 258043776 (ipc=81.1) sim_rate=96249 (inst/sec) elapsed = 0:0:44:41 / Thu Apr 12 22:33:41 2018
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3181000  inst.: 258113329 (ipc=81.1) sim_rate=96239 (inst/sec) elapsed = 0:0:44:42 / Thu Apr 12 22:33:42 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(8,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3182000  inst.: 258195468 (ipc=81.1) sim_rate=96233 (inst/sec) elapsed = 0:0:44:43 / Thu Apr 12 22:33:43 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(7,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3183500  inst.: 258299081 (ipc=81.1) sim_rate=96236 (inst/sec) elapsed = 0:0:44:44 / Thu Apr 12 22:33:44 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3184500  inst.: 258377011 (ipc=81.1) sim_rate=96229 (inst/sec) elapsed = 0:0:44:45 / Thu Apr 12 22:33:45 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3185500  inst.: 258447406 (ipc=81.1) sim_rate=96220 (inst/sec) elapsed = 0:0:44:46 / Thu Apr 12 22:33:46 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3187000  inst.: 258545918 (ipc=81.1) sim_rate=96221 (inst/sec) elapsed = 0:0:44:47 / Thu Apr 12 22:33:47 2018
GPGPU-Sim uArch: cycles simulated: 3188000  inst.: 258609657 (ipc=81.1) sim_rate=96208 (inst/sec) elapsed = 0:0:44:48 / Thu Apr 12 22:33:48 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3189500  inst.: 258720636 (ipc=81.1) sim_rate=96214 (inst/sec) elapsed = 0:0:44:49 / Thu Apr 12 22:33:49 2018
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3191000  inst.: 258833278 (ipc=81.1) sim_rate=96220 (inst/sec) elapsed = 0:0:44:50 / Thu Apr 12 22:33:50 2018
GPGPU-Sim uArch: cycles simulated: 3192000  inst.: 258913258 (ipc=81.1) sim_rate=96214 (inst/sec) elapsed = 0:0:44:51 / Thu Apr 12 22:33:51 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3193000  inst.: 258977380 (ipc=81.1) sim_rate=96202 (inst/sec) elapsed = 0:0:44:52 / Thu Apr 12 22:33:52 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(8,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3194500  inst.: 259089396 (ipc=81.1) sim_rate=96208 (inst/sec) elapsed = 0:0:44:53 / Thu Apr 12 22:33:53 2018
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3195500  inst.: 259161114 (ipc=81.1) sim_rate=96199 (inst/sec) elapsed = 0:0:44:54 / Thu Apr 12 22:33:54 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3196500  inst.: 259226020 (ipc=81.1) sim_rate=96187 (inst/sec) elapsed = 0:0:44:55 / Thu Apr 12 22:33:55 2018
GPGPU-Sim uArch: cycles simulated: 3197500  inst.: 259293759 (ipc=81.1) sim_rate=96177 (inst/sec) elapsed = 0:0:44:56 / Thu Apr 12 22:33:56 2018
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3199000  inst.: 259414416 (ipc=81.1) sim_rate=96186 (inst/sec) elapsed = 0:0:44:57 / Thu Apr 12 22:33:57 2018
GPGPU-Sim uArch: cycles simulated: 3200000  inst.: 259489581 (ipc=81.1) sim_rate=96178 (inst/sec) elapsed = 0:0:44:58 / Thu Apr 12 22:33:58 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3201000  inst.: 259558170 (ipc=81.1) sim_rate=96168 (inst/sec) elapsed = 0:0:44:59 / Thu Apr 12 22:33:59 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(3,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3202500  inst.: 259667503 (ipc=81.1) sim_rate=96173 (inst/sec) elapsed = 0:0:45:00 / Thu Apr 12 22:34:00 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3203500  inst.: 259741494 (ipc=81.1) sim_rate=96164 (inst/sec) elapsed = 0:0:45:01 / Thu Apr 12 22:34:01 2018
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3205000  inst.: 259842991 (ipc=81.1) sim_rate=96166 (inst/sec) elapsed = 0:0:45:02 / Thu Apr 12 22:34:02 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3206000  inst.: 259911956 (ipc=81.1) sim_rate=96156 (inst/sec) elapsed = 0:0:45:03 / Thu Apr 12 22:34:03 2018
GPGPU-Sim uArch: cycles simulated: 3207000  inst.: 259985699 (ipc=81.1) sim_rate=96148 (inst/sec) elapsed = 0:0:45:04 / Thu Apr 12 22:34:04 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3208500  inst.: 260088411 (ipc=81.1) sim_rate=96150 (inst/sec) elapsed = 0:0:45:05 / Thu Apr 12 22:34:05 2018
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3209500  inst.: 260161630 (ipc=81.1) sim_rate=96142 (inst/sec) elapsed = 0:0:45:06 / Thu Apr 12 22:34:06 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3211000  inst.: 260264461 (ipc=81.1) sim_rate=96144 (inst/sec) elapsed = 0:0:45:07 / Thu Apr 12 22:34:07 2018
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3212500  inst.: 260357761 (ipc=81.0) sim_rate=96143 (inst/sec) elapsed = 0:0:45:08 / Thu Apr 12 22:34:08 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3213500  inst.: 260433651 (ipc=81.0) sim_rate=96136 (inst/sec) elapsed = 0:0:45:09 / Thu Apr 12 22:34:09 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(2,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3214500  inst.: 260497798 (ipc=81.0) sim_rate=96124 (inst/sec) elapsed = 0:0:45:10 / Thu Apr 12 22:34:10 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3216000  inst.: 260608649 (ipc=81.0) sim_rate=96130 (inst/sec) elapsed = 0:0:45:11 / Thu Apr 12 22:34:11 2018
GPGPU-Sim uArch: cycles simulated: 3217000  inst.: 260675530 (ipc=81.0) sim_rate=96119 (inst/sec) elapsed = 0:0:45:12 / Thu Apr 12 22:34:12 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3218500  inst.: 260768813 (ipc=81.0) sim_rate=96118 (inst/sec) elapsed = 0:0:45:13 / Thu Apr 12 22:34:13 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3219500  inst.: 260842867 (ipc=81.0) sim_rate=96110 (inst/sec) elapsed = 0:0:45:14 / Thu Apr 12 22:34:14 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3221000  inst.: 260958875 (ipc=81.0) sim_rate=96117 (inst/sec) elapsed = 0:0:45:15 / Thu Apr 12 22:34:15 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(1,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3222000  inst.: 261017939 (ipc=81.0) sim_rate=96103 (inst/sec) elapsed = 0:0:45:16 / Thu Apr 12 22:34:16 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3223500  inst.: 261131021 (ipc=81.0) sim_rate=96110 (inst/sec) elapsed = 0:0:45:17 / Thu Apr 12 22:34:17 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(7,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 261240699 (ipc=81.0) sim_rate=96115 (inst/sec) elapsed = 0:0:45:18 / Thu Apr 12 22:34:18 2018
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3226000  inst.: 261311257 (ipc=81.0) sim_rate=96105 (inst/sec) elapsed = 0:0:45:19 / Thu Apr 12 22:34:19 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3227000  inst.: 261384189 (ipc=81.0) sim_rate=96097 (inst/sec) elapsed = 0:0:45:20 / Thu Apr 12 22:34:20 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3228500  inst.: 261472689 (ipc=81.0) sim_rate=96094 (inst/sec) elapsed = 0:0:45:21 / Thu Apr 12 22:34:21 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3230000  inst.: 261582189 (ipc=81.0) sim_rate=96099 (inst/sec) elapsed = 0:0:45:22 / Thu Apr 12 22:34:22 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(2,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3231000  inst.: 261658941 (ipc=81.0) sim_rate=96092 (inst/sec) elapsed = 0:0:45:23 / Thu Apr 12 22:34:23 2018
GPGPU-Sim uArch: cycles simulated: 3232000  inst.: 261739988 (ipc=81.0) sim_rate=96086 (inst/sec) elapsed = 0:0:45:24 / Thu Apr 12 22:34:24 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3233500  inst.: 261843777 (ipc=81.0) sim_rate=96089 (inst/sec) elapsed = 0:0:45:25 / Thu Apr 12 22:34:25 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(8,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3234500  inst.: 261902138 (ipc=81.0) sim_rate=96075 (inst/sec) elapsed = 0:0:45:26 / Thu Apr 12 22:34:26 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3236000  inst.: 262008334 (ipc=81.0) sim_rate=96079 (inst/sec) elapsed = 0:0:45:27 / Thu Apr 12 22:34:27 2018
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3237000  inst.: 262078879 (ipc=81.0) sim_rate=96069 (inst/sec) elapsed = 0:0:45:28 / Thu Apr 12 22:34:28 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3238000  inst.: 262147601 (ipc=81.0) sim_rate=96059 (inst/sec) elapsed = 0:0:45:29 / Thu Apr 12 22:34:29 2018
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(8,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3239500  inst.: 262254741 (ipc=81.0) sim_rate=96064 (inst/sec) elapsed = 0:0:45:30 / Thu Apr 12 22:34:30 2018
GPGPU-Sim uArch: cycles simulated: 3240500  inst.: 262327552 (ipc=81.0) sim_rate=96055 (inst/sec) elapsed = 0:0:45:31 / Thu Apr 12 22:34:31 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(1,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3242000  inst.: 262437622 (ipc=80.9) sim_rate=96060 (inst/sec) elapsed = 0:0:45:32 / Thu Apr 12 22:34:32 2018
GPGPU-Sim uArch: cycles simulated: 3243000  inst.: 262512719 (ipc=80.9) sim_rate=96052 (inst/sec) elapsed = 0:0:45:33 / Thu Apr 12 22:34:33 2018
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3244000  inst.: 262581496 (ipc=80.9) sim_rate=96042 (inst/sec) elapsed = 0:0:45:34 / Thu Apr 12 22:34:34 2018
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3245000  inst.: 262647273 (ipc=80.9) sim_rate=96031 (inst/sec) elapsed = 0:0:45:35 / Thu Apr 12 22:34:35 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(8,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3246500  inst.: 262764570 (ipc=80.9) sim_rate=96039 (inst/sec) elapsed = 0:0:45:36 / Thu Apr 12 22:34:36 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3247500  inst.: 262835829 (ipc=80.9) sim_rate=96030 (inst/sec) elapsed = 0:0:45:37 / Thu Apr 12 22:34:37 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3249000  inst.: 262929392 (ipc=80.9) sim_rate=96029 (inst/sec) elapsed = 0:0:45:38 / Thu Apr 12 22:34:38 2018
GPGPU-Sim uArch: cycles simulated: 3250000  inst.: 262998667 (ipc=80.9) sim_rate=96019 (inst/sec) elapsed = 0:0:45:39 / Thu Apr 12 22:34:39 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(1,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3251500  inst.: 263113568 (ipc=80.9) sim_rate=96026 (inst/sec) elapsed = 0:0:45:40 / Thu Apr 12 22:34:40 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(5,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3252500  inst.: 263192797 (ipc=80.9) sim_rate=96020 (inst/sec) elapsed = 0:0:45:41 / Thu Apr 12 22:34:41 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(7,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3254000  inst.: 263304615 (ipc=80.9) sim_rate=96026 (inst/sec) elapsed = 0:0:45:42 / Thu Apr 12 22:34:42 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(1,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3255000  inst.: 263376113 (ipc=80.9) sim_rate=96017 (inst/sec) elapsed = 0:0:45:43 / Thu Apr 12 22:34:43 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3256500  inst.: 263468016 (ipc=80.9) sim_rate=96016 (inst/sec) elapsed = 0:0:45:44 / Thu Apr 12 22:34:44 2018
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3258000  inst.: 263566088 (ipc=80.9) sim_rate=96016 (inst/sec) elapsed = 0:0:45:45 / Thu Apr 12 22:34:45 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(5,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3259000  inst.: 263641647 (ipc=80.9) sim_rate=96009 (inst/sec) elapsed = 0:0:45:46 / Thu Apr 12 22:34:46 2018
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3260500  inst.: 263746465 (ipc=80.9) sim_rate=96012 (inst/sec) elapsed = 0:0:45:47 / Thu Apr 12 22:34:47 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3261500  inst.: 263813761 (ipc=80.9) sim_rate=96002 (inst/sec) elapsed = 0:0:45:48 / Thu Apr 12 22:34:48 2018
GPGPU-Sim uArch: cycles simulated: 3262500  inst.: 263882896 (ipc=80.9) sim_rate=95992 (inst/sec) elapsed = 0:0:45:49 / Thu Apr 12 22:34:49 2018
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3264000  inst.: 263981250 (ipc=80.9) sim_rate=95993 (inst/sec) elapsed = 0:0:45:50 / Thu Apr 12 22:34:50 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(8,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3265000  inst.: 264049922 (ipc=80.9) sim_rate=95983 (inst/sec) elapsed = 0:0:45:51 / Thu Apr 12 22:34:51 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3266500  inst.: 264141073 (ipc=80.9) sim_rate=95981 (inst/sec) elapsed = 0:0:45:52 / Thu Apr 12 22:34:52 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3267500  inst.: 264211730 (ipc=80.9) sim_rate=95972 (inst/sec) elapsed = 0:0:45:53 / Thu Apr 12 22:34:53 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3269000  inst.: 264321158 (ipc=80.9) sim_rate=95977 (inst/sec) elapsed = 0:0:45:54 / Thu Apr 12 22:34:54 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3270000  inst.: 264388680 (ipc=80.9) sim_rate=95966 (inst/sec) elapsed = 0:0:45:55 / Thu Apr 12 22:34:55 2018
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(5,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3271500  inst.: 264500094 (ipc=80.8) sim_rate=95972 (inst/sec) elapsed = 0:0:45:56 / Thu Apr 12 22:34:56 2018
GPGPU-Sim uArch: cycles simulated: 3272500  inst.: 264552266 (ipc=80.8) sim_rate=95956 (inst/sec) elapsed = 0:0:45:57 / Thu Apr 12 22:34:57 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3274000  inst.: 264657643 (ipc=80.8) sim_rate=95959 (inst/sec) elapsed = 0:0:45:58 / Thu Apr 12 22:34:58 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3275500  inst.: 264752552 (ipc=80.8) sim_rate=95959 (inst/sec) elapsed = 0:0:45:59 / Thu Apr 12 22:34:59 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(2,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3276500  inst.: 264813616 (ipc=80.8) sim_rate=95946 (inst/sec) elapsed = 0:0:46:00 / Thu Apr 12 22:35:00 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3278000  inst.: 264929609 (ipc=80.8) sim_rate=95954 (inst/sec) elapsed = 0:0:46:01 / Thu Apr 12 22:35:01 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3279000  inst.: 265001738 (ipc=80.8) sim_rate=95945 (inst/sec) elapsed = 0:0:46:02 / Thu Apr 12 22:35:02 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3280500  inst.: 265085879 (ipc=80.8) sim_rate=95941 (inst/sec) elapsed = 0:0:46:03 / Thu Apr 12 22:35:03 2018
GPGPU-Sim uArch: cycles simulated: 3281500  inst.: 265158919 (ipc=80.8) sim_rate=95933 (inst/sec) elapsed = 0:0:46:04 / Thu Apr 12 22:35:04 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3282500  inst.: 265235117 (ipc=80.8) sim_rate=95925 (inst/sec) elapsed = 0:0:46:05 / Thu Apr 12 22:35:05 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3284000  inst.: 265346722 (ipc=80.8) sim_rate=95931 (inst/sec) elapsed = 0:0:46:06 / Thu Apr 12 22:35:06 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(3,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3285000  inst.: 265417243 (ipc=80.8) sim_rate=95922 (inst/sec) elapsed = 0:0:46:07 / Thu Apr 12 22:35:07 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(8,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3286500  inst.: 265508684 (ipc=80.8) sim_rate=95920 (inst/sec) elapsed = 0:0:46:08 / Thu Apr 12 22:35:08 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3288000  inst.: 265592728 (ipc=80.8) sim_rate=95916 (inst/sec) elapsed = 0:0:46:09 / Thu Apr 12 22:35:09 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(3,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3289000  inst.: 265660227 (ipc=80.8) sim_rate=95906 (inst/sec) elapsed = 0:0:46:10 / Thu Apr 12 22:35:10 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(1,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3290500  inst.: 265757496 (ipc=80.8) sim_rate=95906 (inst/sec) elapsed = 0:0:46:11 / Thu Apr 12 22:35:11 2018
GPGPU-Sim uArch: cycles simulated: 3291500  inst.: 265825070 (ipc=80.8) sim_rate=95896 (inst/sec) elapsed = 0:0:46:12 / Thu Apr 12 22:35:12 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3291542,0), 4 CTAs running
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(7,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3293000  inst.: 265933030 (ipc=80.8) sim_rate=95900 (inst/sec) elapsed = 0:0:46:13 / Thu Apr 12 22:35:13 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(2,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3294000  inst.: 266003738 (ipc=80.8) sim_rate=95891 (inst/sec) elapsed = 0:0:46:14 / Thu Apr 12 22:35:14 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3295500  inst.: 266110401 (ipc=80.7) sim_rate=95895 (inst/sec) elapsed = 0:0:46:15 / Thu Apr 12 22:35:15 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3297000  inst.: 266193896 (ipc=80.7) sim_rate=95891 (inst/sec) elapsed = 0:0:46:16 / Thu Apr 12 22:35:16 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(8,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3298000  inst.: 266260887 (ipc=80.7) sim_rate=95880 (inst/sec) elapsed = 0:0:46:17 / Thu Apr 12 22:35:17 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(7,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3299500  inst.: 266360326 (ipc=80.7) sim_rate=95882 (inst/sec) elapsed = 0:0:46:18 / Thu Apr 12 22:35:18 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(8,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3301000  inst.: 266453963 (ipc=80.7) sim_rate=95881 (inst/sec) elapsed = 0:0:46:19 / Thu Apr 12 22:35:19 2018
GPGPU-Sim uArch: cycles simulated: 3302000  inst.: 266514915 (ipc=80.7) sim_rate=95868 (inst/sec) elapsed = 0:0:46:20 / Thu Apr 12 22:35:20 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3303500  inst.: 266606915 (ipc=80.7) sim_rate=95867 (inst/sec) elapsed = 0:0:46:21 / Thu Apr 12 22:35:21 2018
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(5,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3304500  inst.: 266678092 (ipc=80.7) sim_rate=95858 (inst/sec) elapsed = 0:0:46:22 / Thu Apr 12 22:35:22 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3305652,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3306000  inst.: 266772506 (ipc=80.7) sim_rate=95857 (inst/sec) elapsed = 0:0:46:23 / Thu Apr 12 22:35:23 2018
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3307000  inst.: 266840615 (ipc=80.7) sim_rate=95847 (inst/sec) elapsed = 0:0:46:24 / Thu Apr 12 22:35:24 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3308500  inst.: 266942915 (ipc=80.7) sim_rate=95850 (inst/sec) elapsed = 0:0:46:25 / Thu Apr 12 22:35:25 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3309340,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3309500  inst.: 267010655 (ipc=80.7) sim_rate=95840 (inst/sec) elapsed = 0:0:46:26 / Thu Apr 12 22:35:26 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3311000  inst.: 267109454 (ipc=80.7) sim_rate=95841 (inst/sec) elapsed = 0:0:46:27 / Thu Apr 12 22:35:27 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3312500  inst.: 267207565 (ipc=80.7) sim_rate=95842 (inst/sec) elapsed = 0:0:46:28 / Thu Apr 12 22:35:28 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3313500  inst.: 267278675 (ipc=80.7) sim_rate=95833 (inst/sec) elapsed = 0:0:46:29 / Thu Apr 12 22:35:29 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3315000  inst.: 267371164 (ipc=80.7) sim_rate=95831 (inst/sec) elapsed = 0:0:46:30 / Thu Apr 12 22:35:30 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3316000  inst.: 267435101 (ipc=80.6) sim_rate=95820 (inst/sec) elapsed = 0:0:46:31 / Thu Apr 12 22:35:31 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(0,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3317500  inst.: 267528831 (ipc=80.6) sim_rate=95819 (inst/sec) elapsed = 0:0:46:32 / Thu Apr 12 22:35:32 2018
GPGPU-Sim uArch: cycles simulated: 3318500  inst.: 267587485 (ipc=80.6) sim_rate=95806 (inst/sec) elapsed = 0:0:46:33 / Thu Apr 12 22:35:33 2018
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3320000  inst.: 267679964 (ipc=80.6) sim_rate=95805 (inst/sec) elapsed = 0:0:46:34 / Thu Apr 12 22:35:34 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3320269,0), 4 CTAs running
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(1,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3321000  inst.: 267752167 (ipc=80.6) sim_rate=95796 (inst/sec) elapsed = 0:0:46:35 / Thu Apr 12 22:35:35 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(5,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3322500  inst.: 267855124 (ipc=80.6) sim_rate=95799 (inst/sec) elapsed = 0:0:46:36 / Thu Apr 12 22:35:36 2018
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3323500  inst.: 267926757 (ipc=80.6) sim_rate=95790 (inst/sec) elapsed = 0:0:46:37 / Thu Apr 12 22:35:37 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(7,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3325000  inst.: 268021222 (ipc=80.6) sim_rate=95790 (inst/sec) elapsed = 0:0:46:38 / Thu Apr 12 22:35:38 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3326500  inst.: 268117260 (ipc=80.6) sim_rate=95790 (inst/sec) elapsed = 0:0:46:39 / Thu Apr 12 22:35:39 2018
GPGPU-Sim uArch: cycles simulated: 3327500  inst.: 268177963 (ipc=80.6) sim_rate=95777 (inst/sec) elapsed = 0:0:46:40 / Thu Apr 12 22:35:40 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3328500  inst.: 268248960 (ipc=80.6) sim_rate=95768 (inst/sec) elapsed = 0:0:46:41 / Thu Apr 12 22:35:41 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3329664,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3330000  inst.: 268342879 (ipc=80.6) sim_rate=95768 (inst/sec) elapsed = 0:0:46:42 / Thu Apr 12 22:35:42 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(8,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3331000  inst.: 268403740 (ipc=80.6) sim_rate=95755 (inst/sec) elapsed = 0:0:46:43 / Thu Apr 12 22:35:43 2018
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(7,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3332500  inst.: 268504414 (ipc=80.6) sim_rate=95757 (inst/sec) elapsed = 0:0:46:44 / Thu Apr 12 22:35:44 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(5,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3334000  inst.: 268595242 (ipc=80.6) sim_rate=95755 (inst/sec) elapsed = 0:0:46:45 / Thu Apr 12 22:35:45 2018
GPGPU-Sim uArch: cycles simulated: 3335000  inst.: 268661189 (ipc=80.6) sim_rate=95745 (inst/sec) elapsed = 0:0:46:46 / Thu Apr 12 22:35:46 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(4,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3336500  inst.: 268757666 (ipc=80.6) sim_rate=95745 (inst/sec) elapsed = 0:0:46:47 / Thu Apr 12 22:35:47 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3338000  inst.: 268854891 (ipc=80.5) sim_rate=95746 (inst/sec) elapsed = 0:0:46:48 / Thu Apr 12 22:35:48 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3339000  inst.: 268924498 (ipc=80.5) sim_rate=95736 (inst/sec) elapsed = 0:0:46:49 / Thu Apr 12 22:35:49 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3340500  inst.: 269042442 (ipc=80.5) sim_rate=95744 (inst/sec) elapsed = 0:0:46:50 / Thu Apr 12 22:35:50 2018
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(5,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3341500  inst.: 269107985 (ipc=80.5) sim_rate=95733 (inst/sec) elapsed = 0:0:46:51 / Thu Apr 12 22:35:51 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3343000  inst.: 269200985 (ipc=80.5) sim_rate=95732 (inst/sec) elapsed = 0:0:46:52 / Thu Apr 12 22:35:52 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(4,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3344500  inst.: 269292165 (ipc=80.5) sim_rate=95731 (inst/sec) elapsed = 0:0:46:53 / Thu Apr 12 22:35:53 2018
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3344603,0), 3 CTAs running
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(7,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3346000  inst.: 269387545 (ipc=80.5) sim_rate=95731 (inst/sec) elapsed = 0:0:46:54 / Thu Apr 12 22:35:54 2018
GPGPU-Sim uArch: cycles simulated: 3347000  inst.: 269449317 (ipc=80.5) sim_rate=95719 (inst/sec) elapsed = 0:0:46:55 / Thu Apr 12 22:35:55 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3348500  inst.: 269545097 (ipc=80.5) sim_rate=95719 (inst/sec) elapsed = 0:0:46:56 / Thu Apr 12 22:35:56 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(6,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3349500  inst.: 269629522 (ipc=80.5) sim_rate=95715 (inst/sec) elapsed = 0:0:46:57 / Thu Apr 12 22:35:57 2018
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3350500  inst.: 269698044 (ipc=80.5) sim_rate=95705 (inst/sec) elapsed = 0:0:46:58 / Thu Apr 12 22:35:58 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3352000  inst.: 269794264 (ipc=80.5) sim_rate=95705 (inst/sec) elapsed = 0:0:46:59 / Thu Apr 12 22:35:59 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3353000  inst.: 269866022 (ipc=80.5) sim_rate=95697 (inst/sec) elapsed = 0:0:47:00 / Thu Apr 12 22:36:00 2018
GPGPU-Sim uArch: cycles simulated: 3354000  inst.: 269938041 (ipc=80.5) sim_rate=95688 (inst/sec) elapsed = 0:0:47:01 / Thu Apr 12 22:36:01 2018
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3355000  inst.: 270004091 (ipc=80.5) sim_rate=95678 (inst/sec) elapsed = 0:0:47:02 / Thu Apr 12 22:36:02 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3356500  inst.: 270111116 (ipc=80.5) sim_rate=95682 (inst/sec) elapsed = 0:0:47:03 / Thu Apr 12 22:36:03 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(4,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3358000  inst.: 270206240 (ipc=80.5) sim_rate=95682 (inst/sec) elapsed = 0:0:47:04 / Thu Apr 12 22:36:04 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(6,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3359000  inst.: 270266089 (ipc=80.5) sim_rate=95669 (inst/sec) elapsed = 0:0:47:05 / Thu Apr 12 22:36:05 2018
GPGPU-Sim uArch: cycles simulated: 3360000  inst.: 270326386 (ipc=80.5) sim_rate=95656 (inst/sec) elapsed = 0:0:47:06 / Thu Apr 12 22:36:06 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(2,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3361500  inst.: 270430805 (ipc=80.4) sim_rate=95659 (inst/sec) elapsed = 0:0:47:07 / Thu Apr 12 22:36:07 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(5,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3362500  inst.: 270490668 (ipc=80.4) sim_rate=95647 (inst/sec) elapsed = 0:0:47:08 / Thu Apr 12 22:36:08 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(2,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3363500  inst.: 270544289 (ipc=80.4) sim_rate=95632 (inst/sec) elapsed = 0:0:47:09 / Thu Apr 12 22:36:09 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3363695,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3364719,0), 4 CTAs running
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3365000  inst.: 270633809 (ipc=80.4) sim_rate=95630 (inst/sec) elapsed = 0:0:47:10 / Thu Apr 12 22:36:10 2018
GPGPU-Sim uArch: cycles simulated: 3366000  inst.: 270697872 (ipc=80.4) sim_rate=95619 (inst/sec) elapsed = 0:0:47:11 / Thu Apr 12 22:36:11 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3367500  inst.: 270793690 (ipc=80.4) sim_rate=95619 (inst/sec) elapsed = 0:0:47:12 / Thu Apr 12 22:36:12 2018
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3368500  inst.: 270853845 (ipc=80.4) sim_rate=95606 (inst/sec) elapsed = 0:0:47:13 / Thu Apr 12 22:36:13 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3370000  inst.: 270939829 (ipc=80.4) sim_rate=95603 (inst/sec) elapsed = 0:0:47:14 / Thu Apr 12 22:36:14 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3371500  inst.: 271037506 (ipc=80.4) sim_rate=95604 (inst/sec) elapsed = 0:0:47:15 / Thu Apr 12 22:36:15 2018
GPGPU-Sim uArch: cycles simulated: 3372500  inst.: 271099415 (ipc=80.4) sim_rate=95592 (inst/sec) elapsed = 0:0:47:16 / Thu Apr 12 22:36:16 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3374000  inst.: 271183161 (ipc=80.4) sim_rate=95588 (inst/sec) elapsed = 0:0:47:17 / Thu Apr 12 22:36:17 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3374988,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3375000  inst.: 271248252 (ipc=80.4) sim_rate=95577 (inst/sec) elapsed = 0:0:47:18 / Thu Apr 12 22:36:18 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3376500  inst.: 271341596 (ipc=80.4) sim_rate=95576 (inst/sec) elapsed = 0:0:47:19 / Thu Apr 12 22:36:19 2018
GPGPU-Sim uArch: cycles simulated: 3377500  inst.: 271398643 (ipc=80.4) sim_rate=95562 (inst/sec) elapsed = 0:0:47:20 / Thu Apr 12 22:36:20 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3379000  inst.: 271491273 (ipc=80.3) sim_rate=95561 (inst/sec) elapsed = 0:0:47:21 / Thu Apr 12 22:36:21 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(5,4,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3379537,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3380000  inst.: 271555475 (ipc=80.3) sim_rate=95550 (inst/sec) elapsed = 0:0:47:22 / Thu Apr 12 22:36:22 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3381500  inst.: 271647749 (ipc=80.3) sim_rate=95549 (inst/sec) elapsed = 0:0:47:23 / Thu Apr 12 22:36:23 2018
GPGPU-Sim uArch: cycles simulated: 3382500  inst.: 271701612 (ipc=80.3) sim_rate=95535 (inst/sec) elapsed = 0:0:47:24 / Thu Apr 12 22:36:24 2018
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3384000  inst.: 271788361 (ipc=80.3) sim_rate=95531 (inst/sec) elapsed = 0:0:47:25 / Thu Apr 12 22:36:25 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3385000  inst.: 271852086 (ipc=80.3) sim_rate=95520 (inst/sec) elapsed = 0:0:47:26 / Thu Apr 12 22:36:26 2018
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(0,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3386500  inst.: 271938611 (ipc=80.3) sim_rate=95517 (inst/sec) elapsed = 0:0:47:27 / Thu Apr 12 22:36:27 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3387500  inst.: 271998629 (ipc=80.3) sim_rate=95505 (inst/sec) elapsed = 0:0:47:28 / Thu Apr 12 22:36:28 2018
GPGPU-Sim uArch: cycles simulated: 3389000  inst.: 272090054 (ipc=80.3) sim_rate=95503 (inst/sec) elapsed = 0:0:47:29 / Thu Apr 12 22:36:29 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(1,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3390000  inst.: 272146031 (ipc=80.3) sim_rate=95489 (inst/sec) elapsed = 0:0:47:30 / Thu Apr 12 22:36:30 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3390033,0), 4 CTAs running
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3391500  inst.: 272232379 (ipc=80.3) sim_rate=95486 (inst/sec) elapsed = 0:0:47:31 / Thu Apr 12 22:36:31 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3393000  inst.: 272324982 (ipc=80.3) sim_rate=95485 (inst/sec) elapsed = 0:0:47:32 / Thu Apr 12 22:36:32 2018
GPGPU-Sim uArch: cycles simulated: 3394000  inst.: 272384264 (ipc=80.3) sim_rate=95472 (inst/sec) elapsed = 0:0:47:33 / Thu Apr 12 22:36:33 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(1,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3395500  inst.: 272463488 (ipc=80.2) sim_rate=95467 (inst/sec) elapsed = 0:0:47:34 / Thu Apr 12 22:36:34 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3395643,0), 4 CTAs running
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3397000  inst.: 272545988 (ipc=80.2) sim_rate=95462 (inst/sec) elapsed = 0:0:47:35 / Thu Apr 12 22:36:35 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(8,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3398500  inst.: 272632042 (ipc=80.2) sim_rate=95459 (inst/sec) elapsed = 0:0:47:36 / Thu Apr 12 22:36:36 2018
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(1,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3400000  inst.: 272721292 (ipc=80.2) sim_rate=95457 (inst/sec) elapsed = 0:0:47:37 / Thu Apr 12 22:36:37 2018
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3401500  inst.: 272801582 (ipc=80.2) sim_rate=95451 (inst/sec) elapsed = 0:0:47:38 / Thu Apr 12 22:36:38 2018
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3403000  inst.: 272893380 (ipc=80.2) sim_rate=95450 (inst/sec) elapsed = 0:0:47:39 / Thu Apr 12 22:36:39 2018
GPGPU-Sim uArch: cycles simulated: 3404000  inst.: 272947169 (ipc=80.2) sim_rate=95436 (inst/sec) elapsed = 0:0:47:40 / Thu Apr 12 22:36:40 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3405500  inst.: 273030859 (ipc=80.2) sim_rate=95431 (inst/sec) elapsed = 0:0:47:41 / Thu Apr 12 22:36:41 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(7,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3407000  inst.: 273115068 (ipc=80.2) sim_rate=95428 (inst/sec) elapsed = 0:0:47:42 / Thu Apr 12 22:36:42 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3408500  inst.: 273199329 (ipc=80.2) sim_rate=95424 (inst/sec) elapsed = 0:0:47:43 / Thu Apr 12 22:36:43 2018
GPGPU-Sim uArch: cycles simulated: 3409500  inst.: 273250514 (ipc=80.1) sim_rate=95408 (inst/sec) elapsed = 0:0:47:44 / Thu Apr 12 22:36:44 2018
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3411000  inst.: 273343581 (ipc=80.1) sim_rate=95407 (inst/sec) elapsed = 0:0:47:45 / Thu Apr 12 22:36:45 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(3,2,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3411465,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3412000  inst.: 273395036 (ipc=80.1) sim_rate=95392 (inst/sec) elapsed = 0:0:47:46 / Thu Apr 12 22:36:46 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3413500  inst.: 273471257 (ipc=80.1) sim_rate=95385 (inst/sec) elapsed = 0:0:47:47 / Thu Apr 12 22:36:47 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3413996,0), 4 CTAs running
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3415000  inst.: 273563306 (ipc=80.1) sim_rate=95384 (inst/sec) elapsed = 0:0:47:48 / Thu Apr 12 22:36:48 2018
GPGPU-Sim uArch: cycles simulated: 3416000  inst.: 273611319 (ipc=80.1) sim_rate=95368 (inst/sec) elapsed = 0:0:47:49 / Thu Apr 12 22:36:49 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3417500  inst.: 273693301 (ipc=80.1) sim_rate=95363 (inst/sec) elapsed = 0:0:47:50 / Thu Apr 12 22:36:50 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(1,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3419000  inst.: 273782808 (ipc=80.1) sim_rate=95361 (inst/sec) elapsed = 0:0:47:51 / Thu Apr 12 22:36:51 2018
GPGPU-Sim uArch: cycles simulated: 3420000  inst.: 273836695 (ipc=80.1) sim_rate=95347 (inst/sec) elapsed = 0:0:47:52 / Thu Apr 12 22:36:52 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3421094,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3421500  inst.: 273912559 (ipc=80.1) sim_rate=95340 (inst/sec) elapsed = 0:0:47:53 / Thu Apr 12 22:36:53 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3423000  inst.: 273991338 (ipc=80.0) sim_rate=95334 (inst/sec) elapsed = 0:0:47:54 / Thu Apr 12 22:36:54 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3424000  inst.: 274050889 (ipc=80.0) sim_rate=95322 (inst/sec) elapsed = 0:0:47:55 / Thu Apr 12 22:36:55 2018
GPGPU-Sim uArch: cycles simulated: 3425500  inst.: 274129449 (ipc=80.0) sim_rate=95316 (inst/sec) elapsed = 0:0:47:56 / Thu Apr 12 22:36:56 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(5,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3427000  inst.: 274211778 (ipc=80.0) sim_rate=95311 (inst/sec) elapsed = 0:0:47:57 / Thu Apr 12 22:36:57 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(3,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3428000  inst.: 274265499 (ipc=80.0) sim_rate=95297 (inst/sec) elapsed = 0:0:47:58 / Thu Apr 12 22:36:58 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3429500  inst.: 274342138 (ipc=80.0) sim_rate=95290 (inst/sec) elapsed = 0:0:47:59 / Thu Apr 12 22:36:59 2018
GPGPU-Sim uArch: cycles simulated: 3431000  inst.: 274412307 (ipc=80.0) sim_rate=95282 (inst/sec) elapsed = 0:0:48:00 / Thu Apr 12 22:37:00 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3432500  inst.: 274490028 (ipc=80.0) sim_rate=95275 (inst/sec) elapsed = 0:0:48:01 / Thu Apr 12 22:37:01 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3434000  inst.: 274572662 (ipc=80.0) sim_rate=95271 (inst/sec) elapsed = 0:0:48:02 / Thu Apr 12 22:37:02 2018
GPGPU-Sim uArch: cycles simulated: 3435000  inst.: 274617805 (ipc=79.9) sim_rate=95254 (inst/sec) elapsed = 0:0:48:03 / Thu Apr 12 22:37:03 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(7,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3436500  inst.: 274698414 (ipc=79.9) sim_rate=95249 (inst/sec) elapsed = 0:0:48:04 / Thu Apr 12 22:37:04 2018
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3437500  inst.: 274750278 (ipc=79.9) sim_rate=95234 (inst/sec) elapsed = 0:0:48:05 / Thu Apr 12 22:37:05 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(4,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3439000  inst.: 274832824 (ipc=79.9) sim_rate=95229 (inst/sec) elapsed = 0:0:48:06 / Thu Apr 12 22:37:06 2018
GPGPU-Sim uArch: cycles simulated: 3440000  inst.: 274891635 (ipc=79.9) sim_rate=95217 (inst/sec) elapsed = 0:0:48:07 / Thu Apr 12 22:37:07 2018
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3441500  inst.: 274963942 (ipc=79.9) sim_rate=95209 (inst/sec) elapsed = 0:0:48:08 / Thu Apr 12 22:37:08 2018
GPGPU-Sim uArch: cycles simulated: 3442500  inst.: 275012445 (ipc=79.9) sim_rate=95192 (inst/sec) elapsed = 0:0:48:09 / Thu Apr 12 22:37:09 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3444000  inst.: 275089576 (ipc=79.9) sim_rate=95186 (inst/sec) elapsed = 0:0:48:10 / Thu Apr 12 22:37:10 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3445000  inst.: 275139519 (ipc=79.9) sim_rate=95171 (inst/sec) elapsed = 0:0:48:11 / Thu Apr 12 22:37:11 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(4,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3446500  inst.: 275231864 (ipc=79.9) sim_rate=95170 (inst/sec) elapsed = 0:0:48:12 / Thu Apr 12 22:37:12 2018
GPGPU-Sim uArch: cycles simulated: 3448000  inst.: 275307102 (ipc=79.8) sim_rate=95163 (inst/sec) elapsed = 0:0:48:13 / Thu Apr 12 22:37:13 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(4,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3449000  inst.: 275365676 (ipc=79.8) sim_rate=95150 (inst/sec) elapsed = 0:0:48:14 / Thu Apr 12 22:37:14 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(7,3,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3449837,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3450500  inst.: 275454784 (ipc=79.8) sim_rate=95148 (inst/sec) elapsed = 0:0:48:15 / Thu Apr 12 22:37:15 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3452000  inst.: 275526423 (ipc=79.8) sim_rate=95140 (inst/sec) elapsed = 0:0:48:16 / Thu Apr 12 22:37:16 2018
GPGPU-Sim uArch: cycles simulated: 3453000  inst.: 275571632 (ipc=79.8) sim_rate=95123 (inst/sec) elapsed = 0:0:48:17 / Thu Apr 12 22:37:17 2018
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3454500  inst.: 275647040 (ipc=79.8) sim_rate=95116 (inst/sec) elapsed = 0:0:48:18 / Thu Apr 12 22:37:18 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3456000  inst.: 275726613 (ipc=79.8) sim_rate=95110 (inst/sec) elapsed = 0:0:48:19 / Thu Apr 12 22:37:19 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(5,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3457500  inst.: 275812982 (ipc=79.8) sim_rate=95107 (inst/sec) elapsed = 0:0:48:20 / Thu Apr 12 22:37:20 2018
GPGPU-Sim uArch: cycles simulated: 3459000  inst.: 275889725 (ipc=79.8) sim_rate=95101 (inst/sec) elapsed = 0:0:48:21 / Thu Apr 12 22:37:21 2018
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(3,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3460500  inst.: 275970027 (ipc=79.7) sim_rate=95096 (inst/sec) elapsed = 0:0:48:22 / Thu Apr 12 22:37:22 2018
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(8,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3462000  inst.: 276042772 (ipc=79.7) sim_rate=95088 (inst/sec) elapsed = 0:0:48:23 / Thu Apr 12 22:37:23 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3463500  inst.: 276125595 (ipc=79.7) sim_rate=95084 (inst/sec) elapsed = 0:0:48:24 / Thu Apr 12 22:37:24 2018
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3465000  inst.: 276208919 (ipc=79.7) sim_rate=95080 (inst/sec) elapsed = 0:0:48:25 / Thu Apr 12 22:37:25 2018
GPGPU-Sim uArch: cycles simulated: 3466000  inst.: 276255990 (ipc=79.7) sim_rate=95064 (inst/sec) elapsed = 0:0:48:26 / Thu Apr 12 22:37:26 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3467500  inst.: 276331715 (ipc=79.7) sim_rate=95057 (inst/sec) elapsed = 0:0:48:27 / Thu Apr 12 22:37:27 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(4,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3469000  inst.: 276414477 (ipc=79.7) sim_rate=95053 (inst/sec) elapsed = 0:0:48:28 / Thu Apr 12 22:37:28 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(5,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3470500  inst.: 276498145 (ipc=79.7) sim_rate=95049 (inst/sec) elapsed = 0:0:48:29 / Thu Apr 12 22:37:29 2018
GPGPU-Sim uArch: cycles simulated: 3472000  inst.: 276575232 (ipc=79.7) sim_rate=95043 (inst/sec) elapsed = 0:0:48:30 / Thu Apr 12 22:37:30 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3473500  inst.: 276642817 (ipc=79.6) sim_rate=95033 (inst/sec) elapsed = 0:0:48:31 / Thu Apr 12 22:37:31 2018
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3474597,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3475000  inst.: 276722731 (ipc=79.6) sim_rate=95028 (inst/sec) elapsed = 0:0:48:32 / Thu Apr 12 22:37:32 2018
GPGPU-Sim uArch: cycles simulated: 3476000  inst.: 276772602 (ipc=79.6) sim_rate=95012 (inst/sec) elapsed = 0:0:48:33 / Thu Apr 12 22:37:33 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3477500  inst.: 276850062 (ipc=79.6) sim_rate=95006 (inst/sec) elapsed = 0:0:48:34 / Thu Apr 12 22:37:34 2018
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3479000  inst.: 276935709 (ipc=79.6) sim_rate=95003 (inst/sec) elapsed = 0:0:48:35 / Thu Apr 12 22:37:35 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3480000  inst.: 276979032 (ipc=79.6) sim_rate=94985 (inst/sec) elapsed = 0:0:48:36 / Thu Apr 12 22:37:36 2018
GPGPU-Sim uArch: cycles simulated: 3481500  inst.: 277049759 (ipc=79.6) sim_rate=94977 (inst/sec) elapsed = 0:0:48:37 / Thu Apr 12 22:37:37 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3483000  inst.: 277134301 (ipc=79.6) sim_rate=94974 (inst/sec) elapsed = 0:0:48:38 / Thu Apr 12 22:37:38 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3484500  inst.: 277209057 (ipc=79.6) sim_rate=94967 (inst/sec) elapsed = 0:0:48:39 / Thu Apr 12 22:37:39 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(8,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3486000  inst.: 277285596 (ipc=79.5) sim_rate=94960 (inst/sec) elapsed = 0:0:48:40 / Thu Apr 12 22:37:40 2018
GPGPU-Sim uArch: cycles simulated: 3487500  inst.: 277359650 (ipc=79.5) sim_rate=94953 (inst/sec) elapsed = 0:0:48:41 / Thu Apr 12 22:37:41 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3489000  inst.: 277440019 (ipc=79.5) sim_rate=94948 (inst/sec) elapsed = 0:0:48:42 / Thu Apr 12 22:37:42 2018
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3490500  inst.: 277514731 (ipc=79.5) sim_rate=94941 (inst/sec) elapsed = 0:0:48:43 / Thu Apr 12 22:37:43 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3492000  inst.: 277585281 (ipc=79.5) sim_rate=94933 (inst/sec) elapsed = 0:0:48:44 / Thu Apr 12 22:37:44 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(8,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3493500  inst.: 277665432 (ipc=79.5) sim_rate=94928 (inst/sec) elapsed = 0:0:48:45 / Thu Apr 12 22:37:45 2018
GPGPU-Sim uArch: cycles simulated: 3494500  inst.: 277714050 (ipc=79.5) sim_rate=94912 (inst/sec) elapsed = 0:0:48:46 / Thu Apr 12 22:37:46 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3496000  inst.: 277784182 (ipc=79.5) sim_rate=94904 (inst/sec) elapsed = 0:0:48:47 / Thu Apr 12 22:37:47 2018
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(3,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3497500  inst.: 277865125 (ipc=79.4) sim_rate=94899 (inst/sec) elapsed = 0:0:48:48 / Thu Apr 12 22:37:48 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3497658,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3498500  inst.: 277914695 (ipc=79.4) sim_rate=94883 (inst/sec) elapsed = 0:0:48:49 / Thu Apr 12 22:37:49 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3500000  inst.: 277991178 (ipc=79.4) sim_rate=94877 (inst/sec) elapsed = 0:0:48:50 / Thu Apr 12 22:37:50 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3501500  inst.: 278059442 (ipc=79.4) sim_rate=94868 (inst/sec) elapsed = 0:0:48:51 / Thu Apr 12 22:37:51 2018
GPGPU-Sim uArch: cycles simulated: 3503000  inst.: 278131104 (ipc=79.4) sim_rate=94860 (inst/sec) elapsed = 0:0:48:52 / Thu Apr 12 22:37:52 2018
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(0,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3504000  inst.: 278178954 (ipc=79.4) sim_rate=94844 (inst/sec) elapsed = 0:0:48:53 / Thu Apr 12 22:37:53 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(2,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3505500  inst.: 278260921 (ipc=79.4) sim_rate=94840 (inst/sec) elapsed = 0:0:48:54 / Thu Apr 12 22:37:54 2018
GPGPU-Sim uArch: cycles simulated: 3507000  inst.: 278334773 (ipc=79.4) sim_rate=94832 (inst/sec) elapsed = 0:0:48:55 / Thu Apr 12 22:37:55 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3508500  inst.: 278409061 (ipc=79.4) sim_rate=94825 (inst/sec) elapsed = 0:0:48:56 / Thu Apr 12 22:37:56 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3510000  inst.: 278483654 (ipc=79.3) sim_rate=94819 (inst/sec) elapsed = 0:0:48:57 / Thu Apr 12 22:37:57 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3510564,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3511000  inst.: 278528271 (ipc=79.3) sim_rate=94801 (inst/sec) elapsed = 0:0:48:58 / Thu Apr 12 22:37:58 2018
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(3,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3513000  inst.: 278622979 (ipc=79.3) sim_rate=94801 (inst/sec) elapsed = 0:0:48:59 / Thu Apr 12 22:37:59 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3513577,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3514000  inst.: 278679529 (ipc=79.3) sim_rate=94788 (inst/sec) elapsed = 0:0:49:00 / Thu Apr 12 22:38:00 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3515500  inst.: 278749561 (ipc=79.3) sim_rate=94780 (inst/sec) elapsed = 0:0:49:01 / Thu Apr 12 22:38:01 2018
GPGPU-Sim uArch: cycles simulated: 3517000  inst.: 278818302 (ipc=79.3) sim_rate=94771 (inst/sec) elapsed = 0:0:49:02 / Thu Apr 12 22:38:02 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3518500  inst.: 278891587 (ipc=79.3) sim_rate=94764 (inst/sec) elapsed = 0:0:49:03 / Thu Apr 12 22:38:03 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3520000  inst.: 278967524 (ipc=79.3) sim_rate=94757 (inst/sec) elapsed = 0:0:49:04 / Thu Apr 12 22:38:04 2018
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3521500  inst.: 279043156 (ipc=79.2) sim_rate=94751 (inst/sec) elapsed = 0:0:49:05 / Thu Apr 12 22:38:05 2018
GPGPU-Sim uArch: cycles simulated: 3523000  inst.: 279119408 (ipc=79.2) sim_rate=94745 (inst/sec) elapsed = 0:0:49:06 / Thu Apr 12 22:38:06 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3523993,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3524500  inst.: 279197012 (ipc=79.2) sim_rate=94739 (inst/sec) elapsed = 0:0:49:07 / Thu Apr 12 22:38:07 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3526000  inst.: 279268312 (ipc=79.2) sim_rate=94731 (inst/sec) elapsed = 0:0:49:08 / Thu Apr 12 22:38:08 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3527500  inst.: 279339306 (ipc=79.2) sim_rate=94723 (inst/sec) elapsed = 0:0:49:09 / Thu Apr 12 22:38:09 2018
GPGPU-Sim uArch: cycles simulated: 3529000  inst.: 279410650 (ipc=79.2) sim_rate=94715 (inst/sec) elapsed = 0:0:49:10 / Thu Apr 12 22:38:10 2018
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3530000  inst.: 279464976 (ipc=79.2) sim_rate=94701 (inst/sec) elapsed = 0:0:49:11 / Thu Apr 12 22:38:11 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3531500  inst.: 279533775 (ipc=79.2) sim_rate=94693 (inst/sec) elapsed = 0:0:49:12 / Thu Apr 12 22:38:12 2018
GPGPU-Sim uArch: cycles simulated: 3533000  inst.: 279603450 (ipc=79.1) sim_rate=94684 (inst/sec) elapsed = 0:0:49:13 / Thu Apr 12 22:38:13 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3534500  inst.: 279687621 (ipc=79.1) sim_rate=94680 (inst/sec) elapsed = 0:0:49:14 / Thu Apr 12 22:38:14 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(6,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3536000  inst.: 279746986 (ipc=79.1) sim_rate=94669 (inst/sec) elapsed = 0:0:49:15 / Thu Apr 12 22:38:15 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3537500  inst.: 279822675 (ipc=79.1) sim_rate=94662 (inst/sec) elapsed = 0:0:49:16 / Thu Apr 12 22:38:16 2018
GPGPU-Sim uArch: cycles simulated: 3539000  inst.: 279899097 (ipc=79.1) sim_rate=94656 (inst/sec) elapsed = 0:0:49:17 / Thu Apr 12 22:38:17 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(2,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3540500  inst.: 279967114 (ipc=79.1) sim_rate=94647 (inst/sec) elapsed = 0:0:49:18 / Thu Apr 12 22:38:18 2018
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3542000  inst.: 280035594 (ipc=79.1) sim_rate=94638 (inst/sec) elapsed = 0:0:49:19 / Thu Apr 12 22:38:19 2018
GPGPU-Sim uArch: cycles simulated: 3543000  inst.: 280086374 (ipc=79.1) sim_rate=94623 (inst/sec) elapsed = 0:0:49:20 / Thu Apr 12 22:38:20 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3544500  inst.: 280149913 (ipc=79.0) sim_rate=94613 (inst/sec) elapsed = 0:0:49:21 / Thu Apr 12 22:38:21 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3546000  inst.: 280222710 (ipc=79.0) sim_rate=94605 (inst/sec) elapsed = 0:0:49:22 / Thu Apr 12 22:38:22 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(8,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3547500  inst.: 280299772 (ipc=79.0) sim_rate=94599 (inst/sec) elapsed = 0:0:49:23 / Thu Apr 12 22:38:23 2018
GPGPU-Sim uArch: cycles simulated: 3549000  inst.: 280371283 (ipc=79.0) sim_rate=94592 (inst/sec) elapsed = 0:0:49:24 / Thu Apr 12 22:38:24 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3550500  inst.: 280447456 (ipc=79.0) sim_rate=94585 (inst/sec) elapsed = 0:0:49:25 / Thu Apr 12 22:38:25 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3552000  inst.: 280519193 (ipc=79.0) sim_rate=94578 (inst/sec) elapsed = 0:0:49:26 / Thu Apr 12 22:38:26 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(6,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3553500  inst.: 280594780 (ipc=79.0) sim_rate=94571 (inst/sec) elapsed = 0:0:49:27 / Thu Apr 12 22:38:27 2018
GPGPU-Sim uArch: cycles simulated: 3554500  inst.: 280641802 (ipc=79.0) sim_rate=94555 (inst/sec) elapsed = 0:0:49:28 / Thu Apr 12 22:38:28 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3556000  inst.: 280712483 (ipc=78.9) sim_rate=94547 (inst/sec) elapsed = 0:0:49:29 / Thu Apr 12 22:38:29 2018
GPGPU-Sim uArch: cycles simulated: 3557500  inst.: 280783852 (ipc=78.9) sim_rate=94540 (inst/sec) elapsed = 0:0:49:30 / Thu Apr 12 22:38:30 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(3,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3558500  inst.: 280836981 (ipc=78.9) sim_rate=94526 (inst/sec) elapsed = 0:0:49:31 / Thu Apr 12 22:38:31 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3560000  inst.: 280916549 (ipc=78.9) sim_rate=94521 (inst/sec) elapsed = 0:0:49:32 / Thu Apr 12 22:38:32 2018
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3561500  inst.: 280985023 (ipc=78.9) sim_rate=94512 (inst/sec) elapsed = 0:0:49:33 / Thu Apr 12 22:38:33 2018
GPGPU-Sim uArch: cycles simulated: 3563000  inst.: 281056465 (ipc=78.9) sim_rate=94504 (inst/sec) elapsed = 0:0:49:34 / Thu Apr 12 22:38:34 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3564500  inst.: 281131980 (ipc=78.9) sim_rate=94498 (inst/sec) elapsed = 0:0:49:35 / Thu Apr 12 22:38:35 2018
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3566000  inst.: 281203387 (ipc=78.9) sim_rate=94490 (inst/sec) elapsed = 0:0:49:36 / Thu Apr 12 22:38:36 2018
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3567500  inst.: 281275858 (ipc=78.8) sim_rate=94482 (inst/sec) elapsed = 0:0:49:37 / Thu Apr 12 22:38:37 2018
GPGPU-Sim uArch: cycles simulated: 3568500  inst.: 281323024 (ipc=78.8) sim_rate=94467 (inst/sec) elapsed = 0:0:49:38 / Thu Apr 12 22:38:38 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3570000  inst.: 281399246 (ipc=78.8) sim_rate=94460 (inst/sec) elapsed = 0:0:49:39 / Thu Apr 12 22:38:39 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3571500  inst.: 281480478 (ipc=78.8) sim_rate=94456 (inst/sec) elapsed = 0:0:49:40 / Thu Apr 12 22:38:40 2018
GPGPU-Sim uArch: cycles simulated: 3573000  inst.: 281554006 (ipc=78.8) sim_rate=94449 (inst/sec) elapsed = 0:0:49:41 / Thu Apr 12 22:38:41 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3574500  inst.: 281631685 (ipc=78.8) sim_rate=94443 (inst/sec) elapsed = 0:0:49:42 / Thu Apr 12 22:38:42 2018
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3575500  inst.: 281688143 (ipc=78.8) sim_rate=94431 (inst/sec) elapsed = 0:0:49:43 / Thu Apr 12 22:38:43 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3577500  inst.: 281776753 (ipc=78.8) sim_rate=94429 (inst/sec) elapsed = 0:0:49:44 / Thu Apr 12 22:38:44 2018
GPGPU-Sim uArch: cycles simulated: 3579000  inst.: 281839960 (ipc=78.7) sim_rate=94418 (inst/sec) elapsed = 0:0:49:45 / Thu Apr 12 22:38:45 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3580500  inst.: 281916136 (ipc=78.7) sim_rate=94412 (inst/sec) elapsed = 0:0:49:46 / Thu Apr 12 22:38:46 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3582000  inst.: 281994572 (ipc=78.7) sim_rate=94407 (inst/sec) elapsed = 0:0:49:47 / Thu Apr 12 22:38:47 2018
GPGPU-Sim uArch: cycles simulated: 3583000  inst.: 282049880 (ipc=78.7) sim_rate=94394 (inst/sec) elapsed = 0:0:49:48 / Thu Apr 12 22:38:48 2018
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3584500  inst.: 282118402 (ipc=78.7) sim_rate=94385 (inst/sec) elapsed = 0:0:49:49 / Thu Apr 12 22:38:49 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3586000  inst.: 282197079 (ipc=78.7) sim_rate=94380 (inst/sec) elapsed = 0:0:49:50 / Thu Apr 12 22:38:50 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3587500  inst.: 282277273 (ipc=78.7) sim_rate=94375 (inst/sec) elapsed = 0:0:49:51 / Thu Apr 12 22:38:51 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3589000  inst.: 282351184 (ipc=78.7) sim_rate=94368 (inst/sec) elapsed = 0:0:49:52 / Thu Apr 12 22:38:52 2018
GPGPU-Sim uArch: cycles simulated: 3590500  inst.: 282428882 (ipc=78.7) sim_rate=94363 (inst/sec) elapsed = 0:0:49:53 / Thu Apr 12 22:38:53 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3592000  inst.: 282494158 (ipc=78.6) sim_rate=94353 (inst/sec) elapsed = 0:0:49:54 / Thu Apr 12 22:38:54 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3593500  inst.: 282573235 (ipc=78.6) sim_rate=94348 (inst/sec) elapsed = 0:0:49:55 / Thu Apr 12 22:38:55 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3593843,0), 1 CTAs running
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(3,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3595000  inst.: 282651635 (ipc=78.6) sim_rate=94343 (inst/sec) elapsed = 0:0:49:56 / Thu Apr 12 22:38:56 2018
GPGPU-Sim uArch: cycles simulated: 3596500  inst.: 282730178 (ipc=78.6) sim_rate=94337 (inst/sec) elapsed = 0:0:49:57 / Thu Apr 12 22:38:57 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3597500  inst.: 282772215 (ipc=78.6) sim_rate=94320 (inst/sec) elapsed = 0:0:49:58 / Thu Apr 12 22:38:58 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(8,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3599000  inst.: 282841222 (ipc=78.6) sim_rate=94311 (inst/sec) elapsed = 0:0:49:59 / Thu Apr 12 22:38:59 2018
GPGPU-Sim uArch: cycles simulated: 3600500  inst.: 282912258 (ipc=78.6) sim_rate=94304 (inst/sec) elapsed = 0:0:50:00 / Thu Apr 12 22:39:00 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3602000  inst.: 282984615 (ipc=78.6) sim_rate=94296 (inst/sec) elapsed = 0:0:50:01 / Thu Apr 12 22:39:01 2018
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3603500  inst.: 283054077 (ipc=78.5) sim_rate=94288 (inst/sec) elapsed = 0:0:50:02 / Thu Apr 12 22:39:02 2018
GPGPU-Sim uArch: cycles simulated: 3604500  inst.: 283098564 (ipc=78.5) sim_rate=94271 (inst/sec) elapsed = 0:0:50:03 / Thu Apr 12 22:39:03 2018
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3604824,0), 3 CTAs running
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(6,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3606000  inst.: 283169888 (ipc=78.5) sim_rate=94264 (inst/sec) elapsed = 0:0:50:04 / Thu Apr 12 22:39:04 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(2,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3607500  inst.: 283241990 (ipc=78.5) sim_rate=94256 (inst/sec) elapsed = 0:0:50:05 / Thu Apr 12 22:39:05 2018
GPGPU-Sim uArch: cycles simulated: 3609000  inst.: 283311844 (ipc=78.5) sim_rate=94248 (inst/sec) elapsed = 0:0:50:06 / Thu Apr 12 22:39:06 2018
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3610500  inst.: 283377998 (ipc=78.5) sim_rate=94239 (inst/sec) elapsed = 0:0:50:07 / Thu Apr 12 22:39:07 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(5,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3612000  inst.: 283445951 (ipc=78.5) sim_rate=94230 (inst/sec) elapsed = 0:0:50:08 / Thu Apr 12 22:39:08 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3612888,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3613000  inst.: 283499216 (ipc=78.5) sim_rate=94217 (inst/sec) elapsed = 0:0:50:09 / Thu Apr 12 22:39:09 2018
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(6,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3614500  inst.: 283572542 (ipc=78.5) sim_rate=94210 (inst/sec) elapsed = 0:0:50:10 / Thu Apr 12 22:39:10 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3616500  inst.: 283662303 (ipc=78.4) sim_rate=94208 (inst/sec) elapsed = 0:0:50:11 / Thu Apr 12 22:39:11 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3618000  inst.: 283731559 (ipc=78.4) sim_rate=94200 (inst/sec) elapsed = 0:0:50:12 / Thu Apr 12 22:39:12 2018
GPGPU-Sim uArch: cycles simulated: 3619500  inst.: 283796993 (ipc=78.4) sim_rate=94190 (inst/sec) elapsed = 0:0:50:13 / Thu Apr 12 22:39:13 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3621000  inst.: 283862402 (ipc=78.4) sim_rate=94181 (inst/sec) elapsed = 0:0:50:14 / Thu Apr 12 22:39:14 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3622500  inst.: 283935027 (ipc=78.4) sim_rate=94174 (inst/sec) elapsed = 0:0:50:15 / Thu Apr 12 22:39:15 2018
GPGPU-Sim uArch: cycles simulated: 3624000  inst.: 284005357 (ipc=78.4) sim_rate=94166 (inst/sec) elapsed = 0:0:50:16 / Thu Apr 12 22:39:16 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3624969,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3626000  inst.: 284092327 (ipc=78.3) sim_rate=94163 (inst/sec) elapsed = 0:0:50:17 / Thu Apr 12 22:39:17 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(3,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3627500  inst.: 284156371 (ipc=78.3) sim_rate=94153 (inst/sec) elapsed = 0:0:50:18 / Thu Apr 12 22:39:18 2018
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(3,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3629000  inst.: 284225194 (ipc=78.3) sim_rate=94145 (inst/sec) elapsed = 0:0:50:19 / Thu Apr 12 22:39:19 2018
GPGPU-Sim uArch: cycles simulated: 3630500  inst.: 284291408 (ipc=78.3) sim_rate=94136 (inst/sec) elapsed = 0:0:50:20 / Thu Apr 12 22:39:20 2018
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3632000  inst.: 284356834 (ipc=78.3) sim_rate=94126 (inst/sec) elapsed = 0:0:50:21 / Thu Apr 12 22:39:21 2018
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3634000  inst.: 284437417 (ipc=78.3) sim_rate=94122 (inst/sec) elapsed = 0:0:50:22 / Thu Apr 12 22:39:22 2018
GPGPU-Sim uArch: cycles simulated: 3635000  inst.: 284488075 (ipc=78.3) sim_rate=94107 (inst/sec) elapsed = 0:0:50:23 / Thu Apr 12 22:39:23 2018
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3636500  inst.: 284562983 (ipc=78.3) sim_rate=94101 (inst/sec) elapsed = 0:0:50:24 / Thu Apr 12 22:39:24 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3638000  inst.: 284630954 (ipc=78.2) sim_rate=94092 (inst/sec) elapsed = 0:0:50:25 / Thu Apr 12 22:39:25 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(1,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3639500  inst.: 284699486 (ipc=78.2) sim_rate=94084 (inst/sec) elapsed = 0:0:50:26 / Thu Apr 12 22:39:26 2018
GPGPU-Sim uArch: cycles simulated: 3641000  inst.: 284763831 (ipc=78.2) sim_rate=94074 (inst/sec) elapsed = 0:0:50:27 / Thu Apr 12 22:39:27 2018
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3641752,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3642500  inst.: 284833005 (ipc=78.2) sim_rate=94066 (inst/sec) elapsed = 0:0:50:28 / Thu Apr 12 22:39:28 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3644000  inst.: 284897427 (ipc=78.2) sim_rate=94056 (inst/sec) elapsed = 0:0:50:29 / Thu Apr 12 22:39:29 2018
GPGPU-Sim uArch: cycles simulated: 3645500  inst.: 284957495 (ipc=78.2) sim_rate=94045 (inst/sec) elapsed = 0:0:50:30 / Thu Apr 12 22:39:30 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(6,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3647000  inst.: 285031576 (ipc=78.2) sim_rate=94038 (inst/sec) elapsed = 0:0:50:31 / Thu Apr 12 22:39:31 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(3,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3648500  inst.: 285094460 (ipc=78.1) sim_rate=94028 (inst/sec) elapsed = 0:0:50:32 / Thu Apr 12 22:39:32 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3649037,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3650500  inst.: 285180839 (ipc=78.1) sim_rate=94025 (inst/sec) elapsed = 0:0:50:33 / Thu Apr 12 22:39:33 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3651500  inst.: 285225040 (ipc=78.1) sim_rate=94009 (inst/sec) elapsed = 0:0:50:34 / Thu Apr 12 22:39:34 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3653500  inst.: 285309525 (ipc=78.1) sim_rate=94006 (inst/sec) elapsed = 0:0:50:35 / Thu Apr 12 22:39:35 2018
GPGPU-Sim uArch: cycles simulated: 3655000  inst.: 285367217 (ipc=78.1) sim_rate=93994 (inst/sec) elapsed = 0:0:50:36 / Thu Apr 12 22:39:36 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3656500  inst.: 285444733 (ipc=78.1) sim_rate=93989 (inst/sec) elapsed = 0:0:50:37 / Thu Apr 12 22:39:37 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3658000  inst.: 285510418 (ipc=78.1) sim_rate=93979 (inst/sec) elapsed = 0:0:50:38 / Thu Apr 12 22:39:38 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(5,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3659500  inst.: 285578347 (ipc=78.0) sim_rate=93971 (inst/sec) elapsed = 0:0:50:39 / Thu Apr 12 22:39:39 2018
GPGPU-Sim uArch: cycles simulated: 3661000  inst.: 285643594 (ipc=78.0) sim_rate=93961 (inst/sec) elapsed = 0:0:50:40 / Thu Apr 12 22:39:40 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3662500  inst.: 285709941 (ipc=78.0) sim_rate=93952 (inst/sec) elapsed = 0:0:50:41 / Thu Apr 12 22:39:41 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3664000  inst.: 285771472 (ipc=78.0) sim_rate=93941 (inst/sec) elapsed = 0:0:50:42 / Thu Apr 12 22:39:42 2018
GPGPU-Sim uArch: cycles simulated: 3665500  inst.: 285837602 (ipc=78.0) sim_rate=93932 (inst/sec) elapsed = 0:0:50:43 / Thu Apr 12 22:39:43 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(5,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3667000  inst.: 285909607 (ipc=78.0) sim_rate=93925 (inst/sec) elapsed = 0:0:50:44 / Thu Apr 12 22:39:44 2018
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3668500  inst.: 285981138 (ipc=78.0) sim_rate=93918 (inst/sec) elapsed = 0:0:50:45 / Thu Apr 12 22:39:45 2018
GPGPU-Sim uArch: cycles simulated: 3670000  inst.: 286047068 (ipc=77.9) sim_rate=93909 (inst/sec) elapsed = 0:0:50:46 / Thu Apr 12 22:39:46 2018
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3671500  inst.: 286120084 (ipc=77.9) sim_rate=93902 (inst/sec) elapsed = 0:0:50:47 / Thu Apr 12 22:39:47 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3671952,0), 3 CTAs running
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3673000  inst.: 286186851 (ipc=77.9) sim_rate=93893 (inst/sec) elapsed = 0:0:50:48 / Thu Apr 12 22:39:48 2018
GPGPU-Sim uArch: cycles simulated: 3674500  inst.: 286247745 (ipc=77.9) sim_rate=93882 (inst/sec) elapsed = 0:0:50:49 / Thu Apr 12 22:39:49 2018
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3676500  inst.: 286328096 (ipc=77.9) sim_rate=93878 (inst/sec) elapsed = 0:0:50:50 / Thu Apr 12 22:39:50 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3678000  inst.: 286395152 (ipc=77.9) sim_rate=93869 (inst/sec) elapsed = 0:0:50:51 / Thu Apr 12 22:39:51 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3678966,0), 2 CTAs running
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3679500  inst.: 286469664 (ipc=77.9) sim_rate=93862 (inst/sec) elapsed = 0:0:50:52 / Thu Apr 12 22:39:52 2018
GPGPU-Sim uArch: cycles simulated: 3681000  inst.: 286531648 (ipc=77.8) sim_rate=93852 (inst/sec) elapsed = 0:0:50:53 / Thu Apr 12 22:39:53 2018
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3682500  inst.: 286602538 (ipc=77.8) sim_rate=93844 (inst/sec) elapsed = 0:0:50:54 / Thu Apr 12 22:39:54 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3684000  inst.: 286659281 (ipc=77.8) sim_rate=93832 (inst/sec) elapsed = 0:0:50:55 / Thu Apr 12 22:39:55 2018
GPGPU-Sim uArch: cycles simulated: 3686000  inst.: 286746789 (ipc=77.8) sim_rate=93830 (inst/sec) elapsed = 0:0:50:56 / Thu Apr 12 22:39:56 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(2,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3687500  inst.: 286811351 (ipc=77.8) sim_rate=93821 (inst/sec) elapsed = 0:0:50:57 / Thu Apr 12 22:39:57 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3689000  inst.: 286877139 (ipc=77.8) sim_rate=93812 (inst/sec) elapsed = 0:0:50:58 / Thu Apr 12 22:39:58 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3690500  inst.: 286943525 (ipc=77.8) sim_rate=93803 (inst/sec) elapsed = 0:0:50:59 / Thu Apr 12 22:39:59 2018
GPGPU-Sim uArch: cycles simulated: 3692500  inst.: 287024803 (ipc=77.7) sim_rate=93798 (inst/sec) elapsed = 0:0:51:00 / Thu Apr 12 22:40:00 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3694000  inst.: 287088514 (ipc=77.7) sim_rate=93789 (inst/sec) elapsed = 0:0:51:01 / Thu Apr 12 22:40:01 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3695500  inst.: 287154046 (ipc=77.7) sim_rate=93779 (inst/sec) elapsed = 0:0:51:02 / Thu Apr 12 22:40:02 2018
GPGPU-Sim uArch: cycles simulated: 3697000  inst.: 287216021 (ipc=77.7) sim_rate=93769 (inst/sec) elapsed = 0:0:51:03 / Thu Apr 12 22:40:03 2018
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3698500  inst.: 287277579 (ipc=77.7) sim_rate=93759 (inst/sec) elapsed = 0:0:51:04 / Thu Apr 12 22:40:04 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3700000  inst.: 287340025 (ipc=77.7) sim_rate=93748 (inst/sec) elapsed = 0:0:51:05 / Thu Apr 12 22:40:05 2018
GPGPU-Sim uArch: cycles simulated: 3701500  inst.: 287402260 (ipc=77.6) sim_rate=93738 (inst/sec) elapsed = 0:0:51:06 / Thu Apr 12 22:40:06 2018
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(2,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3702500  inst.: 287446593 (ipc=77.6) sim_rate=93722 (inst/sec) elapsed = 0:0:51:07 / Thu Apr 12 22:40:07 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3703194,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3704000  inst.: 287521172 (ipc=77.6) sim_rate=93716 (inst/sec) elapsed = 0:0:51:08 / Thu Apr 12 22:40:08 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3705500  inst.: 287580869 (ipc=77.6) sim_rate=93705 (inst/sec) elapsed = 0:0:51:09 / Thu Apr 12 22:40:09 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3707000  inst.: 287641045 (ipc=77.6) sim_rate=93694 (inst/sec) elapsed = 0:0:51:10 / Thu Apr 12 22:40:10 2018
GPGPU-Sim uArch: cycles simulated: 3708500  inst.: 287705076 (ipc=77.6) sim_rate=93684 (inst/sec) elapsed = 0:0:51:11 / Thu Apr 12 22:40:11 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(3,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3710000  inst.: 287775582 (ipc=77.6) sim_rate=93676 (inst/sec) elapsed = 0:0:51:12 / Thu Apr 12 22:40:12 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3711500  inst.: 287841213 (ipc=77.6) sim_rate=93667 (inst/sec) elapsed = 0:0:51:13 / Thu Apr 12 22:40:13 2018
GPGPU-Sim uArch: cycles simulated: 3713000  inst.: 287910941 (ipc=77.5) sim_rate=93660 (inst/sec) elapsed = 0:0:51:14 / Thu Apr 12 22:40:14 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3713992,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3714500  inst.: 287976591 (ipc=77.5) sim_rate=93650 (inst/sec) elapsed = 0:0:51:15 / Thu Apr 12 22:40:15 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3716000  inst.: 288037601 (ipc=77.5) sim_rate=93640 (inst/sec) elapsed = 0:0:51:16 / Thu Apr 12 22:40:16 2018
GPGPU-Sim uArch: cycles simulated: 3717500  inst.: 288103930 (ipc=77.5) sim_rate=93631 (inst/sec) elapsed = 0:0:51:17 / Thu Apr 12 22:40:17 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3719000  inst.: 288160344 (ipc=77.5) sim_rate=93619 (inst/sec) elapsed = 0:0:51:18 / Thu Apr 12 22:40:18 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3720500  inst.: 288223313 (ipc=77.5) sim_rate=93609 (inst/sec) elapsed = 0:0:51:19 / Thu Apr 12 22:40:19 2018
GPGPU-Sim uArch: cycles simulated: 3722000  inst.: 288281473 (ipc=77.5) sim_rate=93597 (inst/sec) elapsed = 0:0:51:20 / Thu Apr 12 22:40:20 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(6,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3724000  inst.: 288358705 (ipc=77.4) sim_rate=93592 (inst/sec) elapsed = 0:0:51:21 / Thu Apr 12 22:40:21 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3725500  inst.: 288422591 (ipc=77.4) sim_rate=93582 (inst/sec) elapsed = 0:0:51:22 / Thu Apr 12 22:40:22 2018
GPGPU-Sim uArch: cycles simulated: 3727000  inst.: 288480882 (ipc=77.4) sim_rate=93571 (inst/sec) elapsed = 0:0:51:23 / Thu Apr 12 22:40:23 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3729000  inst.: 288564155 (ipc=77.4) sim_rate=93568 (inst/sec) elapsed = 0:0:51:24 / Thu Apr 12 22:40:24 2018
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3730500  inst.: 288623937 (ipc=77.4) sim_rate=93557 (inst/sec) elapsed = 0:0:51:25 / Thu Apr 12 22:40:25 2018
GPGPU-Sim uArch: cycles simulated: 3732000  inst.: 288689753 (ipc=77.4) sim_rate=93548 (inst/sec) elapsed = 0:0:51:26 / Thu Apr 12 22:40:26 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3732138,0), 3 CTAs running
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(5,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3733500  inst.: 288753913 (ipc=77.3) sim_rate=93538 (inst/sec) elapsed = 0:0:51:27 / Thu Apr 12 22:40:27 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(4,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3735000  inst.: 288817153 (ipc=77.3) sim_rate=93528 (inst/sec) elapsed = 0:0:51:28 / Thu Apr 12 22:40:28 2018
GPGPU-Sim uArch: cycles simulated: 3736500  inst.: 288875127 (ipc=77.3) sim_rate=93517 (inst/sec) elapsed = 0:0:51:29 / Thu Apr 12 22:40:29 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3738000  inst.: 288931153 (ipc=77.3) sim_rate=93505 (inst/sec) elapsed = 0:0:51:30 / Thu Apr 12 22:40:30 2018
GPGPU-Sim uArch: cycles simulated: 3739500  inst.: 288994172 (ipc=77.3) sim_rate=93495 (inst/sec) elapsed = 0:0:51:31 / Thu Apr 12 22:40:31 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3740920,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3741000  inst.: 289051052 (ipc=77.3) sim_rate=93483 (inst/sec) elapsed = 0:0:51:32 / Thu Apr 12 22:40:32 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3742500  inst.: 289110715 (ipc=77.3) sim_rate=93472 (inst/sec) elapsed = 0:0:51:33 / Thu Apr 12 22:40:33 2018
GPGPU-Sim uArch: cycles simulated: 3744000  inst.: 289176433 (ipc=77.2) sim_rate=93463 (inst/sec) elapsed = 0:0:51:34 / Thu Apr 12 22:40:34 2018
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3746000  inst.: 289259341 (ipc=77.2) sim_rate=93460 (inst/sec) elapsed = 0:0:51:35 / Thu Apr 12 22:40:35 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3747500  inst.: 289321251 (ipc=77.2) sim_rate=93450 (inst/sec) elapsed = 0:0:51:36 / Thu Apr 12 22:40:36 2018
GPGPU-Sim uArch: cycles simulated: 3748500  inst.: 289364055 (ipc=77.2) sim_rate=93433 (inst/sec) elapsed = 0:0:51:37 / Thu Apr 12 22:40:37 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3750000  inst.: 289424202 (ipc=77.2) sim_rate=93422 (inst/sec) elapsed = 0:0:51:38 / Thu Apr 12 22:40:38 2018
GPGPU-Sim uArch: cycles simulated: 3751500  inst.: 289479058 (ipc=77.2) sim_rate=93410 (inst/sec) elapsed = 0:0:51:39 / Thu Apr 12 22:40:39 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3753000  inst.: 289539947 (ipc=77.1) sim_rate=93399 (inst/sec) elapsed = 0:0:51:40 / Thu Apr 12 22:40:40 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3753875,0), 2 CTAs running
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3754500  inst.: 289595668 (ipc=77.1) sim_rate=93387 (inst/sec) elapsed = 0:0:51:41 / Thu Apr 12 22:40:41 2018
GPGPU-Sim uArch: cycles simulated: 3756000  inst.: 289653557 (ipc=77.1) sim_rate=93376 (inst/sec) elapsed = 0:0:51:42 / Thu Apr 12 22:40:42 2018
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3757500  inst.: 289717769 (ipc=77.1) sim_rate=93366 (inst/sec) elapsed = 0:0:51:43 / Thu Apr 12 22:40:43 2018
GPGPU-Sim uArch: cycles simulated: 3759000  inst.: 289777463 (ipc=77.1) sim_rate=93356 (inst/sec) elapsed = 0:0:51:44 / Thu Apr 12 22:40:44 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3760500  inst.: 289837135 (ipc=77.1) sim_rate=93345 (inst/sec) elapsed = 0:0:51:45 / Thu Apr 12 22:40:45 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(3,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3762000  inst.: 289902112 (ipc=77.1) sim_rate=93336 (inst/sec) elapsed = 0:0:51:46 / Thu Apr 12 22:40:46 2018
GPGPU-Sim uArch: cycles simulated: 3763500  inst.: 289968754 (ipc=77.0) sim_rate=93327 (inst/sec) elapsed = 0:0:51:47 / Thu Apr 12 22:40:47 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3765500  inst.: 290047131 (ipc=77.0) sim_rate=93322 (inst/sec) elapsed = 0:0:51:48 / Thu Apr 12 22:40:48 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3767000  inst.: 290105234 (ipc=77.0) sim_rate=93311 (inst/sec) elapsed = 0:0:51:49 / Thu Apr 12 22:40:49 2018
GPGPU-Sim uArch: cycles simulated: 3768500  inst.: 290168692 (ipc=77.0) sim_rate=93301 (inst/sec) elapsed = 0:0:51:50 / Thu Apr 12 22:40:50 2018
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3770000  inst.: 290231504 (ipc=77.0) sim_rate=93292 (inst/sec) elapsed = 0:0:51:51 / Thu Apr 12 22:40:51 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(5,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3771500  inst.: 290294559 (ipc=77.0) sim_rate=93282 (inst/sec) elapsed = 0:0:51:52 / Thu Apr 12 22:40:52 2018
GPGPU-Sim uArch: cycles simulated: 3773000  inst.: 290357023 (ipc=77.0) sim_rate=93272 (inst/sec) elapsed = 0:0:51:53 / Thu Apr 12 22:40:53 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3775000  inst.: 290436799 (ipc=76.9) sim_rate=93268 (inst/sec) elapsed = 0:0:51:54 / Thu Apr 12 22:40:54 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3776500  inst.: 290493248 (ipc=76.9) sim_rate=93256 (inst/sec) elapsed = 0:0:51:55 / Thu Apr 12 22:40:55 2018
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(8,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3778000  inst.: 290563613 (ipc=76.9) sim_rate=93248 (inst/sec) elapsed = 0:0:51:56 / Thu Apr 12 22:40:56 2018
GPGPU-Sim uArch: cycles simulated: 3779000  inst.: 290609357 (ipc=76.9) sim_rate=93233 (inst/sec) elapsed = 0:0:51:57 / Thu Apr 12 22:40:57 2018
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3781000  inst.: 290686627 (ipc=76.9) sim_rate=93228 (inst/sec) elapsed = 0:0:51:58 / Thu Apr 12 22:40:58 2018
GPGPU-Sim uArch: cycles simulated: 3782500  inst.: 290748192 (ipc=76.9) sim_rate=93218 (inst/sec) elapsed = 0:0:51:59 / Thu Apr 12 22:40:59 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3784000  inst.: 290815673 (ipc=76.9) sim_rate=93210 (inst/sec) elapsed = 0:0:52:00 / Thu Apr 12 22:41:00 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3786000  inst.: 290901674 (ipc=76.8) sim_rate=93207 (inst/sec) elapsed = 0:0:52:01 / Thu Apr 12 22:41:01 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3787500  inst.: 290966103 (ipc=76.8) sim_rate=93198 (inst/sec) elapsed = 0:0:52:02 / Thu Apr 12 22:41:02 2018
GPGPU-Sim uArch: cycles simulated: 3788500  inst.: 291008454 (ipc=76.8) sim_rate=93182 (inst/sec) elapsed = 0:0:52:03 / Thu Apr 12 22:41:03 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3790000  inst.: 291069650 (ipc=76.8) sim_rate=93172 (inst/sec) elapsed = 0:0:52:04 / Thu Apr 12 22:41:04 2018
GPGPU-Sim uArch: cycles simulated: 3792000  inst.: 291149819 (ipc=76.8) sim_rate=93167 (inst/sec) elapsed = 0:0:52:05 / Thu Apr 12 22:41:05 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3793500  inst.: 291220266 (ipc=76.8) sim_rate=93160 (inst/sec) elapsed = 0:0:52:06 / Thu Apr 12 22:41:06 2018
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(8,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3795000  inst.: 291283706 (ipc=76.8) sim_rate=93151 (inst/sec) elapsed = 0:0:52:07 / Thu Apr 12 22:41:07 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3796500  inst.: 291352379 (ipc=76.7) sim_rate=93143 (inst/sec) elapsed = 0:0:52:08 / Thu Apr 12 22:41:08 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3797383,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3798000  inst.: 291408101 (ipc=76.7) sim_rate=93131 (inst/sec) elapsed = 0:0:52:09 / Thu Apr 12 22:41:09 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3799500  inst.: 291468125 (ipc=76.7) sim_rate=93120 (inst/sec) elapsed = 0:0:52:10 / Thu Apr 12 22:41:10 2018
GPGPU-Sim uArch: cycles simulated: 3801000  inst.: 291539360 (ipc=76.7) sim_rate=93113 (inst/sec) elapsed = 0:0:52:11 / Thu Apr 12 22:41:11 2018
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3802500  inst.: 291594616 (ipc=76.7) sim_rate=93101 (inst/sec) elapsed = 0:0:52:12 / Thu Apr 12 22:41:12 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3804000  inst.: 291647610 (ipc=76.7) sim_rate=93088 (inst/sec) elapsed = 0:0:52:13 / Thu Apr 12 22:41:13 2018
GPGPU-Sim uArch: cycles simulated: 3805500  inst.: 291711379 (ipc=76.7) sim_rate=93079 (inst/sec) elapsed = 0:0:52:14 / Thu Apr 12 22:41:14 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(6,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3807000  inst.: 291779243 (ipc=76.6) sim_rate=93071 (inst/sec) elapsed = 0:0:52:15 / Thu Apr 12 22:41:15 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(2,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3808500  inst.: 291841804 (ipc=76.6) sim_rate=93061 (inst/sec) elapsed = 0:0:52:16 / Thu Apr 12 22:41:16 2018
GPGPU-Sim uArch: cycles simulated: 3810000  inst.: 291900926 (ipc=76.6) sim_rate=93050 (inst/sec) elapsed = 0:0:52:17 / Thu Apr 12 22:41:17 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3811500  inst.: 291961688 (ipc=76.6) sim_rate=93040 (inst/sec) elapsed = 0:0:52:18 / Thu Apr 12 22:41:18 2018
GPGPU-Sim uArch: cycles simulated: 3813000  inst.: 292025034 (ipc=76.6) sim_rate=93031 (inst/sec) elapsed = 0:0:52:19 / Thu Apr 12 22:41:19 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3814500  inst.: 292091107 (ipc=76.6) sim_rate=93022 (inst/sec) elapsed = 0:0:52:20 / Thu Apr 12 22:41:20 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3816000  inst.: 292159002 (ipc=76.6) sim_rate=93014 (inst/sec) elapsed = 0:0:52:21 / Thu Apr 12 22:41:21 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3817159,0), 2 CTAs running
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3818000  inst.: 292242048 (ipc=76.5) sim_rate=93011 (inst/sec) elapsed = 0:0:52:22 / Thu Apr 12 22:41:22 2018
GPGPU-Sim uArch: cycles simulated: 3819500  inst.: 292305606 (ipc=76.5) sim_rate=93002 (inst/sec) elapsed = 0:0:52:23 / Thu Apr 12 22:41:23 2018
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(7,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3821000  inst.: 292375380 (ipc=76.5) sim_rate=92994 (inst/sec) elapsed = 0:0:52:24 / Thu Apr 12 22:41:24 2018
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3822500  inst.: 292433043 (ipc=76.5) sim_rate=92983 (inst/sec) elapsed = 0:0:52:25 / Thu Apr 12 22:41:25 2018
GPGPU-Sim uArch: cycles simulated: 3824000  inst.: 292498053 (ipc=76.5) sim_rate=92974 (inst/sec) elapsed = 0:0:52:26 / Thu Apr 12 22:41:26 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3825500  inst.: 292556049 (ipc=76.5) sim_rate=92963 (inst/sec) elapsed = 0:0:52:27 / Thu Apr 12 22:41:27 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3827000  inst.: 292618108 (ipc=76.5) sim_rate=92953 (inst/sec) elapsed = 0:0:52:28 / Thu Apr 12 22:41:28 2018
GPGPU-Sim uArch: cycles simulated: 3828500  inst.: 292689640 (ipc=76.5) sim_rate=92946 (inst/sec) elapsed = 0:0:52:29 / Thu Apr 12 22:41:29 2018
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3830500  inst.: 292769902 (ipc=76.4) sim_rate=92942 (inst/sec) elapsed = 0:0:52:30 / Thu Apr 12 22:41:30 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(6,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3832000  inst.: 292845020 (ipc=76.4) sim_rate=92937 (inst/sec) elapsed = 0:0:52:31 / Thu Apr 12 22:41:31 2018
GPGPU-Sim uArch: cycles simulated: 3833500  inst.: 292909645 (ipc=76.4) sim_rate=92928 (inst/sec) elapsed = 0:0:52:32 / Thu Apr 12 22:41:32 2018
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3835000  inst.: 292970255 (ipc=76.4) sim_rate=92917 (inst/sec) elapsed = 0:0:52:33 / Thu Apr 12 22:41:33 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(4,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3836500  inst.: 293033056 (ipc=76.4) sim_rate=92908 (inst/sec) elapsed = 0:0:52:34 / Thu Apr 12 22:41:34 2018
GPGPU-Sim uArch: cycles simulated: 3838000  inst.: 293097117 (ipc=76.4) sim_rate=92899 (inst/sec) elapsed = 0:0:52:35 / Thu Apr 12 22:41:35 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3839500  inst.: 293164717 (ipc=76.4) sim_rate=92891 (inst/sec) elapsed = 0:0:52:36 / Thu Apr 12 22:41:36 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3841500  inst.: 293250159 (ipc=76.3) sim_rate=92888 (inst/sec) elapsed = 0:0:52:37 / Thu Apr 12 22:41:37 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3843000  inst.: 293314195 (ipc=76.3) sim_rate=92879 (inst/sec) elapsed = 0:0:52:38 / Thu Apr 12 22:41:38 2018
GPGPU-Sim uArch: cycles simulated: 3844500  inst.: 293378972 (ipc=76.3) sim_rate=92870 (inst/sec) elapsed = 0:0:52:39 / Thu Apr 12 22:41:39 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3845428,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3846000  inst.: 293444557 (ipc=76.3) sim_rate=92862 (inst/sec) elapsed = 0:0:52:40 / Thu Apr 12 22:41:40 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3847500  inst.: 293507266 (ipc=76.3) sim_rate=92852 (inst/sec) elapsed = 0:0:52:41 / Thu Apr 12 22:41:41 2018
GPGPU-Sim uArch: cycles simulated: 3849000  inst.: 293562159 (ipc=76.3) sim_rate=92840 (inst/sec) elapsed = 0:0:52:42 / Thu Apr 12 22:41:42 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3849125,0), 1 CTAs running
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3850500  inst.: 293624898 (ipc=76.3) sim_rate=92831 (inst/sec) elapsed = 0:0:52:43 / Thu Apr 12 22:41:43 2018
GPGPU-Sim uArch: cycles simulated: 3852000  inst.: 293692759 (ipc=76.2) sim_rate=92823 (inst/sec) elapsed = 0:0:52:44 / Thu Apr 12 22:41:44 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3854000  inst.: 293773928 (ipc=76.2) sim_rate=92819 (inst/sec) elapsed = 0:0:52:45 / Thu Apr 12 22:41:45 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3855500  inst.: 293832991 (ipc=76.2) sim_rate=92808 (inst/sec) elapsed = 0:0:52:46 / Thu Apr 12 22:41:46 2018
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(8,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3857500  inst.: 293917698 (ipc=76.2) sim_rate=92806 (inst/sec) elapsed = 0:0:52:47 / Thu Apr 12 22:41:47 2018
GPGPU-Sim uArch: cycles simulated: 3859000  inst.: 293980933 (ipc=76.2) sim_rate=92797 (inst/sec) elapsed = 0:0:52:48 / Thu Apr 12 22:41:48 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3860500  inst.: 294043846 (ipc=76.2) sim_rate=92787 (inst/sec) elapsed = 0:0:52:49 / Thu Apr 12 22:41:49 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3862500  inst.: 294124592 (ipc=76.1) sim_rate=92783 (inst/sec) elapsed = 0:0:52:50 / Thu Apr 12 22:41:50 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3864000  inst.: 294189647 (ipc=76.1) sim_rate=92775 (inst/sec) elapsed = 0:0:52:51 / Thu Apr 12 22:41:51 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3865032,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3865500  inst.: 294253648 (ipc=76.1) sim_rate=92765 (inst/sec) elapsed = 0:0:52:52 / Thu Apr 12 22:41:52 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(8,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3867000  inst.: 294314936 (ipc=76.1) sim_rate=92756 (inst/sec) elapsed = 0:0:52:53 / Thu Apr 12 22:41:53 2018
GPGPU-Sim uArch: cycles simulated: 3868500  inst.: 294375710 (ipc=76.1) sim_rate=92745 (inst/sec) elapsed = 0:0:52:54 / Thu Apr 12 22:41:54 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3870000  inst.: 294436636 (ipc=76.1) sim_rate=92735 (inst/sec) elapsed = 0:0:52:55 / Thu Apr 12 22:41:55 2018
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3871500  inst.: 294494205 (ipc=76.1) sim_rate=92724 (inst/sec) elapsed = 0:0:52:56 / Thu Apr 12 22:41:56 2018
GPGPU-Sim uArch: cycles simulated: 3873000  inst.: 294551928 (ipc=76.1) sim_rate=92713 (inst/sec) elapsed = 0:0:52:57 / Thu Apr 12 22:41:57 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3875000  inst.: 294638079 (ipc=76.0) sim_rate=92711 (inst/sec) elapsed = 0:0:52:58 / Thu Apr 12 22:41:58 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3876500  inst.: 294696343 (ipc=76.0) sim_rate=92700 (inst/sec) elapsed = 0:0:52:59 / Thu Apr 12 22:41:59 2018
GPGPU-Sim uArch: cycles simulated: 3878000  inst.: 294756049 (ipc=76.0) sim_rate=92690 (inst/sec) elapsed = 0:0:53:00 / Thu Apr 12 22:42:00 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3880000  inst.: 294832119 (ipc=76.0) sim_rate=92685 (inst/sec) elapsed = 0:0:53:01 / Thu Apr 12 22:42:01 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3881500  inst.: 294899021 (ipc=76.0) sim_rate=92677 (inst/sec) elapsed = 0:0:53:02 / Thu Apr 12 22:42:02 2018
GPGPU-Sim uArch: cycles simulated: 3883000  inst.: 294959939 (ipc=76.0) sim_rate=92667 (inst/sec) elapsed = 0:0:53:03 / Thu Apr 12 22:42:03 2018
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3885000  inst.: 295032806 (ipc=75.9) sim_rate=92661 (inst/sec) elapsed = 0:0:53:04 / Thu Apr 12 22:42:04 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3886500  inst.: 295090660 (ipc=75.9) sim_rate=92650 (inst/sec) elapsed = 0:0:53:05 / Thu Apr 12 22:42:05 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3886993,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3888000  inst.: 295150077 (ipc=75.9) sim_rate=92639 (inst/sec) elapsed = 0:0:53:06 / Thu Apr 12 22:42:06 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(3,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3889500  inst.: 295205114 (ipc=75.9) sim_rate=92627 (inst/sec) elapsed = 0:0:53:07 / Thu Apr 12 22:42:07 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3891000  inst.: 295269159 (ipc=75.9) sim_rate=92618 (inst/sec) elapsed = 0:0:53:08 / Thu Apr 12 22:42:08 2018
GPGPU-Sim uArch: cycles simulated: 3893000  inst.: 295343265 (ipc=75.9) sim_rate=92613 (inst/sec) elapsed = 0:0:53:09 / Thu Apr 12 22:42:09 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(6,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3894500  inst.: 295398040 (ipc=75.9) sim_rate=92601 (inst/sec) elapsed = 0:0:53:10 / Thu Apr 12 22:42:10 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3896000  inst.: 295456219 (ipc=75.8) sim_rate=92590 (inst/sec) elapsed = 0:0:53:11 / Thu Apr 12 22:42:11 2018
GPGPU-Sim uArch: cycles simulated: 3898000  inst.: 295538003 (ipc=75.8) sim_rate=92587 (inst/sec) elapsed = 0:0:53:12 / Thu Apr 12 22:42:12 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(6,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3899500  inst.: 295595251 (ipc=75.8) sim_rate=92576 (inst/sec) elapsed = 0:0:53:13 / Thu Apr 12 22:42:13 2018
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(8,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3901500  inst.: 295673542 (ipc=75.8) sim_rate=92571 (inst/sec) elapsed = 0:0:53:14 / Thu Apr 12 22:42:14 2018
GPGPU-Sim uArch: cycles simulated: 3903000  inst.: 295727131 (ipc=75.8) sim_rate=92559 (inst/sec) elapsed = 0:0:53:15 / Thu Apr 12 22:42:15 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3905000  inst.: 295802506 (ipc=75.7) sim_rate=92553 (inst/sec) elapsed = 0:0:53:16 / Thu Apr 12 22:42:16 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(7,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3906500  inst.: 295857397 (ipc=75.7) sim_rate=92542 (inst/sec) elapsed = 0:0:53:17 / Thu Apr 12 22:42:17 2018
GPGPU-Sim uArch: cycles simulated: 3908000  inst.: 295913085 (ipc=75.7) sim_rate=92530 (inst/sec) elapsed = 0:0:53:18 / Thu Apr 12 22:42:18 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3909500  inst.: 295967050 (ipc=75.7) sim_rate=92518 (inst/sec) elapsed = 0:0:53:19 / Thu Apr 12 22:42:19 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3911500  inst.: 296047841 (ipc=75.7) sim_rate=92514 (inst/sec) elapsed = 0:0:53:20 / Thu Apr 12 22:42:20 2018
GPGPU-Sim uArch: cycles simulated: 3913500  inst.: 296122747 (ipc=75.7) sim_rate=92509 (inst/sec) elapsed = 0:0:53:21 / Thu Apr 12 22:42:21 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3915000  inst.: 296178097 (ipc=75.7) sim_rate=92497 (inst/sec) elapsed = 0:0:53:22 / Thu Apr 12 22:42:22 2018
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3916500  inst.: 296239244 (ipc=75.6) sim_rate=92488 (inst/sec) elapsed = 0:0:53:23 / Thu Apr 12 22:42:23 2018
GPGPU-Sim uArch: cycles simulated: 3918000  inst.: 296290840 (ipc=75.6) sim_rate=92475 (inst/sec) elapsed = 0:0:53:24 / Thu Apr 12 22:42:24 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(2,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3920000  inst.: 296364909 (ipc=75.6) sim_rate=92469 (inst/sec) elapsed = 0:0:53:25 / Thu Apr 12 22:42:25 2018
GPGPU-Sim uArch: cycles simulated: 3921500  inst.: 296423341 (ipc=75.6) sim_rate=92458 (inst/sec) elapsed = 0:0:53:26 / Thu Apr 12 22:42:26 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3923500  inst.: 296501163 (ipc=75.6) sim_rate=92454 (inst/sec) elapsed = 0:0:53:27 / Thu Apr 12 22:42:27 2018
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3925000  inst.: 296561816 (ipc=75.6) sim_rate=92444 (inst/sec) elapsed = 0:0:53:28 / Thu Apr 12 22:42:28 2018
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3927000  inst.: 296638435 (ipc=75.5) sim_rate=92439 (inst/sec) elapsed = 0:0:53:29 / Thu Apr 12 22:42:29 2018
GPGPU-Sim uArch: cycles simulated: 3928500  inst.: 296704702 (ipc=75.5) sim_rate=92431 (inst/sec) elapsed = 0:0:53:30 / Thu Apr 12 22:42:30 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3930000  inst.: 296763473 (ipc=75.5) sim_rate=92420 (inst/sec) elapsed = 0:0:53:31 / Thu Apr 12 22:42:31 2018
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3932000  inst.: 296836599 (ipc=75.5) sim_rate=92414 (inst/sec) elapsed = 0:0:53:32 / Thu Apr 12 22:42:32 2018
GPGPU-Sim uArch: cycles simulated: 3933500  inst.: 296897819 (ipc=75.5) sim_rate=92405 (inst/sec) elapsed = 0:0:53:33 / Thu Apr 12 22:42:33 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3935500  inst.: 296963022 (ipc=75.5) sim_rate=92396 (inst/sec) elapsed = 0:0:53:34 / Thu Apr 12 22:42:34 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(7,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3937000  inst.: 297017536 (ipc=75.4) sim_rate=92384 (inst/sec) elapsed = 0:0:53:35 / Thu Apr 12 22:42:35 2018
GPGPU-Sim uArch: cycles simulated: 3939000  inst.: 297091037 (ipc=75.4) sim_rate=92379 (inst/sec) elapsed = 0:0:53:36 / Thu Apr 12 22:42:36 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3940500  inst.: 297151786 (ipc=75.4) sim_rate=92369 (inst/sec) elapsed = 0:0:53:37 / Thu Apr 12 22:42:37 2018
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3942500  inst.: 297239049 (ipc=75.4) sim_rate=92367 (inst/sec) elapsed = 0:0:53:38 / Thu Apr 12 22:42:38 2018
GPGPU-Sim uArch: cycles simulated: 3944000  inst.: 297293741 (ipc=75.4) sim_rate=92355 (inst/sec) elapsed = 0:0:53:39 / Thu Apr 12 22:42:39 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(6,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3946000  inst.: 297372778 (ipc=75.4) sim_rate=92351 (inst/sec) elapsed = 0:0:53:40 / Thu Apr 12 22:42:40 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3947500  inst.: 297432080 (ipc=75.3) sim_rate=92341 (inst/sec) elapsed = 0:0:53:41 / Thu Apr 12 22:42:41 2018
GPGPU-Sim uArch: cycles simulated: 3949000  inst.: 297489466 (ipc=75.3) sim_rate=92330 (inst/sec) elapsed = 0:0:53:42 / Thu Apr 12 22:42:42 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3950500  inst.: 297551181 (ipc=75.3) sim_rate=92321 (inst/sec) elapsed = 0:0:53:43 / Thu Apr 12 22:42:43 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3952500  inst.: 297624552 (ipc=75.3) sim_rate=92315 (inst/sec) elapsed = 0:0:53:44 / Thu Apr 12 22:42:44 2018
GPGPU-Sim uArch: cycles simulated: 3954000  inst.: 297690059 (ipc=75.3) sim_rate=92306 (inst/sec) elapsed = 0:0:53:45 / Thu Apr 12 22:42:45 2018
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3956000  inst.: 297763308 (ipc=75.3) sim_rate=92301 (inst/sec) elapsed = 0:0:53:46 / Thu Apr 12 22:42:46 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3957500  inst.: 297817008 (ipc=75.3) sim_rate=92289 (inst/sec) elapsed = 0:0:53:47 / Thu Apr 12 22:42:47 2018
GPGPU-Sim uArch: cycles simulated: 3959000  inst.: 297875778 (ipc=75.2) sim_rate=92278 (inst/sec) elapsed = 0:0:53:48 / Thu Apr 12 22:42:48 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(6,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3961000  inst.: 297958149 (ipc=75.2) sim_rate=92275 (inst/sec) elapsed = 0:0:53:49 / Thu Apr 12 22:42:49 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3962500  inst.: 298014637 (ipc=75.2) sim_rate=92264 (inst/sec) elapsed = 0:0:53:50 / Thu Apr 12 22:42:50 2018
GPGPU-Sim uArch: cycles simulated: 3964500  inst.: 298086930 (ipc=75.2) sim_rate=92258 (inst/sec) elapsed = 0:0:53:51 / Thu Apr 12 22:42:51 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3966000  inst.: 298141507 (ipc=75.2) sim_rate=92246 (inst/sec) elapsed = 0:0:53:52 / Thu Apr 12 22:42:52 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3967500  inst.: 298200051 (ipc=75.2) sim_rate=92236 (inst/sec) elapsed = 0:0:53:53 / Thu Apr 12 22:42:53 2018
GPGPU-Sim uArch: cycles simulated: 3969000  inst.: 298267937 (ipc=75.1) sim_rate=92228 (inst/sec) elapsed = 0:0:53:54 / Thu Apr 12 22:42:54 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3971000  inst.: 298340283 (ipc=75.1) sim_rate=92222 (inst/sec) elapsed = 0:0:53:55 / Thu Apr 12 22:42:55 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3972500  inst.: 298399836 (ipc=75.1) sim_rate=92212 (inst/sec) elapsed = 0:0:53:56 / Thu Apr 12 22:42:56 2018
GPGPU-Sim uArch: cycles simulated: 3974500  inst.: 298476216 (ipc=75.1) sim_rate=92207 (inst/sec) elapsed = 0:0:53:57 / Thu Apr 12 22:42:57 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3976000  inst.: 298533938 (ipc=75.1) sim_rate=92197 (inst/sec) elapsed = 0:0:53:58 / Thu Apr 12 22:42:58 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(3,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3978000  inst.: 298599042 (ipc=75.1) sim_rate=92188 (inst/sec) elapsed = 0:0:53:59 / Thu Apr 12 22:42:59 2018
GPGPU-Sim uArch: cycles simulated: 3979500  inst.: 298656148 (ipc=75.0) sim_rate=92177 (inst/sec) elapsed = 0:0:54:00 / Thu Apr 12 22:43:00 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3981500  inst.: 298736135 (ipc=75.0) sim_rate=92174 (inst/sec) elapsed = 0:0:54:01 / Thu Apr 12 22:43:01 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3983000  inst.: 298789086 (ipc=75.0) sim_rate=92161 (inst/sec) elapsed = 0:0:54:02 / Thu Apr 12 22:43:02 2018
GPGPU-Sim uArch: cycles simulated: 3985000  inst.: 298857748 (ipc=75.0) sim_rate=92154 (inst/sec) elapsed = 0:0:54:03 / Thu Apr 12 22:43:03 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(8,4,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3986267,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3986500  inst.: 298912608 (ipc=75.0) sim_rate=92143 (inst/sec) elapsed = 0:0:54:04 / Thu Apr 12 22:43:04 2018
GPGPU-Sim uArch: cycles simulated: 3988000  inst.: 298970273 (ipc=75.0) sim_rate=92132 (inst/sec) elapsed = 0:0:54:05 / Thu Apr 12 22:43:05 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(3,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3989500  inst.: 299025300 (ipc=75.0) sim_rate=92121 (inst/sec) elapsed = 0:0:54:06 / Thu Apr 12 22:43:06 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(6,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3991500  inst.: 299095996 (ipc=74.9) sim_rate=92114 (inst/sec) elapsed = 0:0:54:07 / Thu Apr 12 22:43:07 2018
GPGPU-Sim uArch: cycles simulated: 3993000  inst.: 299147923 (ipc=74.9) sim_rate=92102 (inst/sec) elapsed = 0:0:54:08 / Thu Apr 12 22:43:08 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3995000  inst.: 299218153 (ipc=74.9) sim_rate=92095 (inst/sec) elapsed = 0:0:54:09 / Thu Apr 12 22:43:09 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3997000  inst.: 299287633 (ipc=74.9) sim_rate=92088 (inst/sec) elapsed = 0:0:54:10 / Thu Apr 12 22:43:10 2018
GPGPU-Sim uArch: cycles simulated: 3998500  inst.: 299347078 (ipc=74.9) sim_rate=92078 (inst/sec) elapsed = 0:0:54:11 / Thu Apr 12 22:43:11 2018
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4000500  inst.: 299415163 (ipc=74.8) sim_rate=92071 (inst/sec) elapsed = 0:0:54:12 / Thu Apr 12 22:43:12 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4002000  inst.: 299467323 (ipc=74.8) sim_rate=92058 (inst/sec) elapsed = 0:0:54:13 / Thu Apr 12 22:43:13 2018
GPGPU-Sim uArch: cycles simulated: 4003500  inst.: 299518737 (ipc=74.8) sim_rate=92046 (inst/sec) elapsed = 0:0:54:14 / Thu Apr 12 22:43:14 2018
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4005500  inst.: 299594291 (ipc=74.8) sim_rate=92041 (inst/sec) elapsed = 0:0:54:15 / Thu Apr 12 22:43:15 2018
GPGPU-Sim uArch: cycles simulated: 4007000  inst.: 299645090 (ipc=74.8) sim_rate=92028 (inst/sec) elapsed = 0:0:54:16 / Thu Apr 12 22:43:16 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(8,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4008500  inst.: 299699953 (ipc=74.8) sim_rate=92017 (inst/sec) elapsed = 0:0:54:17 / Thu Apr 12 22:43:17 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4010500  inst.: 299767815 (ipc=74.7) sim_rate=92009 (inst/sec) elapsed = 0:0:54:18 / Thu Apr 12 22:43:18 2018
GPGPU-Sim uArch: cycles simulated: 4012000  inst.: 299821933 (ipc=74.7) sim_rate=91998 (inst/sec) elapsed = 0:0:54:19 / Thu Apr 12 22:43:19 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4014000  inst.: 299884052 (ipc=74.7) sim_rate=91988 (inst/sec) elapsed = 0:0:54:20 / Thu Apr 12 22:43:20 2018
GPGPU-Sim uArch: cycles simulated: 4015500  inst.: 299941158 (ipc=74.7) sim_rate=91978 (inst/sec) elapsed = 0:0:54:21 / Thu Apr 12 22:43:21 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4017500  inst.: 300009569 (ipc=74.7) sim_rate=91971 (inst/sec) elapsed = 0:0:54:22 / Thu Apr 12 22:43:22 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4019500  inst.: 300084298 (ipc=74.7) sim_rate=91965 (inst/sec) elapsed = 0:0:54:23 / Thu Apr 12 22:43:23 2018
GPGPU-Sim uArch: cycles simulated: 4021000  inst.: 300134932 (ipc=74.6) sim_rate=91953 (inst/sec) elapsed = 0:0:54:24 / Thu Apr 12 22:43:24 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4023000  inst.: 300202390 (ipc=74.6) sim_rate=91945 (inst/sec) elapsed = 0:0:54:25 / Thu Apr 12 22:43:25 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4024500  inst.: 300252198 (ipc=74.6) sim_rate=91932 (inst/sec) elapsed = 0:0:54:26 / Thu Apr 12 22:43:26 2018
GPGPU-Sim uArch: cycles simulated: 4026000  inst.: 300306558 (ipc=74.6) sim_rate=91921 (inst/sec) elapsed = 0:0:54:27 / Thu Apr 12 22:43:27 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(6,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4028000  inst.: 300373252 (ipc=74.6) sim_rate=91913 (inst/sec) elapsed = 0:0:54:28 / Thu Apr 12 22:43:28 2018
GPGPU-Sim uArch: cycles simulated: 4029500  inst.: 300418075 (ipc=74.6) sim_rate=91899 (inst/sec) elapsed = 0:0:54:29 / Thu Apr 12 22:43:29 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(0,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4031500  inst.: 300490746 (ipc=74.5) sim_rate=91893 (inst/sec) elapsed = 0:0:54:30 / Thu Apr 12 22:43:30 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(5,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4033000  inst.: 300544644 (ipc=74.5) sim_rate=91881 (inst/sec) elapsed = 0:0:54:31 / Thu Apr 12 22:43:31 2018
GPGPU-Sim uArch: cycles simulated: 4034500  inst.: 300604097 (ipc=74.5) sim_rate=91871 (inst/sec) elapsed = 0:0:54:32 / Thu Apr 12 22:43:32 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(8,5,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4035400,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4036000  inst.: 300655323 (ipc=74.5) sim_rate=91859 (inst/sec) elapsed = 0:0:54:33 / Thu Apr 12 22:43:33 2018
GPGPU-Sim uArch: cycles simulated: 4038000  inst.: 300724855 (ipc=74.5) sim_rate=91852 (inst/sec) elapsed = 0:0:54:34 / Thu Apr 12 22:43:34 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(3,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4039500  inst.: 300780958 (ipc=74.5) sim_rate=91841 (inst/sec) elapsed = 0:0:54:35 / Thu Apr 12 22:43:35 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4041000  inst.: 300839076 (ipc=74.4) sim_rate=91831 (inst/sec) elapsed = 0:0:54:36 / Thu Apr 12 22:43:36 2018
GPGPU-Sim uArch: cycles simulated: 4043000  inst.: 300894914 (ipc=74.4) sim_rate=91820 (inst/sec) elapsed = 0:0:54:37 / Thu Apr 12 22:43:37 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4045000  inst.: 300968180 (ipc=74.4) sim_rate=91814 (inst/sec) elapsed = 0:0:54:38 / Thu Apr 12 22:43:38 2018
GPGPU-Sim uArch: cycles simulated: 4046500  inst.: 301023269 (ipc=74.4) sim_rate=91803 (inst/sec) elapsed = 0:0:54:39 / Thu Apr 12 22:43:39 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4048500  inst.: 301087316 (ipc=74.4) sim_rate=91794 (inst/sec) elapsed = 0:0:54:40 / Thu Apr 12 22:43:40 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(4,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4050000  inst.: 301133898 (ipc=74.4) sim_rate=91781 (inst/sec) elapsed = 0:0:54:41 / Thu Apr 12 22:43:41 2018
GPGPU-Sim uArch: cycles simulated: 4052000  inst.: 301208745 (ipc=74.3) sim_rate=91775 (inst/sec) elapsed = 0:0:54:42 / Thu Apr 12 22:43:42 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4053500  inst.: 301258003 (ipc=74.3) sim_rate=91763 (inst/sec) elapsed = 0:0:54:43 / Thu Apr 12 22:43:43 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(8,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4055500  inst.: 301321430 (ipc=74.3) sim_rate=91754 (inst/sec) elapsed = 0:0:54:44 / Thu Apr 12 22:43:44 2018
GPGPU-Sim uArch: cycles simulated: 4057000  inst.: 301369397 (ipc=74.3) sim_rate=91741 (inst/sec) elapsed = 0:0:54:45 / Thu Apr 12 22:43:45 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4059000  inst.: 301431803 (ipc=74.3) sim_rate=91732 (inst/sec) elapsed = 0:0:54:46 / Thu Apr 12 22:43:46 2018
GPGPU-Sim uArch: cycles simulated: 4060500  inst.: 301481639 (ipc=74.2) sim_rate=91719 (inst/sec) elapsed = 0:0:54:47 / Thu Apr 12 22:43:47 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4062500  inst.: 301556612 (ipc=74.2) sim_rate=91714 (inst/sec) elapsed = 0:0:54:48 / Thu Apr 12 22:43:48 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(0,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4064500  inst.: 301616233 (ipc=74.2) sim_rate=91704 (inst/sec) elapsed = 0:0:54:49 / Thu Apr 12 22:43:49 2018
GPGPU-Sim uArch: cycles simulated: 4066000  inst.: 301668109 (ipc=74.2) sim_rate=91692 (inst/sec) elapsed = 0:0:54:50 / Thu Apr 12 22:43:50 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4068000  inst.: 301743592 (ipc=74.2) sim_rate=91687 (inst/sec) elapsed = 0:0:54:51 / Thu Apr 12 22:43:51 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4069656,0), 1 CTAs running
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(6,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4070000  inst.: 301809109 (ipc=74.2) sim_rate=91679 (inst/sec) elapsed = 0:0:54:52 / Thu Apr 12 22:43:52 2018
GPGPU-Sim uArch: cycles simulated: 4072000  inst.: 301882626 (ipc=74.1) sim_rate=91674 (inst/sec) elapsed = 0:0:54:53 / Thu Apr 12 22:43:53 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4073500  inst.: 301934044 (ipc=74.1) sim_rate=91661 (inst/sec) elapsed = 0:0:54:54 / Thu Apr 12 22:43:54 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(6,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4076000  inst.: 302024521 (ipc=74.1) sim_rate=91661 (inst/sec) elapsed = 0:0:54:55 / Thu Apr 12 22:43:55 2018
GPGPU-Sim uArch: cycles simulated: 4077500  inst.: 302078817 (ipc=74.1) sim_rate=91650 (inst/sec) elapsed = 0:0:54:56 / Thu Apr 12 22:43:56 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4079500  inst.: 302143201 (ipc=74.1) sim_rate=91641 (inst/sec) elapsed = 0:0:54:57 / Thu Apr 12 22:43:57 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4081500  inst.: 302216658 (ipc=74.0) sim_rate=91636 (inst/sec) elapsed = 0:0:54:58 / Thu Apr 12 22:43:58 2018
GPGPU-Sim uArch: cycles simulated: 4083000  inst.: 302265286 (ipc=74.0) sim_rate=91623 (inst/sec) elapsed = 0:0:54:59 / Thu Apr 12 22:43:59 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4084500  inst.: 302321787 (ipc=74.0) sim_rate=91612 (inst/sec) elapsed = 0:0:55:00 / Thu Apr 12 22:44:00 2018
GPGPU-Sim uArch: cycles simulated: 4086500  inst.: 302383967 (ipc=74.0) sim_rate=91603 (inst/sec) elapsed = 0:0:55:01 / Thu Apr 12 22:44:01 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4088000  inst.: 302437056 (ipc=74.0) sim_rate=91592 (inst/sec) elapsed = 0:0:55:02 / Thu Apr 12 22:44:02 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(6,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4090000  inst.: 302503914 (ipc=74.0) sim_rate=91584 (inst/sec) elapsed = 0:0:55:03 / Thu Apr 12 22:44:03 2018
GPGPU-Sim uArch: cycles simulated: 4091500  inst.: 302556105 (ipc=73.9) sim_rate=91572 (inst/sec) elapsed = 0:0:55:04 / Thu Apr 12 22:44:04 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4093500  inst.: 302625706 (ipc=73.9) sim_rate=91566 (inst/sec) elapsed = 0:0:55:05 / Thu Apr 12 22:44:05 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4095500  inst.: 302694710 (ipc=73.9) sim_rate=91559 (inst/sec) elapsed = 0:0:55:06 / Thu Apr 12 22:44:06 2018
GPGPU-Sim uArch: cycles simulated: 4097000  inst.: 302751128 (ipc=73.9) sim_rate=91548 (inst/sec) elapsed = 0:0:55:07 / Thu Apr 12 22:44:07 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4099000  inst.: 302819108 (ipc=73.9) sim_rate=91541 (inst/sec) elapsed = 0:0:55:08 / Thu Apr 12 22:44:08 2018
GPGPU-Sim uArch: cycles simulated: 4100500  inst.: 302876929 (ipc=73.9) sim_rate=91531 (inst/sec) elapsed = 0:0:55:09 / Thu Apr 12 22:44:09 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4102000  inst.: 302930158 (ipc=73.8) sim_rate=91519 (inst/sec) elapsed = 0:0:55:10 / Thu Apr 12 22:44:10 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(6,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4104000  inst.: 302990710 (ipc=73.8) sim_rate=91510 (inst/sec) elapsed = 0:0:55:11 / Thu Apr 12 22:44:11 2018
GPGPU-Sim uArch: cycles simulated: 4106000  inst.: 303052893 (ipc=73.8) sim_rate=91501 (inst/sec) elapsed = 0:0:55:12 / Thu Apr 12 22:44:12 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4107500  inst.: 303110126 (ipc=73.8) sim_rate=91491 (inst/sec) elapsed = 0:0:55:13 / Thu Apr 12 22:44:13 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(8,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4109500  inst.: 303180792 (ipc=73.8) sim_rate=91484 (inst/sec) elapsed = 0:0:55:14 / Thu Apr 12 22:44:14 2018
GPGPU-Sim uArch: cycles simulated: 4111500  inst.: 303248863 (ipc=73.8) sim_rate=91477 (inst/sec) elapsed = 0:0:55:15 / Thu Apr 12 22:44:15 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4113000  inst.: 303305159 (ipc=73.7) sim_rate=91467 (inst/sec) elapsed = 0:0:55:16 / Thu Apr 12 22:44:16 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(6,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4115000  inst.: 303370929 (ipc=73.7) sim_rate=91459 (inst/sec) elapsed = 0:0:55:17 / Thu Apr 12 22:44:17 2018
GPGPU-Sim uArch: cycles simulated: 4117000  inst.: 303432505 (ipc=73.7) sim_rate=91450 (inst/sec) elapsed = 0:0:55:18 / Thu Apr 12 22:44:18 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4118500  inst.: 303488886 (ipc=73.7) sim_rate=91439 (inst/sec) elapsed = 0:0:55:19 / Thu Apr 12 22:44:19 2018
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4120500  inst.: 303560841 (ipc=73.7) sim_rate=91433 (inst/sec) elapsed = 0:0:55:20 / Thu Apr 12 22:44:20 2018
GPGPU-Sim uArch: cycles simulated: 4122000  inst.: 303608439 (ipc=73.7) sim_rate=91420 (inst/sec) elapsed = 0:0:55:21 / Thu Apr 12 22:44:21 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4123500  inst.: 303662994 (ipc=73.6) sim_rate=91409 (inst/sec) elapsed = 0:0:55:22 / Thu Apr 12 22:44:22 2018
GPGPU-Sim uArch: cycles simulated: 4125500  inst.: 303737494 (ipc=73.6) sim_rate=91404 (inst/sec) elapsed = 0:0:55:23 / Thu Apr 12 22:44:23 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(8,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4127000  inst.: 303786514 (ipc=73.6) sim_rate=91391 (inst/sec) elapsed = 0:0:55:24 / Thu Apr 12 22:44:24 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4129000  inst.: 303863784 (ipc=73.6) sim_rate=91387 (inst/sec) elapsed = 0:0:55:25 / Thu Apr 12 22:44:25 2018
GPGPU-Sim uArch: cycles simulated: 4130500  inst.: 303912606 (ipc=73.6) sim_rate=91374 (inst/sec) elapsed = 0:0:55:26 / Thu Apr 12 22:44:26 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4132500  inst.: 303984015 (ipc=73.6) sim_rate=91368 (inst/sec) elapsed = 0:0:55:27 / Thu Apr 12 22:44:27 2018
GPGPU-Sim uArch: cycles simulated: 4134000  inst.: 304029758 (ipc=73.5) sim_rate=91355 (inst/sec) elapsed = 0:0:55:28 / Thu Apr 12 22:44:28 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4136000  inst.: 304096274 (ipc=73.5) sim_rate=91347 (inst/sec) elapsed = 0:0:55:29 / Thu Apr 12 22:44:29 2018
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4138000  inst.: 304172612 (ipc=73.5) sim_rate=91343 (inst/sec) elapsed = 0:0:55:30 / Thu Apr 12 22:44:30 2018
GPGPU-Sim uArch: cycles simulated: 4139500  inst.: 304225625 (ipc=73.5) sim_rate=91331 (inst/sec) elapsed = 0:0:55:31 / Thu Apr 12 22:44:31 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4141000  inst.: 304279906 (ipc=73.5) sim_rate=91320 (inst/sec) elapsed = 0:0:55:32 / Thu Apr 12 22:44:32 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4143000  inst.: 304350094 (ipc=73.5) sim_rate=91314 (inst/sec) elapsed = 0:0:55:33 / Thu Apr 12 22:44:33 2018
GPGPU-Sim uArch: cycles simulated: 4144500  inst.: 304410159 (ipc=73.4) sim_rate=91304 (inst/sec) elapsed = 0:0:55:34 / Thu Apr 12 22:44:34 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4146000  inst.: 304457877 (ipc=73.4) sim_rate=91291 (inst/sec) elapsed = 0:0:55:35 / Thu Apr 12 22:44:35 2018
GPGPU-Sim uArch: cycles simulated: 4148000  inst.: 304523582 (ipc=73.4) sim_rate=91284 (inst/sec) elapsed = 0:0:55:36 / Thu Apr 12 22:44:36 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4149500  inst.: 304579124 (ipc=73.4) sim_rate=91273 (inst/sec) elapsed = 0:0:55:37 / Thu Apr 12 22:44:37 2018
GPGPU-Sim uArch: cycles simulated: 4151000  inst.: 304630980 (ipc=73.4) sim_rate=91261 (inst/sec) elapsed = 0:0:55:38 / Thu Apr 12 22:44:38 2018
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4152500  inst.: 304683830 (ipc=73.4) sim_rate=91250 (inst/sec) elapsed = 0:0:55:39 / Thu Apr 12 22:44:39 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4154500  inst.: 304748296 (ipc=73.4) sim_rate=91242 (inst/sec) elapsed = 0:0:55:40 / Thu Apr 12 22:44:40 2018
GPGPU-Sim uArch: cycles simulated: 4156500  inst.: 304823216 (ipc=73.3) sim_rate=91237 (inst/sec) elapsed = 0:0:55:41 / Thu Apr 12 22:44:41 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4158000  inst.: 304878591 (ipc=73.3) sim_rate=91226 (inst/sec) elapsed = 0:0:55:42 / Thu Apr 12 22:44:42 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4160000  inst.: 304945851 (ipc=73.3) sim_rate=91219 (inst/sec) elapsed = 0:0:55:43 / Thu Apr 12 22:44:43 2018
GPGPU-Sim uArch: cycles simulated: 4162000  inst.: 305018831 (ipc=73.3) sim_rate=91213 (inst/sec) elapsed = 0:0:55:44 / Thu Apr 12 22:44:44 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4164000  inst.: 305093423 (ipc=73.3) sim_rate=91208 (inst/sec) elapsed = 0:0:55:45 / Thu Apr 12 22:44:45 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4165500  inst.: 305148866 (ipc=73.3) sim_rate=91198 (inst/sec) elapsed = 0:0:55:46 / Thu Apr 12 22:44:46 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(5,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4167500  inst.: 305223072 (ipc=73.2) sim_rate=91193 (inst/sec) elapsed = 0:0:55:47 / Thu Apr 12 22:44:47 2018
GPGPU-Sim uArch: cycles simulated: 4169500  inst.: 305292597 (ipc=73.2) sim_rate=91186 (inst/sec) elapsed = 0:0:55:48 / Thu Apr 12 22:44:48 2018
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(3,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4171000  inst.: 305343311 (ipc=73.2) sim_rate=91174 (inst/sec) elapsed = 0:0:55:49 / Thu Apr 12 22:44:49 2018
GPGPU-Sim uArch: cycles simulated: 4172500  inst.: 305398717 (ipc=73.2) sim_rate=91163 (inst/sec) elapsed = 0:0:55:50 / Thu Apr 12 22:44:50 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4174500  inst.: 305467178 (ipc=73.2) sim_rate=91157 (inst/sec) elapsed = 0:0:55:51 / Thu Apr 12 22:44:51 2018
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(3,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4176000  inst.: 305520802 (ipc=73.2) sim_rate=91145 (inst/sec) elapsed = 0:0:55:52 / Thu Apr 12 22:44:52 2018
GPGPU-Sim uArch: cycles simulated: 4178000  inst.: 305590498 (ipc=73.1) sim_rate=91139 (inst/sec) elapsed = 0:0:55:53 / Thu Apr 12 22:44:53 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4178376,0), 2 CTAs running
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(0,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4179500  inst.: 305640099 (ipc=73.1) sim_rate=91127 (inst/sec) elapsed = 0:0:55:54 / Thu Apr 12 22:44:54 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4181500  inst.: 305711225 (ipc=73.1) sim_rate=91121 (inst/sec) elapsed = 0:0:55:55 / Thu Apr 12 22:44:55 2018
GPGPU-Sim uArch: cycles simulated: 4183500  inst.: 305787433 (ipc=73.1) sim_rate=91116 (inst/sec) elapsed = 0:0:55:56 / Thu Apr 12 22:44:56 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4185500  inst.: 305849011 (ipc=73.1) sim_rate=91107 (inst/sec) elapsed = 0:0:55:57 / Thu Apr 12 22:44:57 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(0,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4187000  inst.: 305902913 (ipc=73.1) sim_rate=91096 (inst/sec) elapsed = 0:0:55:58 / Thu Apr 12 22:44:58 2018
GPGPU-Sim uArch: cycles simulated: 4189000  inst.: 305974351 (ipc=73.0) sim_rate=91090 (inst/sec) elapsed = 0:0:55:59 / Thu Apr 12 22:44:59 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4191000  inst.: 306045647 (ipc=73.0) sim_rate=91085 (inst/sec) elapsed = 0:0:56:00 / Thu Apr 12 22:45:00 2018
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4192500  inst.: 306099554 (ipc=73.0) sim_rate=91073 (inst/sec) elapsed = 0:0:56:01 / Thu Apr 12 22:45:01 2018
GPGPU-Sim uArch: cycles simulated: 4194500  inst.: 306168777 (ipc=73.0) sim_rate=91067 (inst/sec) elapsed = 0:0:56:02 / Thu Apr 12 22:45:02 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(6,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4196500  inst.: 306238027 (ipc=73.0) sim_rate=91060 (inst/sec) elapsed = 0:0:56:03 / Thu Apr 12 22:45:03 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(7,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4198000  inst.: 306292936 (ipc=73.0) sim_rate=91050 (inst/sec) elapsed = 0:0:56:04 / Thu Apr 12 22:45:04 2018
GPGPU-Sim uArch: cycles simulated: 4200000  inst.: 306368801 (ipc=72.9) sim_rate=91045 (inst/sec) elapsed = 0:0:56:05 / Thu Apr 12 22:45:05 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4201500  inst.: 306418228 (ipc=72.9) sim_rate=91033 (inst/sec) elapsed = 0:0:56:06 / Thu Apr 12 22:45:06 2018
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(8,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4203500  inst.: 306491389 (ipc=72.9) sim_rate=91028 (inst/sec) elapsed = 0:0:56:07 / Thu Apr 12 22:45:07 2018
GPGPU-Sim uArch: cycles simulated: 4205500  inst.: 306557095 (ipc=72.9) sim_rate=91020 (inst/sec) elapsed = 0:0:56:08 / Thu Apr 12 22:45:08 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4207000  inst.: 306608612 (ipc=72.9) sim_rate=91008 (inst/sec) elapsed = 0:0:56:09 / Thu Apr 12 22:45:09 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4209000  inst.: 306680375 (ipc=72.9) sim_rate=91003 (inst/sec) elapsed = 0:0:56:10 / Thu Apr 12 22:45:10 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4209609,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4210500  inst.: 306732238 (ipc=72.8) sim_rate=90991 (inst/sec) elapsed = 0:0:56:11 / Thu Apr 12 22:45:11 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4212000  inst.: 306787658 (ipc=72.8) sim_rate=90980 (inst/sec) elapsed = 0:0:56:12 / Thu Apr 12 22:45:12 2018
GPGPU-Sim uArch: cycles simulated: 4214000  inst.: 306854928 (ipc=72.8) sim_rate=90973 (inst/sec) elapsed = 0:0:56:13 / Thu Apr 12 22:45:13 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4216000  inst.: 306917551 (ipc=72.8) sim_rate=90965 (inst/sec) elapsed = 0:0:56:14 / Thu Apr 12 22:45:14 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(8,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4217500  inst.: 306973164 (ipc=72.8) sim_rate=90955 (inst/sec) elapsed = 0:0:56:15 / Thu Apr 12 22:45:15 2018
GPGPU-Sim uArch: cycles simulated: 4219500  inst.: 307050401 (ipc=72.8) sim_rate=90950 (inst/sec) elapsed = 0:0:56:16 / Thu Apr 12 22:45:16 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4221000  inst.: 307095964 (ipc=72.8) sim_rate=90937 (inst/sec) elapsed = 0:0:56:17 / Thu Apr 12 22:45:17 2018
GPGPU-Sim uArch: cycles simulated: 4223000  inst.: 307163180 (ipc=72.7) sim_rate=90930 (inst/sec) elapsed = 0:0:56:18 / Thu Apr 12 22:45:18 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(5,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4224500  inst.: 307221577 (ipc=72.7) sim_rate=90920 (inst/sec) elapsed = 0:0:56:19 / Thu Apr 12 22:45:19 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4226500  inst.: 307290347 (ipc=72.7) sim_rate=90914 (inst/sec) elapsed = 0:0:56:20 / Thu Apr 12 22:45:20 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4228500  inst.: 307362361 (ipc=72.7) sim_rate=90908 (inst/sec) elapsed = 0:0:56:21 / Thu Apr 12 22:45:21 2018
GPGPU-Sim uArch: cycles simulated: 4230000  inst.: 307409837 (ipc=72.7) sim_rate=90895 (inst/sec) elapsed = 0:0:56:22 / Thu Apr 12 22:45:22 2018
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4232000  inst.: 307479442 (ipc=72.7) sim_rate=90889 (inst/sec) elapsed = 0:0:56:23 / Thu Apr 12 22:45:23 2018
GPGPU-Sim uArch: cycles simulated: 4234000  inst.: 307547753 (ipc=72.6) sim_rate=90882 (inst/sec) elapsed = 0:0:56:24 / Thu Apr 12 22:45:24 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(7,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4236000  inst.: 307620449 (ipc=72.6) sim_rate=90877 (inst/sec) elapsed = 0:0:56:25 / Thu Apr 12 22:45:25 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4238000  inst.: 307684326 (ipc=72.6) sim_rate=90869 (inst/sec) elapsed = 0:0:56:26 / Thu Apr 12 22:45:26 2018
GPGPU-Sim uArch: cycles simulated: 4240000  inst.: 307748887 (ipc=72.6) sim_rate=90861 (inst/sec) elapsed = 0:0:56:27 / Thu Apr 12 22:45:27 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(5,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4241500  inst.: 307799507 (ipc=72.6) sim_rate=90849 (inst/sec) elapsed = 0:0:56:28 / Thu Apr 12 22:45:28 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4243500  inst.: 307875411 (ipc=72.6) sim_rate=90845 (inst/sec) elapsed = 0:0:56:29 / Thu Apr 12 22:45:29 2018
GPGPU-Sim uArch: cycles simulated: 4245000  inst.: 307926833 (ipc=72.5) sim_rate=90833 (inst/sec) elapsed = 0:0:56:30 / Thu Apr 12 22:45:30 2018
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(6,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4247000  inst.: 307992780 (ipc=72.5) sim_rate=90826 (inst/sec) elapsed = 0:0:56:31 / Thu Apr 12 22:45:31 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4248500  inst.: 308045649 (ipc=72.5) sim_rate=90815 (inst/sec) elapsed = 0:0:56:32 / Thu Apr 12 22:45:32 2018
GPGPU-Sim uArch: cycles simulated: 4250500  inst.: 308115593 (ipc=72.5) sim_rate=90809 (inst/sec) elapsed = 0:0:56:33 / Thu Apr 12 22:45:33 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4252500  inst.: 308182875 (ipc=72.5) sim_rate=90802 (inst/sec) elapsed = 0:0:56:34 / Thu Apr 12 22:45:34 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4254500  inst.: 308249239 (ipc=72.5) sim_rate=90795 (inst/sec) elapsed = 0:0:56:35 / Thu Apr 12 22:45:35 2018
GPGPU-Sim uArch: cycles simulated: 4256000  inst.: 308297789 (ipc=72.4) sim_rate=90782 (inst/sec) elapsed = 0:0:56:36 / Thu Apr 12 22:45:36 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4258000  inst.: 308363418 (ipc=72.4) sim_rate=90775 (inst/sec) elapsed = 0:0:56:37 / Thu Apr 12 22:45:37 2018
GPGPU-Sim uArch: cycles simulated: 4260000  inst.: 308433165 (ipc=72.4) sim_rate=90769 (inst/sec) elapsed = 0:0:56:38 / Thu Apr 12 22:45:38 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4261500  inst.: 308481075 (ipc=72.4) sim_rate=90756 (inst/sec) elapsed = 0:0:56:39 / Thu Apr 12 22:45:39 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4263500  inst.: 308546421 (ipc=72.4) sim_rate=90748 (inst/sec) elapsed = 0:0:56:40 / Thu Apr 12 22:45:40 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4264745,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4265000  inst.: 308601239 (ipc=72.4) sim_rate=90738 (inst/sec) elapsed = 0:0:56:41 / Thu Apr 12 22:45:41 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(6,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4267000  inst.: 308660186 (ipc=72.3) sim_rate=90729 (inst/sec) elapsed = 0:0:56:42 / Thu Apr 12 22:45:42 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4267072,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4269000  inst.: 308727767 (ipc=72.3) sim_rate=90722 (inst/sec) elapsed = 0:0:56:43 / Thu Apr 12 22:45:43 2018
GPGPU-Sim uArch: cycles simulated: 4270500  inst.: 308776449 (ipc=72.3) sim_rate=90709 (inst/sec) elapsed = 0:0:56:44 / Thu Apr 12 22:45:44 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4272500  inst.: 308834904 (ipc=72.3) sim_rate=90700 (inst/sec) elapsed = 0:0:56:45 / Thu Apr 12 22:45:45 2018
GPGPU-Sim uArch: cycles simulated: 4274500  inst.: 308899240 (ipc=72.3) sim_rate=90692 (inst/sec) elapsed = 0:0:56:46 / Thu Apr 12 22:45:46 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4276000  inst.: 308942784 (ipc=72.3) sim_rate=90678 (inst/sec) elapsed = 0:0:56:47 / Thu Apr 12 22:45:47 2018
GPGPU-Sim uArch: cycles simulated: 4278500  inst.: 309018110 (ipc=72.2) sim_rate=90674 (inst/sec) elapsed = 0:0:56:48 / Thu Apr 12 22:45:48 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(4,2,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4278713,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4279370,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4280000  inst.: 309061758 (ipc=72.2) sim_rate=90660 (inst/sec) elapsed = 0:0:56:49 / Thu Apr 12 22:45:49 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4280038,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4280778,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4282500  inst.: 309131118 (ipc=72.2) sim_rate=90654 (inst/sec) elapsed = 0:0:56:50 / Thu Apr 12 22:45:50 2018
GPGPU-Sim uArch: cycles simulated: 4285000  inst.: 309195711 (ipc=72.2) sim_rate=90646 (inst/sec) elapsed = 0:0:56:51 / Thu Apr 12 22:45:51 2018
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4287500  inst.: 309256632 (ipc=72.1) sim_rate=90637 (inst/sec) elapsed = 0:0:56:52 / Thu Apr 12 22:45:52 2018
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(3,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4289500  inst.: 309317763 (ipc=72.1) sim_rate=90629 (inst/sec) elapsed = 0:0:56:53 / Thu Apr 12 22:45:53 2018
GPGPU-Sim uArch: cycles simulated: 4292000  inst.: 309382600 (ipc=72.1) sim_rate=90621 (inst/sec) elapsed = 0:0:56:54 / Thu Apr 12 22:45:54 2018
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(3,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4294500  inst.: 309443735 (ipc=72.1) sim_rate=90613 (inst/sec) elapsed = 0:0:56:55 / Thu Apr 12 22:45:55 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4297000  inst.: 309510591 (ipc=72.0) sim_rate=90606 (inst/sec) elapsed = 0:0:56:56 / Thu Apr 12 22:45:56 2018
GPGPU-Sim uArch: cycles simulated: 4299500  inst.: 309577401 (ipc=72.0) sim_rate=90599 (inst/sec) elapsed = 0:0:56:57 / Thu Apr 12 22:45:57 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(4,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4302000  inst.: 309641408 (ipc=72.0) sim_rate=90591 (inst/sec) elapsed = 0:0:56:58 / Thu Apr 12 22:45:58 2018
GPGPU-Sim uArch: cycles simulated: 4304000  inst.: 309692983 (ipc=72.0) sim_rate=90579 (inst/sec) elapsed = 0:0:56:59 / Thu Apr 12 22:45:59 2018
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4306500  inst.: 309761539 (ipc=71.9) sim_rate=90573 (inst/sec) elapsed = 0:0:57:00 / Thu Apr 12 22:46:00 2018
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(7,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4308500  inst.: 309810729 (ipc=71.9) sim_rate=90561 (inst/sec) elapsed = 0:0:57:01 / Thu Apr 12 22:46:01 2018
GPGPU-Sim uArch: cycles simulated: 4311000  inst.: 309879960 (ipc=71.9) sim_rate=90555 (inst/sec) elapsed = 0:0:57:02 / Thu Apr 12 22:46:02 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4311234,0), 1 CTAs running
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4313500  inst.: 309938885 (ipc=71.9) sim_rate=90545 (inst/sec) elapsed = 0:0:57:03 / Thu Apr 12 22:46:03 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(3,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4316000  inst.: 309997997 (ipc=71.8) sim_rate=90536 (inst/sec) elapsed = 0:0:57:04 / Thu Apr 12 22:46:04 2018
GPGPU-Sim uArch: cycles simulated: 4319000  inst.: 310066321 (ipc=71.8) sim_rate=90530 (inst/sec) elapsed = 0:0:57:05 / Thu Apr 12 22:46:05 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4321000  inst.: 310119657 (ipc=71.8) sim_rate=90519 (inst/sec) elapsed = 0:0:57:06 / Thu Apr 12 22:46:06 2018
GPGPU-Sim uArch: cycles simulated: 4323500  inst.: 310174115 (ipc=71.7) sim_rate=90508 (inst/sec) elapsed = 0:0:57:07 / Thu Apr 12 22:46:07 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4326000  inst.: 310230639 (ipc=71.7) sim_rate=90499 (inst/sec) elapsed = 0:0:57:08 / Thu Apr 12 22:46:08 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4328500  inst.: 310292408 (ipc=71.7) sim_rate=90490 (inst/sec) elapsed = 0:0:57:09 / Thu Apr 12 22:46:09 2018
GPGPU-Sim uArch: cycles simulated: 4330500  inst.: 310337562 (ipc=71.7) sim_rate=90477 (inst/sec) elapsed = 0:0:57:10 / Thu Apr 12 22:46:10 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(8,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4333000  inst.: 310396453 (ipc=71.6) sim_rate=90468 (inst/sec) elapsed = 0:0:57:11 / Thu Apr 12 22:46:11 2018
GPGPU-Sim uArch: cycles simulated: 4335500  inst.: 310455383 (ipc=71.6) sim_rate=90459 (inst/sec) elapsed = 0:0:57:12 / Thu Apr 12 22:46:12 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4338000  inst.: 310511000 (ipc=71.6) sim_rate=90448 (inst/sec) elapsed = 0:0:57:13 / Thu Apr 12 22:46:13 2018
GPGPU-Sim uArch: cycles simulated: 4340500  inst.: 310568941 (ipc=71.6) sim_rate=90439 (inst/sec) elapsed = 0:0:57:14 / Thu Apr 12 22:46:14 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(8,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4343000  inst.: 310625509 (ipc=71.5) sim_rate=90429 (inst/sec) elapsed = 0:0:57:15 / Thu Apr 12 22:46:15 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4345500  inst.: 310681501 (ipc=71.5) sim_rate=90419 (inst/sec) elapsed = 0:0:57:16 / Thu Apr 12 22:46:16 2018
GPGPU-Sim uArch: cycles simulated: 4348000  inst.: 310734670 (ipc=71.5) sim_rate=90408 (inst/sec) elapsed = 0:0:57:17 / Thu Apr 12 22:46:17 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4350000  inst.: 310784835 (ipc=71.4) sim_rate=90396 (inst/sec) elapsed = 0:0:57:18 / Thu Apr 12 22:46:18 2018
GPGPU-Sim uArch: cycles simulated: 4353000  inst.: 310850290 (ipc=71.4) sim_rate=90389 (inst/sec) elapsed = 0:0:57:19 / Thu Apr 12 22:46:19 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4355500  inst.: 310908777 (ipc=71.4) sim_rate=90380 (inst/sec) elapsed = 0:0:57:20 / Thu Apr 12 22:46:20 2018
GPGPU-Sim uArch: cycles simulated: 4357500  inst.: 310959375 (ipc=71.4) sim_rate=90368 (inst/sec) elapsed = 0:0:57:21 / Thu Apr 12 22:46:21 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4360000  inst.: 311015369 (ipc=71.3) sim_rate=90358 (inst/sec) elapsed = 0:0:57:22 / Thu Apr 12 22:46:22 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4362500  inst.: 311069779 (ipc=71.3) sim_rate=90348 (inst/sec) elapsed = 0:0:57:23 / Thu Apr 12 22:46:23 2018
GPGPU-Sim uArch: cycles simulated: 4364500  inst.: 311117348 (ipc=71.3) sim_rate=90336 (inst/sec) elapsed = 0:0:57:24 / Thu Apr 12 22:46:24 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4367000  inst.: 311173011 (ipc=71.3) sim_rate=90325 (inst/sec) elapsed = 0:0:57:25 / Thu Apr 12 22:46:25 2018
GPGPU-Sim uArch: cycles simulated: 4369500  inst.: 311225768 (ipc=71.2) sim_rate=90315 (inst/sec) elapsed = 0:0:57:26 / Thu Apr 12 22:46:26 2018
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4372000  inst.: 311289888 (ipc=71.2) sim_rate=90307 (inst/sec) elapsed = 0:0:57:27 / Thu Apr 12 22:46:27 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4373746,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4374000  inst.: 311330299 (ipc=71.2) sim_rate=90293 (inst/sec) elapsed = 0:0:57:28 / Thu Apr 12 22:46:28 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4375166,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(8,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4376500  inst.: 311385741 (ipc=71.1) sim_rate=90282 (inst/sec) elapsed = 0:0:57:29 / Thu Apr 12 22:46:29 2018
GPGPU-Sim uArch: cycles simulated: 4379000  inst.: 311440015 (ipc=71.1) sim_rate=90272 (inst/sec) elapsed = 0:0:57:30 / Thu Apr 12 22:46:30 2018
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4381500  inst.: 311491482 (ipc=71.1) sim_rate=90261 (inst/sec) elapsed = 0:0:57:31 / Thu Apr 12 22:46:31 2018
GPGPU-Sim uArch: cycles simulated: 4384000  inst.: 311542937 (ipc=71.1) sim_rate=90249 (inst/sec) elapsed = 0:0:57:32 / Thu Apr 12 22:46:32 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(4,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4387000  inst.: 311609151 (ipc=71.0) sim_rate=90243 (inst/sec) elapsed = 0:0:57:33 / Thu Apr 12 22:46:33 2018
GPGPU-Sim uArch: cycles simulated: 4389500  inst.: 311651604 (ipc=71.0) sim_rate=90229 (inst/sec) elapsed = 0:0:57:34 / Thu Apr 12 22:46:34 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(5,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4392500  inst.: 311715378 (ipc=71.0) sim_rate=90221 (inst/sec) elapsed = 0:0:57:35 / Thu Apr 12 22:46:35 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4395000  inst.: 311761569 (ipc=70.9) sim_rate=90208 (inst/sec) elapsed = 0:0:57:36 / Thu Apr 12 22:46:36 2018
GPGPU-Sim uArch: cycles simulated: 4397500  inst.: 311815092 (ipc=70.9) sim_rate=90198 (inst/sec) elapsed = 0:0:57:37 / Thu Apr 12 22:46:37 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4400500  inst.: 311871330 (ipc=70.9) sim_rate=90188 (inst/sec) elapsed = 0:0:57:38 / Thu Apr 12 22:46:38 2018
GPGPU-Sim uArch: cycles simulated: 4403000  inst.: 311920752 (ipc=70.8) sim_rate=90176 (inst/sec) elapsed = 0:0:57:39 / Thu Apr 12 22:46:39 2018
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(4,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4406000  inst.: 311978438 (ipc=70.8) sim_rate=90167 (inst/sec) elapsed = 0:0:57:40 / Thu Apr 12 22:46:40 2018
GPGPU-Sim uArch: cycles simulated: 4408500  inst.: 312037177 (ipc=70.8) sim_rate=90158 (inst/sec) elapsed = 0:0:57:41 / Thu Apr 12 22:46:41 2018
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4411500  inst.: 312089084 (ipc=70.7) sim_rate=90147 (inst/sec) elapsed = 0:0:57:42 / Thu Apr 12 22:46:42 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(8,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4414500  inst.: 312154132 (ipc=70.7) sim_rate=90139 (inst/sec) elapsed = 0:0:57:43 / Thu Apr 12 22:46:43 2018
GPGPU-Sim uArch: cycles simulated: 4417000  inst.: 312200026 (ipc=70.7) sim_rate=90127 (inst/sec) elapsed = 0:0:57:44 / Thu Apr 12 22:46:44 2018
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(6,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4419500  inst.: 312251553 (ipc=70.7) sim_rate=90115 (inst/sec) elapsed = 0:0:57:45 / Thu Apr 12 22:46:45 2018
GPGPU-Sim uArch: cycles simulated: 4422500  inst.: 312310871 (ipc=70.6) sim_rate=90107 (inst/sec) elapsed = 0:0:57:46 / Thu Apr 12 22:46:46 2018
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4425000  inst.: 312360155 (ipc=70.6) sim_rate=90095 (inst/sec) elapsed = 0:0:57:47 / Thu Apr 12 22:46:47 2018
GPGPU-Sim uArch: cycles simulated: 4428000  inst.: 312422058 (ipc=70.6) sim_rate=90087 (inst/sec) elapsed = 0:0:57:48 / Thu Apr 12 22:46:48 2018
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(7,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4430500  inst.: 312471226 (ipc=70.5) sim_rate=90075 (inst/sec) elapsed = 0:0:57:49 / Thu Apr 12 22:46:49 2018
GPGPU-Sim uArch: cycles simulated: 4433000  inst.: 312513503 (ipc=70.5) sim_rate=90061 (inst/sec) elapsed = 0:0:57:50 / Thu Apr 12 22:46:50 2018
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4435500  inst.: 312570467 (ipc=70.5) sim_rate=90051 (inst/sec) elapsed = 0:0:57:51 / Thu Apr 12 22:46:51 2018
GPGPU-Sim uArch: cycles simulated: 4438000  inst.: 312614608 (ipc=70.4) sim_rate=90038 (inst/sec) elapsed = 0:0:57:52 / Thu Apr 12 22:46:52 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4441000  inst.: 312674553 (ipc=70.4) sim_rate=90030 (inst/sec) elapsed = 0:0:57:53 / Thu Apr 12 22:46:53 2018
GPGPU-Sim uArch: cycles simulated: 4443500  inst.: 312722116 (ipc=70.4) sim_rate=90017 (inst/sec) elapsed = 0:0:57:54 / Thu Apr 12 22:46:54 2018
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4446500  inst.: 312784049 (ipc=70.3) sim_rate=90009 (inst/sec) elapsed = 0:0:57:55 / Thu Apr 12 22:46:55 2018
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4449000  inst.: 312831313 (ipc=70.3) sim_rate=89997 (inst/sec) elapsed = 0:0:57:56 / Thu Apr 12 22:46:56 2018
GPGPU-Sim uArch: cycles simulated: 4451500  inst.: 312883829 (ipc=70.3) sim_rate=89986 (inst/sec) elapsed = 0:0:57:57 / Thu Apr 12 22:46:57 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4454000  inst.: 312929900 (ipc=70.3) sim_rate=89974 (inst/sec) elapsed = 0:0:57:58 / Thu Apr 12 22:46:58 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4454411,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4456500  inst.: 312982835 (ipc=70.2) sim_rate=89963 (inst/sec) elapsed = 0:0:57:59 / Thu Apr 12 22:46:59 2018
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4459500  inst.: 313040098 (ipc=70.2) sim_rate=89954 (inst/sec) elapsed = 0:0:58:00 / Thu Apr 12 22:47:00 2018
GPGPU-Sim uArch: cycles simulated: 4462000  inst.: 313089543 (ipc=70.2) sim_rate=89942 (inst/sec) elapsed = 0:0:58:01 / Thu Apr 12 22:47:01 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(6,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4465000  inst.: 313146747 (ipc=70.1) sim_rate=89933 (inst/sec) elapsed = 0:0:58:02 / Thu Apr 12 22:47:02 2018
GPGPU-Sim uArch: cycles simulated: 4468000  inst.: 313198325 (ipc=70.1) sim_rate=89921 (inst/sec) elapsed = 0:0:58:03 / Thu Apr 12 22:47:03 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4468741,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4470500  inst.: 313245871 (ipc=70.1) sim_rate=89909 (inst/sec) elapsed = 0:0:58:04 / Thu Apr 12 22:47:04 2018
GPGPU-Sim uArch: cycles simulated: 4474000  inst.: 313302556 (ipc=70.0) sim_rate=89900 (inst/sec) elapsed = 0:0:58:05 / Thu Apr 12 22:47:05 2018
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(8,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4476500  inst.: 313344709 (ipc=70.0) sim_rate=89886 (inst/sec) elapsed = 0:0:58:06 / Thu Apr 12 22:47:06 2018
GPGPU-Sim uArch: cycles simulated: 4479500  inst.: 313398582 (ipc=70.0) sim_rate=89876 (inst/sec) elapsed = 0:0:58:07 / Thu Apr 12 22:47:07 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4482000  inst.: 313436990 (ipc=69.9) sim_rate=89861 (inst/sec) elapsed = 0:0:58:08 / Thu Apr 12 22:47:08 2018
GPGPU-Sim uArch: cycles simulated: 4485000  inst.: 313486313 (ipc=69.9) sim_rate=89849 (inst/sec) elapsed = 0:0:58:09 / Thu Apr 12 22:47:09 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4488000  inst.: 313541077 (ipc=69.9) sim_rate=89839 (inst/sec) elapsed = 0:0:58:10 / Thu Apr 12 22:47:10 2018
GPGPU-Sim uArch: cycles simulated: 4490500  inst.: 313583304 (ipc=69.8) sim_rate=89826 (inst/sec) elapsed = 0:0:58:11 / Thu Apr 12 22:47:11 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4493500  inst.: 313628716 (ipc=69.8) sim_rate=89813 (inst/sec) elapsed = 0:0:58:12 / Thu Apr 12 22:47:12 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4493893,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4494287,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4496000  inst.: 313661285 (ipc=69.8) sim_rate=89797 (inst/sec) elapsed = 0:0:58:13 / Thu Apr 12 22:47:13 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4498500  inst.: 313697291 (ipc=69.7) sim_rate=89781 (inst/sec) elapsed = 0:0:58:14 / Thu Apr 12 22:47:14 2018
GPGPU-Sim uArch: cycles simulated: 4502000  inst.: 313748103 (ipc=69.7) sim_rate=89770 (inst/sec) elapsed = 0:0:58:15 / Thu Apr 12 22:47:15 2018
GPGPU-Sim uArch: cycles simulated: 4505000  inst.: 313788397 (ipc=69.7) sim_rate=89756 (inst/sec) elapsed = 0:0:58:16 / Thu Apr 12 22:47:16 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4508500  inst.: 313835713 (ipc=69.6) sim_rate=89744 (inst/sec) elapsed = 0:0:58:17 / Thu Apr 12 22:47:17 2018
GPGPU-Sim uArch: cycles simulated: 4511500  inst.: 313872878 (ipc=69.6) sim_rate=89729 (inst/sec) elapsed = 0:0:58:18 / Thu Apr 12 22:47:18 2018
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4514500  inst.: 313914294 (ipc=69.5) sim_rate=89715 (inst/sec) elapsed = 0:0:58:19 / Thu Apr 12 22:47:19 2018
GPGPU-Sim uArch: cycles simulated: 4518000  inst.: 313961334 (ipc=69.5) sim_rate=89703 (inst/sec) elapsed = 0:0:58:20 / Thu Apr 12 22:47:20 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4520277,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4521000  inst.: 314000222 (ipc=69.5) sim_rate=89688 (inst/sec) elapsed = 0:0:58:21 / Thu Apr 12 22:47:21 2018
GPGPU-Sim uArch: cycles simulated: 4524500  inst.: 314048633 (ipc=69.4) sim_rate=89676 (inst/sec) elapsed = 0:0:58:22 / Thu Apr 12 22:47:22 2018
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4528000  inst.: 314092413 (ipc=69.4) sim_rate=89663 (inst/sec) elapsed = 0:0:58:23 / Thu Apr 12 22:47:23 2018
GPGPU-Sim uArch: cycles simulated: 4531500  inst.: 314135125 (ipc=69.3) sim_rate=89650 (inst/sec) elapsed = 0:0:58:24 / Thu Apr 12 22:47:24 2018
GPGPU-Sim uArch: cycles simulated: 4535000  inst.: 314179115 (ipc=69.3) sim_rate=89637 (inst/sec) elapsed = 0:0:58:25 / Thu Apr 12 22:47:25 2018
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4538500  inst.: 314218727 (ipc=69.2) sim_rate=89623 (inst/sec) elapsed = 0:0:58:26 / Thu Apr 12 22:47:26 2018
GPGPU-Sim uArch: cycles simulated: 4541500  inst.: 314262565 (ipc=69.2) sim_rate=89610 (inst/sec) elapsed = 0:0:58:27 / Thu Apr 12 22:47:27 2018
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4545000  inst.: 314307690 (ipc=69.2) sim_rate=89597 (inst/sec) elapsed = 0:0:58:28 / Thu Apr 12 22:47:28 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4545191,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4547500  inst.: 314339758 (ipc=69.1) sim_rate=89581 (inst/sec) elapsed = 0:0:58:29 / Thu Apr 12 22:47:29 2018
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4549084,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4551000  inst.: 314376698 (ipc=69.1) sim_rate=89566 (inst/sec) elapsed = 0:0:58:30 / Thu Apr 12 22:47:30 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4555000  inst.: 314416764 (ipc=69.0) sim_rate=89551 (inst/sec) elapsed = 0:0:58:31 / Thu Apr 12 22:47:31 2018
GPGPU-Sim uArch: cycles simulated: 4559000  inst.: 314462692 (ipc=69.0) sim_rate=89539 (inst/sec) elapsed = 0:0:58:32 / Thu Apr 12 22:47:32 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(6,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4563000  inst.: 314502956 (ipc=68.9) sim_rate=89525 (inst/sec) elapsed = 0:0:58:33 / Thu Apr 12 22:47:33 2018
GPGPU-Sim uArch: cycles simulated: 4566500  inst.: 314544522 (ipc=68.9) sim_rate=89511 (inst/sec) elapsed = 0:0:58:34 / Thu Apr 12 22:47:34 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4570500  inst.: 314587951 (ipc=68.8) sim_rate=89498 (inst/sec) elapsed = 0:0:58:35 / Thu Apr 12 22:47:35 2018
GPGPU-Sim uArch: cycles simulated: 4574500  inst.: 314629177 (ipc=68.8) sim_rate=89484 (inst/sec) elapsed = 0:0:58:36 / Thu Apr 12 22:47:36 2018
GPGPU-Sim uArch: cycles simulated: 4578000  inst.: 314661974 (ipc=68.7) sim_rate=89468 (inst/sec) elapsed = 0:0:58:37 / Thu Apr 12 22:47:37 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4582000  inst.: 314704097 (ipc=68.7) sim_rate=89455 (inst/sec) elapsed = 0:0:58:38 / Thu Apr 12 22:47:38 2018
GPGPU-Sim uArch: cycles simulated: 4586000  inst.: 314739208 (ipc=68.6) sim_rate=89439 (inst/sec) elapsed = 0:0:58:39 / Thu Apr 12 22:47:39 2018
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(8,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4590000  inst.: 314777849 (ipc=68.6) sim_rate=89425 (inst/sec) elapsed = 0:0:58:40 / Thu Apr 12 22:47:40 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4593183,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4594000  inst.: 314821313 (ipc=68.5) sim_rate=89412 (inst/sec) elapsed = 0:0:58:41 / Thu Apr 12 22:47:41 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4596342,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4598500  inst.: 314859420 (ipc=68.5) sim_rate=89397 (inst/sec) elapsed = 0:0:58:42 / Thu Apr 12 22:47:42 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4603000  inst.: 314894184 (ipc=68.4) sim_rate=89382 (inst/sec) elapsed = 0:0:58:43 / Thu Apr 12 22:47:43 2018
GPGPU-Sim uArch: cycles simulated: 4608000  inst.: 314931138 (ipc=68.3) sim_rate=89367 (inst/sec) elapsed = 0:0:58:44 / Thu Apr 12 22:47:44 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(5,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4613000  inst.: 314967975 (ipc=68.3) sim_rate=89352 (inst/sec) elapsed = 0:0:58:45 / Thu Apr 12 22:47:45 2018
GPGPU-Sim uArch: cycles simulated: 4617500  inst.: 315000429 (ipc=68.2) sim_rate=89336 (inst/sec) elapsed = 0:0:58:46 / Thu Apr 12 22:47:46 2018
GPGPU-Sim uArch: cycles simulated: 4622000  inst.: 315034667 (ipc=68.2) sim_rate=89320 (inst/sec) elapsed = 0:0:58:47 / Thu Apr 12 22:47:47 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(5,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4626500  inst.: 315066041 (ipc=68.1) sim_rate=89304 (inst/sec) elapsed = 0:0:58:48 / Thu Apr 12 22:47:48 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4630637,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4631000  inst.: 315097405 (ipc=68.0) sim_rate=89288 (inst/sec) elapsed = 0:0:58:49 / Thu Apr 12 22:47:49 2018
GPGPU-Sim uArch: cycles simulated: 4636000  inst.: 315126606 (ipc=68.0) sim_rate=89270 (inst/sec) elapsed = 0:0:58:50 / Thu Apr 12 22:47:50 2018
GPGPU-Sim uArch: cycles simulated: 4641000  inst.: 315152820 (ipc=67.9) sim_rate=89253 (inst/sec) elapsed = 0:0:58:51 / Thu Apr 12 22:47:51 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4646500  inst.: 315183274 (ipc=67.8) sim_rate=89236 (inst/sec) elapsed = 0:0:58:52 / Thu Apr 12 22:47:52 2018
GPGPU-Sim uArch: cycles simulated: 4651500  inst.: 315209086 (ipc=67.8) sim_rate=89218 (inst/sec) elapsed = 0:0:58:53 / Thu Apr 12 22:47:53 2018
GPGPU-Sim uArch: cycles simulated: 4656500  inst.: 315237878 (ipc=67.7) sim_rate=89201 (inst/sec) elapsed = 0:0:58:54 / Thu Apr 12 22:47:54 2018
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4661500  inst.: 315261879 (ipc=67.6) sim_rate=89182 (inst/sec) elapsed = 0:0:58:55 / Thu Apr 12 22:47:55 2018
GPGPU-Sim uArch: cycles simulated: 4666500  inst.: 315290769 (ipc=67.6) sim_rate=89165 (inst/sec) elapsed = 0:0:58:56 / Thu Apr 12 22:47:56 2018
GPGPU-Sim uArch: cycles simulated: 4672000  inst.: 315320353 (ipc=67.5) sim_rate=89149 (inst/sec) elapsed = 0:0:58:57 / Thu Apr 12 22:47:57 2018
GPGPU-Sim uArch: cycles simulated: 4677000  inst.: 315348599 (ipc=67.4) sim_rate=89131 (inst/sec) elapsed = 0:0:58:58 / Thu Apr 12 22:47:58 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4682500  inst.: 315376295 (ipc=67.4) sim_rate=89114 (inst/sec) elapsed = 0:0:58:59 / Thu Apr 12 22:47:59 2018
GPGPU-Sim uArch: cycles simulated: 4687500  inst.: 315402412 (ipc=67.3) sim_rate=89096 (inst/sec) elapsed = 0:0:59:00 / Thu Apr 12 22:48:00 2018
GPGPU-Sim uArch: cycles simulated: 4693000  inst.: 315431880 (ipc=67.2) sim_rate=89079 (inst/sec) elapsed = 0:0:59:01 / Thu Apr 12 22:48:01 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(8,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4698500  inst.: 315463053 (ipc=67.1) sim_rate=89063 (inst/sec) elapsed = 0:0:59:02 / Thu Apr 12 22:48:02 2018
GPGPU-Sim uArch: cycles simulated: 4704000  inst.: 315495936 (ipc=67.1) sim_rate=89047 (inst/sec) elapsed = 0:0:59:03 / Thu Apr 12 22:48:03 2018
GPGPU-Sim uArch: cycles simulated: 4709000  inst.: 315522598 (ipc=67.0) sim_rate=89030 (inst/sec) elapsed = 0:0:59:04 / Thu Apr 12 22:48:04 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4714000  inst.: 315548556 (ipc=66.9) sim_rate=89012 (inst/sec) elapsed = 0:0:59:05 / Thu Apr 12 22:48:05 2018
GPGPU-Sim uArch: cycles simulated: 4719000  inst.: 315578080 (ipc=66.9) sim_rate=88995 (inst/sec) elapsed = 0:0:59:06 / Thu Apr 12 22:48:06 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4720822,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4724000  inst.: 315601092 (ipc=66.8) sim_rate=88976 (inst/sec) elapsed = 0:0:59:07 / Thu Apr 12 22:48:07 2018
GPGPU-Sim uArch: cycles simulated: 4729500  inst.: 315626836 (ipc=66.7) sim_rate=88959 (inst/sec) elapsed = 0:0:59:08 / Thu Apr 12 22:48:08 2018
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(4,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4735000  inst.: 315651420 (ipc=66.7) sim_rate=88940 (inst/sec) elapsed = 0:0:59:09 / Thu Apr 12 22:48:09 2018
GPGPU-Sim uArch: cycles simulated: 4740500  inst.: 315674864 (ipc=66.6) sim_rate=88922 (inst/sec) elapsed = 0:0:59:10 / Thu Apr 12 22:48:10 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4745319,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4745500  inst.: 315700032 (ipc=66.5) sim_rate=88904 (inst/sec) elapsed = 0:0:59:11 / Thu Apr 12 22:48:11 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4748459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4751500  inst.: 315718380 (ipc=66.4) sim_rate=88884 (inst/sec) elapsed = 0:0:59:12 / Thu Apr 12 22:48:12 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4753096,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4758000  inst.: 315726960 (ipc=66.4) sim_rate=88862 (inst/sec) elapsed = 0:0:59:13 / Thu Apr 12 22:48:13 2018
GPGPU-Sim uArch: cycles simulated: 4766000  inst.: 315735192 (ipc=66.2) sim_rate=88839 (inst/sec) elapsed = 0:0:59:14 / Thu Apr 12 22:48:14 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4773500  inst.: 315741828 (ipc=66.1) sim_rate=88816 (inst/sec) elapsed = 0:0:59:15 / Thu Apr 12 22:48:15 2018
GPGPU-Sim uArch: cycles simulated: 4781000  inst.: 315749500 (ipc=66.0) sim_rate=88793 (inst/sec) elapsed = 0:0:59:16 / Thu Apr 12 22:48:16 2018
GPGPU-Sim uArch: cycles simulated: 4788500  inst.: 315757564 (ipc=65.9) sim_rate=88770 (inst/sec) elapsed = 0:0:59:17 / Thu Apr 12 22:48:17 2018
GPGPU-Sim uArch: cycles simulated: 4797000  inst.: 315765042 (ipc=65.8) sim_rate=88747 (inst/sec) elapsed = 0:0:59:18 / Thu Apr 12 22:48:18 2018
GPGPU-Sim uArch: cycles simulated: 4804000  inst.: 315772078 (ipc=65.7) sim_rate=88724 (inst/sec) elapsed = 0:0:59:19 / Thu Apr 12 22:48:19 2018
GPGPU-Sim uArch: cycles simulated: 4812000  inst.: 315780506 (ipc=65.6) sim_rate=88702 (inst/sec) elapsed = 0:0:59:20 / Thu Apr 12 22:48:20 2018
GPGPU-Sim uArch: cycles simulated: 4819500  inst.: 315786388 (ipc=65.5) sim_rate=88679 (inst/sec) elapsed = 0:0:59:21 / Thu Apr 12 22:48:21 2018
GPGPU-Sim uArch: cycles simulated: 4826500  inst.: 315793864 (ipc=65.4) sim_rate=88656 (inst/sec) elapsed = 0:0:59:22 / Thu Apr 12 22:48:22 2018
GPGPU-Sim uArch: cycles simulated: 4834000  inst.: 315801984 (ipc=65.3) sim_rate=88633 (inst/sec) elapsed = 0:0:59:23 / Thu Apr 12 22:48:23 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4836901,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 9.
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4836902
gpu_sim_insn = 315805040
gpu_ipc =      65.2908
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9535
	minimum = 6
	maximum = 716
Network latency average = 14.5017
	minimum = 6
	maximum = 567
Slowest packet = 6981
Flit latency average = 12.3159
	minimum = 6
	maximum = 567
Slowest flit = 468056
Fragmentation average = 0.0145088
	minimum = 0
	maximum = 405
Injected packet rate average = 0.0403811
	minimum = 0.032059 (at node 14)
	maximum = 0.0482222 (at node 18)
Accepted packet rate average = 0.0403811
	minimum = 0.03201 (at node 14)
	maximum = 0.0482952 (at node 18)
Injected flit rate average = 0.113678
	minimum = 0.0543156 (at node 14)
	maximum = 0.19393 (at node 18)
Accepted flit rate average= 0.113678
	minimum = 0.0737964 (at node 16)
	maximum = 0.167423 (at node 3)
Injected packet length average = 2.81514
Accepted packet length average = 2.81514
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 23 sec (3563 sec)
gpgpu_simulation_rate = 88634 (inst/sec)
gpgpu_simulation_rate = 1357 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88634

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88609

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4836902
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2908
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 548601
gpu_stall_icnt2sh    = 3837460
gpu_total_sim_rate=88609

========= Core RFC stats =========
	Total RFC Accesses     = 28111010
	Total RFC Misses       = 16682056
	Total RFC Read Misses  = 5685855
	Total RFC Write Misses = 10996201
	Total RFC Evictions    = 11974317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 881464
	L1I_total_cache_miss_rate = 0.1322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29407795
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 121365
	L1D_cache_core[1]: Access = 152832, Miss = 130686, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 185949
	L1D_cache_core[2]: Access = 154595, Miss = 132424, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208252
	L1D_cache_core[3]: Access = 169362, Miss = 141189, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 188707
	L1D_cache_core[4]: Access = 143091, Miss = 119470, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 125974
	L1D_cache_core[5]: Access = 141063, Miss = 118232, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 154787
	L1D_cache_core[6]: Access = 134966, Miss = 113218, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 144684
	L1D_cache_core[7]: Access = 154025, Miss = 126520, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 150111
	L1D_cache_core[8]: Access = 134697, Miss = 113714, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 135363
	L1D_cache_core[9]: Access = 146459, Miss = 120795, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 135898
	L1D_cache_core[10]: Access = 130601, Miss = 111475, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 135252
	L1D_cache_core[11]: Access = 135418, Miss = 114935, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 152144
	L1D_cache_core[12]: Access = 131596, Miss = 111635, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 154130
	L1D_cache_core[13]: Access = 130745, Miss = 108797, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[14]: Access = 126092, Miss = 105874, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136498
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1777537
	L1D_total_cache_miss_rate = 0.8399
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 2241891
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1700307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5819
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151493
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361308
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4261
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267861
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5785461
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 881464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29407795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3528336
gpgpu_n_mem_read_local = 151493
gpgpu_n_mem_write_local = 267863
gpgpu_n_mem_read_global = 1156709
gpgpu_n_mem_write_global = 416130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3524155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1354022	W0_Idle:23894328	W0_Scoreboard:97553475	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9253672 {8:1156709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5171304 {8:646413,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 505240 {136:3715,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211944 {8:151493,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34630616 {40:5319,72:20127,136:242417,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157312424 {136:1156709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87912168 {136:646413,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603048 {136:151493,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142904 {8:267863,}
maxmrqlatency = 597 
maxdqlatency = 0 
maxmflatency = 1178 
averagemflatency = 276 
max_icnt2mem_latency = 836 
max_icnt2sh_latency = 4836901 
mrq_lat_table:983261 	28727 	22031 	84113 	401286 	196504 	76613 	11286 	451 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617828 	1331225 	39476 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1710636 	521241 	241547 	90021 	49904 	24893 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400502 	573068 	298460 	35968 	264 	0 	0 	0 	0 	129 	955 	2176 	20378 	25594 	27590 	83196 	81977 	140510 	279109 	18664 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3795 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        36        38        38        38        26        44        38        22        42        38        28        22        30        40 
dram[1]:        24        20        22        22        40        38        22        32        36        28        44        22        38        40        26        22 
dram[2]:        28        24        24        28        50        32        28        30        48        48        26        28        54        56        32        38 
dram[3]:        24        32        32        24        30        36        32        36        54        56        34        26        46        52        22        24 
dram[4]:        28        26        24        20        18        20        46        44        50        44        26        32        22        24        42        36 
dram[5]:        22        22        34        38        18        18        42        44        26        28        48        52        22        22        46        34 
maximum service time to same row:
dram[0]:    109348     60266     30864     62740     35535     85583     65702     34413     37926     62422     87851     82564     59731     62405     68588     67637 
dram[1]:     64369     81958     41479     80171     38774     81194     31409     48148     43778     80501     40581     84232     45853     42668     40208     43299 
dram[2]:    116334     82616     61448     86926     69431     48237     69352     64441     91321     94513     68737     92045    118614     96557     69344     63914 
dram[3]:     80384     72566     79378     79374     49682     37700     81988     36467     84287     84794     53640     56477     91790     89527     79378     78764 
dram[4]:     82125     59821     36447     59942     41653     37981     60353     50736     53502     62624     63347     40287     60931     63731     35918     57180 
dram[5]:    106652     80278     47687     60502     91833     36628     82548     87421     43154     53237     42803     87490     82465     80209     73497     46807 
average row accesses per activate:
dram[0]:  1.759945  1.759737  1.715559  1.707346  1.710033  1.712284  1.743585  1.736244  1.771159  1.761759  1.749744  1.746029  1.751747  1.757215  1.767610  1.740303 
dram[1]:  1.760720  1.736253  1.696972  1.713777  1.690604  1.709597  1.732636  1.737953  1.757624  1.750207  1.746729  1.732980  1.761538  1.754354  1.759824  1.745868 
dram[2]:  1.757710  1.723139  1.689618  1.705541  1.697816  1.692762  1.720154  1.724277  1.750939  1.744357  1.720350  1.729406  1.750601  1.744472  1.734796  1.742487 
dram[3]:  1.760228  1.747583  1.700751  1.719795  1.706322  1.712259  1.737359  1.724710  1.764423  1.742610  1.726056  1.750903  1.754442  1.745876  1.750916  1.751533 
dram[4]:  1.745096  1.756488  1.705575  1.706636  1.705893  1.703333  1.750115  1.730030  1.749725  1.743864  1.735071  1.736606  1.742615  1.761035  1.753693  1.732838 
dram[5]:  1.728323  1.722127  1.701366  1.705710  1.697820  1.701921  1.737020  1.705162  1.740724  1.754594  1.729722  1.720960  1.728431  1.748707  1.747409  1.750364 
average row locality = 1804277/1040730 = 1.733665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12258     12415     12600     12613     13296     13142     12363     12364     12659     12767     12506     12477     12634     12686     12233     12163 
dram[1]:     12376     12647     12813     12801     13359     13396     12545     12506     12616     12742     12586     12555     12709     12822     12276     12278 
dram[2]:     12477     12593     12905     12826     13355     13324     12538     12593     12783     12721     12607     12621     12742     12800     12429     12360 
dram[3]:     12407     12477     12647     12557     13221     13114     12368     12379     12742     12660     12577     12602     12631     12671     12448     12345 
dram[4]:     12567     12431     12655     12670     13267     13258     12463     12422     12770     12742     12518     12619     12658     12595     12262     12255 
dram[5]:     12502     12324     12756     12682     13166     13232     12390     12386     12736     12650     12521     12576     12680     12718     12380     12377 
total reads: 1213951
bank skew: 13396/12163 = 1.10
chip skew: 203674/201176 = 1.01
number of total write accesses:
dram[0]:      5660      5749      5880      5910      6407      6414      6527      6568      6280      6260      6281      6319      6164      6190      5634      5649 
dram[1]:      5733      5825      5908      5982      6416      6449      6663      6681      6347      6323      6373      6409      6261      6318      5683      5680 
dram[2]:      5761      5786      5990      5981      6394      6461      6640      6662      6325      6289      6279      6316      6196      6213      5684      5673 
dram[3]:      5792      5780      5915      5905      6400      6440      6564      6529      6312      6263      6256      6306      6131      6167      5709      5652 
dram[4]:      5760      5775      5946      5975      6448      6470      6608      6572      6316      6301      6252      6376      6218      6197      5666      5692 
dram[5]:      5756      5717      5925      5929      6381      6432      6580      6543      6264      6254      6288      6284      6172      6210      5662      5643 
total reads: 590326
bank skew: 6681/5634 = 1.19
chip skew: 99051/97892 = 1.01
average mf latency per bank:
dram[0]:        303       301       308       307       295       298       295       297       302       303       306       307       304       307       309       311
dram[1]:        305       304       308       309       297       298       298       299       304       306       307       309       306       306       311       313
dram[2]:        304       305       306       309       297       298       297       298       305       307       305       309       306       309       312       315
dram[3]:        305       305       309       310       300       301       299       301       305       308       309       311       309       310       314       315
dram[4]:        300       302       302       305       294       297       295       295       301       303       305       305       306       307       309       309
dram[5]:        300       303       305       308       295       297       296       298       305       305       305       308       306       308       311       312
maximum mf latency per bank:
dram[0]:        889       819       955       814       990       860       886       940       870       825       855       853       849       852       793       854
dram[1]:        901       877       916      1012      1074       887      1065       932       906       954       951       937       950       943       976       922
dram[2]:        908       842      1006       859       833       865       940       879      1034      1033       863       828       935       818       869       941
dram[3]:       1178       828      1001      1033       951      1118       892       919      1005      1122       817       925       978       931       883       941
dram[4]:        784       865       808       858       804       843       785       888       972       807       835       873       811       857       858       827
dram[5]:        982       980       893       971       894      1031       975       984       974       923       910       987       892       874       963       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5464155 n_act=171632 n_pre=171616 n_req=299068 n_rd=402352 n_write=174955 bw_util=0.1808
n_activity=3553634 dram_eff=0.3249
bk0: 24516a 5865538i bk1: 24830a 5845373i bk2: 25200a 5830816i bk3: 25226a 5818093i bk4: 26592a 5804484i bk5: 26284a 5787641i bk6: 24726a 5816520i bk7: 24728a 5798341i bk8: 25318a 5826054i bk9: 25534a 5811137i bk10: 25012a 5818134i bk11: 24954a 5806231i bk12: 25268a 5829240i bk13: 25372a 5815188i bk14: 24466a 5852425i bk15: 24326a 5838430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5453552 n_act=174010 n_pre=173994 n_req=302078 n_rd=406054 n_write=177100 bw_util=0.1827
n_activity=3636790 dram_eff=0.3207
bk0: 24752a 5857871i bk1: 25294a 5832279i bk2: 25626a 5825936i bk3: 25602a 5816297i bk4: 26718a 5802574i bk5: 26792a 5787815i bk6: 25090a 5803351i bk7: 25012a 5792133i bk8: 25232a 5828277i bk9: 25484a 5807159i bk10: 25172a 5816484i bk11: 25110a 5804458i bk12: 25418a 5830399i bk13: 25644a 5808059i bk14: 24552a 5853132i bk15: 24556a 5840653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5451029 n_act=175145 n_pre=175129 n_req=302324 n_rd=407348 n_write=176059 bw_util=0.1828
n_activity=3629207 dram_eff=0.3215
bk0: 24954a 5859747i bk1: 25186a 5836029i bk2: 25810a 5823961i bk3: 25652a 5812964i bk4: 26710a 5801069i bk5: 26648a 5784769i bk6: 25076a 5806095i bk7: 25186a 5787350i bk8: 25566a 5820282i bk9: 25442a 5810653i bk10: 25214a 5816350i bk11: 25242a 5803135i bk12: 25484a 5830072i bk13: 25600a 5811336i bk14: 24858a 5844617i bk15: 24720a 5834494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.908822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5460054 n_act=172715 n_pre=172699 n_req=299967 n_rd=403692 n_write=175550 bw_util=0.1814
n_activity=3562683 dram_eff=0.3252
bk0: 24814a 5854115i bk1: 24954a 5839012i bk2: 25294a 5827873i bk3: 25114a 5818782i bk4: 26442a 5802885i bk5: 26228a 5790509i bk6: 24736a 5811396i bk7: 24758a 5796117i bk8: 25484a 5823821i bk9: 25320a 5809642i bk10: 25154a 5815865i bk11: 25204a 5803074i bk12: 25262a 5830254i bk13: 25342a 5811523i bk14: 24896a 5845067i bk15: 24690a 5834933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0054480, atomic=0 1 entries : 0x7f2ffe231ab0 :  mf: uid=41187189, sid09:w07, part=4, addr=0xc00544c0, load , size=64, unknown  status = IN_PARTITION_DRAM (4836899), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0056280, atomic=0 1 entries : 0x7f30256ba590 :  mf: uid=41187187, sid09:w07, part=4, addr=0xc0056280, load , size=128, unknown  status = IN_PARTITION_DRAM (4836901), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457632 n_act=173380 n_pre=173365 n_req=300724 n_rd=404303 n_write=176030 bw_util=0.1818
n_activity=3620811 dram_eff=0.3206
bk0: 25134a 5855555i bk1: 24862a 5846928i bk2: 25310a 5831590i bk3: 25340a 5820488i bk4: 26534a 5804680i bk5: 26516a 5784468i bk6: 24926a 5812198i bk7: 24844a 5799567i bk8: 25540a 5825262i bk9: 25484a 5810099i bk10: 25036a 5817150i bk11: 25238a 5803323i bk12: 25316a 5829661i bk13: 25190a 5824222i bk14: 24524a 5853333i bk15: 24509a 5839553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6384710 n_nop=5457645 n_act=173900 n_pre=173884 n_req=300116 n_rd=404152 n_write=175129 bw_util=0.1815
n_activity=3629985 dram_eff=0.3192
bk0: 25004a 5851123i bk1: 24648a 5844515i bk2: 25512a 5828317i bk3: 25364a 5817260i bk4: 26332a 5809580i bk5: 26464a 5793046i bk6: 24780a 5814197i bk7: 24772a 5796689i bk8: 25472a 5827259i bk9: 25300a 5817877i bk10: 25042a 5821680i bk11: 25152a 5805840i bk12: 25360a 5830921i bk13: 25436a 5813654i bk14: 24760a 5850717i bk15: 24754a 5842181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221554, Miss = 100549, Miss_rate = 0.454, Pending_hits = 2685, Reservation_fails = 719
L2_cache_bank[1]: Access = 211003, Miss = 100627, Miss_rate = 0.477, Pending_hits = 2709, Reservation_fails = 825
L2_cache_bank[2]: Access = 210289, Miss = 101280, Miss_rate = 0.482, Pending_hits = 2734, Reservation_fails = 1259
L2_cache_bank[3]: Access = 233599, Miss = 101747, Miss_rate = 0.436, Pending_hits = 2717, Reservation_fails = 1163
L2_cache_bank[4]: Access = 216580, Miss = 101836, Miss_rate = 0.470, Pending_hits = 2460, Reservation_fails = 1347
L2_cache_bank[5]: Access = 230752, Miss = 101838, Miss_rate = 0.441, Pending_hits = 2562, Reservation_fails = 1595
L2_cache_bank[6]: Access = 213221, Miss = 101041, Miss_rate = 0.474, Pending_hits = 2589, Reservation_fails = 783
L2_cache_bank[7]: Access = 216370, Miss = 100805, Miss_rate = 0.466, Pending_hits = 2708, Reservation_fails = 1340
L2_cache_bank[8]: Access = 217744, Miss = 101160, Miss_rate = 0.465, Pending_hits = 2712, Reservation_fails = 762
L2_cache_bank[9]: Access = 227233, Miss = 100992, Miss_rate = 0.444, Pending_hits = 2681, Reservation_fails = 708
L2_cache_bank[10]: Access = 220561, Miss = 101131, Miss_rate = 0.459, Pending_hits = 2607, Reservation_fails = 417
L2_cache_bank[11]: Access = 219762, Miss = 100945, Miss_rate = 0.459, Pending_hits = 2502, Reservation_fails = 1088
L2_total_cache_accesses = 2638668
L2_total_cache_misses = 1213951
L2_total_cache_miss_rate = 0.4601
L2_total_cache_pending_hits = 31666
L2_total_cache_reservation_fails = 12006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8140
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7691
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2588
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141214
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24247
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7104
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 824
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2237
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 643345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 383
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2773
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10453533
icnt_total_pkts_simt_to_mem=4392437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
