ARM GAS  /tmp/ccej7Him.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_FSMC_MspInit,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_FSMC_MspInit:
  27              	.LFB135:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_dcmi;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccej7Him.s 			page 2


  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief DCMI MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /tmp/ccej7Him.s 			page 3


  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PE4     ------> DCMI_D4
 103:Core/Src/stm32f4xx_hal_msp.c ****     PE5     ------> DCMI_D6
 104:Core/Src/stm32f4xx_hal_msp.c ****     PE6     ------> DCMI_D7
 105:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 106:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 107:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> DCMI_D0
 108:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> DCMI_D1
 109:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> DCMI_D2
 110:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> DCMI_D3
 111:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> DCMI_D5
 112:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> DCMI_VSYNC
 113:Core/Src/stm32f4xx_hal_msp.c ****     */
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     /* DCMI DMA Init */
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* DCMI Init */
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Instance = DMA2_Stream1;
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
ARM GAS  /tmp/ccej7Him.s 			page 4


 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 152:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 153:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 154:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 155:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
 156:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 157:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 158:Core/Src/stm32f4xx_hal_msp.c ****     {
 159:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 160:Core/Src/stm32f4xx_hal_msp.c ****     }
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* DCMI interrupt Init */
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 166:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DCMI_IRQn);
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 1 */
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 1 */
 170:Core/Src/stm32f4xx_hal_msp.c ****   }
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c **** }
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c **** /**
 175:Core/Src/stm32f4xx_hal_msp.c **** * @brief DCMI MSP De-Initialization
 176:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 177:Core/Src/stm32f4xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
 178:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 179:Core/Src/stm32f4xx_hal_msp.c **** */
 180:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* hdcmi)
 181:Core/Src/stm32f4xx_hal_msp.c **** {
 182:Core/Src/stm32f4xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 183:Core/Src/stm32f4xx_hal_msp.c ****   {
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 0 */
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 0 */
 187:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 188:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_DISABLE();
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 191:Core/Src/stm32f4xx_hal_msp.c ****     PE4     ------> DCMI_D4
 192:Core/Src/stm32f4xx_hal_msp.c ****     PE5     ------> DCMI_D6
 193:Core/Src/stm32f4xx_hal_msp.c ****     PE6     ------> DCMI_D7
 194:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 195:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 196:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> DCMI_D0
 197:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> DCMI_D1
 198:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> DCMI_D2
 199:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> DCMI_D3
 200:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> DCMI_D5
 201:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> DCMI_VSYNC
 202:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccej7Him.s 			page 5


 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_6);
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     /* DCMI DMA DeInit */
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hdcmi->DMA_Handle);
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****     /* DCMI interrupt DeInit */
 215:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(DCMI_IRQn);
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 1 */
 219:Core/Src/stm32f4xx_hal_msp.c ****   }
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c **** }
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c **** /**
 224:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 225:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 226:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 227:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 228:Core/Src/stm32f4xx_hal_msp.c **** */
 229:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 230:Core/Src/stm32f4xx_hal_msp.c **** {
 231:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 232:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 233:Core/Src/stm32f4xx_hal_msp.c ****   {
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 239:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 240:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 241:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 242:Core/Src/stm32f4xx_hal_msp.c ****     */
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = OV_SCL_Pin|OV_SDA_Pin;
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 248:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 251:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 252:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 255:Core/Src/stm32f4xx_hal_msp.c ****   }
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c **** }
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccej7Him.s 			page 6


 260:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 261:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 262:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 263:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 264:Core/Src/stm32f4xx_hal_msp.c **** */
 265:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 266:Core/Src/stm32f4xx_hal_msp.c **** {
 267:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 268:Core/Src/stm32f4xx_hal_msp.c ****   {
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 272:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 273:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 276:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 277:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 278:Core/Src/stm32f4xx_hal_msp.c ****     */
 279:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(OV_SCL_GPIO_Port, OV_SCL_Pin);
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(OV_SDA_GPIO_Port, OV_SDA_Pin);
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 285:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 286:Core/Src/stm32f4xx_hal_msp.c ****   }
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c **** }
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c **** static uint32_t FSMC_Initialized = 0;
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c **** static void HAL_FSMC_MspInit(void){
  28              		.loc 1 292 35 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 87B0     		sub	sp, sp, #28
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN FSMC_MspInit 0 */
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END FSMC_MspInit 0 */
 296:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct ={0};
  43              		.loc 1 296 3 view .LVU1
  44              		.loc 1 296 20 is_stmt 0 view .LVU2
  45 0004 0023     		movs	r3, #0
  46 0006 0193     		str	r3, [sp, #4]
  47 0008 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccej7Him.s 			page 7


  48 000a 0393     		str	r3, [sp, #12]
  49 000c 0493     		str	r3, [sp, #16]
  50 000e 0593     		str	r3, [sp, #20]
 297:Core/Src/stm32f4xx_hal_msp.c ****   if (FSMC_Initialized) {
  51              		.loc 1 297 3 is_stmt 1 view .LVU3
  52              		.loc 1 297 7 is_stmt 0 view .LVU4
  53 0010 164B     		ldr	r3, .L6
  54 0012 1B68     		ldr	r3, [r3]
  55              		.loc 1 297 6 view .LVU5
  56 0014 0BB1     		cbz	r3, .L5
  57              	.L1:
 298:Core/Src/stm32f4xx_hal_msp.c ****     return;
 299:Core/Src/stm32f4xx_hal_msp.c ****   }
 300:Core/Src/stm32f4xx_hal_msp.c ****   FSMC_Initialized = 1;
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* Peripheral clock enable */
 303:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_FSMC_CLK_ENABLE();
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****   /** FSMC GPIO Configuration
 306:Core/Src/stm32f4xx_hal_msp.c ****   PE7   ------> FSMC_D4
 307:Core/Src/stm32f4xx_hal_msp.c ****   PE8   ------> FSMC_D5
 308:Core/Src/stm32f4xx_hal_msp.c ****   PE9   ------> FSMC_D6
 309:Core/Src/stm32f4xx_hal_msp.c ****   PE10   ------> FSMC_D7
 310:Core/Src/stm32f4xx_hal_msp.c ****   PE11   ------> FSMC_D8
 311:Core/Src/stm32f4xx_hal_msp.c ****   PE12   ------> FSMC_D9
 312:Core/Src/stm32f4xx_hal_msp.c ****   PE13   ------> FSMC_D10
 313:Core/Src/stm32f4xx_hal_msp.c ****   PE14   ------> FSMC_D11
 314:Core/Src/stm32f4xx_hal_msp.c ****   PE15   ------> FSMC_D12
 315:Core/Src/stm32f4xx_hal_msp.c ****   PD8   ------> FSMC_D13
 316:Core/Src/stm32f4xx_hal_msp.c ****   PD9   ------> FSMC_D14
 317:Core/Src/stm32f4xx_hal_msp.c ****   PD10   ------> FSMC_D15
 318:Core/Src/stm32f4xx_hal_msp.c ****   PD13   ------> FSMC_A18
 319:Core/Src/stm32f4xx_hal_msp.c ****   PD14   ------> FSMC_D0
 320:Core/Src/stm32f4xx_hal_msp.c ****   PD15   ------> FSMC_D1
 321:Core/Src/stm32f4xx_hal_msp.c ****   PD0   ------> FSMC_D2
 322:Core/Src/stm32f4xx_hal_msp.c ****   PD1   ------> FSMC_D3
 323:Core/Src/stm32f4xx_hal_msp.c ****   PD4   ------> FSMC_NOE
 324:Core/Src/stm32f4xx_hal_msp.c ****   PD5   ------> FSMC_NWE
 325:Core/Src/stm32f4xx_hal_msp.c ****   PD7   ------> FSMC_NE1
 326:Core/Src/stm32f4xx_hal_msp.c ****   */
 327:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 328:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 329:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_15;
 330:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 332:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 333:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 334:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 337:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 338:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 339:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 341:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 342:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 343:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /tmp/ccej7Him.s 			page 8


 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN FSMC_MspInit 1 */
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 347:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END FSMC_MspInit 1 */
 348:Core/Src/stm32f4xx_hal_msp.c **** }
  58              		.loc 1 348 1 view .LVU6
  59 0016 07B0     		add	sp, sp, #28
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 20
  63              		@ sp needed
  64 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  65              	.L5:
  66              	.LCFI3:
  67              		.cfi_restore_state
 300:Core/Src/stm32f4xx_hal_msp.c **** 
  68              		.loc 1 300 3 is_stmt 1 view .LVU7
 300:Core/Src/stm32f4xx_hal_msp.c **** 
  69              		.loc 1 300 20 is_stmt 0 view .LVU8
  70 001a 144B     		ldr	r3, .L6
  71 001c 0122     		movs	r2, #1
  72 001e 1A60     		str	r2, [r3]
 303:Core/Src/stm32f4xx_hal_msp.c **** 
  73              		.loc 1 303 3 is_stmt 1 view .LVU9
  74              	.LBB2:
 303:Core/Src/stm32f4xx_hal_msp.c **** 
  75              		.loc 1 303 3 view .LVU10
  76 0020 0026     		movs	r6, #0
  77 0022 0096     		str	r6, [sp]
 303:Core/Src/stm32f4xx_hal_msp.c **** 
  78              		.loc 1 303 3 view .LVU11
  79 0024 124B     		ldr	r3, .L6+4
  80 0026 9A6B     		ldr	r2, [r3, #56]
  81 0028 42F00102 		orr	r2, r2, #1
  82 002c 9A63     		str	r2, [r3, #56]
 303:Core/Src/stm32f4xx_hal_msp.c **** 
  83              		.loc 1 303 3 view .LVU12
  84 002e 9B6B     		ldr	r3, [r3, #56]
  85 0030 03F00103 		and	r3, r3, #1
  86 0034 0093     		str	r3, [sp]
 303:Core/Src/stm32f4xx_hal_msp.c **** 
  87              		.loc 1 303 3 view .LVU13
  88 0036 009B     		ldr	r3, [sp]
  89              	.LBE2:
 303:Core/Src/stm32f4xx_hal_msp.c **** 
  90              		.loc 1 303 3 view .LVU14
 327:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
  91              		.loc 1 327 3 view .LVU15
 327:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
  92              		.loc 1 327 23 is_stmt 0 view .LVU16
  93 0038 4FF68073 		movw	r3, #65408
  94 003c 0193     		str	r3, [sp, #4]
 330:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  95              		.loc 1 330 3 is_stmt 1 view .LVU17
 330:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  96              		.loc 1 330 24 is_stmt 0 view .LVU18
  97 003e 0227     		movs	r7, #2
ARM GAS  /tmp/ccej7Him.s 			page 9


  98 0040 0297     		str	r7, [sp, #8]
 331:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  99              		.loc 1 331 3 is_stmt 1 view .LVU19
 332:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 100              		.loc 1 332 3 view .LVU20
 332:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 101              		.loc 1 332 25 is_stmt 0 view .LVU21
 102 0042 0325     		movs	r5, #3
 103 0044 0495     		str	r5, [sp, #16]
 333:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 104              		.loc 1 333 3 is_stmt 1 view .LVU22
 333:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 105              		.loc 1 333 29 is_stmt 0 view .LVU23
 106 0046 0C24     		movs	r4, #12
 107 0048 0594     		str	r4, [sp, #20]
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 108              		.loc 1 334 3 is_stmt 1 view .LVU24
 109 004a 01A9     		add	r1, sp, #4
 110 004c 0948     		ldr	r0, .L6+8
 111 004e FFF7FEFF 		bl	HAL_GPIO_Init
 112              	.LVL0:
 336:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 113              		.loc 1 336 3 view .LVU25
 336:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 114              		.loc 1 336 23 is_stmt 0 view .LVU26
 115 0052 4EF2B373 		movw	r3, #59315
 116 0056 0193     		str	r3, [sp, #4]
 339:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 117              		.loc 1 339 3 is_stmt 1 view .LVU27
 339:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 118              		.loc 1 339 24 is_stmt 0 view .LVU28
 119 0058 0297     		str	r7, [sp, #8]
 340:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 120              		.loc 1 340 3 is_stmt 1 view .LVU29
 340:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 121              		.loc 1 340 24 is_stmt 0 view .LVU30
 122 005a 0396     		str	r6, [sp, #12]
 341:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 123              		.loc 1 341 3 is_stmt 1 view .LVU31
 341:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 124              		.loc 1 341 25 is_stmt 0 view .LVU32
 125 005c 0495     		str	r5, [sp, #16]
 342:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 126              		.loc 1 342 3 is_stmt 1 view .LVU33
 342:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 127              		.loc 1 342 29 is_stmt 0 view .LVU34
 128 005e 0594     		str	r4, [sp, #20]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 129              		.loc 1 343 3 is_stmt 1 view .LVU35
 130 0060 01A9     		add	r1, sp, #4
 131 0062 0548     		ldr	r0, .L6+12
 132 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL1:
 134 0068 D5E7     		b	.L1
 135              	.L7:
 136 006a 00BF     		.align	2
 137              	.L6:
ARM GAS  /tmp/ccej7Him.s 			page 10


 138 006c 00000000 		.word	FSMC_Initialized
 139 0070 00380240 		.word	1073887232
 140 0074 00100240 		.word	1073876992
 141 0078 000C0240 		.word	1073875968
 142              		.cfi_endproc
 143              	.LFE135:
 145              		.section	.text.HAL_FSMC_MspDeInit,"ax",%progbits
 146              		.align	1
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	HAL_FSMC_MspDeInit:
 152              	.LFB137:
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 350:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 351:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SRAM_MspInit 0 */
 354:Core/Src/stm32f4xx_hal_msp.c ****   HAL_FSMC_MspInit();
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 357:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SRAM_MspInit 1 */
 358:Core/Src/stm32f4xx_hal_msp.c **** }
 359:Core/Src/stm32f4xx_hal_msp.c **** 
 360:Core/Src/stm32f4xx_hal_msp.c **** static uint32_t FSMC_DeInitialized = 0;
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 362:Core/Src/stm32f4xx_hal_msp.c **** static void HAL_FSMC_MspDeInit(void){
 153              		.loc 1 362 37 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 0
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 08B5     		push	{r3, lr}
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 8
 160              		.cfi_offset 3, -8
 161              		.cfi_offset 14, -4
 363:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN FSMC_MspDeInit 0 */
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 365:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END FSMC_MspDeInit 0 */
 366:Core/Src/stm32f4xx_hal_msp.c ****   if (FSMC_DeInitialized) {
 162              		.loc 1 366 3 view .LVU37
 163              		.loc 1 366 7 is_stmt 0 view .LVU38
 164 0002 0B4B     		ldr	r3, .L12
 165 0004 1B68     		ldr	r3, [r3]
 166              		.loc 1 366 6 view .LVU39
 167 0006 03B1     		cbz	r3, .L11
 168              	.L8:
 367:Core/Src/stm32f4xx_hal_msp.c ****     return;
 368:Core/Src/stm32f4xx_hal_msp.c ****   }
 369:Core/Src/stm32f4xx_hal_msp.c ****   FSMC_DeInitialized = 1;
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* Peripheral clock enable */
 371:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_FSMC_CLK_DISABLE();
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c ****   /** FSMC GPIO Configuration
 374:Core/Src/stm32f4xx_hal_msp.c ****   PE7   ------> FSMC_D4
 375:Core/Src/stm32f4xx_hal_msp.c ****   PE8   ------> FSMC_D5
 376:Core/Src/stm32f4xx_hal_msp.c ****   PE9   ------> FSMC_D6
ARM GAS  /tmp/ccej7Him.s 			page 11


 377:Core/Src/stm32f4xx_hal_msp.c ****   PE10   ------> FSMC_D7
 378:Core/Src/stm32f4xx_hal_msp.c ****   PE11   ------> FSMC_D8
 379:Core/Src/stm32f4xx_hal_msp.c ****   PE12   ------> FSMC_D9
 380:Core/Src/stm32f4xx_hal_msp.c ****   PE13   ------> FSMC_D10
 381:Core/Src/stm32f4xx_hal_msp.c ****   PE14   ------> FSMC_D11
 382:Core/Src/stm32f4xx_hal_msp.c ****   PE15   ------> FSMC_D12
 383:Core/Src/stm32f4xx_hal_msp.c ****   PD8   ------> FSMC_D13
 384:Core/Src/stm32f4xx_hal_msp.c ****   PD9   ------> FSMC_D14
 385:Core/Src/stm32f4xx_hal_msp.c ****   PD10   ------> FSMC_D15
 386:Core/Src/stm32f4xx_hal_msp.c ****   PD13   ------> FSMC_A18
 387:Core/Src/stm32f4xx_hal_msp.c ****   PD14   ------> FSMC_D0
 388:Core/Src/stm32f4xx_hal_msp.c ****   PD15   ------> FSMC_D1
 389:Core/Src/stm32f4xx_hal_msp.c ****   PD0   ------> FSMC_D2
 390:Core/Src/stm32f4xx_hal_msp.c ****   PD1   ------> FSMC_D3
 391:Core/Src/stm32f4xx_hal_msp.c ****   PD4   ------> FSMC_NOE
 392:Core/Src/stm32f4xx_hal_msp.c ****   PD5   ------> FSMC_NWE
 393:Core/Src/stm32f4xx_hal_msp.c ****   PD7   ------> FSMC_NE1
 394:Core/Src/stm32f4xx_hal_msp.c ****   */
 395:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 396:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 397:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_15);
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 400:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 401:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 403:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN FSMC_MspDeInit 1 */
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END FSMC_MspDeInit 1 */
 406:Core/Src/stm32f4xx_hal_msp.c **** }
 169              		.loc 1 406 1 view .LVU40
 170 0008 08BD     		pop	{r3, pc}
 171              	.L11:
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* Peripheral clock enable */
 172              		.loc 1 369 3 is_stmt 1 view .LVU41
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* Peripheral clock enable */
 173              		.loc 1 369 22 is_stmt 0 view .LVU42
 174 000a 094B     		ldr	r3, .L12
 175 000c 0122     		movs	r2, #1
 176 000e 1A60     		str	r2, [r3]
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 177              		.loc 1 371 3 is_stmt 1 view .LVU43
 178 0010 084A     		ldr	r2, .L12+4
 179 0012 936B     		ldr	r3, [r2, #56]
 180 0014 23F00103 		bic	r3, r3, #1
 181 0018 9363     		str	r3, [r2, #56]
 395:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 182              		.loc 1 395 3 view .LVU44
 183 001a 4FF68071 		movw	r1, #65408
 184 001e 0648     		ldr	r0, .L12+8
 185 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 186              	.LVL2:
 399:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 187              		.loc 1 399 3 view .LVU45
 188 0024 4EF2B371 		movw	r1, #59315
 189 0028 0448     		ldr	r0, .L12+12
 190 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccej7Him.s 			page 12


 191              	.LVL3:
 192 002e EBE7     		b	.L8
 193              	.L13:
 194              		.align	2
 195              	.L12:
 196 0030 00000000 		.word	FSMC_DeInitialized
 197 0034 00380240 		.word	1073887232
 198 0038 00100240 		.word	1073876992
 199 003c 000C0240 		.word	1073875968
 200              		.cfi_endproc
 201              	.LFE137:
 203              		.section	.text.HAL_MspInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_MspInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	HAL_MspInit:
 211              	.LFB130:
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
 212              		.loc 1 65 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 8
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 217 0000 82B0     		sub	sp, sp, #8
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 8
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 220              		.loc 1 70 3 view .LVU47
 221              	.LBB3:
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 222              		.loc 1 70 3 view .LVU48
 223 0002 0021     		movs	r1, #0
 224 0004 0091     		str	r1, [sp]
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 225              		.loc 1 70 3 view .LVU49
 226 0006 0B4B     		ldr	r3, .L16
 227 0008 5A6C     		ldr	r2, [r3, #68]
 228 000a 42F48042 		orr	r2, r2, #16384
 229 000e 5A64     		str	r2, [r3, #68]
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 230              		.loc 1 70 3 view .LVU50
 231 0010 5A6C     		ldr	r2, [r3, #68]
 232 0012 02F48042 		and	r2, r2, #16384
 233 0016 0092     		str	r2, [sp]
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 234              		.loc 1 70 3 view .LVU51
 235 0018 009A     		ldr	r2, [sp]
 236              	.LBE3:
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 237              		.loc 1 70 3 view .LVU52
  71:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 71 3 view .LVU53
 239              	.LBB4:
  71:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 71 3 view .LVU54
ARM GAS  /tmp/ccej7Him.s 			page 13


 241 001a 0191     		str	r1, [sp, #4]
  71:Core/Src/stm32f4xx_hal_msp.c **** 
 242              		.loc 1 71 3 view .LVU55
 243 001c 1A6C     		ldr	r2, [r3, #64]
 244 001e 42F08052 		orr	r2, r2, #268435456
 245 0022 1A64     		str	r2, [r3, #64]
  71:Core/Src/stm32f4xx_hal_msp.c **** 
 246              		.loc 1 71 3 view .LVU56
 247 0024 1B6C     		ldr	r3, [r3, #64]
 248 0026 03F08053 		and	r3, r3, #268435456
 249 002a 0193     		str	r3, [sp, #4]
  71:Core/Src/stm32f4xx_hal_msp.c **** 
 250              		.loc 1 71 3 view .LVU57
 251 002c 019B     		ldr	r3, [sp, #4]
 252              	.LBE4:
  71:Core/Src/stm32f4xx_hal_msp.c **** 
 253              		.loc 1 71 3 view .LVU58
  78:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 78 1 is_stmt 0 view .LVU59
 255 002e 02B0     		add	sp, sp, #8
 256              	.LCFI6:
 257              		.cfi_def_cfa_offset 0
 258              		@ sp needed
 259 0030 7047     		bx	lr
 260              	.L17:
 261 0032 00BF     		.align	2
 262              	.L16:
 263 0034 00380240 		.word	1073887232
 264              		.cfi_endproc
 265              	.LFE130:
 267              		.section	.text.HAL_DCMI_MspInit,"ax",%progbits
 268              		.align	1
 269              		.global	HAL_DCMI_MspInit
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 274              	HAL_DCMI_MspInit:
 275              	.LVL4:
 276              	.LFB131:
  87:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 277              		.loc 1 87 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 40
 280              		@ frame_needed = 0, uses_anonymous_args = 0
  87:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 281              		.loc 1 87 1 is_stmt 0 view .LVU61
 282 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 283              	.LCFI7:
 284              		.cfi_def_cfa_offset 24
 285              		.cfi_offset 4, -24
 286              		.cfi_offset 5, -20
 287              		.cfi_offset 6, -16
 288              		.cfi_offset 7, -12
 289              		.cfi_offset 8, -8
 290              		.cfi_offset 14, -4
 291 0004 8AB0     		sub	sp, sp, #40
 292              	.LCFI8:
ARM GAS  /tmp/ccej7Him.s 			page 14


 293              		.cfi_def_cfa_offset 64
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 294              		.loc 1 88 3 is_stmt 1 view .LVU62
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 295              		.loc 1 88 20 is_stmt 0 view .LVU63
 296 0006 0023     		movs	r3, #0
 297 0008 0593     		str	r3, [sp, #20]
 298 000a 0693     		str	r3, [sp, #24]
 299 000c 0793     		str	r3, [sp, #28]
 300 000e 0893     		str	r3, [sp, #32]
 301 0010 0993     		str	r3, [sp, #36]
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
 302              		.loc 1 89 3 is_stmt 1 view .LVU64
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
 303              		.loc 1 89 11 is_stmt 0 view .LVU65
 304 0012 0268     		ldr	r2, [r0]
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
 305              		.loc 1 89 5 view .LVU66
 306 0014 4B4B     		ldr	r3, .L24
 307 0016 9A42     		cmp	r2, r3
 308 0018 02D0     		beq	.L22
 309              	.LVL5:
 310              	.L18:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 311              		.loc 1 172 1 view .LVU67
 312 001a 0AB0     		add	sp, sp, #40
 313              	.LCFI9:
 314              		.cfi_remember_state
 315              		.cfi_def_cfa_offset 24
 316              		@ sp needed
 317 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 318              	.LVL6:
 319              	.L22:
 320              	.LCFI10:
 321              		.cfi_restore_state
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 172 1 view .LVU68
 323 0020 0446     		mov	r4, r0
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 95 5 is_stmt 1 view .LVU69
 325              	.LBB5:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 326              		.loc 1 95 5 view .LVU70
 327 0022 0025     		movs	r5, #0
 328 0024 0095     		str	r5, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 329              		.loc 1 95 5 view .LVU71
 330 0026 484B     		ldr	r3, .L24+4
 331 0028 5A6B     		ldr	r2, [r3, #52]
 332 002a 42F00102 		orr	r2, r2, #1
 333 002e 5A63     		str	r2, [r3, #52]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 334              		.loc 1 95 5 view .LVU72
 335 0030 5A6B     		ldr	r2, [r3, #52]
 336 0032 02F00102 		and	r2, r2, #1
 337 0036 0092     		str	r2, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccej7Him.s 			page 15


 338              		.loc 1 95 5 view .LVU73
 339 0038 009A     		ldr	r2, [sp]
 340              	.LBE5:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 95 5 view .LVU74
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 342              		.loc 1 97 5 view .LVU75
 343              	.LBB6:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 344              		.loc 1 97 5 view .LVU76
 345 003a 0195     		str	r5, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 346              		.loc 1 97 5 view .LVU77
 347 003c 1A6B     		ldr	r2, [r3, #48]
 348 003e 42F01002 		orr	r2, r2, #16
 349 0042 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 350              		.loc 1 97 5 view .LVU78
 351 0044 1A6B     		ldr	r2, [r3, #48]
 352 0046 02F01002 		and	r2, r2, #16
 353 004a 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 354              		.loc 1 97 5 view .LVU79
 355 004c 019A     		ldr	r2, [sp, #4]
 356              	.LBE6:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 357              		.loc 1 97 5 view .LVU80
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 358              		.loc 1 98 5 view .LVU81
 359              	.LBB7:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 360              		.loc 1 98 5 view .LVU82
 361 004e 0295     		str	r5, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 362              		.loc 1 98 5 view .LVU83
 363 0050 1A6B     		ldr	r2, [r3, #48]
 364 0052 42F00102 		orr	r2, r2, #1
 365 0056 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 366              		.loc 1 98 5 view .LVU84
 367 0058 1A6B     		ldr	r2, [r3, #48]
 368 005a 02F00102 		and	r2, r2, #1
 369 005e 0292     		str	r2, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 370              		.loc 1 98 5 view .LVU85
 371 0060 029A     		ldr	r2, [sp, #8]
 372              	.LBE7:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 373              		.loc 1 98 5 view .LVU86
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 374              		.loc 1 99 5 view .LVU87
 375              	.LBB8:
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 376              		.loc 1 99 5 view .LVU88
 377 0062 0395     		str	r5, [sp, #12]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 378              		.loc 1 99 5 view .LVU89
ARM GAS  /tmp/ccej7Him.s 			page 16


 379 0064 1A6B     		ldr	r2, [r3, #48]
 380 0066 42F00402 		orr	r2, r2, #4
 381 006a 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 382              		.loc 1 99 5 view .LVU90
 383 006c 1A6B     		ldr	r2, [r3, #48]
 384 006e 02F00402 		and	r2, r2, #4
 385 0072 0392     		str	r2, [sp, #12]
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 386              		.loc 1 99 5 view .LVU91
 387 0074 039A     		ldr	r2, [sp, #12]
 388              	.LBE8:
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 389              		.loc 1 99 5 view .LVU92
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 390              		.loc 1 100 5 view .LVU93
 391              	.LBB9:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 392              		.loc 1 100 5 view .LVU94
 393 0076 0495     		str	r5, [sp, #16]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 394              		.loc 1 100 5 view .LVU95
 395 0078 1A6B     		ldr	r2, [r3, #48]
 396 007a 42F00202 		orr	r2, r2, #2
 397 007e 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 398              		.loc 1 100 5 view .LVU96
 399 0080 1B6B     		ldr	r3, [r3, #48]
 400 0082 03F00203 		and	r3, r3, #2
 401 0086 0493     		str	r3, [sp, #16]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 402              		.loc 1 100 5 view .LVU97
 403 0088 049B     		ldr	r3, [sp, #16]
 404              	.LBE9:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**DCMI GPIO Configuration
 405              		.loc 1 100 5 view .LVU98
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 406              		.loc 1 114 5 view .LVU99
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407              		.loc 1 114 25 is_stmt 0 view .LVU100
 408 008a 7023     		movs	r3, #112
 409 008c 0593     		str	r3, [sp, #20]
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 410              		.loc 1 115 5 is_stmt 1 view .LVU101
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 411              		.loc 1 115 26 is_stmt 0 view .LVU102
 412 008e 0226     		movs	r6, #2
 413 0090 0696     		str	r6, [sp, #24]
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 414              		.loc 1 116 5 is_stmt 1 view .LVU103
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 415              		.loc 1 116 26 is_stmt 0 view .LVU104
 416 0092 0796     		str	r6, [sp, #28]
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 417              		.loc 1 117 5 is_stmt 1 view .LVU105
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 418              		.loc 1 117 27 is_stmt 0 view .LVU106
ARM GAS  /tmp/ccej7Him.s 			page 17


 419 0094 0327     		movs	r7, #3
 420 0096 0897     		str	r7, [sp, #32]
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 421              		.loc 1 118 5 is_stmt 1 view .LVU107
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 422              		.loc 1 118 31 is_stmt 0 view .LVU108
 423 0098 4FF00D08 		mov	r8, #13
 424 009c CDF82480 		str	r8, [sp, #36]
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 425              		.loc 1 119 5 is_stmt 1 view .LVU109
 426 00a0 05A9     		add	r1, sp, #20
 427 00a2 2A48     		ldr	r0, .L24+8
 428              	.LVL7:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 429              		.loc 1 119 5 is_stmt 0 view .LVU110
 430 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 431              	.LVL8:
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 432              		.loc 1 121 5 is_stmt 1 view .LVU111
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 433              		.loc 1 121 25 is_stmt 0 view .LVU112
 434 00a8 5023     		movs	r3, #80
 435 00aa 0593     		str	r3, [sp, #20]
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 436              		.loc 1 122 5 is_stmt 1 view .LVU113
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 437              		.loc 1 122 26 is_stmt 0 view .LVU114
 438 00ac 0696     		str	r6, [sp, #24]
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 439              		.loc 1 123 5 is_stmt 1 view .LVU115
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 440              		.loc 1 123 26 is_stmt 0 view .LVU116
 441 00ae 0796     		str	r6, [sp, #28]
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 442              		.loc 1 124 5 is_stmt 1 view .LVU117
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 443              		.loc 1 124 27 is_stmt 0 view .LVU118
 444 00b0 0897     		str	r7, [sp, #32]
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 445              		.loc 1 125 5 is_stmt 1 view .LVU119
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 446              		.loc 1 125 31 is_stmt 0 view .LVU120
 447 00b2 CDF82480 		str	r8, [sp, #36]
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 448              		.loc 1 126 5 is_stmt 1 view .LVU121
 449 00b6 05A9     		add	r1, sp, #20
 450 00b8 2548     		ldr	r0, .L24+12
 451 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 452              	.LVL9:
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 453              		.loc 1 128 5 view .LVU122
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 454              		.loc 1 128 25 is_stmt 0 view .LVU123
 455 00be 4FF47073 		mov	r3, #960
 456 00c2 0593     		str	r3, [sp, #20]
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 457              		.loc 1 129 5 is_stmt 1 view .LVU124
ARM GAS  /tmp/ccej7Him.s 			page 18


 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 458              		.loc 1 129 26 is_stmt 0 view .LVU125
 459 00c4 0696     		str	r6, [sp, #24]
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 460              		.loc 1 130 5 is_stmt 1 view .LVU126
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 461              		.loc 1 130 26 is_stmt 0 view .LVU127
 462 00c6 0796     		str	r6, [sp, #28]
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 463              		.loc 1 131 5 is_stmt 1 view .LVU128
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 464              		.loc 1 131 27 is_stmt 0 view .LVU129
 465 00c8 0897     		str	r7, [sp, #32]
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 466              		.loc 1 132 5 is_stmt 1 view .LVU130
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 467              		.loc 1 132 31 is_stmt 0 view .LVU131
 468 00ca CDF82480 		str	r8, [sp, #36]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 469              		.loc 1 133 5 is_stmt 1 view .LVU132
 470 00ce 05A9     		add	r1, sp, #20
 471 00d0 2048     		ldr	r0, .L24+16
 472 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 473              	.LVL10:
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 474              		.loc 1 135 5 view .LVU133
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 475              		.loc 1 135 25 is_stmt 0 view .LVU134
 476 00d6 C023     		movs	r3, #192
 477 00d8 0593     		str	r3, [sp, #20]
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 478              		.loc 1 136 5 is_stmt 1 view .LVU135
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 479              		.loc 1 136 26 is_stmt 0 view .LVU136
 480 00da 0696     		str	r6, [sp, #24]
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 481              		.loc 1 137 5 is_stmt 1 view .LVU137
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 482              		.loc 1 137 26 is_stmt 0 view .LVU138
 483 00dc 0796     		str	r6, [sp, #28]
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 484              		.loc 1 138 5 is_stmt 1 view .LVU139
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 485              		.loc 1 138 27 is_stmt 0 view .LVU140
 486 00de 0897     		str	r7, [sp, #32]
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 487              		.loc 1 139 5 is_stmt 1 view .LVU141
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 488              		.loc 1 139 31 is_stmt 0 view .LVU142
 489 00e0 CDF82480 		str	r8, [sp, #36]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 490              		.loc 1 140 5 is_stmt 1 view .LVU143
 491 00e4 05A9     		add	r1, sp, #20
 492 00e6 1C48     		ldr	r0, .L24+20
 493 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 494              	.LVL11:
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
ARM GAS  /tmp/ccej7Him.s 			page 19


 495              		.loc 1 144 5 view .LVU144
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 496              		.loc 1 144 24 is_stmt 0 view .LVU145
 497 00ec 1B48     		ldr	r0, .L24+24
 498 00ee 1C4B     		ldr	r3, .L24+28
 499 00f0 0360     		str	r3, [r0]
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 500              		.loc 1 145 5 is_stmt 1 view .LVU146
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 501              		.loc 1 145 28 is_stmt 0 view .LVU147
 502 00f2 4FF00073 		mov	r3, #33554432
 503 00f6 4360     		str	r3, [r0, #4]
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 504              		.loc 1 146 5 is_stmt 1 view .LVU148
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 505              		.loc 1 146 30 is_stmt 0 view .LVU149
 506 00f8 8560     		str	r5, [r0, #8]
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 507              		.loc 1 147 5 is_stmt 1 view .LVU150
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 508              		.loc 1 147 30 is_stmt 0 view .LVU151
 509 00fa C560     		str	r5, [r0, #12]
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 510              		.loc 1 148 5 is_stmt 1 view .LVU152
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 511              		.loc 1 148 27 is_stmt 0 view .LVU153
 512 00fc 4FF48063 		mov	r3, #1024
 513 0100 0361     		str	r3, [r0, #16]
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 514              		.loc 1 149 5 is_stmt 1 view .LVU154
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 515              		.loc 1 149 40 is_stmt 0 view .LVU155
 516 0102 4FF48053 		mov	r3, #4096
 517 0106 4361     		str	r3, [r0, #20]
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 518              		.loc 1 150 5 is_stmt 1 view .LVU156
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 519              		.loc 1 150 37 is_stmt 0 view .LVU157
 520 0108 8561     		str	r5, [r0, #24]
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 521              		.loc 1 151 5 is_stmt 1 view .LVU158
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 522              		.loc 1 151 25 is_stmt 0 view .LVU159
 523 010a 4FF48073 		mov	r3, #256
 524 010e C361     		str	r3, [r0, #28]
 152:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 525              		.loc 1 152 5 is_stmt 1 view .LVU160
 152:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 526              		.loc 1 152 29 is_stmt 0 view .LVU161
 527 0110 0562     		str	r5, [r0, #32]
 153:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 528              		.loc 1 153 5 is_stmt 1 view .LVU162
 153:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 529              		.loc 1 153 29 is_stmt 0 view .LVU163
 530 0112 0423     		movs	r3, #4
 531 0114 4362     		str	r3, [r0, #36]
 154:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
ARM GAS  /tmp/ccej7Him.s 			page 20


 532              		.loc 1 154 5 is_stmt 1 view .LVU164
 154:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
 533              		.loc 1 154 34 is_stmt 0 view .LVU165
 534 0116 8762     		str	r7, [r0, #40]
 155:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 535              		.loc 1 155 5 is_stmt 1 view .LVU166
 155:Core/Src/stm32f4xx_hal_msp.c ****     hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 536              		.loc 1 155 29 is_stmt 0 view .LVU167
 537 0118 4FF40003 		mov	r3, #8388608
 538 011c C362     		str	r3, [r0, #44]
 156:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 539              		.loc 1 156 5 is_stmt 1 view .LVU168
 156:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 540              		.loc 1 156 32 is_stmt 0 view .LVU169
 541 011e 0563     		str	r5, [r0, #48]
 157:Core/Src/stm32f4xx_hal_msp.c ****     {
 542              		.loc 1 157 5 is_stmt 1 view .LVU170
 157:Core/Src/stm32f4xx_hal_msp.c ****     {
 543              		.loc 1 157 9 is_stmt 0 view .LVU171
 544 0120 FFF7FEFF 		bl	HAL_DMA_Init
 545              	.LVL12:
 157:Core/Src/stm32f4xx_hal_msp.c ****     {
 546              		.loc 1 157 8 discriminator 1 view .LVU172
 547 0124 58B9     		cbnz	r0, .L23
 548              	.L20:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 549              		.loc 1 162 5 is_stmt 1 view .LVU173
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 550              		.loc 1 162 5 view .LVU174
 551 0126 0D4B     		ldr	r3, .L24+24
 552 0128 A363     		str	r3, [r4, #56]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 553              		.loc 1 162 5 view .LVU175
 554 012a 9C63     		str	r4, [r3, #56]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 555              		.loc 1 162 5 view .LVU176
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DCMI_IRQn);
 556              		.loc 1 165 5 view .LVU177
 557 012c 0022     		movs	r2, #0
 558 012e 1146     		mov	r1, r2
 559 0130 4E20     		movs	r0, #78
 560 0132 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 561              	.LVL13:
 166:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 1 */
 562              		.loc 1 166 5 view .LVU178
 563 0136 4E20     		movs	r0, #78
 564 0138 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 565              	.LVL14:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 566              		.loc 1 172 1 is_stmt 0 view .LVU179
 567 013c 6DE7     		b	.L18
 568              	.L23:
 159:Core/Src/stm32f4xx_hal_msp.c ****     }
 569              		.loc 1 159 7 is_stmt 1 view .LVU180
 570 013e FFF7FEFF 		bl	Error_Handler
 571              	.LVL15:
 572 0142 F0E7     		b	.L20
ARM GAS  /tmp/ccej7Him.s 			page 21


 573              	.L25:
 574              		.align	2
 575              	.L24:
 576 0144 00000550 		.word	1342504960
 577 0148 00380240 		.word	1073887232
 578 014c 00100240 		.word	1073876992
 579 0150 00000240 		.word	1073872896
 580 0154 00080240 		.word	1073874944
 581 0158 00040240 		.word	1073873920
 582 015c 00000000 		.word	hdma_dcmi
 583 0160 28640240 		.word	1073898536
 584              		.cfi_endproc
 585              	.LFE131:
 587              		.section	.text.HAL_DCMI_MspDeInit,"ax",%progbits
 588              		.align	1
 589              		.global	HAL_DCMI_MspDeInit
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 594              	HAL_DCMI_MspDeInit:
 595              	.LVL16:
 596              	.LFB132:
 181:Core/Src/stm32f4xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 597              		.loc 1 181 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 182:Core/Src/stm32f4xx_hal_msp.c ****   {
 601              		.loc 1 182 3 view .LVU182
 182:Core/Src/stm32f4xx_hal_msp.c ****   {
 602              		.loc 1 182 11 is_stmt 0 view .LVU183
 603 0000 0268     		ldr	r2, [r0]
 182:Core/Src/stm32f4xx_hal_msp.c ****   {
 604              		.loc 1 182 5 view .LVU184
 605 0002 114B     		ldr	r3, .L33
 606 0004 9A42     		cmp	r2, r3
 607 0006 00D0     		beq	.L32
 608 0008 7047     		bx	lr
 609              	.L32:
 181:Core/Src/stm32f4xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 610              		.loc 1 181 1 view .LVU185
 611 000a 10B5     		push	{r4, lr}
 612              	.LCFI11:
 613              		.cfi_def_cfa_offset 8
 614              		.cfi_offset 4, -8
 615              		.cfi_offset 14, -4
 616 000c 0446     		mov	r4, r0
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 617              		.loc 1 188 5 is_stmt 1 view .LVU186
 618 000e 0F4A     		ldr	r2, .L33+4
 619 0010 536B     		ldr	r3, [r2, #52]
 620 0012 23F00103 		bic	r3, r3, #1
 621 0016 5363     		str	r3, [r2, #52]
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 622              		.loc 1 203 5 view .LVU187
 623 0018 7021     		movs	r1, #112
 624 001a 0D48     		ldr	r0, .L33+8
ARM GAS  /tmp/ccej7Him.s 			page 22


 625              	.LVL17:
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 626              		.loc 1 203 5 is_stmt 0 view .LVU188
 627 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 628              	.LVL18:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 629              		.loc 1 205 5 is_stmt 1 view .LVU189
 630 0020 5021     		movs	r1, #80
 631 0022 0C48     		ldr	r0, .L33+12
 632 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 633              	.LVL19:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 634              		.loc 1 207 5 view .LVU190
 635 0028 4FF47071 		mov	r1, #960
 636 002c 0A48     		ldr	r0, .L33+16
 637 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 638              	.LVL20:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 639              		.loc 1 209 5 view .LVU191
 640 0032 C021     		movs	r1, #192
 641 0034 0948     		ldr	r0, .L33+20
 642 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 643              	.LVL21:
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 644              		.loc 1 212 5 view .LVU192
 645 003a A06B     		ldr	r0, [r4, #56]
 646 003c FFF7FEFF 		bl	HAL_DMA_DeInit
 647              	.LVL22:
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 1 */
 648              		.loc 1 215 5 view .LVU193
 649 0040 4E20     		movs	r0, #78
 650 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 651              	.LVL23:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 652              		.loc 1 221 1 is_stmt 0 view .LVU194
 653 0046 10BD     		pop	{r4, pc}
 654              	.LVL24:
 655              	.L34:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 656              		.loc 1 221 1 view .LVU195
 657              		.align	2
 658              	.L33:
 659 0048 00000550 		.word	1342504960
 660 004c 00380240 		.word	1073887232
 661 0050 00100240 		.word	1073876992
 662 0054 00000240 		.word	1073872896
 663 0058 00080240 		.word	1073874944
 664 005c 00040240 		.word	1073873920
 665              		.cfi_endproc
 666              	.LFE132:
 668              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 669              		.align	1
 670              		.global	HAL_I2C_MspInit
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 675              	HAL_I2C_MspInit:
ARM GAS  /tmp/ccej7Him.s 			page 23


 676              	.LVL25:
 677              	.LFB133:
 230:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 678              		.loc 1 230 1 is_stmt 1 view -0
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 32
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 230:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 682              		.loc 1 230 1 is_stmt 0 view .LVU197
 683 0000 30B5     		push	{r4, r5, lr}
 684              	.LCFI12:
 685              		.cfi_def_cfa_offset 12
 686              		.cfi_offset 4, -12
 687              		.cfi_offset 5, -8
 688              		.cfi_offset 14, -4
 689 0002 89B0     		sub	sp, sp, #36
 690              	.LCFI13:
 691              		.cfi_def_cfa_offset 48
 231:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 692              		.loc 1 231 3 is_stmt 1 view .LVU198
 231:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 693              		.loc 1 231 20 is_stmt 0 view .LVU199
 694 0004 0023     		movs	r3, #0
 695 0006 0393     		str	r3, [sp, #12]
 696 0008 0493     		str	r3, [sp, #16]
 697 000a 0593     		str	r3, [sp, #20]
 698 000c 0693     		str	r3, [sp, #24]
 699 000e 0793     		str	r3, [sp, #28]
 232:Core/Src/stm32f4xx_hal_msp.c ****   {
 700              		.loc 1 232 3 is_stmt 1 view .LVU200
 232:Core/Src/stm32f4xx_hal_msp.c ****   {
 701              		.loc 1 232 10 is_stmt 0 view .LVU201
 702 0010 0268     		ldr	r2, [r0]
 232:Core/Src/stm32f4xx_hal_msp.c ****   {
 703              		.loc 1 232 5 view .LVU202
 704 0012 154B     		ldr	r3, .L39
 705 0014 9A42     		cmp	r2, r3
 706 0016 01D0     		beq	.L38
 707              	.LVL26:
 708              	.L35:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 709              		.loc 1 257 1 view .LVU203
 710 0018 09B0     		add	sp, sp, #36
 711              	.LCFI14:
 712              		.cfi_remember_state
 713              		.cfi_def_cfa_offset 12
 714              		@ sp needed
 715 001a 30BD     		pop	{r4, r5, pc}
 716              	.LVL27:
 717              	.L38:
 718              	.LCFI15:
 719              		.cfi_restore_state
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 720              		.loc 1 238 5 is_stmt 1 view .LVU204
 721              	.LBB10:
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 722              		.loc 1 238 5 view .LVU205
ARM GAS  /tmp/ccej7Him.s 			page 24


 723 001c 0025     		movs	r5, #0
 724 001e 0195     		str	r5, [sp, #4]
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 725              		.loc 1 238 5 view .LVU206
 726 0020 124C     		ldr	r4, .L39+4
 727 0022 236B     		ldr	r3, [r4, #48]
 728 0024 43F00203 		orr	r3, r3, #2
 729 0028 2363     		str	r3, [r4, #48]
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 730              		.loc 1 238 5 view .LVU207
 731 002a 236B     		ldr	r3, [r4, #48]
 732 002c 03F00203 		and	r3, r3, #2
 733 0030 0193     		str	r3, [sp, #4]
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 734              		.loc 1 238 5 view .LVU208
 735 0032 019B     		ldr	r3, [sp, #4]
 736              	.LBE10:
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 737              		.loc 1 238 5 view .LVU209
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 738              		.loc 1 243 5 view .LVU210
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 739              		.loc 1 243 25 is_stmt 0 view .LVU211
 740 0034 4FF44063 		mov	r3, #3072
 741 0038 0393     		str	r3, [sp, #12]
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 742              		.loc 1 244 5 is_stmt 1 view .LVU212
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 743              		.loc 1 244 26 is_stmt 0 view .LVU213
 744 003a 1223     		movs	r3, #18
 745 003c 0493     		str	r3, [sp, #16]
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 746              		.loc 1 245 5 is_stmt 1 view .LVU214
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 747              		.loc 1 245 26 is_stmt 0 view .LVU215
 748 003e 0123     		movs	r3, #1
 749 0040 0593     		str	r3, [sp, #20]
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 750              		.loc 1 246 5 is_stmt 1 view .LVU216
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 751              		.loc 1 246 27 is_stmt 0 view .LVU217
 752 0042 0323     		movs	r3, #3
 753 0044 0693     		str	r3, [sp, #24]
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 754              		.loc 1 247 5 is_stmt 1 view .LVU218
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 755              		.loc 1 247 31 is_stmt 0 view .LVU219
 756 0046 0423     		movs	r3, #4
 757 0048 0793     		str	r3, [sp, #28]
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 758              		.loc 1 248 5 is_stmt 1 view .LVU220
 759 004a 03A9     		add	r1, sp, #12
 760 004c 0848     		ldr	r0, .L39+8
 761              	.LVL28:
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 762              		.loc 1 248 5 is_stmt 0 view .LVU221
 763 004e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccej7Him.s 			page 25


 764              	.LVL29:
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 765              		.loc 1 251 5 is_stmt 1 view .LVU222
 766              	.LBB11:
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 767              		.loc 1 251 5 view .LVU223
 768 0052 0295     		str	r5, [sp, #8]
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 769              		.loc 1 251 5 view .LVU224
 770 0054 236C     		ldr	r3, [r4, #64]
 771 0056 43F48003 		orr	r3, r3, #4194304
 772 005a 2364     		str	r3, [r4, #64]
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 773              		.loc 1 251 5 view .LVU225
 774 005c 236C     		ldr	r3, [r4, #64]
 775 005e 03F48003 		and	r3, r3, #4194304
 776 0062 0293     		str	r3, [sp, #8]
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 777              		.loc 1 251 5 view .LVU226
 778 0064 029B     		ldr	r3, [sp, #8]
 779              	.LBE11:
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 780              		.loc 1 251 5 discriminator 1 view .LVU227
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 781              		.loc 1 257 1 is_stmt 0 view .LVU228
 782 0066 D7E7     		b	.L35
 783              	.L40:
 784              		.align	2
 785              	.L39:
 786 0068 00580040 		.word	1073764352
 787 006c 00380240 		.word	1073887232
 788 0070 00040240 		.word	1073873920
 789              		.cfi_endproc
 790              	.LFE133:
 792              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 793              		.align	1
 794              		.global	HAL_I2C_MspDeInit
 795              		.syntax unified
 796              		.thumb
 797              		.thumb_func
 799              	HAL_I2C_MspDeInit:
 800              	.LVL30:
 801              	.LFB134:
 266:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 802              		.loc 1 266 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 0
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 267:Core/Src/stm32f4xx_hal_msp.c ****   {
 806              		.loc 1 267 3 view .LVU230
 267:Core/Src/stm32f4xx_hal_msp.c ****   {
 807              		.loc 1 267 10 is_stmt 0 view .LVU231
 808 0000 0268     		ldr	r2, [r0]
 267:Core/Src/stm32f4xx_hal_msp.c ****   {
 809              		.loc 1 267 5 view .LVU232
 810 0002 0B4B     		ldr	r3, .L48
 811 0004 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccej7Him.s 			page 26


 812 0006 00D0     		beq	.L47
 813 0008 7047     		bx	lr
 814              	.L47:
 266:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 815              		.loc 1 266 1 view .LVU233
 816 000a 10B5     		push	{r4, lr}
 817              	.LCFI16:
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 4, -8
 820              		.cfi_offset 14, -4
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 821              		.loc 1 273 5 is_stmt 1 view .LVU234
 822 000c 094A     		ldr	r2, .L48+4
 823 000e 136C     		ldr	r3, [r2, #64]
 824 0010 23F48003 		bic	r3, r3, #4194304
 825 0014 1364     		str	r3, [r2, #64]
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 826              		.loc 1 279 5 view .LVU235
 827 0016 084C     		ldr	r4, .L48+8
 828 0018 4FF48061 		mov	r1, #1024
 829 001c 2046     		mov	r0, r4
 830              	.LVL31:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 831              		.loc 1 279 5 is_stmt 0 view .LVU236
 832 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 833              	.LVL32:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 834              		.loc 1 281 5 is_stmt 1 view .LVU237
 835 0022 4FF40061 		mov	r1, #2048
 836 0026 2046     		mov	r0, r4
 837 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 838              	.LVL33:
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 839              		.loc 1 288 1 is_stmt 0 view .LVU238
 840 002c 10BD     		pop	{r4, pc}
 841              	.L49:
 842 002e 00BF     		.align	2
 843              	.L48:
 844 0030 00580040 		.word	1073764352
 845 0034 00380240 		.word	1073887232
 846 0038 00040240 		.word	1073873920
 847              		.cfi_endproc
 848              	.LFE134:
 850              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 851              		.align	1
 852              		.global	HAL_SRAM_MspInit
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 857              	HAL_SRAM_MspInit:
 858              	.LVL34:
 859              	.LFB136:
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 860              		.loc 1 350 49 is_stmt 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccej7Him.s 			page 27


 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 864              		.loc 1 350 49 is_stmt 0 view .LVU240
 865 0000 08B5     		push	{r3, lr}
 866              	.LCFI17:
 867              		.cfi_def_cfa_offset 8
 868              		.cfi_offset 3, -8
 869              		.cfi_offset 14, -4
 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 870              		.loc 1 354 3 is_stmt 1 view .LVU241
 871 0002 FFF7FEFF 		bl	HAL_FSMC_MspInit
 872              	.LVL35:
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 873              		.loc 1 358 1 is_stmt 0 view .LVU242
 874 0006 08BD     		pop	{r3, pc}
 875              		.cfi_endproc
 876              	.LFE136:
 878              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 879              		.align	1
 880              		.global	HAL_SRAM_MspDeInit
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	HAL_SRAM_MspDeInit:
 886              	.LVL36:
 887              	.LFB138:
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 408:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* hsram){
 888              		.loc 1 408 51 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		.loc 1 408 51 is_stmt 0 view .LVU244
 893 0000 08B5     		push	{r3, lr}
 894              	.LCFI18:
 895              		.cfi_def_cfa_offset 8
 896              		.cfi_offset 3, -8
 897              		.cfi_offset 14, -4
 409:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 411:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 412:Core/Src/stm32f4xx_hal_msp.c ****   HAL_FSMC_MspDeInit();
 898              		.loc 1 412 3 is_stmt 1 view .LVU245
 899 0002 FFF7FEFF 		bl	HAL_FSMC_MspDeInit
 900              	.LVL37:
 413:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 414:Core/Src/stm32f4xx_hal_msp.c **** 
 415:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 416:Core/Src/stm32f4xx_hal_msp.c **** }
 901              		.loc 1 416 1 is_stmt 0 view .LVU246
 902 0006 08BD     		pop	{r3, pc}
 903              		.cfi_endproc
 904              	.LFE138:
 906              		.section	.bss.FSMC_DeInitialized,"aw",%nobits
 907              		.align	2
 910              	FSMC_DeInitialized:
 911 0000 00000000 		.space	4
 912              		.section	.bss.FSMC_Initialized,"aw",%nobits
ARM GAS  /tmp/ccej7Him.s 			page 28


 913              		.align	2
 916              	FSMC_Initialized:
 917 0000 00000000 		.space	4
 918              		.text
 919              	.Letext0:
 920              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 921              		.file 3 "/usr/src/arm-gnu-toolchain-13.3/arm-none-eabi/include/machine/_default_types.h"
 922              		.file 4 "/usr/src/arm-gnu-toolchain-13.3/arm-none-eabi/include/sys/_stdint.h"
 923              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 924              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 925              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 926              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dcmi_ex.h"
 927              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dcmi.h"
 928              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h"
 929              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sram.h"
 930              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 931              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 932              		.file 14 "Core/Inc/main.h"
ARM GAS  /tmp/ccej7Him.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccej7Him.s:21     .text.HAL_FSMC_MspInit:00000000 $t
     /tmp/ccej7Him.s:26     .text.HAL_FSMC_MspInit:00000000 HAL_FSMC_MspInit
     /tmp/ccej7Him.s:138    .text.HAL_FSMC_MspInit:0000006c $d
     /tmp/ccej7Him.s:916    .bss.FSMC_Initialized:00000000 FSMC_Initialized
     /tmp/ccej7Him.s:146    .text.HAL_FSMC_MspDeInit:00000000 $t
     /tmp/ccej7Him.s:151    .text.HAL_FSMC_MspDeInit:00000000 HAL_FSMC_MspDeInit
     /tmp/ccej7Him.s:196    .text.HAL_FSMC_MspDeInit:00000030 $d
     /tmp/ccej7Him.s:910    .bss.FSMC_DeInitialized:00000000 FSMC_DeInitialized
     /tmp/ccej7Him.s:204    .text.HAL_MspInit:00000000 $t
     /tmp/ccej7Him.s:210    .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccej7Him.s:263    .text.HAL_MspInit:00000034 $d
     /tmp/ccej7Him.s:268    .text.HAL_DCMI_MspInit:00000000 $t
     /tmp/ccej7Him.s:274    .text.HAL_DCMI_MspInit:00000000 HAL_DCMI_MspInit
     /tmp/ccej7Him.s:576    .text.HAL_DCMI_MspInit:00000144 $d
     /tmp/ccej7Him.s:588    .text.HAL_DCMI_MspDeInit:00000000 $t
     /tmp/ccej7Him.s:594    .text.HAL_DCMI_MspDeInit:00000000 HAL_DCMI_MspDeInit
     /tmp/ccej7Him.s:659    .text.HAL_DCMI_MspDeInit:00000048 $d
     /tmp/ccej7Him.s:669    .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccej7Him.s:675    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccej7Him.s:786    .text.HAL_I2C_MspInit:00000068 $d
     /tmp/ccej7Him.s:793    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccej7Him.s:799    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccej7Him.s:844    .text.HAL_I2C_MspDeInit:00000030 $d
     /tmp/ccej7Him.s:851    .text.HAL_SRAM_MspInit:00000000 $t
     /tmp/ccej7Him.s:857    .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
     /tmp/ccej7Him.s:879    .text.HAL_SRAM_MspDeInit:00000000 $t
     /tmp/ccej7Him.s:885    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
     /tmp/ccej7Him.s:907    .bss.FSMC_DeInitialized:00000000 $d
     /tmp/ccej7Him.s:913    .bss.FSMC_Initialized:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_dcmi
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
