$date
	Sun Jun  1 17:52:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module leaky_relu $end
$var wire 1 ! clk $end
$var wire 16 " lr_data_in [15:0] $end
$var wire 16 # lr_temp_leak_factor [15:0] $end
$var wire 1 $ lr_valid_in $end
$var wire 1 % rst $end
$var wire 16 & mul_out [15:0] $end
$var reg 16 ' lr_data_out [15:0] $end
$var reg 1 ( lr_valid_out $end
$scope module mul_inst $end
$var wire 16 ) ina [15:0] $end
$var wire 16 * inb [15:0] $end
$var wire 32 + res [31:0] $end
$var wire 1 , overflow $end
$var wire 16 - out [15:0] $end
$scope module res_zoom $end
$var wire 32 . in [31:0] $end
$var wire 16 / out [15:0] $end
$var reg 16 0 ini [15:0] $end
$var reg 24 1 inr [23:0] $end
$var reg 8 2 outf [7:0] $end
$var reg 8 3 outi [7:0] $end
$var reg 1 , overflow $end
$scope begin genblk4 $end
$upscope $end
$scope begin genblk9 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
b0 2
b0 1
b0 0
b0 /
bx .
b0 -
0,
bx +
bz *
bz )
0(
b0 '
b0 &
1%
0$
bz #
bz "
1!
$end
#1
