// Seed: 3606369992
module module_0 (
    output tri0 id_0,
    input  wand id_1
);
  logic id_3 = 1;
  wire  id_4;
  assign id_0 = id_4;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
    , id_3
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd22
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire [id_1 : id_1] id_4;
  module_2 modCall_1 ();
  id_5 :
  assert property (@({-1, -1}) -1'b0)
  else;
  always_ff begin : LABEL_0
    if (1 == 1) assign id_1[id_1] = id_4 & 1'b0;
  end
  assign id_5 = -1;
endmodule
