# å¤šé©±åŠ¨é”™è¯¯ä¿®å¤

## âŒ é”™è¯¯ä¿¡æ¯
```
ERROR (EX2000) : Net 'divider_changed' is constantly driven from multiple places
```

## ğŸ” é—®é¢˜åŸå› 

`divider_changed` ä¿¡å·åœ¨ä¸¤ä¸ªä¸åŒçš„ `always` å—ä¸­è¢«èµ‹å€¼ï¼š

1. **é‡‡æ ·æ—¶é’Ÿåˆ†é¢‘å™¨ always å—** (ç¬¬ 78-101 è¡Œ)
   ```verilog
   always @(posedge clk or negedge rst_n) begin
       ...
       divider_changed <= 1'b0;  // âŒ ç¬¬ä¸€æ¬¡é©±åŠ¨
   ```

2. **ä¸»çŠ¶æ€æœº always å—** (ç¬¬ 147-210 è¡Œ)
   ```verilog
   always @(posedge clk or negedge rst_n) begin
       ...
       divider_changed <= 1'b1;  // âŒ ç¬¬äºŒæ¬¡é©±åŠ¨
   ```

åœ¨ Verilog ä¸­ï¼Œä¸€ä¸ª `reg` ä¿¡å·åªèƒ½åœ¨ä¸€ä¸ª `always` å—ä¸­è¢«èµ‹å€¼ï¼Œå¦åˆ™ä¼šé€ æˆå¤šé©±åŠ¨å†²çªã€‚

## âœ… ä¿®å¤æ–¹æ¡ˆ

å°†ä¿¡å·æ”¹åä¸º `reset_sample_counter`ï¼Œå¹¶**åªåœ¨çŠ¶æ€æœº always å—ä¸­èµ‹å€¼**ï¼š

### ä¿®æ”¹ 1: ä¿¡å·å£°æ˜å’Œé‡‡æ ·é€»è¾‘ (ç¬¬ 76 è¡Œ)
```verilog
reg reset_sample_counter;  // æ”¹åï¼Œé¿å…æ··æ·†

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        sample_counter <= 16'd0;
        sample_tick <= 1'b0;
        // âœ… ä¸å†åœ¨è¿™é‡Œé©±åŠ¨ reset_sample_counter
    end else begin
        sample_tick <= 1'b0;

        // âœ… åªè¯»å– reset_sample_counterï¼Œä¸å†™å…¥
        if (reset_sample_counter) begin
            sample_counter <= 16'd0;
        end else if (capture_enable) begin
            ...
        end
    end
end
```

### ä¿®æ”¹ 2: çŠ¶æ€æœºä¸­é©±åŠ¨ä¿¡å· (ç¬¬ 153, 162, 191 è¡Œ)
```verilog
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        reset_sample_counter <= 1'b0;  // âœ… åˆå§‹åŒ–
    end else begin
        reset_sample_counter <= 1'b0;  // âœ… é»˜è®¤æ¸…é™¤ (ç¬¬ 162 è¡Œ)

        case (handler_state)
            H_RX_CMD: begin
                if (cmd_done) begin
                    sample_divider <= {cmd_data_buf[0], cmd_data_buf[1]};
                    reset_sample_counter <= 1'b1;  // âœ… è®¾ç½®æ ‡å¿— (ç¬¬ 191 è¡Œ)
                    capture_enable <= 1'b1;
                    handler_state <= H_CAPTURING;
                end
            end
        endcase
    end
end
```

## ğŸ¯ ä¿®å¤æ•ˆæœ

ç°åœ¨ `reset_sample_counter` åªåœ¨ä¸€ä¸ª `always` å—ä¸­è¢«é©±åŠ¨ï¼Œç¬¦åˆ Verilog è¯­æ³•è§„åˆ™ï¼š

- âœ… **çŠ¶æ€æœº always å—**: å†™å…¥ `reset_sample_counter`
- âœ… **é‡‡æ ·æ—¶é’Ÿ always å—**: åªè¯»å– `reset_sample_counter`

## ğŸ“‹ éªŒè¯

é‡æ–°ç»¼åˆåº”è¯¥ä¸å†å‡ºç° EX2000 é”™è¯¯ï¼š

```bash
# åœ¨ GOWIN EDA ä¸­:
# 1. Synthesize â†’ åº”è¯¥æˆåŠŸï¼Œæ—  EX2000 é”™è¯¯
# 2. Place & Route
# 3. Program Device
```

---

**åŠŸèƒ½å®Œå…¨ç›¸åŒï¼Œåªæ˜¯ä¿®å¤äº†å¤šé©±åŠ¨é—®é¢˜ï¼**
