#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar  8 18:39:17 2020
# Process ID: 11088
# Current directory: E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1/top.vds
# Journal file: E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.563 ; gain = 91.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/new/color_bar.v:13]
	Parameter H_ACTIVE bound to: 16'b0000010100000000 
	Parameter H_FP bound to: 16'b0000000001101110 
	Parameter H_SYNC bound to: 16'b0000000000101000 
	Parameter H_BP bound to: 16'b0000000011011100 
	Parameter V_ACTIVE bound to: 16'b0000001011010000 
	Parameter V_FP bound to: 16'b0000000000000101 
	Parameter V_SYNC bound to: 16'b0000000000000101 
	Parameter V_BP bound to: 16'b0000000000010100 
	Parameter H_TOTAL bound to: 16'b0000011001110010 
	Parameter V_TOTAL bound to: 16'b0000001011101110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (1#1) [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/new/color_bar.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_clock' [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1/.Xil/Vivado-11088-LAPTOP-HU0R68OD/realtime/video_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_clock' (2#1) [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1/.Xil/Vivado-11088-LAPTOP-HU0R68OD/realtime/video_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_display_0' [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1/.Xil/Vivado-11088-LAPTOP-HU0R68OD/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_display_0' (3#1) [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1/.Xil/Vivado-11088-LAPTOP-HU0R68OD/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/new/top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 505.598 ; gain = 146.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 505.598 ; gain = 146.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 505.598 ; gain = 146.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/ip/video_clock/video_clock/video_clock_in_context.xdc] for cell 'video_clock_m0'
Finished Parsing XDC File [e:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/ip/video_clock/video_clock/video_clock_in_context.xdc] for cell 'video_clock_m0'
Parsing XDC File [e:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0/hdmi_display_0_in_context.xdc] for cell 'miz_hdmi_0'
Finished Parsing XDC File [e:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0/hdmi_display_0_in_context.xdc] for cell 'miz_hdmi_0'
Parsing XDC File [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/constrs_1/new/hdmi_out_test.xdc]
Finished Parsing XDC File [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/constrs_1/new/hdmi_out_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/constrs_1/new/hdmi_out_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 873.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 873.652 ; gain = 514.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 873.652 ; gain = 514.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  e:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/ip/video_clock/video_clock/video_clock_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  e:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.srcs/sources_1/ip/video_clock/video_clock/video_clock_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for video_clock_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for miz_hdmi_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 873.652 ; gain = 514.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 873.652 ; gain = 514.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module color_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdmi_color_bar/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdmi_color_bar/h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_b_reg_reg[0]' (FDE) to 'hdmi_color_bar/rgb_b_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_b_reg_reg[1]' (FDE) to 'hdmi_color_bar/rgb_b_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_b_reg_reg[2]' (FDE) to 'hdmi_color_bar/rgb_b_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_b_reg_reg[3]' (FDE) to 'hdmi_color_bar/rgb_b_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_b_reg_reg[4]' (FDE) to 'hdmi_color_bar/rgb_b_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_b_reg_reg[5]' (FDE) to 'hdmi_color_bar/rgb_b_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_b_reg_reg[6]' (FDE) to 'hdmi_color_bar/rgb_b_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_g_reg_reg[0]' (FDE) to 'hdmi_color_bar/rgb_g_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_g_reg_reg[1]' (FDE) to 'hdmi_color_bar/rgb_g_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_g_reg_reg[2]' (FDE) to 'hdmi_color_bar/rgb_g_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_g_reg_reg[3]' (FDE) to 'hdmi_color_bar/rgb_g_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_g_reg_reg[4]' (FDE) to 'hdmi_color_bar/rgb_g_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_g_reg_reg[5]' (FDE) to 'hdmi_color_bar/rgb_g_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_g_reg_reg[6]' (FDE) to 'hdmi_color_bar/rgb_g_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_r_reg_reg[0]' (FDE) to 'hdmi_color_bar/rgb_r_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_r_reg_reg[1]' (FDE) to 'hdmi_color_bar/rgb_r_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_r_reg_reg[2]' (FDE) to 'hdmi_color_bar/rgb_r_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_r_reg_reg[3]' (FDE) to 'hdmi_color_bar/rgb_r_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_r_reg_reg[4]' (FDE) to 'hdmi_color_bar/rgb_r_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_r_reg_reg[5]' (FDE) to 'hdmi_color_bar/rgb_r_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'hdmi_color_bar/rgb_r_reg_reg[6]' (FDE) to 'hdmi_color_bar/rgb_r_reg_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 873.652 ; gain = 514.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_clock_m0/clk_out1' to pin 'video_clock_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_clock_m0/clk_out2' to pin 'video_clock_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_clock_m0/clk_out3' to pin 'video_clock_m0/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 873.652 ; gain = 514.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 884.770 ; gain = 525.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |video_clock    |         1|
|2     |hdmi_display_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |hdmi_display_0 |     1|
|2     |video_clock    |     1|
|3     |CARRY4         |     9|
|4     |LUT1           |     8|
|5     |LUT2           |     8|
|6     |LUT3           |     2|
|7     |LUT4           |     4|
|8     |LUT5           |     2|
|9     |LUT6           |    22|
|10    |FDRE           |    46|
|11    |OBUF           |    21|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   147|
|2     |  hdmi_color_bar |color_bar |   101|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 885.535 ; gain = 158.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 526.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 887.797 ; gain = 540.410
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_Test/Study/ax7010_pl_hdmi_out_20200308/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 887.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 18:39:50 2020...
