# Digital_Design_of_Floating_Point_Unit_Arithmetics
Hardware design of 32 bit single precision floating point unit is implemented using verilog and system verilog. The design focuses on implementation of performance efficient arithematic operations such as adder, subtractor, multipler, divider. 
