

================================================================
== Vitis HLS Report for 'makeHalfLaplacian'
================================================================
* Date:           Fri Jul 19 16:47:18 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        SimplifiedTrackFinder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.96>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%inputNode_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %inputNode_offset"   --->   Operation 2 'read' 'inputNode_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read63"   --->   Operation 3 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read62"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read61"   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read60"   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read59"   --->   Operation 7 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read58"   --->   Operation 8 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read57"   --->   Operation 9 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read56"   --->   Operation 10 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read55"   --->   Operation 11 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read54"   --->   Operation 12 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read53"   --->   Operation 13 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read52"   --->   Operation 14 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read51"   --->   Operation 15 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read50"   --->   Operation 16 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read49"   --->   Operation 17 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read48"   --->   Operation 18 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read47"   --->   Operation 19 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read46"   --->   Operation 20 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read45"   --->   Operation 21 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read44"   --->   Operation 22 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read43"   --->   Operation 23 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read42"   --->   Operation 24 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read41"   --->   Operation 25 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read40"   --->   Operation 26 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read39"   --->   Operation 27 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read38"   --->   Operation 28 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read37"   --->   Operation 29 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read36"   --->   Operation 30 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read35"   --->   Operation 31 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read34"   --->   Operation 32 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read33"   --->   Operation 33 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read32"   --->   Operation 34 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%nodeList_15_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_15_1_read"   --->   Operation 35 'read' 'nodeList_15_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%nodeList_15_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_15_0_read"   --->   Operation 36 'read' 'nodeList_15_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%nodeList_14_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_14_1_read"   --->   Operation 37 'read' 'nodeList_14_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%nodeList_14_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_14_0_read"   --->   Operation 38 'read' 'nodeList_14_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%nodeList_13_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_13_1_read"   --->   Operation 39 'read' 'nodeList_13_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%nodeList_13_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_13_0_read"   --->   Operation 40 'read' 'nodeList_13_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%nodeList_12_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_12_1_read"   --->   Operation 41 'read' 'nodeList_12_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%nodeList_12_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_12_0_read"   --->   Operation 42 'read' 'nodeList_12_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%nodeList_11_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_11_1_read"   --->   Operation 43 'read' 'nodeList_11_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%nodeList_11_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_11_0_read"   --->   Operation 44 'read' 'nodeList_11_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%nodeList_10_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_10_1_read"   --->   Operation 45 'read' 'nodeList_10_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%nodeList_10_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_10_0_read"   --->   Operation 46 'read' 'nodeList_10_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%nodeList_9_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_9_1_read"   --->   Operation 47 'read' 'nodeList_9_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%nodeList_9_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_9_0_read"   --->   Operation 48 'read' 'nodeList_9_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%nodeList_8_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_8_1_read"   --->   Operation 49 'read' 'nodeList_8_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%nodeList_8_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_8_0_read"   --->   Operation 50 'read' 'nodeList_8_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%nodeList_7_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_7_1_read"   --->   Operation 51 'read' 'nodeList_7_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%nodeList_7_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_7_0_read"   --->   Operation 52 'read' 'nodeList_7_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%nodeList_6_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_6_1_read"   --->   Operation 53 'read' 'nodeList_6_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%nodeList_6_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_6_0_read"   --->   Operation 54 'read' 'nodeList_6_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%nodeList_5_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_5_1_read"   --->   Operation 55 'read' 'nodeList_5_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%nodeList_5_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_5_0_read"   --->   Operation 56 'read' 'nodeList_5_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%nodeList_4_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_4_1_read"   --->   Operation 57 'read' 'nodeList_4_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%nodeList_4_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_4_0_read"   --->   Operation 58 'read' 'nodeList_4_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%nodeList_3_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_3_1_read"   --->   Operation 59 'read' 'nodeList_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%nodeList_3_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_3_0_read"   --->   Operation 60 'read' 'nodeList_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%nodeList_2_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_2_1_read"   --->   Operation 61 'read' 'nodeList_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%nodeList_2_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_2_0_read"   --->   Operation 62 'read' 'nodeList_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%nodeList_1_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_1_1_read"   --->   Operation 63 'read' 'nodeList_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%nodeList_1_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_1_0_read"   --->   Operation 64 'read' 'nodeList_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%nodeList_0_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_0_1_read"   --->   Operation 65 'read' 'nodeList_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%nodeList_0_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nodeList_0_0_read"   --->   Operation 66 'read' 'nodeList_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %inputNode_offset_read, i1 0" [../simplified.cpp:129]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %shl_ln" [../simplified.cpp:129]   --->   Operation 68 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i6, i32 %p_read_31, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read_22, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i32 %p_read, i6 %zext_ln129" [../simplified.cpp:129]   --->   Operation 69 'mux' 'tmp' <Predicate = true> <Delay = 0.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln129 = add i32 %tmp, i32 %nodeList_0_0_read_1" [../simplified.cpp:129]   --->   Operation 70 'add' 'add_ln129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln130 = or i5 %shl_ln, i5 1" [../simplified.cpp:130]   --->   Operation 71 'or' 'or_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i5 %or_ln130" [../simplified.cpp:130]   --->   Operation 72 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i6, i32 %p_read_31, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read_22, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i32 %p_read, i6 %zext_ln130" [../simplified.cpp:130]   --->   Operation 73 'mux' 'tmp_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.14ns)   --->   "%add_ln130 = add i32 %tmp_2, i32 %nodeList_0_1_read_1" [../simplified.cpp:130]   --->   Operation 74 'add' 'add_ln130' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.14ns)   --->   "%add_ln129_1 = add i32 %tmp, i32 %nodeList_1_0_read_1" [../simplified.cpp:129]   --->   Operation 75 'add' 'add_ln129_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.14ns)   --->   "%add_ln130_1 = add i32 %tmp_2, i32 %nodeList_1_1_read_1" [../simplified.cpp:130]   --->   Operation 76 'add' 'add_ln130_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.14ns)   --->   "%add_ln129_2 = add i32 %tmp, i32 %nodeList_2_0_read_1" [../simplified.cpp:129]   --->   Operation 77 'add' 'add_ln129_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.14ns)   --->   "%add_ln130_2 = add i32 %tmp_2, i32 %nodeList_2_1_read_1" [../simplified.cpp:130]   --->   Operation 78 'add' 'add_ln130_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.14ns)   --->   "%add_ln129_3 = add i32 %tmp, i32 %nodeList_3_0_read_1" [../simplified.cpp:129]   --->   Operation 79 'add' 'add_ln129_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.14ns)   --->   "%add_ln130_3 = add i32 %tmp_2, i32 %nodeList_3_1_read_1" [../simplified.cpp:130]   --->   Operation 80 'add' 'add_ln130_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.14ns)   --->   "%add_ln129_4 = add i32 %tmp, i32 %nodeList_4_0_read_1" [../simplified.cpp:129]   --->   Operation 81 'add' 'add_ln129_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.14ns)   --->   "%add_ln130_4 = add i32 %tmp_2, i32 %nodeList_4_1_read_1" [../simplified.cpp:130]   --->   Operation 82 'add' 'add_ln130_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.14ns)   --->   "%add_ln129_5 = add i32 %tmp, i32 %nodeList_5_0_read_1" [../simplified.cpp:129]   --->   Operation 83 'add' 'add_ln129_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.14ns)   --->   "%add_ln130_5 = add i32 %tmp_2, i32 %nodeList_5_1_read_1" [../simplified.cpp:130]   --->   Operation 84 'add' 'add_ln130_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.14ns)   --->   "%add_ln129_6 = add i32 %tmp, i32 %nodeList_6_0_read_1" [../simplified.cpp:129]   --->   Operation 85 'add' 'add_ln129_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.14ns)   --->   "%add_ln130_6 = add i32 %tmp_2, i32 %nodeList_6_1_read_1" [../simplified.cpp:130]   --->   Operation 86 'add' 'add_ln130_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.14ns)   --->   "%add_ln129_7 = add i32 %tmp, i32 %nodeList_7_0_read_1" [../simplified.cpp:129]   --->   Operation 87 'add' 'add_ln129_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.14ns)   --->   "%add_ln130_7 = add i32 %tmp_2, i32 %nodeList_7_1_read_1" [../simplified.cpp:130]   --->   Operation 88 'add' 'add_ln130_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.14ns)   --->   "%add_ln129_8 = add i32 %tmp, i32 %nodeList_8_0_read_1" [../simplified.cpp:129]   --->   Operation 89 'add' 'add_ln129_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.14ns)   --->   "%add_ln130_8 = add i32 %tmp_2, i32 %nodeList_8_1_read_1" [../simplified.cpp:130]   --->   Operation 90 'add' 'add_ln130_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (1.14ns)   --->   "%add_ln129_9 = add i32 %tmp, i32 %nodeList_9_0_read_1" [../simplified.cpp:129]   --->   Operation 91 'add' 'add_ln129_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.14ns)   --->   "%add_ln130_9 = add i32 %tmp_2, i32 %nodeList_9_1_read_1" [../simplified.cpp:130]   --->   Operation 92 'add' 'add_ln130_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.14ns)   --->   "%add_ln129_10 = add i32 %tmp, i32 %nodeList_10_0_read_1" [../simplified.cpp:129]   --->   Operation 93 'add' 'add_ln129_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.14ns)   --->   "%add_ln130_10 = add i32 %tmp_2, i32 %nodeList_10_1_read_1" [../simplified.cpp:130]   --->   Operation 94 'add' 'add_ln130_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.14ns)   --->   "%add_ln129_11 = add i32 %tmp, i32 %nodeList_11_0_read_1" [../simplified.cpp:129]   --->   Operation 95 'add' 'add_ln129_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.14ns)   --->   "%add_ln130_11 = add i32 %tmp_2, i32 %nodeList_11_1_read_1" [../simplified.cpp:130]   --->   Operation 96 'add' 'add_ln130_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.14ns)   --->   "%add_ln129_12 = add i32 %tmp, i32 %nodeList_12_0_read_1" [../simplified.cpp:129]   --->   Operation 97 'add' 'add_ln129_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.14ns)   --->   "%add_ln130_12 = add i32 %tmp_2, i32 %nodeList_12_1_read_1" [../simplified.cpp:130]   --->   Operation 98 'add' 'add_ln130_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (1.14ns)   --->   "%add_ln129_13 = add i32 %tmp, i32 %nodeList_13_0_read_1" [../simplified.cpp:129]   --->   Operation 99 'add' 'add_ln129_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.14ns)   --->   "%add_ln130_13 = add i32 %tmp_2, i32 %nodeList_13_1_read_1" [../simplified.cpp:130]   --->   Operation 100 'add' 'add_ln130_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.14ns)   --->   "%add_ln129_14 = add i32 %tmp, i32 %nodeList_14_0_read_1" [../simplified.cpp:129]   --->   Operation 101 'add' 'add_ln129_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.14ns)   --->   "%add_ln130_14 = add i32 %tmp_2, i32 %nodeList_14_1_read_1" [../simplified.cpp:130]   --->   Operation 102 'add' 'add_ln130_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.14ns)   --->   "%add_ln129_15 = add i32 %tmp, i32 %nodeList_15_0_read_1" [../simplified.cpp:129]   --->   Operation 103 'add' 'add_ln129_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.14ns)   --->   "%add_ln130_15 = add i32 %tmp_2, i32 %nodeList_15_1_read_1" [../simplified.cpp:130]   --->   Operation 104 'add' 'add_ln130_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i32 %add_ln129" [../simplified.cpp:133]   --->   Operation 105 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i32 %add_ln130" [../simplified.cpp:133]   --->   Operation 106 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i32 %add_ln129_1" [../simplified.cpp:133]   --->   Operation 107 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i32 %add_ln130_1" [../simplified.cpp:133]   --->   Operation 108 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i32 %add_ln129_2" [../simplified.cpp:133]   --->   Operation 109 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i32 %add_ln130_2" [../simplified.cpp:133]   --->   Operation 110 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i32 %add_ln129_3" [../simplified.cpp:133]   --->   Operation 111 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i32 %add_ln130_3" [../simplified.cpp:133]   --->   Operation 112 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i32 %add_ln129_4" [../simplified.cpp:133]   --->   Operation 113 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i32 %add_ln130_4" [../simplified.cpp:133]   --->   Operation 114 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1024 %mrv_9, i32 %add_ln129_5" [../simplified.cpp:133]   --->   Operation 115 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_s, i32 %add_ln130_5" [../simplified.cpp:133]   --->   Operation 116 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i32 %add_ln129_6" [../simplified.cpp:133]   --->   Operation 117 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i32 %add_ln130_6" [../simplified.cpp:133]   --->   Operation 118 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i32 %add_ln129_7" [../simplified.cpp:133]   --->   Operation 119 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i32 %add_ln130_7" [../simplified.cpp:133]   --->   Operation 120 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i32 %add_ln129_8" [../simplified.cpp:133]   --->   Operation 121 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i32 %add_ln130_8" [../simplified.cpp:133]   --->   Operation 122 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i32 %add_ln129_9" [../simplified.cpp:133]   --->   Operation 123 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i32 %add_ln130_9" [../simplified.cpp:133]   --->   Operation 124 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i32 %add_ln129_10" [../simplified.cpp:133]   --->   Operation 125 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i32 %add_ln130_10" [../simplified.cpp:133]   --->   Operation 126 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i32 %add_ln129_11" [../simplified.cpp:133]   --->   Operation 127 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i32 %add_ln130_11" [../simplified.cpp:133]   --->   Operation 128 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i32 %add_ln129_12" [../simplified.cpp:133]   --->   Operation 129 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i32 %add_ln130_12" [../simplified.cpp:133]   --->   Operation 130 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i32 %add_ln129_13" [../simplified.cpp:133]   --->   Operation 131 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i32 %add_ln130_13" [../simplified.cpp:133]   --->   Operation 132 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i32 %add_ln129_14" [../simplified.cpp:133]   --->   Operation 133 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i32 %add_ln130_14" [../simplified.cpp:133]   --->   Operation 134 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i32 %add_ln129_15" [../simplified.cpp:133]   --->   Operation 135 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i32 %add_ln130_15" [../simplified.cpp:133]   --->   Operation 136 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln133 = ret i1024 %mrv_30" [../simplified.cpp:133]   --->   Operation 137 'ret' 'ret_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.97ns
The critical path consists of the following:
	wire read on port 'inputNode_offset' [66]  (0 ns)
	'mux' operation ('tmp', ../simplified.cpp:129) [133]  (0.823 ns)
	'add' operation ('halfLaplacian[0][0]', ../simplified.cpp:129) [134]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
