// Seed: 2971349851
module module_0 (
    input tri0 id_0
    , id_2
);
  always_ff begin : LABEL_0
    id_2 <= id_2;
    @(posedge -1) @(-1) assert (-1);
    id_2 <= 1 < id_0;
    id_2 <= id_0;
  end
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input tri1 id_7,
    output wand id_8,
    input uwire id_9,
    input uwire id_10
);
  wire id_12;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_2 = 0;
endmodule
