{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"1.16629",
   "Default View_TopLeft":"5983,1881",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -690 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -690 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -690 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -690 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -690 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 25670 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 25670 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -690 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -690 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 25670 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 25670 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 25670 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 25670 -y 60 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 25670 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 25670 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 25670 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -690 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -690 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 25670 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 25670 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 25670 -y 0 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 25670 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 25670 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -350 -y 442 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 1770 -y 3794 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 1770 -y -802 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -350 -y 1184 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 1770 -y -1272 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 6066 -y 1612 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 25459 -y 260 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -x 6066 -y -230 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_5 -pg 1 -lvl 2 -x 6946 -y 2586 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_2 -pg 1 -lvl 2 -x 6946 -y 1882 -defaultsOSRD
preplace inst feedback_and_generation|CH1_mult2 -pg 1 -lvl 2 -x 6946 -y 1706 -defaultsOSRD
preplace inst feedback_and_generation|ch1_output_dac_mem_split -pg 1 -lvl 4 -x 8206 -y 2282 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_4 -pg 1 -lvl 2 -x 6946 -y 2336 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_3 -pg 1 -lvl 2 -x 6946 -y 2106 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_1 -pg 1 -lvl 2 -x 6946 -y 1486 -defaultsOSRD
preplace inst feedback_and_generation|CBC_0 -pg 1 -lvl 1 -x 6276 -y 2242 -defaultsOSRD
preplace inst feedback_and_generation|feedback_combined_0 -pg 1 -lvl 3 -x 7866 -y 2272 -defaultsOSRD
preplace inst feedback_and_generation|CH2_multiplier_breakout -pg 1 -lvl 1 -x 6276 -y 2572 -defaultsOSRD
preplace inst feedback_and_generation|CH1_multiplier_breakout -pg 1 -lvl 1 -x 6276 -y 1952 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_1|bus_multiplexer_comb1 -pg 1 -lvl 1 -x 7066 -y 1516 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_1|Shared_mult1 -pg 1 -lvl 2 -x 7366 -y 1506 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -670J 450n
preplace netloc adc_clk_n_i_1 1 0 1 -660J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -130 2532 N
preplace netloc slice_0_dout 1 2 1 2100J -802n
preplace netloc slice_3_dout 1 1 2 -90 -542 1960
preplace netloc pll_0_clk_out1 1 0 4 -640 1264 -150 -220 2170 240 N
preplace netloc slice_1_dout 1 1 2 -100 -552 1930J
preplace netloc const_0_dout 1 0 3 -640 -1042 N -1042 1930
preplace netloc feedback_combined_0_trig_out 1 3 2 8530 140 25580
preplace netloc adc_dat_a_i_1 1 0 1 -670J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -660J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -110 472 N 472 N 472 25620
preplace netloc Reg_Brakeout_dout4 1 2 1 2050J -842n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 25640 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 25590 60n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 25620 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 25650 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 25610 80n
preplace netloc Core_locked 1 1 3 NJ 462 NJ 462 8570
preplace netloc Core_clk_out2 1 1 3 -140J 442 NJ 442 8540
preplace netloc Core_clk_out3 1 1 3 -120J 452 NJ 452 8560
preplace netloc sts_data_1 1 1 2 -80 -532 1950J
preplace netloc Memory_IO_sts_data1 1 1 2 -80 -562 1940
preplace netloc Reg_Brakeout_Dout9 1 2 1 2030J -682n
preplace netloc Reg_Brakeout_Dout 1 2 1 2040J -722n
preplace netloc Memory_IO_cfg_data 1 1 2 -70 -572 1970
preplace netloc polynomial_target_1 1 2 1 1980 -642n
preplace netloc input_select2_1 1 2 1 1990 -662n
preplace netloc input_select1_1 1 2 1 2000 -702n
preplace netloc input_select_1 1 2 1 2010 -742n
preplace netloc continuous_output_in_1 1 2 1 2020 -782n
preplace netloc Reg_Brakeout_Dout15 1 2 1 2060 -622n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 2220 -340 8500
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -170 422n
preplace netloc S_AXIS_CFG2_1 1 2 1 2140 -942n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 2070 -922n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -180 -1292n
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 2080 -962n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 2190 -1222n
preplace netloc S_AXIS_RNG2_1 1 2 1 2090 -902n
preplace netloc writer_0_M_AXI 1 0 3 -650 1274 N 1274 1930
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 2210 -1342n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 2130J -1302n
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 8550 220n
preplace netloc S_AXIS_ADC2_1 1 2 1 2120 -1282n
preplace netloc ps_0_DDR 1 1 4 -190 220 N 220 8510 150 25630
preplace netloc conv_0_M_AXIS 1 1 3 -70 -350 N -350 8510
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 2200 -1322n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 2150J -1242n
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 2180 -1202n
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 2160J -1262n
preplace netloc S_AXIS_CFG_1 1 2 1 2110 -982n
preplace netloc ps_0_FIXED_IO 1 1 4 -170 230 N 230 8520 160 25600
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -160 402n
preplace netloc feedback_and_generation|pll_0_clk_out1 1 0 4 6046 1812 6666 2706 7626 2052 8046J
preplace netloc feedback_and_generation|Net1 1 0 3 5986 2412 6636J 2446 7606
preplace netloc feedback_and_generation|trig_in_1 1 0 1 6086 1982n
preplace netloc feedback_and_generation|sel_1 1 0 3 5966 1802 6656 2716 7656
preplace netloc feedback_and_generation|CBC_0_OP8 1 1 1 6596 2292n
preplace netloc feedback_and_generation|CBC_0_OP7 1 1 1 6626 2272n
preplace netloc feedback_and_generation|CBC_0_OP4 1 1 1 6536 1872n
preplace netloc feedback_and_generation|CBC_0_OP3 1 1 1 6516 1832n
preplace netloc feedback_and_generation|polynomial_target_1 1 0 1 6076 2292n
preplace netloc feedback_and_generation|input_select2_1 1 0 1 6066 2272n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP2 1 1 1 6576 2532n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP1 1 1 1 6586 2512n
preplace netloc feedback_and_generation|input_select1_1 1 0 1 5956 2492n
preplace netloc feedback_and_generation|CH1_OP4 1 1 1 6506 1892n
preplace netloc feedback_and_generation|CH1_OP3 1 1 1 6486 1852n
preplace netloc feedback_and_generation|input_select_1 1 0 1 6056 2002n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP6 1 1 1 6496 1726n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP5 1 1 1 6476 1706n
preplace netloc feedback_and_generation|rst_0_peripheral_aresetn 1 0 4 6096J 2422 6616J 2472 7586J 2492 8046
preplace netloc feedback_and_generation|feedback_combined_0_trig_out 1 3 2 8036 2362 NJ
preplace netloc feedback_and_generation|CBC_OFFSET 1 1 2 6636 2226 7576J
preplace netloc feedback_and_generation|continuous_output_in_1 1 0 3 6106J 2432 6606J 2456 7596
preplace netloc feedback_and_generation|CBC_trigger_out 1 1 2 6546 2206 7576J
preplace netloc feedback_and_generation|multiplier_breakout_0_trigger_out 1 1 2 6526J 1982 7686
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP6 1 1 1 6646 2346n
preplace netloc feedback_and_generation|CBC_0_OP6 1 1 1 6686 2252n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP5 1 1 1 6566 2306n
preplace netloc feedback_and_generation|CBC_0_OP5 1 1 1 6616 2232n
preplace netloc feedback_and_generation|CH2_OP4 1 1 1 6556 2116n
preplace netloc feedback_and_generation|CBC_0_OP10 1 1 1 6676 2096n
preplace netloc feedback_and_generation|CH2_OP3 1 1 1 6486 2076n
preplace netloc feedback_and_generation|CBC_0_OP9 1 1 1 6496 2056n
preplace netloc feedback_and_generation|CH1_OP2 1 1 1 6446 1536n
preplace netloc feedback_and_generation|CBC_0_OP2 1 1 1 6466 1516n
preplace netloc feedback_and_generation|CH1_OP1 1 1 1 6436 1496n
preplace netloc feedback_and_generation|CBC_0_OP1 1 1 1 6456 1476n
preplace netloc feedback_and_generation|Shared_mult_1_P 1 2 1 7666 1506n
preplace netloc feedback_and_generation|Shared_mult_2_P 1 2 1 7646 1882n
preplace netloc feedback_and_generation|Shared_mult_3_P 1 2 1 7586 2106n
preplace netloc feedback_and_generation|Shared_mult_4_P 1 2 1 7576 2336n
preplace netloc feedback_and_generation|Shared_mult_5_P 1 2 1 7696 2432n
preplace netloc feedback_and_generation|CH1_mult2_P 1 2 1 7696 1706n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OFFSET 1 1 2 6466 2686 7686J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OFFSET 1 1 2 6526 1996 7636J
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP7 1 1 2 6556 2696 7676J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OP7 1 1 2 6696 2436 7616J
preplace netloc feedback_and_generation|feedback_combined_0_M_AXIS 1 3 1 N 2262
preplace netloc feedback_and_generation|Conn4 1 0 1 5986 1902n
preplace netloc feedback_and_generation|S_AXIS_RNG2_1 1 0 1 6036 2212n
preplace netloc feedback_and_generation|Conn9 1 0 1 6026 2172n
preplace netloc feedback_and_generation|S_AXIS_RNG1_1 1 0 1 5996 1942n
preplace netloc feedback_and_generation|Conn3 1 0 1 5976 1882n
preplace netloc feedback_and_generation|Conn6 1 0 1 6006 2272n
preplace netloc feedback_and_generation|Conn7 1 0 1 6016 2252n
preplace netloc feedback_and_generation|Conn5 1 4 1 8366 2252n
preplace netloc feedback_and_generation|S_AXIS_CFG1_1 1 0 1 5956 1922n
preplace netloc feedback_and_generation|S_AXIS_CFG_1 1 0 1 6026 2232n
preplace netloc feedback_and_generation|Conn10 1 0 1 6076 2152n
preplace netloc feedback_and_generation|Conn8 1 0 1 6036 2172n
preplace netloc feedback_and_generation|Conn1 1 4 1 N 2272
preplace netloc feedback_and_generation|Shared_mult_1|bus_multiplexer_comb_4_mult_output_A 1 1 1 N 1506
preplace netloc feedback_and_generation|Shared_mult_1|bus_multiplexer_comb_4_mult_output_B 1 1 1 N 1526
preplace netloc feedback_and_generation|Shared_mult_1|CBC_0_OP1 1 0 1 N 1476
preplace netloc feedback_and_generation|Shared_mult_1|CH1_OP1 1 0 1 N 1496
preplace netloc feedback_and_generation|Shared_mult_1|CBC_0_OP2 1 0 1 N 1516
preplace netloc feedback_and_generation|Shared_mult_1|CH1_OP2 1 0 1 N 1536
preplace netloc feedback_and_generation|Shared_mult_1|sel_1 1 0 1 N 1556
preplace netloc feedback_and_generation|Shared_mult_1|pll_0_clk_out1 1 0 2 6866J 1416 7266
preplace netloc feedback_and_generation|Shared_mult_1|CH1_mult1_P 1 2 1 N 1506
levelinfo -pg 1 -690 -350 1770 6066 25459 25670
levelinfo -hier feedback_and_generation * 6276 6946 7866 8206 *
levelinfo -hier feedback_and_generation|Shared_mult_1 * 7066 7366 *
pagesize -pg 1 -db -bbox -sgen -870 -19800 25840 3940
pagesize -hier feedback_and_generation -db -bbox -sgen 5926 1372 8396 2732
pagesize -hier feedback_and_generation|Shared_mult_1 -db -bbox -sgen 6836 1406 7496 1616
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
