
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. MPFS_ICICLE_KIT_BASE_DESIGN, 3266, 6705, 1718, 0, 4, 0, 45, 6, 148
.	. CLOCKS_AND_RESETS, 16, 1, 0, 0, 0, 0, 0, 5, 0
.	.	. CORERESET, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CORERESET_CORERESET_0_CORERESET_PF, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	.	. INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_CCC_C0, 0, 0, 0, 0, 0, 0, 0, 4, 0
.	.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 4, 0
.	. FIC_0_PERIPHERALS, 3250, 6699, 1718, 0, 4, 0, 45, 1, 0
.	.	. Core_Poly_Z3, 1277, 4315, 1387, 0, 4, 0, 38, 0, 0
.	.	.	. address_generator_shuffling, 77, 345, 62, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_3s_0, 6, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_4s, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_7s, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_8s_3s_0, 21, 1, 1, 0, 0, 0, 0, 0, 0
.	.	.	.	. shuffle_rom, 0, 149, 40, 0, 0, 0, 0, 0, 0
.	.	.	. conflict_free_memory_map, 28, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	. poly_mul_12s_767s_2385s, 475, 2650, 581, 0, 4, 0, 0, 0, 0
.	.	.	.	. add_rd_12s, 0, 80, 25, 0, 0, 0, 0, 0, 0
.	.	.	.	. add_rd_12s_0, 0, 38, 37, 0, 0, 0, 0, 0, 0
.	.	.	.	. add_rd_12s_1, 0, 61, 37, 0, 0, 0, 0, 0, 0
.	.	.	.	. add_rd_12s_2, 0, 32, 37, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_3s_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_4s_0, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_12s, 0, 0, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_12s_0, 0, 0, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_12s_3, 0, 0, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_12s_4, 0, 0, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_rd_12s, 24, 18, 62, 0, 1, 0, 0, 0, 0
.	.	.	.	. mult_rd_12s_0, 24, 23, 62, 0, 1, 0, 0, 0, 0
.	.	.	.	. mult_rd_12s_1, 24, 17, 62, 0, 1, 0, 0, 0, 0
.	.	.	.	. mult_rd_12s_2, 24, 10, 64, 0, 1, 0, 0, 0, 0
.	.	.	.	. sub_rd_12s, 0, 14, 24, 0, 0, 0, 0, 0, 0
.	.	.	.	. sub_rd_12s_0, 0, 12, 24, 0, 0, 0, 0, 0, 0
.	.	.	.	. sub_rd_12s_1, 0, 30, 24, 0, 0, 0, 0, 0, 0
.	.	.	.	. sub_rd_12s_2, 0, 0, 24, 0, 0, 0, 0, 0, 0
.	.	.	.	. tf0_ROM, 12, 81, 12, 0, 0, 0, 0, 0, 0
.	.	.	.	. tf1_ROM, 24, 1114, 14, 0, 0, 0, 0, 0, 0
.	.	.	. poly_ram_5s_32s_24s_Core_Poly_Z3_1, 101, 397, 232, 0, 0, 0, 11, 0, 0
.	.	.	.	. arbiter, 0, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_3s_Z2, 60, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_7s_Z1, 3, 5, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. network_bank_in_5s_1, 0, 40, 40, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_in_24s_1, 8, 309, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_out_24s_1, 27, 21, 192, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. delay_8s_3s, 24, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. delay_8s_7s, 3, 5, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s_0, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s_1, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s_2, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	. poly_ram_5s_32s_24s_Core_Poly_Z3_1_0, 90, 359, 232, 0, 0, 0, 11, 0, 0
.	.	.	.	. delay_3s_Z2_0, 60, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_7s_Z1_0, 3, 5, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. network_bank_in_5s_1_0, 0, 40, 40, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_in_24s_1_0, 0, 293, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_out_24s_1_0, 27, 21, 192, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. delay_8s_3s_1, 24, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. delay_8s_7s_0, 3, 5, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s_3, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s_4, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s_5, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. poly_bank_5s_32s_24s_6, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	. polyvec_ram_8s_256s_12s, 0, 16, 96, 0, 0, 0, 16, 0, 0
.	.	. FIC0_INITIATOR, 1973, 2384, 331, 0, 0, 0, 7, 1, 0
.	.	.	. COREAXI4INTERCONNECT_Z5, 1973, 2384, 331, 0, 0, 0, 7, 1, 0
.	.	.	.	. caxi4interconnect_MasterConvertor_Z8, 512, 271, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s, 512, 271, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_11s_0_1_3_2, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_76s_0_1_3_2, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_0, 120, 63, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_2, 120, 63, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_82s_0_1_3_2, 106, 56, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z13, 1459, 2113, 331, 0, 0, 0, 7, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0, 498, 281, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_12s_0_1_3_0, 18, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_1, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_0, 114, 65, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_2, 112, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_83s_0_1_3_0, 106, 59, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvDataWidthConverter_Z9, 961, 1832, 331, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0, 961, 1832, 331, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s, 489, 966, 162, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1, 143, 352, 94, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s, 65, 45, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_1, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s, 113, 154, 33, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_2, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s, 152, 375, 29, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1, 16, 40, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1, 16, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_writeWidthConv_Z10, 472, 866, 169, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1, 149, 389, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s, 46, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s, 106, 172, 36, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_0, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s, 129, 180, 41, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_brespCtrl_1s_9s, 10, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s, 16, 40, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0, 16, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0, 16, 41, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13, 16, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0, 0, 1, 0, 0, 0, 0, 3, 0, 0
.	. MSS_WRAPPER, 0, 2, 0, 0, 0, 0, 0, 0, 114
.	.	. ICICLE_MSS, 0, 2, 0, 0, 0, 0, 0, 0, 93