

================================================================
== Vivado HLS Report for 'A_IO_L1_in_0_3_s'
================================================================
* Date:           Sat Jun 19 18:25:53 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150| 0.500 us | 0.500 us |  150|  150|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      135|      135|        15|          -|          -|     9|    no    |
        | + Loop 1.1  |       12|       12|         2|          1|          1|    12|    yes   |
        | + Loop 1.2  |       12|       12|         2|          1|          1|    12|    yes   |
        |- Loop 2     |       12|       12|         2|          1|          1|    12|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       93|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|       65|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      176|    -|
|Register             |        -|      -|      425|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      425|      334|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |kernel0_mux_124_32_1_1_U23  |kernel0_mux_124_32_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c1_V_fu_208_p2                    |     +    |      0|  0|   6|           4|           1|
    |c2_V_13_fu_202_p2                 |     +    |      0|  0|   6|           4|           1|
    |c2_V_14_fu_220_p2                 |     +    |      0|  0|   6|           4|           1|
    |c2_V_fu_292_p2                    |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln115_fu_184_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln879_fu_190_p2              |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln899_15_fu_214_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_16_fu_196_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_fu_286_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  93|          51|          37|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  41|          8|    1|          8|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_p_02_0_i_phi_fu_176_p4   |   9|          2|    4|          8|
    |ap_phi_mux_p_050_0_i_phi_fu_164_p4  |   9|          2|    4|          8|
    |fifo_A_in_V_blk_n                   |   9|          2|    1|          2|
    |fifo_A_local_out_V_blk_n            |   9|          2|    1|          2|
    |fifo_A_out_V_blk_n                  |   9|          2|    1|          2|
    |p_02_0_i_reg_172                    |   9|          2|    4|          8|
    |p_039_0_i_reg_149                   |   9|          2|    4|          8|
    |p_04_0_i_reg_137                    |   9|          2|    4|          8|
    |p_050_0_i_reg_160                   |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 176|         37|   32|         73|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |c2_V_14_reg_463          |   4|   0|    4|          0|
    |c2_V_reg_472             |   4|   0|    4|          0|
    |icmp_ln899_15_reg_459    |   1|   0|    1|          0|
    |icmp_ln899_16_reg_445    |   1|   0|    1|          0|
    |icmp_ln899_reg_468       |   1|   0|    1|          0|
    |p_02_0_i_reg_172         |   4|   0|    4|          0|
    |p_039_0_i_reg_149        |   4|   0|    4|          0|
    |p_04_0_i_reg_137         |   4|   0|    4|          0|
    |p_050_0_i_reg_160        |   4|   0|    4|          0|
    |tmp_1324_fu_72           |  32|   0|   32|          0|
    |tmp_1325_fu_76           |  32|   0|   32|          0|
    |tmp_1326_fu_80           |  32|   0|   32|          0|
    |tmp_1327_fu_84           |  32|   0|   32|          0|
    |tmp_1328_fu_88           |  32|   0|   32|          0|
    |tmp_1329_fu_92           |  32|   0|   32|          0|
    |tmp_1330_fu_96           |  32|   0|   32|          0|
    |tmp_1331_fu_100          |  32|   0|   32|          0|
    |tmp_1332_fu_104          |  32|   0|   32|          0|
    |tmp_1333_fu_108          |  32|   0|   32|          0|
    |tmp_1334_fu_112          |  32|   0|   32|          0|
    |tmp_fu_68                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 425|   0|  425|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 3>  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 3>  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 3>  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 3>  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 3>  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 3>  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 3>  | return value |
|fifo_A_in_V_dout           |  in |   32|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_read           | out |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_out_V_din           | out |   32|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_write         | out |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

