diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,65 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_dram.h
+  @brief  
+
+  fm stands for: first megabyte.
+
+  THE CODE USING THESE SYMBOLS ASSUMES THAT THE END BOUNDARY OF AN
+  ENTITY IS THE START BOUNDARY OF THE NEXT ENTITY
+  
+  htoinc.pl emhwlib_dram.h emhwlib_dram.inc
+  
+  @author Emmanuel Michon
+  @date   2004-07-26
+*/
+
+#ifndef __EMHWLIB_DRAM_H__
+#define __EMHWLIB_DRAM_H__
+
+#if EM86XX_CHIP>=EM86XX_CHIPID_TANGO2
+#include "emhwlib_dram_tango2.h"
+#else
+#include "emhwlib_dram_others.h"
+#endif
+
+#define MEMCFG_SIGNATURE	0x6766636d // `m' `c' `f' `g'
+
+#ifndef __ASSEMBLY__
+
+/* This is the memory map data structure, the size is 64 bytes */
+typedef struct {
+	unsigned int signature;                                                           // ...fc0
+	unsigned int dram0_size;            /* The size of DRAM0 */
+	unsigned int dram1_size;            /* The size of DRAM1 */
+	unsigned int dram2_size;            /* The size of DRAM2 */
+	unsigned int dram0_removable_topreserved;     /* The size of top reserved in DRAM0   ...fd0 */
+	unsigned int dram1_removable_topreserved;     /* The size of top reserved in DRAM1 */
+	unsigned int dram0_top_removable_area;    /* for special use such as splash screen */ 
+	                                          /* users can use set and get properties on the memory reserved by this variable */
+	unsigned int dram0_fixed_topreserved;     /* The size of top reserved in DRAM0 */
+	unsigned int dram1_fixed_topreserved;     /* The size of top reserved in DRAM1       ...fe0 */
+	unsigned int dram2_fixed_topreserved;     /* The size of top reserved in DRAM2 */
+	unsigned int kernel_end;            /* The end offset of kernel */
+	unsigned int checksum;		    /* The checksum */
+#if EM86XX_CHIP>=EM86XX_CHIPID_TANGO2
+	unsigned int dram1_kernel_end;	    /* The end offset of kernel used data in second dram */
+	unsigned int curtainA0;                                                      
+	unsigned int curtainB0;
+	unsigned int curtainC;
+#else
+	unsigned int reserved[4];           /* Reserved for extension */
+#endif
+} memcfg_t;
+
+#endif /* __ASSEMBLY__ */
+
+#endif // __EMHWLIB_DRAM_H__
+ 
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_others.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_others.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_others.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_others.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,37 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_dram_others.h
+  @brief  
+
+  Addresses appear in increasing order. It is assumed
+  that computing FM_IRQHANDLER_STACKTOP_USR-FM_IRQHANDLER_CODE
+  is a proper way to access the max usable size for
+  FM_IRQHANDLER_CODE.
+
+  @author Emmanuel Michon
+  @date   2005-04-11
+*/
+
+#ifndef __EMHWLIB_DRAM_OTHERS_H__
+#define __EMHWLIB_DRAM_OTHERS_H__
+
+#define FM_MEMCFG                  0x00000fc0
+#define FM_IRQHANDLER_API          0x00001000
+#define FM_IRQHANDLER_CODE         0x00011000
+#define FM_IRQHANDLER_STACKTOP_USR 0x00040000 /* defined, but never used */
+#define FM_IRQHANDLER_STACKTOP_IRQ 0x00048000
+#define FM_IRQHANDLER_STACKTOP_FIQ 0x00050000
+#define FM_STACKTOP_SVC            0x00058000
+#define FM_DRM			   0x00058000
+#define FM_GNET			   0x00058000 /* incompatible with DRM */
+#define FM_BOOTLOADER_CODE         0x00060000
+#define FM_RESERVED                0x00080000 /* The size reserved */
+
+#endif // __EMHWLIB_DRAM_OTHERS_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_others.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_others.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_others.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_others.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,25 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/emhwlib_dram_others.inc (generated from emhwlib/include/emhwlib_dram_others.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+FM_MEMCFG=0xfc0
+FM_IRQHANDLER_API=0x1000
+FM_IRQHANDLER_CODE=0x11000
+FM_IRQHANDLER_STACKTOP_USR=0x40000
+FM_IRQHANDLER_STACKTOP_IRQ=0x48000
+FM_IRQHANDLER_STACKTOP_FIQ=0x50000
+FM_STACKTOP_SVC=0x58000
+FM_DRM=0x58000
+FM_GNET=0x58000
+FM_BOOTLOADER_CODE=0x60000
+FM_RESERVED=0x80000
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_tango2.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_tango2.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_tango2.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_tango2.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,52 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_dram_tango2.h
+  @brief  
+
+  Addresses appear in increasing order. It is assumed that computing
+  FM_Y-FM_X is a proper way to access the max usable size for FM_X.
+
+  See SMP8630 software spec 3.3
+
+  @author Emmanuel Michon, YH Lin, Julien Soulier
+  @date   2005-04-06
+*/
+
+#ifndef __EMHWLIB_DRAM_TANGO2_H__
+#define __EMHWLIB_DRAM_TANGO2_H__
+
+/* Spec 3.3.5: stage (S4) [fully functional player memory map] */
+#define FM_GNET                    0x00000000
+#define FM_SCRATCH                 0x00000f08 /* 184 bytes */
+#define FM_MEMCFG                  0x00000fc0
+#define FM_IRQHANDLER_API          0x00001000
+#define FM_XTASK_API               0x00009e00 /* 512 bytes */
+#define FM_XOSDBG                  0x0000a000
+#define FM_XTASK1DBG               0x0000c000
+#define FM_XTASK2DBG               0x0000d000
+#define FM_XTASK3DBG               0x0000e000
+#define FM_XTASK4DBG               0x0000f000
+#define FM_SCRATCH2                0x00010000
+#define FM_DRAMCALIBRATION         0x0001f000
+#define FM_RESERVED                0x00020000
+
+/*
+  Spec 3.3.5: stage (S0) [bootstrap memory map]
+
+  Because you will use zboot/yamon to download linux/CE
+  at start of DRAM, the former are away from beginning.
+*/
+#define FM_ZBOOT                   0x01000000
+#define FM_YAMON_text_ram          0x01000000
+#define FM_YAMON__ftext_init       0x01200000
+#define FM_yamon_appl__ftext       0x01210000
+#define FM_linuxmips__ftext        0x00020000
+
+#endif // __EMHWLIB_DRAM_TANGO2_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_tango2.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_tango2.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_dram_tango2.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_dram_tango2.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,32 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/emhwlib_dram_tango2.inc (generated from emhwlib/include/emhwlib_dram_tango2.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+FM_GNET=0x0
+FM_SCRATCH=0xf08
+FM_MEMCFG=0xfc0
+FM_IRQHANDLER_API=0x1000
+FM_XTASK_API=0x9e00
+FM_XOSDBG=0xa000
+FM_XTASK1DBG=0xc000
+FM_XTASK2DBG=0xd000
+FM_XTASK3DBG=0xe000
+FM_XTASK4DBG=0xf000
+FM_SCRATCH2=0x10000
+FM_DRAMCALIBRATION=0x1f000
+FM_RESERVED=0x20000
+FM_ZBOOT=0x1000000
+FM_YAMON_text_ram=0x1000000
+FM_YAMON__ftext_init=0x1200000
+FM_yamon_appl__ftext=0x1210000
+FM_linuxmips__ftext=0x20000
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram.h	2008-08-20 15:08:22.000000000 -0700
@@ -0,0 +1,46 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_lram.h
+  @brief  
+
+  Map of the localram (8KBytes)
+
+  Traditionnally the start of localram is used to setup
+  a few kilobytes bootstrap routine code+data
+  (cache init, tlb init, load something bigger to DRAM, jump there).
+
+  Fixed offsets are defined in this file as communication devices
+  between hardware blocks.
+  Even debug locations must be present here.
+
+  The bootstrap routine is expected to preserve these and setup
+  its stack under LR_STACKTOP.
+
+  Keep addresses increasing in this file.
+
+  See emhwlib_resources_shared.h how some resources bw. 0 and 0x100 are used already
+  only when uCLinux is up with irq handler running
+
+  @author Emmanuel Michon
+  @date   2005-03-17
+*/
+
+#ifndef __EMHWLIB_LRAM_H__
+#define __EMHWLIB_LRAM_H__
+
+#if (EM86XX_CHIP<EM86XX_CHIPID_TANGO3)
+#include "emhwlib_lram_others.h"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO3)
+#include "emhwlib_lram_tango3.h"
+#else
+#error EM86XX_CHIP is not set in RMCFLAGS: refer to rmdef/rmem86xxid.h. 
+#endif
+
+#endif // __EMHWLIB_LRAM_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram.inc	2008-08-20 15:08:22.000000000 -0700
@@ -0,0 +1,41 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/emhwlib_lram.inc (generated from emhwlib_hal/include/emhwlib_lram.h)
+#*
+#* Copyright (c) Sigma Designs, Inc. 2003.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+LR_VSYNC_STRUCT=0x200
+LR_VSYNC_CODE=0xa00
+LR_VSYNC_END=0x1200
+LR_STACKTOP=0x1800
+LR_PCI_INTERRUPT_ENABLE=0x19ac
+LR_HOST_INTERRUPT_STATUS=0x19b0
+LR_DRAM_DMA_SUSPEND=0x19b4
+LR_SUSPEND_ACK_MPEG0=0x19b8
+LR_SUSPEND_ACK_MPEG1=0x19bc
+LR_SUSPEND_ACK_AUDIO0=0x19c0
+LR_SUSPEND_ACK_AUDIO1=0x19c4
+LR_SUSPEND_ACK_DEMUX=0x19c8
+LR_SUSPEND_ACK_IH=0x19cc
+LR_HB_IH=0x19d0
+LR_HB_HOST=0x19d4
+LR_HB_CPU=0x19d8
+LR_HB_MPEG0=0x19dc
+LR_HB_MPEG1=0x19e0
+LR_HB_AUDIO0=0x19e4
+LR_HB_AUDIO1=0x19e8
+LR_HB_DEMUX=0x19ec
+LR_HB_XPU=0x19f0
+LR_HB_VSYNC=0x19f4
+LR_SW_VAL_VSYNC_COUNT=0x19f8
+LR_SW_VAL_PIXEL_ADDR=0x19fc
+LR_XENV2_RW=0x1a00
+LR_XENV2_RO=0x1d00
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_others.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_others.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_others.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_others.h	2008-08-20 15:08:22.000000000 -0700
@@ -0,0 +1,106 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_lram_others.h
+  @brief  
+
+  Map of the localram (8KBytes)
+
+  Traditionnally the start of localram is used to setup
+  a few kilobytes bootstrap routine code+data
+  (cache init, tlb init, load something bigger to DRAM, jump there).
+
+  Fixed offsets are defined in this file as communication devices
+  between hardware blocks.
+  Even debug locations must be present here.
+
+  The bootstrap routine is expected to preserve these and setup
+  its stack under LR_STACKTOP.
+
+  Keep addresses increasing in this file.
+
+  See emhwlib_resources_shared.h how some resources bw. 0 and 0x100 are used already
+  only when uCLinux is up with irq handler running
+
+  @author Sebastien Beysserie
+  @date   2007-06-26
+*/
+
+#ifndef __EMHWLIB_LRAM_OTHERS_H__
+#define __EMHWLIB_LRAM_OTHERS_H__
+
+#define LR_CPU_IDLELOOP          0x00000000 /* CPU uses 0x80 bytes, up to 0x0080 */
+#define LR_UCLINUX_END           0x00000100
+
+#define LR_VSYNC_STRUCT          0x00000200 /* 2KB of data structures */
+#define LR_VSYNC_CODE            0x00000a00 /* 2KB of code */
+#define LR_VSYNC_END             0x00001200
+
+#define LR_STACKTOP              0x000017F4 /* in case a bootstrap routine needs a stack in local ram. Use this boundary */
+
+#define LR_PCI_INTERRUPT_ENABLE  0x000017F4
+#define LR_HOST_INTERRUPT_STATUS 0x000017F8
+#define LR_CPU_BRU_JUMP          0x000017FC /* `bootrom_ucos jump' (debug purpose) */
+
+#define LR_MU_PROFILE_STATUS     0x00001800
+
+#define LR_DRAM_DMA_SUSPEND               0x00001c8c
+#define LR_SUSPEND_ACK_MPEG0              0x00001c90
+#define LR_SUSPEND_ACK_MPEG1              0x00001c94
+#define LR_SUSPEND_ACK_AUDIO0             0x00001c98
+#define LR_SUSPEND_ACK_AUDIO1             0x00001c9c
+#define LR_SUSPEND_ACK_DEMUX0             0x00001ca0
+#define LR_SUSPEND_ACK_IH                 0x00001ca4
+
+#define LR_HB_IH                 0x00001ca8
+
+#define LR_IH_LOG_FIFO           0x00001cac /* in some cases (splash screen) find the location of the log_fifo is not that easy. Read it here. */
+
+#define LR_HB_HOST               0x00001cb0
+#define LR_HB_CPU                0x00001cb4
+#define LR_HB_MPEG0              0x00001cb8
+#define LR_HB_MPEG1              0x00001cbc
+#define LR_HB_AUDIO0             0x00001cc0
+#define LR_HB_AUDIO1             0x00001cc4
+#define LR_HB_DEMUX0             0x00001cc8
+#define LR_HB_XPU                0x00001ccc
+
+#define LR_IDMA                  0x00001cd0 /* 16bytes. Obsoletizes LR_HMMAD */
+
+#define LR_ETH_MAC_LO            0x00001ce0 /* Ethernet MAC addr low 4 bytes */
+#define LR_ETH_MAC_HI            0x00001ce4 /* Ethernet MAC addr high bytes */
+#define LR_HB_VSYNC              0x00001ce8
+ 
+#define LR_SW_VAL_VSYNC_COUNT    0x00001cec /* this location is used to count captured VSYNC */
+#define LR_SW_VAL_PIXEL_ADDR     0x00001cf0 /* this location is used to store a pixel address to write the frame count */
+
+#define LR_HMMAD                 0x00001cf4
+#define LR_KEY_ZONE              0x00001D00 /* 0x200 bytes, up to 0x1F00 */
+#define LR_YAMON_DIGITS          0x00001F00
+#define LR_XPU_DUMP              0x00001F00 /* 0x80 bytes, up to 0x1F80 */
+
+#define LR_VSYNC_PERIOD          0x00001FA0 /* 0x20 bytes, up to 0x1FC0 */
+
+#define LR_RANDOM_SEED           0x00001FC8 /* 0x08 bytes, up to 0x1FD0 */
+#define LR_LOCAL_DEBUG_PROBE     0x00001FD0 /* 0x20 bytes, up to 0x1FF0 */
+
+#define LR_XENV_LOCATION         0x00001FF0 /* Location of XENV, found by XOS */
+#define LR_GNET_MAC              0x00001FF4
+#define LR_ZBOOT_STAGE           0x00001FF8
+#define LR_XPU_STAGE             0x00001FFC
+
+/* for backward compatibility */
+#define LR_HB_DEMUX              LR_HB_DEMUX0
+#define LR_SUSPEND_ACK_DEMUX     LR_SUSPEND_ACK_DEMUX0
+
+#if (EM86XX_CHIP == EM86XX_CHIPID_TANGO2)
+#define LR_CHANNEL_INDEX         LR_GNET_MAC
+#endif
+
+#endif // __EMHWLIB_LRAM_OTHERS_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_others.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_others.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_others.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_others.inc	2008-08-20 15:08:22.000000000 -0700
@@ -0,0 +1,58 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/emhwlib_lram_others.inc (generated from emhwlib_hal/include/emhwlib_lram_others.h)
+#*
+#* Copyright (c) Sigma Designs, Inc. 2003.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+LR_CPU_IDLELOOP=0x0
+LR_UCLINUX_END=0x100
+LR_VSYNC_STRUCT=0x200
+LR_VSYNC_CODE=0xa00
+LR_VSYNC_END=0x1200
+LR_STACKTOP=0x17f4
+LR_PCI_INTERRUPT_ENABLE=0x17f4
+LR_HOST_INTERRUPT_STATUS=0x17f8
+LR_CPU_BRU_JUMP=0x17fc
+LR_MU_PROFILE_STATUS=0x1800
+LR_DRAM_DMA_SUSPEND=0x1c8c
+LR_SUSPEND_ACK_MPEG0=0x1c90
+LR_SUSPEND_ACK_MPEG1=0x1c94
+LR_SUSPEND_ACK_AUDIO0=0x1c98
+LR_SUSPEND_ACK_AUDIO1=0x1c9c
+LR_SUSPEND_ACK_DEMUX=0x1ca0
+LR_SUSPEND_ACK_IH=0x1ca4
+LR_HB_IH=0x1ca8
+LR_IH_LOG_FIFO=0x1cac
+LR_HB_HOST=0x1cb0
+LR_HB_CPU=0x1cb4
+LR_HB_MPEG0=0x1cb8
+LR_HB_MPEG1=0x1cbc
+LR_HB_AUDIO0=0x1cc0
+LR_HB_AUDIO1=0x1cc4
+LR_HB_DEMUX=0x1cc8
+LR_HB_XPU=0x1ccc
+LR_IDMA=0x1cd0
+LR_ETH_MAC_LO=0x1ce0
+LR_ETH_MAC_HI=0x1ce4
+LR_HB_VSYNC=0x1ce8
+LR_SW_VAL_VSYNC_COUNT=0x1cec
+LR_SW_VAL_PIXEL_ADDR=0x1cf0
+LR_HMMAD=0x1cf4
+LR_KEY_ZONE=0x1d00
+LR_YAMON_DIGITS=0x1f00
+LR_XPU_DUMP=0x1f00
+LR_VSYNC_PERIOD=0x1fa0
+LR_RANDOM_SEED=0x1fc8
+LR_LOCAL_DEBUG_PROBE=0x1fd0
+LR_XENV_LOCATION=0x1ff0
+LR_GNET_MAC=0x1ff4
+LR_ZBOOT_STAGE=0x1ff8
+LR_XPU_STAGE=0x1ffc
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_tango3.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_tango3.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_tango3.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_tango3.h	2008-08-20 15:08:22.000000000 -0700
@@ -0,0 +1,126 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_lram_tango3.h
+  @brief  
+
+  Map of the localram (8KBytes)
+
+  Traditionnally the start of localram is used to setup
+  a few kilobytes bootstrap routine code+data
+  (cache init, tlb init, load something bigger to DRAM, jump there).
+
+  Fixed offsets are defined in this file as communication devices
+  between hardware blocks.
+  Even debug locations must be present here.
+
+  The bootstrap routine is expected to preserve these and setup
+  its stack under LR_STACKTOP.
+
+  Keep addresses increasing in this file.
+
+  See emhwlib_resources_shared.h how some resources bw. 0 and 0x100 are used already
+  only when uCLinux is up with irq handler running
+
+  @author Sebastien Beysserie
+  @date   2007-06-26
+*/
+
+#ifndef __EMHWLIB_LRAM_TANGO3_H__
+#define __EMHWLIB_LRAM_TANGO3_H__
+
+/*
+  Leaving 2.3KB to for some startup code and stack
+  
+  as long as the value of this symbol moves only up with time, backward compatibility is ok */
+#define LR_STACKTOP              0x00000900
+
+#define LR_XOS2K_C2X             0x00000900
+#define LR_XOS2K_X2C             0x00000a00
+#define LR_XOS2K_I2X             0x00000b00
+#define LR_XOS2K_X2I             0x00000c00
+#define LR_XOS2K_END             0x00000d00
+
+#define LR_VSYNC_STRUCT          0x00000d00
+
+/*
+  shortcoming to be address with first hw releases
+
+  and garbles lram round 0x1680-0x1800
+ */
+#define LR_SHUTTLE_STACKTOP      0x00001800
+
+#define LR_VSYNC_STRUCT_END      0x00001900
+
+/*
+  range from LR_STACKTOP to the first of the below block is 
+  reserved for future use (~100 slots)
+ */
+#define LR_CPU_BOOTSEL           0x00001950 /* relying on the fact the soft reset & cpu bist does not clear lram */
+#define LR_CPU_PERF0_CTRL        0x00001954
+#define LR_CPU_PERF0_CNT         0x00001958
+#define LR_CPU_PERF1_CTRL        0x0000195c
+#define LR_CPU_PERF1_CNT         0x00001960
+#define LR_HB_AUDIO2             0x00001964 /* to check if AUDIO2 will coexist with DEMUX1 */
+#define LR_SUSPEND_ACK_AUDIO2    0x00001968
+#define LR_HB_DEMUX1             0x0000196c
+#define LR_SUSPEND_ACK_DEMUX1    0x00001970
+#define LR_VSYNC_PERIOD          0x00001974 /* 0x20 bytes */
+
+#define LR_ZBOOTXENV_LOCATION    0x00001994
+#define LR_BAT_D0                0x00001998
+#define LR_BAT_D1                0x0000199c
+
+/* rather use the http://bugs.soft.sdesigns.com/twiki/bin/view/Main/SevenSegmentDisplay if you can */
+#define LR_ZBOOT_STAGE           0x000019a0 
+
+#define LR_CHANNEL_INDEX         0x000019a4
+#define LR_HB_IPU                0x000019a8
+#define LR_PCI_INTERRUPT_ENABLE  0x000019ac
+#define LR_HOST_INTERRUPT_STATUS 0x000019b0
+#define LR_DRAM_DMA_SUSPEND      0x000019b4
+#define LR_SUSPEND_ACK_MPEG0     0x000019b8
+#define LR_SUSPEND_ACK_MPEG1     0x000019bc
+#define LR_SUSPEND_ACK_AUDIO0    0x000019c0
+#define LR_SUSPEND_ACK_AUDIO1    0x000019c4
+#define LR_SUSPEND_ACK_DEMUX0    0x000019c8
+#define LR_SUSPEND_ACK_IH        0x000019cc
+#define LR_HB_IH                 0x000019d0
+#define LR_HB_HOST               0x000019d4
+#define LR_HB_CPU                0x000019d8
+#define LR_HB_MPEG0              0x000019dc
+#define LR_HB_MPEG1              0x000019e0
+#define LR_HB_AUDIO0             0x000019e4
+#define LR_HB_AUDIO1             0x000019e8
+#define LR_HB_DEMUX0             0x000019ec
+/* empty slot here keep it so til mid2008 */
+#define LR_HB_VSYNC              0x000019f4
+#define LR_SW_VAL_VSYNC_COUNT    0x000019f8 /* this location is used to count captured VSYNC */
+#define LR_SW_VAL_PIXEL_ADDR     0x000019fc /* this location is used to store a pixel address to write the frame count */
+
+#define LR_XENV2_RW              0x00001a00 /* up to 628 bytes */
+
+#define LR_XOS_DUMP              0x00001c74 /* xtask dump --- might change */
+#define LR_XENV2_RO              0x00001d00 /* up to the end, 512 bytes. This area is written by xpu, r.o. for others */
+
+#define LR_XOS_SECOND_COUNT      0x00001f74 /* second counter */
+#define LR_XOS_SECOND_COUNT_ATX  0x00001f78 /* value of xtal cnt at last update of second counter */
+#define LR_XOS_F_SYS_HZ          0x00001f7c /* system frequency in Hz */
+#define LR_XOS_C2X_RO            0x00001f80 /* xos trusted copies of channel structures */
+#define LR_XOS_X2C_RO            0x00001fa0
+#define LR_XOS_I2X_RO            0x00001fc0
+#define LR_XOS_X2I_RO            0x00001fe0
+
+/* for backward compatibility */
+#define LR_HB_DEMUX              LR_HB_DEMUX0
+#define LR_SUSPEND_ACK_DEMUX     LR_SUSPEND_ACK_DEMUX0
+
+#define LR_HB_XPU LR_XOS_SECOND_COUNT
+
+#endif // __EMHWLIB_LRAM_TANGO3_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_tango3.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_tango3.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_lram_tango3.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_lram_tango3.inc	2008-08-20 15:08:22.000000000 -0700
@@ -0,0 +1,57 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_lram_tango3.inc (generated from emhwlib_lram_tango3.h)
+#*
+#* Copyright (c) Sigma Designs, Inc. 2003.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+LR_STACKTOP=0x900
+LR_XOS2K_C2X=0x900
+LR_XOS2K_X2C=0xa00
+LR_XOS2K_I2X=0xb00
+LR_XOS2K_X2I=0xc00
+LR_XOS2K_END=0xd00
+LR_VSYNC_STRUCT=0xd00
+LR_SHUTTLE_STACKTOP=0x1800
+LR_VSYNC_STRUCT_END=0x1900
+LR_VSYNC_PERIOD=0x1974
+LR_ZBOOTXENV_LOCATION=0x1994
+LR_BAT_D0=0x1998
+LR_BAT_D1=0x199c
+LR_BAT_D2=0x19a0
+LR_CHANNEL_INDEX=0x19a4
+LR_HB_IPU=0x19a8
+LR_PCI_INTERRUPT_ENABLE=0x19ac
+LR_HOST_INTERRUPT_STATUS=0x19b0
+LR_DRAM_DMA_SUSPEND=0x19b4
+LR_SUSPEND_ACK_MPEG0=0x19b8
+LR_SUSPEND_ACK_MPEG1=0x19bc
+LR_SUSPEND_ACK_AUDIO0=0x19c0
+LR_SUSPEND_ACK_AUDIO1=0x19c4
+LR_SUSPEND_ACK_DEMUX=0x19c8
+LR_SUSPEND_ACK_IH=0x19cc
+LR_HB_IH=0x19d0
+LR_HB_HOST=0x19d4
+LR_HB_CPU=0x19d8
+LR_HB_MPEG0=0x19dc
+LR_HB_MPEG1=0x19e0
+LR_HB_AUDIO0=0x19e4
+LR_HB_AUDIO1=0x19e8
+LR_HB_DEMUX=0x19ec
+LR_HB_XPU=0x19f0
+LR_HB_VSYNC=0x19f4
+LR_SW_VAL_VSYNC_COUNT=0x19f8
+LR_SW_VAL_PIXEL_ADDR=0x19fc
+LR_XENV2_RW=0x1a00
+LR_XENV2_RO=0x1d00
+LR_XOS_C2X_RO=0x1f80
+LR_XOS_X2C_RO=0x1fa0
+LR_XOS_I2X_RO=0x1fc0
+LR_XOS_X2I_RO=0x1fe0
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_registers_tango2.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_registers_tango2.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_registers_tango2.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_registers_tango2.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,675 @@
+/******************************************************/
+/* This file is generated automatically, DO NOT EDIT! */
+/******************************************************/
+/*
+ * ../emhwlib_hal/include/tango2/emhwlib_registers_tango2.h
+ *
+ * Copyright (C) 2001-2007 Sigma Designs, Inc. 
+ * 
+ *
+ */
+ 
+/**
+  @file ../emhwlib_hal/include/tango2/emhwlib_registers_tango2.h
+  @brief emhwlib generated file
+   
+  @author Jacques Mahe, Christian Wolff, Julien Soulier, Emmanuel Michon
+  @ingroup hwlproperties
+*/
+
+#ifndef __EMHWLIB_REGISTERS_TANGO2_H__
+#define __EMHWLIB_REGISTERS_TANGO2_H__
+
+/* SystemBlock registers */
+#define REG_BASE_system_block 0x00010000 /* width RMuint32 */
+#define SYS_clkgen0_pll 0x0000 /* width RMuint32 */
+#define SYS_clkgen0_div 0x0004 /* width RMuint32 */
+#define SYS_clkgen1_pll 0x0008 /* width RMuint32 */
+#define SYS_clkgen1_div 0x000C /* width RMuint32 */
+#define SYS_clkgen2_pll 0x0010 /* width RMuint32 */
+#define SYS_clkgen2_div 0x0014 /* width RMuint32 */
+#define SYS_clkgen3_pll 0x0018 /* width RMuint32 */
+#define SYS_clkgen3_div 0x001C /* width RMuint32 */
+#define SYS_avclk_mux 0x0038 /* width RMuint32 */
+#define SYS_sysclk_mux 0x003C /* width RMuint32 */
+#define SYS_clk_cnt 0x0040 /* width RMuint32 */
+#define SYS_xtal_in_cnt 0x0048 /* width RMuint32 */
+#define DRAM_vbus_w0_cfg 0x0300 /* width RMuint32 */
+#define DRAM_vbus_w1_cfg 0x0304 /* width RMuint32 */
+#define DRAM_vbus_w2_cfg 0x0308 /* width RMuint32 */
+#define DRAM_vbus_w3_cfg 0x030c /* width RMuint32 */
+#define DRAM_vbus_r0_cfg 0x0340 /* width RMuint32 */
+#define DRAM_vbus_r1_cfg 0x0344 /* width RMuint32 */
+#define DRAM_vbus_r2_cfg 0x0348 /* width RMuint32 */
+#define DRAM_vbus_r3_cfg 0x034c /* width RMuint32 */
+#define DRAM_vbus_r4_cfg 0x0350 /* width RMuint32 */
+#define DRAM_vbus_r5_cfg 0x0354 /* width RMuint32 */
+#define DRAM_vbus_r6_cfg 0x0358 /* width RMuint32 */
+#define DRAM_vbus_r7_cfg 0x035c /* width RMuint32 */
+#define DRAM_vbus_r8_cfg 0x0360 /* width RMuint32 */
+#define DRAM_vbus_r9_cfg 0x0364 /* width RMuint32 */
+#define DRAM_vbus_r10_cfg 0x0368 /* width RMuint32 */
+#define DRAM_vbus_r11_cfg 0x036c /* width RMuint32 */
+#define DRAM_mbus_w0_cfg 0x0200 /* width RMuint32 */
+#define DRAM_mbus_w1_cfg 0x0204 /* width RMuint32 */
+#define DRAM_mbus_w2_cfg 0x0208 /* width RMuint32 */
+#define DRAM_mbus_w3_cfg 0x020c /* width RMuint32 */
+#define DRAM_mbus_w4_cfg 0x0210 /* width RMuint32 */
+#define DRAM_mbus_w5_cfg 0x0214 /* width RMuint32 */
+#define DRAM_mbus_w6_cfg 0x0218 /* width RMuint32 */
+#define DRAM_mbus_w7_cfg 0x021c /* width RMuint32 */
+#define DRAM_mbus_w8_cfg 0x0220 /* width RMuint32 */
+#define DRAM_mbus_w9_cfg 0x0224 /* width RMuint32 */
+#define DRAM_mbus_w10_cfg 0x0228 /* width RMuint32 */
+#define DRAM_mbus_r0_cfg 0x0240 /* width RMuint32 */
+#define DRAM_mbus_r1_cfg 0x0244 /* width RMuint32 */
+#define DRAM_mbus_r2_cfg 0x0248 /* width RMuint32 */
+#define DRAM_mbus_r3_cfg 0x024c /* width RMuint32 */
+#define DRAM_mbus_r4_cfg 0x0250 /* width RMuint32 */
+#define DRAM_mbus_r5_cfg 0x0254 /* width RMuint32 */
+#define DRAM_mbus_r6_cfg 0x0258 /* width RMuint32 */
+#define DRAM_mbus_r7_cfg 0x025c /* width RMuint32 */
+#define DRAM_mbus_r8_cfg 0x0260 /* width RMuint32 */
+#define DRAM_mbus_r9_cfg 0x0264 /* width RMuint32 */
+#define DRAM_mbus_r10_cfg 0x0268 /* width RMuint32 */
+#define SYS_hostclk_mux 0x0030 /* width RMuint32 */
+#define SYS_sysclk_premux 0x0034 /* width RMuint32 */
+#define SYS_rnd_cnt 0x0044 /* width RMuint32 */
+#define SYS_cnt_cfg 0x004c /* width RMuint32 */
+#define SYS_cfg_cnt0 0x0050 /* width RMuint32 */
+#define SYS_cfg_cnt1 0x0054 /* width RMuint32 */
+#define SYS_cfg_cnt2 0x0058 /* width RMuint32 */
+#define SYS_cfg_cnt3 0x005c /* width RMuint32 */
+#define SYS_cfg_cnt4 0x0060 /* width RMuint32 */
+#define SYS_cleandiv0_div 0x0080 /* width RMuint32 */
+#define SYS_cleandiv1_div 0x0088 /* width RMuint32 */
+#define SYS_cleandiv2_div 0x0090 /* width RMuint32 */
+#define SYS_cleandiv3_div 0x0098 /* width RMuint32 */
+#define SYS_cleandiv4_div 0x00a0 /* width RMuint32 */
+#define SYS_cleandiv5_div 0x00a8 /* width RMuint32 */
+#define SYS_cleandiv6_div 0x00b0 /* width RMuint32 */
+#define SYS_cleandiv7_div 0x00b8 /* width RMuint32 */
+#define SYS_cleandiv8_div 0x00c0 /* width RMuint32 */
+#define SYS_cleandiv9_div 0x00c8 /* width RMuint32 */
+#define SYS_cleandiv10_div 0x00d0 /* width RMuint32 */
+#define MARB_mid01_cfg 0x0200 /* width RMuint32 */
+#define MARB_mid21_cfg 0x0204 /* width RMuint32 */
+#define MARB_mid02_cfg 0x0208 /* width RMuint32 */
+#define MARB_mid22_cfg 0x020c /* width RMuint32 */
+#define MARB_mid04_cfg 0x0210 /* width RMuint32 */
+#define MARB_mid24_cfg 0x0214 /* width RMuint32 */
+#define MARB_mid25_cfg 0x0218 /* width RMuint32 */
+#define MARB_mid08_cfg 0x021c /* width RMuint32 */
+#define MARB_mid28_cfg 0x0220 /* width RMuint32 */
+#define MARB_mid29_cfg 0x0224 /* width RMuint32 */
+#define MARB_mid0C_cfg 0x0228 /* width RMuint32 */
+#define MARB_mid2C_cfg 0x022c /* width RMuint32 */
+#define MARB_mid10_cfg 0x0230 /* width RMuint32 */
+#define MARB_mid30_cfg 0x0234 /* width RMuint32 */
+#define MARB_mid31_cfg 0x0238 /* width RMuint32 */
+#define MARB_mid12_cfg 0x023c /* width RMuint32 */
+#define MARB_mid32_cfg 0x0240 /* width RMuint32 */
+#define VARB_mid01_cfg 0x0300 /* width RMuint32 */
+#define VARB_mid02_cfg 0x0304 /* width RMuint32 */
+#define VARB_mid21_cfg 0x0308 /* width RMuint32 */
+#define VARB_mid22_cfg 0x030c /* width RMuint32 */
+#define VARB_mid23_cfg 0x0310 /* width RMuint32 */
+#define VARB_mid24_cfg 0x0314 /* width RMuint32 */
+#define VARB_mid25_cfg 0x0318 /* width RMuint32 */
+#define VARB_mid26_cfg 0x031c /* width RMuint32 */
+#define VARB_mid27_cfg 0x0320 /* width RMuint32 */
+#define VARB_mid28_cfg 0x0324 /* width RMuint32 */
+#define VARB_mid29_cfg 0x0328 /* width RMuint32 */
+#define VARB_mid2A_cfg 0x032c /* width RMuint32 */
+#define VARB_mid10_cfg 0x0330 /* width RMuint32 */
+#define VARB_mid30_cfg 0x0334 /* width RMuint32 */
+#define VARB_mid31_cfg 0x0338 /* width RMuint32 */
+#define VARB_mid03_cfg 0x033c /* width RMuint32 */
+#define IARB_mid01_cfg 0x0400 /* width RMuint32 */
+#define IARB_mid02_cfg 0x0404 /* width RMuint32 */
+#define SYS_gpio_dir 0x0500 /* width RMuint32 */
+#define SYS_gpio_data 0x0504 /* width RMuint32 */
+#define SYS_gpio_int 0x0508 /* width RMuint32 */
+#define SYS_gpio15_pwm 0x0510 /* width RMuint32 */
+#define SYS_gpio14_pwm 0x0514 /* width RMuint32 */
+#define REG_BASE_dram_controller_0 0x00030000 /* width RMuint32 */
+#define REG_BASE_dram_controller_1 0x00040000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_0_alias 0x10000000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_0 0x10000000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_1_alias 0x20000000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_1 0x20000000 /* width RMuint32 */
+#define DRAM_dunit_cfg 0x0000 /* width RMuint32 */
+#define DRAM_dunit_delay0_ctrl 0x0004 /* width RMuint32 */
+#define DRAM_dunit_delay1_ctrl 0x0008 /* width RMuint32 */
+#define DRAM_dunit_auto_delay 0x000c /* width RMuint32 */
+#define DRAM_dunit_fall_delay0 0x0010 /* width RMuint32 */
+#define DRAM_dunit_fall_delay1 0x0014 /* width RMuint32 */
+#define DRAM_dunit_bw_lobound 0x0018 /* width RMuint32 */
+#define DRAM_dunit_bw_hibound 0x001c /* width RMuint32 */
+#define DRAM_dunit_bw_probe_cfg 0x0020 /* width RMuint32 */
+#define DRAM_dunit_bw_probe_cnt 0x0024 /* width RMuint32 */
+#define DRAM_dunit_bw_cntall 0x0028 /* width RMuint32 */
+#define DRAM_dunit_calibration_delay 0x0030 /* width RMuint32 */
+#define DRAM_dunit_calibration_rise_err 0x0034 /* width RMuint32 */
+#define DRAM_dunit_calibration_fall_err 0x0038 /* width RMuint32 */
+#define DRAM_dunit_calibration_page 0x0088 /* width RMuint32 */
+#define DRAM_dunit_flush_buffer 0x0104 /* width RMuint32 */
+#define REG_BASE_host_interface 0x00020000 /* width RMuint32 */
+#define MEM_BASE_host_interface 0x40000000 /* width RMuint32 */
+#define IDE_data 0x0000 /* width RMuint32 */
+#define IDE_error 0x0004 /* width RMuint32 */
+#define IDE_count 0x0008 /* width RMuint32 */
+#define IDE_start_sector 0x000c /* width RMuint32 */
+#define IDE_cylinder_lo 0x0010 /* width RMuint32 */
+#define IDE_cylinder_hi 0x0014 /* width RMuint32 */
+#define IDE_head_device 0x0018 /* width RMuint32 */
+#define IDE_cmd_stat 0x001c /* width RMuint32 */
+#define IDE_irq_stat 0x0218 /* width RMuint32 */
+#define IDE_cmd_stat__ 0x021c /* width RMuint32 */
+#define PB_timing0 0x0800 /* width RMuint32 */
+#define PB_timing1 0x0804 /* width RMuint32 */
+#define PB_timing2 0x0808 /* width RMuint32 */
+#define PB_timing3 0x080c /* width RMuint32 */
+#define PB_timing4 0x0810 /* width RMuint32 */
+#define PB_timing5 0x0814 /* width RMuint32 */
+#define PB_default_timing 0x0818 /* width RMuint32 */
+#define PB_use_timing0 0x081c /* width RMuint32 */
+#define PB_use_timing1 0x0820 /* width RMuint32 */
+#define PB_use_timing2 0x0824 /* width RMuint32 */
+#define PB_use_timing3 0x0828 /* width RMuint32 */
+#define PB_use_timing4 0x082c /* width RMuint32 */
+#define PB_use_timing5 0x0830 /* width RMuint32 */
+#define PB_CS_config 0x0834 /* width RMuint32 */
+#define PB_automode_start_address 0x0840 /* width RMuint32 */
+#define PB_automode_control 0x0844 /* width RMuint32 */
+#define EMHWLIB_IS_HOST 0xe000 /* width RMuint32 */
+#define HOST_REG1 0xfed0 /* width RMuint32 */
+#define HOST_REG2 0xfed4 /* width RMuint32 */
+#define READ_ADDRESS 0xfec0 /* width RMuint32 */
+#define READ_COUNTER 0xfec4 /* width RMuint32 */
+#define READ_ENABLE 0xfec8 /* width RMuint32 */
+#define REV_ORDER 0xfecc /* width RMuint32 */
+#define WRITE_ADDRESS 0xfed8 /* width RMuint32 */
+#define WRITE_COUNTER 0xfedc /* width RMuint32 */
+#define WRITE_ENABLE 0xfee0 /* width RMuint32 */
+#define BURST 0xfee4 /* width RMuint32 */
+#define PCI_TIMEOUT 0x8000 /* width RMuint32 */
+#define PCI_TIMEOUT_STATUS 0x8004 /* width RMuint32 */
+#define PCI_TIMER 0x8008 /* width RMuint32 */
+#define PCI_TIMER_TEST 0x800c /* width RMuint32 */
+#define PCI_WAKEUP 0x8010 /* width RMuint32 */
+#define PCI_REGION_0_BASE 0x9000 /* width RMuint32 */
+#define PCI_REGION_1_BASE 0x9004 /* width RMuint32 */
+#define PCI_REGION_2_BASE 0x9008 /* width RMuint32 */
+#define PCI_REGION_3_BASE 0x900c /* width RMuint32 */
+#define PCI_REGION_4_BASE 0x9010 /* width RMuint32 */
+#define PCI_REGION_5_BASE 0x9014 /* width RMuint32 */
+#define PCI_REGION_6_BASE 0x9018 /* width RMuint32 */
+#define PCI_REGION_7_BASE 0x901c /* width RMuint32 */
+#define PCI_irq_status 0x9020 /* width RMuint32 */
+#define PCI_irq_set 0x9024 /* width RMuint32 */
+#define PCI_irq_clear 0x9028 /* width RMuint32 */
+#define SBOX_FIFO_RESET 0x90a0 /* width RMuint32 */
+#define SBOX_ROUTE 0x90a8 /* width RMuint32 */
+#define output_SBOX_MBUS_W0 0x9080 /* width RMuint32 */
+#define output_SBOX_MBUS_W1 0x9084 /* width RMuint32 */
+#define output_SBOX_PCI_MASTER 0x9088 /* width RMuint32 */
+#define output_SBOX_PCI_SLAVE 0x908c /* width RMuint32 */
+#define output_SBOX_CIPHER 0x9090 /* width RMuint32 */
+#define output_SBOX_IDE_ISA 0x9094 /* width RMuint32 */
+#define output_SBOX_IDE_DVD 0x9098 /* width RMuint32 */
+#define input_keep_SBOX 0 /* width RMuint32 */
+#define input_MBUS_R0_SBOX 1 /* width RMuint32 */
+#define input_MBUS_R1_SBOX 2 /* width RMuint32 */
+#define input_PCI_MASTER_SBOX 3 /* width RMuint32 */
+#define input_PCI_SLAVE_SBOX 4 /* width RMuint32 */
+#define input_CIPHER_SBOX 5 /* width RMuint32 */
+#define input_IDE_DVD_SBOX 6 /* width RMuint32 */
+#define input_IDE_ISA_SBOX 7 /* width RMuint32 */
+#define input_SFLA_SBOX 8 /* width RMuint32 */
+#define input_unconnected_SBOX 0xf /* width RMuint32 */
+#define host_mutex0 0x9040 /* width RMuint32 */
+#define host_mutex1 0x9044 /* width RMuint32 */
+#define host_mutex2 0x9048 /* width RMuint32 */
+#define host_mutex3 0x904c /* width RMuint32 */
+#define host_mutex4 0x9050 /* width RMuint32 */
+#define host_mutex5 0x9054 /* width RMuint32 */
+#define host_mutex6 0x9058 /* width RMuint32 */
+#define host_mutex7 0x905c /* width RMuint32 */
+#define host_mutex8 0x9060 /* width RMuint32 */
+#define host_mutex9 0x9064 /* width RMuint32 */
+#define host_mutex10 0x9068 /* width RMuint32 */
+#define host_mutex11 0x906c /* width RMuint32 */
+#define host_mutex12 0x9070 /* width RMuint32 */
+#define host_mutex13 0x9074 /* width RMuint32 */
+#define host_mutex14 0x9078 /* width RMuint32 */
+#define host_mutex15 0x907c /* width RMuint32 */
+#define PCI_host_reg5 0xfe94 /* width RMuint32 */
+#define PCI_chip_is_host 0xfe90 /* width RMuint32 */
+#define IDECTRL_idesrc 0x20d0 /* width RMuint32 */
+#define IDECTRL_pri_drv1udmatim1 0x20e0 /* width RMuint32 */
+#define IDECTRL_pri_drv1udmatim2 0x20f0 /* width RMuint32 */
+#define IDECTRL_pri_idectl 0x2100 /* width RMuint32 */
+#define IDECTRL_pri_drv0tim 0x2110 /* width RMuint32 */
+#define IDECTRL_pri_drv1tim 0x2120 /* width RMuint32 */
+#define IDECTRL_idemisc 0x2130 /* width RMuint32 */
+#define IDECTRL_idestatus 0x2140 /* width RMuint32 */
+#define IDECTRL_udmactl 0x2150 /* width RMuint32 */
+#define IDECTRL_pri_drv0udmatim1 0x2160 /* width RMuint32 */
+#define IDECTRL_pri_drv0udmatim2 0x2170 /* width RMuint32 */
+#define IDECTRL_pref_st 0x2310 /* width RMuint32 */
+#define IDECTRL_pri_ctrlblock 0x2398 /* width RMuint32 */
+#define IDECTRL_pri_cmdblock 0x23c0 /* width RMuint32 */
+#define IDECTRL_bmic 0x2400 /* width RMuint32 */
+#define IDECTRL_bmis 0x2410 /* width RMuint32 */
+#define IDECTRL_bmidtp 0x2420 /* width RMuint32 */
+#define IDECTRL_ide_dmaptr 0x2780 /* width RMuint32 */
+#define IDECTRL_ide_dmalen 0x2790 /* width RMuint32 */
+#define IDECTRL_pio_prefetch_data 0x27c0 /* width RMuint32 */
+#define MEM_BASE_pfla 0x40000000 /* width RMuint32 */
+#define PB_CS0_OFFSET 0x00000000 /* width RMuint32 */
+#define PB_CS1_OFFSET 0x04000000 /* width RMuint32 */
+#define PB_CS2_OFFSET 0x08000000 /* width RMuint32 */
+#define PB_CS3_OFFSET 0x0c000000 /* width RMuint32 */
+#define ETH_gpio_dir1 0x7100 /* width RMuint32 */
+#define ETH_gpio_data1 0x7104 /* width RMuint32 */
+#define ETH_gpio_mask1 0x7108 /* width RMuint32 */
+#define ETH_gpio_dir2 0x710c /* width RMuint32 */
+#define ETH_gpio_data2 0x7110 /* width RMuint32 */
+#define PCI_host_reg1 0xfed0 /* width RMuint32 */
+#define PCI_host_reg2 0xfed4 /* width RMuint32 */
+#define PCI_host_reg3 0xfe80 /* width RMuint32 */
+#define PCI_host_reg4 0xfe84 /* width RMuint32 */
+#define PCI_pcictrl_reg1 0xfe88 /* width RMuint32 */
+#define PCI_pcictrl_reg2 0xfe8c /* width RMuint32 */
+#define PCI_pcictrl_reg3 0xfefc /* width RMuint32 */
+#define PCI_REG0 0xfee8 /* width RMuint32 */
+#define PCI_REG1 0xfeec /* width RMuint32 */
+#define PCI_REG2 0xfef0 /* width RMuint32 */
+#define PCI_REG3 0xfef4 /* width RMuint32 */
+#define PCI_CONFIG 0xfef8 /* width RMuint32 */
+#define MIF_W0_ADD 0xb000 /* width RMuint32 */
+#define MIF_W0_CNT 0xb004 /* width RMuint32 */
+#define MIF_W0_SKIP 0xb008 /* width RMuint32 */
+#define MIF_W0_CMD 0xb00c /* width RMuint32 */
+#define MIF_W1_ADD 0xb040 /* width RMuint32 */
+#define MIF_W1_CNT 0xb044 /* width RMuint32 */
+#define MIF_W1_SKIP 0xb048 /* width RMuint32 */
+#define MIF_W1_CMD 0xb04c /* width RMuint32 */
+#define MIF_R0_ADD 0xb080 /* width RMuint32 */
+#define MIF_R0_CNT 0xb084 /* width RMuint32 */
+#define MIF_R0_SKIP 0xb088 /* width RMuint32 */
+#define MIF_R0_CMD 0xb08c /* width RMuint32 */
+#define MIF_R1_ADD 0xb0c0 /* width RMuint32 */
+#define MIF_R1_CNT 0xb0c4 /* width RMuint32 */
+#define MIF_R1_SKIP 0xb0c8 /* width RMuint32 */
+#define MIF_R1_CMD 0xb0cc /* width RMuint32 */
+#define MBUS_IDLE 0 /* width RMuint32 */
+#define MBUS_LINEAR 1 /* width RMuint32 */
+#define MBUS_DOUBLE 2 /* width RMuint32 */
+#define MBUS_RECTANGLE 3 /* width RMuint32 */
+#define MBUS_VOID 4 /* width RMuint32 */
+#define MBUS_LINEAR_VOID 5 /* width RMuint32 */
+#define MBUS_DOUBLE_VOID 6 /* width RMuint32 */
+#define MBUS_RECTANGLE_VOID 7 /* width RMuint32 */
+#define MBUS_TILED 8 /* width RMuint32 */
+#define GBUS_MUTEX_XPU 0x14 /* width RMuint32 */
+#define GBUS_MUTEX_PT110 0x16 /* width RMuint32 */
+#define GBUS_MUTEX_TDMX 0x19 /* width RMuint32 */
+#define GBUS_MUTEX_AUDIO_0 0x1b /* width RMuint32 */
+#define GBUS_MUTEX_AUDIO_1 0x1c /* width RMuint32 */
+#define GBUS_MUTEX_MPEG_0 0x1d /* width RMuint32 */
+#define GBUS_MUTEX_MPEG_1 0x1e /* width RMuint32 */
+#define GBUS_MUTEX_HOST 0x1f /* width RMuint32 */
+#define GBUS_MUTEX_LOCAL 0x10 /* width RMuint32 */
+/* SystemBlock registers done */
+
+/* CPUBlock registers */
+#define REG_BASE_cpu_block 0x00060000 /* width RMuint32 */
+#define CPU_time0_load 0xc500 /* width RMuint32 */
+#define CPU_time0_value 0xc504 /* width RMuint32 */
+#define CPU_time0_ctrl 0xc508 /* width RMuint32 */
+#define CPU_time0_clr 0xc50c /* width RMuint32 */
+#define CPU_time1_load 0xc600 /* width RMuint32 */
+#define CPU_time1_value 0xc604 /* width RMuint32 */
+#define CPU_time1_ctrl 0xc608 /* width RMuint32 */
+#define CPU_time1_clr 0xc60c /* width RMuint32 */
+#define CPU_rtc_data 0xc800 /* width RMuint32 */
+#define CPU_rtc_match 0xc804 /* width RMuint32 */
+#define CPU_rtc_stat 0xc808 /* width RMuint32 */
+#define CPU_rtc_load 0xc80c /* width RMuint32 */
+#define CPU_rtc_ctrl 0xc810 /* width RMuint32 */
+#define CPU_irq_status 0xe000 /* width RMuint32 */
+#define CPU_irq_rawstat 0xe004 /* width RMuint32 */
+#define CPU_irq_enableset 0xe008 /* width RMuint32 */
+#define CPU_irq_enableclr 0xe00c /* width RMuint32 */
+#define CPU_irq_softset 0xe010 /* width RMuint32 */
+#define CPU_irq_softclr 0xe014 /* width RMuint32 */
+#define CPU_fiq_status 0xe100 /* width RMuint32 */
+#define CPU_fiq_rawstat 0xe104 /* width RMuint32 */
+#define CPU_fiq_enableset 0xe108 /* width RMuint32 */
+#define CPU_fiq_enableclr 0xe10c /* width RMuint32 */
+#define CPU_fiq_softset 0xe110 /* width RMuint32 */
+#define CPU_fiq_softclr 0xe114 /* width RMuint32 */
+#define CPU_edge_status 0xe200 /* width RMuint32 */
+#define CPU_edge_rawstat 0xe204 /* width RMuint32 */
+#define CPU_edge_config_rise 0xe208 /* width RMuint32 */
+#define CPU_edge_config_fall 0xe20c /* width RMuint32 */
+#define CPU_SOFT_INT 0x00000001 /* width RMuint32 */
+#define CPU_UART0_INT 0x00000002 /* width RMuint32 */
+#define CPU_UART1_INT 0x00000004 /* width RMuint32 */
+#define CPU_TIMER0_INT 0x00000020 /* width RMuint32 */
+#define CPU_TIMER1_INT 0x00000040 /* width RMuint32 */
+#define CPU_HOST_MBUS_W0_INT 0x00000200 /* width RMuint32 */
+#define CPU_HOST_MBUS_W1_INT 0x00000400 /* width RMuint32 */
+#define CPU_HOST_MBUS_R0_INT 0x00000800 /* width RMuint32 */
+#define CPU_HOST_MBUS_R1_INT 0x00001000 /* width RMuint32 */
+#define CPU_PCI_INTA 0x00002000 /* width RMuint32 */
+#define CPU_PCI_INTB 0x00004000 /* width RMuint32 */
+#define CPU_PCI_INTC 0x00008000 /* width RMuint32 */
+#define CPU_PCI_INTD 0x00010000 /* width RMuint32 */
+#define CPU_PCI_FAULT_INT 0x00100000 /* width RMuint32 */
+#define CPU_INFRARED_INT 0x00200000 /* width RMuint32 */
+#define CPU_SFLA_INT 0x00000010 /* width RMuint32 */
+#define CPU_DVD_INT 0x00000080 /* width RMuint32 */
+#define CPU_ETH_INT 0x00000100 /* width RMuint32 */
+#define CPU_DMAIDE_INT 0x00020000 /* width RMuint32 */
+#define CPU_IDE_INT 0x00040000 /* width RMuint32 */
+#define CPU_FRONTPANEL_INT 0x00080000 /* width RMuint32 */
+#define CPU_I2C_INT 0x00400000 /* width RMuint32 */
+#define CPU_GFX_ACCEL_INT 0x00800000 /* width RMuint32 */
+#define CPU_VSYNC0_INT 0x01000000 /* width RMuint32 */
+#define CPU_VSYNC1_INT 0x02000000 /* width RMuint32 */
+#define CPU_VSYNC2_INT 0x04000000 /* width RMuint32 */
+#define CPU_VSYNC3_INT 0x08000000 /* width RMuint32 */
+#define CPU_VSYNC4_INT 0x10000000 /* width RMuint32 */
+#define CPU_VSYNC4BKEND_INT 0x20000000 /* width RMuint32 */
+#define CPU_VSYNC5_INT 0x40000000 /* width RMuint32 */
+#define CPU_VSYNC5BKEND_INT 0x80000000 /* width RMuint32 */
+#define CPU_SMARTCARD_HI_INT 0x00000001 /* width RMuint32 */
+#define CPU_HDMI_HI_INT 0x00000002 /* width RMuint32 */
+#define CPU_HDMI_I2C_HI_INT 0x00000004 /* width RMuint32 */
+#define CPU_VBUS_W0_HI_INT 0x00000008 /* width RMuint32 */
+#define CPU_VBUS_W3_HI_INT 0x00000010 /* width RMuint32 */
+#define CPU_ETH_PHY_HI_INT 0x00000020 /* width RMuint32 */
+#define CPU_ETH_MAC_HI_INT 0x00000040 /* width RMuint32 */
+#define CPU_USB_OHCI_MAC_HI_INT 0x00000080 /* width RMuint32 */
+#define CPU_USB_EHCI_MAC_HI_INT 0x00000100 /* width RMuint32 */
+#define LOG2_CPU_SOFT_INT 0 /* width RMuint32 */
+#define LOG2_CPU_UART0_INT 1 /* width RMuint32 */
+#define LOG2_CPU_UART1_INT 2 /* width RMuint32 */
+#define LOG2_CPU_TIMER0_INT 5 /* width RMuint32 */
+#define LOG2_CPU_TIMER1_INT 6 /* width RMuint32 */
+#define LOG2_CPU_DVD_INT 7 /* width RMuint32 */
+#define LOG2_CPU_RTC_INT 8 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_W0_INT 9 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_W1_INT 10 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_R0_INT 11 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_R1_INT 12 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTA 13 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTB 14 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTC 15 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTD 16 /* width RMuint32 */
+#define LOG2_CPU_DMAIDE_INT 17 /* width RMuint32 */
+#define LOG2_CPU_IDE_INT 18 /* width RMuint32 */
+#define LOG2_CPU_FRONTPANEL_INT 19 /* width RMuint32 */
+#define LOG2_CPU_PCI_FAULT_INT 20 /* width RMuint32 */
+#define LOG2_CPU_INFRARED_INT 21 /* width RMuint32 */
+#define LOG2_CPU_I2C_INT 22 /* width RMuint32 */
+#define LOG2_CPU_GFX_ACCEL_INT 23 /* width RMuint32 */
+#define LOG2_CPU_VSYNC0_INT 24 /* width RMuint32 */
+#define LOG2_CPU_VSYNC1_INT 25 /* width RMuint32 */
+#define LOG2_CPU_VSYNC2_INT 26 /* width RMuint32 */
+#define LOG2_CPU_VSYNC3_INT 27 /* width RMuint32 */
+#define LOG2_CPU_VSYNC4_INT 28 /* width RMuint32 */
+#define LOG2_CPU_VSYNC4BKEND_INT 29 /* width RMuint32 */
+#define LOG2_CPU_VSYNC5_INT 30 /* width RMuint32 */
+#define LOG2_CPU_VSYNC5BKEND_INT 31 /* width RMuint32 */
+#define LOG2_CPU_SMARTCARD_INT 32 /* width RMuint32 */
+#define LOG2_CPU_HDMI_INT 33 /* width RMuint32 */
+#define LOG2_CPU_HDMI_I2C_INT 34 /* width RMuint32 */
+#define LOG2_CPU_VBUS_W0_INT 35 /* width RMuint32 */
+#define LOG2_CPU_VBUS_W3_INT 36 /* width RMuint32 */
+#define LOG2_CPU_ETH_PHY_INT 37 /* width RMuint32 */
+#define LOG2_CPU_ETH_MAC_INT 38 /* width RMuint32 */
+#define LOG2_CPU_USB_OHCI_INT 39 /* width RMuint32 */
+#define LOG2_CPU_USB_EHCI_INT 40 /* width RMuint32 */
+#define CPU_edge_status_hi 0xe220 /* width RMuint32 */
+#define CPU_edge_rawstat_hi 0xe224 /* width RMuint32 */
+#define CPU_edge_config_rise_hi 0xe228 /* width RMuint32 */
+#define CPU_edge_config_fall_hi 0xe22c /* width RMuint32 */
+#define CPU_irq_status_hi 0xe018 /* width RMuint32 */
+#define CPU_irq_rawstat_hi 0xe01c /* width RMuint32 */
+#define CPU_irq_enableset_hi 0xe020 /* width RMuint32 */
+#define CPU_irq_enableclr_hi 0xe024 /* width RMuint32 */
+#define CPU_fiq_status_hi 0xe118 /* width RMuint32 */
+#define CPU_fiq_rawstat_hi 0xe11c /* width RMuint32 */
+#define CPU_fiq_enableset_hi 0xe120 /* width RMuint32 */
+#define CPU_fiq_enableclr_hi 0xe124 /* width RMuint32 */
+#define CPU_iiq_status 0xe300 /* width RMuint32 */
+#define CPU_iiq_rawstat 0xe304 /* width RMuint32 */
+#define CPU_iiq_enableset 0xe308 /* width RMuint32 */
+#define CPU_iiq_enableclr 0xe30c /* width RMuint32 */
+#define CPU_iiq_softset 0xe310 /* width RMuint32 */
+#define CPU_iiq_softclr 0xe314 /* width RMuint32 */
+#define CPU_iiq_status_hi 0xe318 /* width RMuint32 */
+#define CPU_iiq_rawstat_hi 0xe31c /* width RMuint32 */
+#define CPU_iiq_enableset_hi 0xe320 /* width RMuint32 */
+#define CPU_iiq_enableclr_hi 0xe324 /* width RMuint32 */
+#define CPU_UART_GPIOMODE 0x38 /* width RMuint32 */
+#define CPU_UART_GPIODIR 0x30 /* width RMuint32 */
+#define CPU_UART_GPIODATA 0x34 /* width RMuint32 */
+#define CPU_edge_config_rise_set 0xe210 /* width RMuint32 */
+#define CPU_edge_config_rise_clr 0xe214 /* width RMuint32 */
+#define CPU_edge_config_fall_set 0xe218 /* width RMuint32 */
+#define CPU_edge_config_fall_clr 0xe21c /* width RMuint32 */
+#define CPU_edge_config_rise_set_hi 0xe230 /* width RMuint32 */
+#define CPU_edge_config_rise_clr_hi 0xe234 /* width RMuint32 */
+#define CPU_edge_config_fall_set_hi 0xe238 /* width RMuint32 */
+#define CPU_edge_config_fall_clr_hi 0xe23c /* width RMuint32 */
+#define CPU_pm_select_0 0xc900 /* width RMuint32 */
+#define CPU_pm_counter_0 0xc904 /* width RMuint32 */
+#define CPU_pm_select_1 0xc908 /* width RMuint32 */
+#define CPU_pm_counter_1 0xc90c /* width RMuint32 */
+#define CPU_remap 0xf000 /* width RMuint32 */
+#define CPU_remap1 0xf004 /* width RMuint32 */
+#define CPU_remap2 0xf008 /* width RMuint32 */
+#define CPU_remap3 0xf00c /* width RMuint32 */
+#define CPU_remap4 0xf010 /* width RMuint32 */
+#define CPU_remap_address 0x1fc00000 /* width RMuint32 */
+#define CPU_remap1_address 0 /* width RMuint32 */
+#define CPU_remap2_address 0x04000000 /* width RMuint32 */
+#define CPU_remap3_address 0x08000000 /* width RMuint32 */
+#define CPU_remap4_address 0x0c000000 /* width RMuint32 */
+#define REG_BASE_irq_handler_block 0xe0000 /* width RMuint32 */
+#define G2L_BIST_BUSY 0xffe0 /* width RMuint32 */
+#define G2L_BIST_PASS 0xffe4 /* width RMuint32 */
+#define G2L_BIST_MASK 0xffe8 /* width RMuint32 */
+#define G2L_RESET_CONTROL 0xfffc /* width RMuint32 */
+#define CPU_UART0_base 0xc100 /* width RMuint32 */
+#define CPU_UART1_base 0xc200 /* width RMuint32 */
+#define CPU_UART_RBR 0x00 /* width RMuint32 */
+#define CPU_UART_THR 0x04 /* width RMuint32 */
+#define CPU_UART_IER 0x08 /* width RMuint32 */
+#define CPU_UART_IIR 0x0c /* width RMuint32 */
+#define CPU_UART_FCR 0x10 /* width RMuint32 */
+#define CPU_UART_LCR 0x14 /* width RMuint32 */
+#define CPU_UART_MCR 0x18 /* width RMuint32 */
+#define CPU_UART_LSR 0x1c /* width RMuint32 */
+#define CPU_UART_MSR 0x20 /* width RMuint32 */
+#define CPU_UART_SCR 0x24 /* width RMuint32 */
+#define CPU_UART_CLKDIV 0x28 /* width RMuint32 */
+#define CPU_UART_CLKSEL 0x2c /* width RMuint32 */
+/* CPUBlock registers done */
+
+/* XPUBlock registers */
+#define REG_BASE_xpu_block 0x000e0000 /* width RMuint32 */
+/* XPUBlock registers done */
+
+/* IPUBlock registers */
+#define REG_BASE_ipu_block 0x000f0000 /* width RMuint32 */
+/* IPUBlock registers done */
+
+/* DisplayBlock registers */
+#define REG_BASE_display_block 0x00070000 /* width RMuint32 */
+#define PMEM_BASE_display_block 0x00300000 /* width RMuint32 */
+#define VBUS_IDLE 0x0 /* width RMuint32 */
+#define VBUS_LINEAR 0x1 /* width RMuint32 */
+#define VBUS_DOUBLE 0x2 /* width RMuint32 */
+#define VBUS_RECTANGLE 0x3 /* width RMuint32 */
+#define VBUS_DOUBLE_FIELD 0x4 /* width RMuint32 */
+#define VBUS_DOUBLE_RECTANGLE 0x5 /* width RMuint32 */
+#define VBUS_8BYTE_COLUMN 0x6 /* width RMuint32 */
+#define VBUS_VOID 0x8 /* width RMuint32 */
+#define VBUS_LINEAR_VOID 0x9 /* width RMuint32 */
+#define VBUS_DOUBLE_VOID 0xa /* width RMuint32 */
+#define VBUS_RECTANGLE_VOID 0xb /* width RMuint32 */
+#define VBUS_DOUBLE_FIELD_VOID 0xc /* width RMuint32 */
+#define VBUS_DOUBLE_RECTANGLE_VOID 0xd /* width RMuint32 */
+#define VBUS_8BYTE_COLUMN_VOID 0xe /* width RMuint32 */
+/* DisplayBlock registers done */
+
+/* DemuxEngine registers */
+#define REG_BASE_demux_engine 0x000A0000 /* width RMuint32 */
+#define MEM_BASE_demux_engine 0x00140000 /* width RMuint32 */
+#define PMEM_BASE_demux_engine 0x00140000 /* width RMuint32 */
+#define DMEM_BASE_demux_engine 0x00150000 /* width RMuint32 */
+#define REG_BASE_demux_engine_0 0x000A0000 /* width RMuint32 */
+#define MEM_BASE_demux_engine_0 0x00140000 /* width RMuint32 */
+#define PMEM_BASE_demux_engine_0 0x00140000 /* width RMuint32 */
+#define DMEM_BASE_demux_engine_0 0x00150000 /* width RMuint32 */
+#define REG_BASE_demux_engine_1 0x000b0000 /* width RMuint32 */
+#define MEM_BASE_demux_engine_1 0x00160000 /* width RMuint32 */
+#define PMEM_BASE_demux_engine_1 0x00160000 /* width RMuint32 */
+#define DMEM_BASE_demux_engine_1 0x00170000 /* width RMuint32 */
+#define TDMX_gpio_data 0x2e0c /* width RMuint32 */
+#define TDMX_gpio_dir 0x2e0d /* width RMuint32 */
+/* DemuxEngine registers done */
+
+/* MpegEngine registers */
+#define REG_BASE_mpeg_engine_0 0x00080000 /* width RMuint32 */
+#define MEM_BASE_mpeg_engine_0 0x00100000 /* width RMuint32 */
+#define PMEM_BASE_mpeg_engine_0 0x00100000 /* width RMuint32 */
+#define DMEM_BASE_mpeg_engine_0 0x00110000 /* width RMuint32 */
+#define REG_BASE_mpeg_engine_1 0x00090000 /* width RMuint32 */
+#define MEM_BASE_mpeg_engine_1 0x00120000 /* width RMuint32 */
+#define PMEM_BASE_mpeg_engine_1 0x00120000 /* width RMuint32 */
+#define DMEM_BASE_mpeg_engine_1 0x00130000 /* width RMuint32 */
+#define RBUS_offset 0x4000 /* width RMuint32 */
+/* MpegEngine registers done */
+
+/* AudioEngine registers */
+#define REG_BASE_audio_engine_0 0x000c0000 /* width RMuint32 */
+#define MEM_BASE_audio_engine_0 0x00180000 /* width RMuint32 */
+#define PMEM_BASE_audio_engine_0 0x00180000 /* width RMuint32 */
+#define DMEM_BASE_audio_engine_0 0x00190000 /* width RMuint32 */
+#define REG_BASE_audio_engine_1 0x000d0000 /* width RMuint32 */
+#define MEM_BASE_audio_engine_1 0x001a0000 /* width RMuint32 */
+#define PMEM_BASE_audio_engine_1 0x001a0000 /* width RMuint32 */
+#define DMEM_BASE_audio_engine_1 0x001b0000 /* width RMuint32 */
+#define audio_mutex0 0x3e90 /* width RMuint32 */
+#define audio_mutex1 0x3e91 /* width RMuint32 */
+#define audio_mutex2 0x3e92 /* width RMuint32 */
+#define audio_mutex3 0x3e93 /* width RMuint32 */
+#define audio_mutex4 0x3e94 /* width RMuint32 */
+#define audio_mutex5 0x3e95 /* width RMuint32 */
+#define audio_mutex6 0x3e96 /* width RMuint32 */
+#define audio_mutex7 0x3e97 /* width RMuint32 */
+/* AudioEngine registers done */
+
+/* AudioDecoder registers */
+/* AudioDecoder registers done */
+
+/* AudioCapture registers */
+/* AudioCapture registers done */
+
+/* VoipCodec registers */
+/* VoipCodec registers done */
+
+/* CRCDecoder registers */
+/* CRCDecoder registers done */
+
+/* XCRCDecoder registers */
+/* XCRCDecoder registers done */
+
+/* StreamCapture registers */
+/* StreamCapture registers done */
+
+/* RawDataTransfer registers */
+/* RawDataTransfer registers done */
+
+/* I2C registers */
+#define I2C_MASTER_CONFIG 0x80 /* width RMuint32 */
+#define I2C_MASTER_CLK_DIV 0x84 /* width RMuint32 */
+#define I2C_MASTER_DEV_ADDR 0x88 /* width RMuint32 */
+#define I2C_MASTER_ADDR 0x8c /* width RMuint32 */
+#define I2C_MASTER_DATA_OUT 0x90 /* width RMuint32 */
+#define I2C_MASTER_DATA_IN 0x94 /* width RMuint32 */
+#define I2C_MASTER_STATUS 0x98 /* width RMuint32 */
+#define I2C_MASTER_STARTXFER 0x9c /* width RMuint32 */
+#define I2C_MASTER_BYTE_CNT 0xa0 /* width RMuint32 */
+#define I2C_MASTER_INTEN 0xa4 /* width RMuint32 */
+#define I2C_MASTER_INT 0xa8 /* width RMuint32 */
+#define I2C_SLAVE_ADDR_REG 0xC0 /* width RMuint32 */
+#define I2C_SLAVE_DATAOUT 0xC4 /* width RMuint32 */
+#define I2C_SLAVE_DATAIN 0xC8 /* width RMuint32 */
+#define I2C_SLAVE_STATUS 0xCC /* width RMuint32 */
+#define I2C_SLAVE_INTEN 0xD0 /* width RMuint32 */
+#define I2C_SLAVE_INT 0xD4 /* width RMuint32 */
+#define I2C_SLAVE_BUS_HOLD 0xD8 /* width RMuint32 */
+/* I2C registers done */
+
+/* MM registers */
+/* MM registers done */
+
+/* SpuDecoder registers */
+/* SpuDecoder registers done */
+
+/* PictureTransform registers */
+/* PictureTransform registers done */
+
+/* ClosedCaptionDecoder registers */
+/* ClosedCaptionDecoder registers done */
+
+/* RTC registers */
+/* RTC registers done */
+
+/* Cipher registers */
+/* Cipher registers done */
+
+/* STC registers */
+/* STC registers done */
+
+/* PLL registers */
+/* PLL registers done */
+
+/* DemuxCipher registers */
+/* DemuxCipher registers done */
+
+/* DemuxTask registers */
+/* DemuxTask registers done */
+
+/* DemuxOutput registers */
+/* DemuxOutput registers done */
+
+/* CCFifo registers */
+/* CCFifo registers done */
+
+/* Sha1Sum registers */
+/* Sha1Sum registers done */
+
+/* XTask registers */
+/* XTask registers done */
+
+/* TTXFifo registers */
+/* TTXFifo registers done */
+
+/* VCXO registers */
+/* VCXO registers done */
+
+/* PPF registers */
+/* PPF registers done */
+
+#endif /* __EMHWLIB_REGISTERS_TANGO2_H__ */
+
+/* End of generated file ../emhwlib_hal/include/tango2/emhwlib_registers_tango2.h */
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_registers_tango2.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_registers_tango2.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_registers_tango2.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_registers_tango2.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,565 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/tango2/emhwlib_registers_tango2.inc (generated from emhwlib_hal/include/tango2/emhwlib_registers_tango2.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+REG_BASE_system_block=0x10000
+SYS_clkgen0_pll=0x0
+SYS_clkgen0_div=0x4
+SYS_clkgen1_pll=0x8
+SYS_clkgen1_div=0xc
+SYS_clkgen2_pll=0x10
+SYS_clkgen2_div=0x14
+SYS_clkgen3_pll=0x18
+SYS_clkgen3_div=0x1c
+SYS_avclk_mux=0x38
+SYS_sysclk_mux=0x3c
+SYS_clk_cnt=0x40
+SYS_xtal_in_cnt=0x48
+DRAM_vbus_w0_cfg=0x300
+DRAM_vbus_w1_cfg=0x304
+DRAM_vbus_w2_cfg=0x308
+DRAM_vbus_w3_cfg=0x30c
+DRAM_vbus_r0_cfg=0x340
+DRAM_vbus_r1_cfg=0x344
+DRAM_vbus_r2_cfg=0x348
+DRAM_vbus_r3_cfg=0x34c
+DRAM_vbus_r4_cfg=0x350
+DRAM_vbus_r5_cfg=0x354
+DRAM_vbus_r6_cfg=0x358
+DRAM_vbus_r7_cfg=0x35c
+DRAM_vbus_r8_cfg=0x360
+DRAM_vbus_r9_cfg=0x364
+DRAM_vbus_r10_cfg=0x368
+DRAM_vbus_r11_cfg=0x36c
+DRAM_mbus_w0_cfg=0x200
+DRAM_mbus_w1_cfg=0x204
+DRAM_mbus_w2_cfg=0x208
+DRAM_mbus_w3_cfg=0x20c
+DRAM_mbus_w4_cfg=0x210
+DRAM_mbus_w5_cfg=0x214
+DRAM_mbus_w6_cfg=0x218
+DRAM_mbus_w7_cfg=0x21c
+DRAM_mbus_w8_cfg=0x220
+DRAM_mbus_w9_cfg=0x224
+DRAM_mbus_w10_cfg=0x228
+DRAM_mbus_r0_cfg=0x240
+DRAM_mbus_r1_cfg=0x244
+DRAM_mbus_r2_cfg=0x248
+DRAM_mbus_r3_cfg=0x24c
+DRAM_mbus_r4_cfg=0x250
+DRAM_mbus_r5_cfg=0x254
+DRAM_mbus_r6_cfg=0x258
+DRAM_mbus_r7_cfg=0x25c
+DRAM_mbus_r8_cfg=0x260
+DRAM_mbus_r9_cfg=0x264
+DRAM_mbus_r10_cfg=0x268
+SYS_hostclk_mux=0x30
+SYS_sysclk_premux=0x34
+SYS_rnd_cnt=0x44
+SYS_cnt_cfg=0x4c
+SYS_cfg_cnt0=0x50
+SYS_cfg_cnt1=0x54
+SYS_cfg_cnt2=0x58
+SYS_cfg_cnt3=0x5c
+SYS_cfg_cnt4=0x60
+SYS_cleandiv0_div=0x80
+SYS_cleandiv1_div=0x88
+SYS_cleandiv2_div=0x90
+SYS_cleandiv3_div=0x98
+SYS_cleandiv4_div=0xa0
+SYS_cleandiv5_div=0xa8
+SYS_cleandiv6_div=0xb0
+SYS_cleandiv7_div=0xb8
+SYS_cleandiv8_div=0xc0
+SYS_cleandiv9_div=0xc8
+SYS_cleandiv10_div=0xd0
+MARB_mid01_cfg=0x200
+MARB_mid21_cfg=0x204
+MARB_mid02_cfg=0x208
+MARB_mid22_cfg=0x20c
+MARB_mid04_cfg=0x210
+MARB_mid24_cfg=0x214
+MARB_mid25_cfg=0x218
+MARB_mid08_cfg=0x21c
+MARB_mid28_cfg=0x220
+MARB_mid29_cfg=0x224
+MARB_mid0C_cfg=0x228
+MARB_mid2C_cfg=0x22c
+MARB_mid10_cfg=0x230
+MARB_mid30_cfg=0x234
+MARB_mid31_cfg=0x238
+MARB_mid12_cfg=0x23c
+MARB_mid32_cfg=0x240
+VARB_mid01_cfg=0x300
+VARB_mid02_cfg=0x304
+VARB_mid21_cfg=0x308
+VARB_mid22_cfg=0x30c
+VARB_mid23_cfg=0x310
+VARB_mid24_cfg=0x314
+VARB_mid25_cfg=0x318
+VARB_mid26_cfg=0x31c
+VARB_mid27_cfg=0x320
+VARB_mid28_cfg=0x324
+VARB_mid29_cfg=0x328
+VARB_mid2A_cfg=0x32c
+VARB_mid10_cfg=0x330
+VARB_mid30_cfg=0x334
+VARB_mid31_cfg=0x338
+VARB_mid03_cfg=0x33c
+IARB_mid01_cfg=0x400
+IARB_mid02_cfg=0x404
+SYS_gpio_dir=0x500
+SYS_gpio_data=0x504
+SYS_gpio_int=0x508
+SYS_gpio15_pwm=0x510
+SYS_gpio14_pwm=0x514
+REG_BASE_dram_controller_0=0x30000
+REG_BASE_dram_controller_1=0x40000
+MEM_BASE_dram_controller_0_alias=0x10000000
+MEM_BASE_dram_controller_0=0x10000000
+MEM_BASE_dram_controller_1_alias=0x20000000
+MEM_BASE_dram_controller_1=0x20000000
+DRAM_dunit_cfg=0x0
+DRAM_dunit_delay0_ctrl=0x4
+DRAM_dunit_delay1_ctrl=0x8
+DRAM_dunit_auto_delay=0xc
+DRAM_dunit_fall_delay0=0x10
+DRAM_dunit_fall_delay1=0x14
+DRAM_dunit_bw_lobound=0x18
+DRAM_dunit_bw_hibound=0x1c
+DRAM_dunit_bw_probe_cfg=0x20
+DRAM_dunit_bw_probe_cnt=0x24
+DRAM_dunit_bw_cntall=0x28
+DRAM_dunit_calibration_delay=0x30
+DRAM_dunit_calibration_rise_err=0x34
+DRAM_dunit_calibration_fall_err=0x38
+DRAM_dunit_calibration_page=0x88
+DRAM_dunit_flush_buffer=0x104
+REG_BASE_host_interface=0x20000
+MEM_BASE_host_interface=0x40000000
+IDE_data=0x0
+IDE_error=0x4
+IDE_count=0x8
+IDE_start_sector=0xc
+IDE_cylinder_lo=0x10
+IDE_cylinder_hi=0x14
+IDE_head_device=0x18
+IDE_cmd_stat=0x1c
+IDE_irq_stat=0x218
+IDE_cmd_stat__=0x21c
+PB_timing0=0x800
+PB_timing1=0x804
+PB_timing2=0x808
+PB_timing3=0x80c
+PB_timing4=0x810
+PB_timing5=0x814
+PB_default_timing=0x818
+PB_use_timing0=0x81c
+PB_use_timing1=0x820
+PB_use_timing2=0x824
+PB_use_timing3=0x828
+PB_use_timing4=0x82c
+PB_use_timing5=0x830
+PB_CS_config=0x834
+PB_automode_start_address=0x840
+PB_automode_control=0x844
+EMHWLIB_IS_HOST=0xe000
+HOST_REG1=0xfed0
+HOST_REG2=0xfed4
+READ_ADDRESS=0xfec0
+READ_COUNTER=0xfec4
+READ_ENABLE=0xfec8
+REV_ORDER=0xfecc
+WRITE_ADDRESS=0xfed8
+WRITE_COUNTER=0xfedc
+WRITE_ENABLE=0xfee0
+BURST=0xfee4
+PCI_TIMEOUT=0x8000
+PCI_TIMEOUT_STATUS=0x8004
+PCI_TIMER=0x8008
+PCI_TIMER_TEST=0x800c
+PCI_WAKEUP=0x8010
+PCI_REGION_0_BASE=0x9000
+PCI_REGION_1_BASE=0x9004
+PCI_REGION_2_BASE=0x9008
+PCI_REGION_3_BASE=0x900c
+PCI_REGION_4_BASE=0x9010
+PCI_REGION_5_BASE=0x9014
+PCI_REGION_6_BASE=0x9018
+PCI_REGION_7_BASE=0x901c
+PCI_irq_status=0x9020
+PCI_irq_set=0x9024
+PCI_irq_clear=0x9028
+SBOX_FIFO_RESET=0x90a0
+SBOX_ROUTE=0x90a8
+output_SBOX_MBUS_W0=0x9080
+output_SBOX_MBUS_W1=0x9084
+output_SBOX_PCI_MASTER=0x9088
+output_SBOX_PCI_SLAVE=0x908c
+output_SBOX_CIPHER=0x9090
+output_SBOX_IDE_ISA=0x9094
+output_SBOX_IDE_DVD=0x9098
+input_keep_SBOX=0x0
+input_MBUS_R0_SBOX=0x1
+input_MBUS_R1_SBOX=0x2
+input_PCI_MASTER_SBOX=0x3
+input_PCI_SLAVE_SBOX=0x4
+input_CIPHER_SBOX=0x5
+input_IDE_DVD_SBOX=0x6
+input_IDE_ISA_SBOX=0x7
+input_SFLA_SBOX=0x8
+input_unconnected_SBOX=0xf
+host_mutex0=0x9040
+host_mutex1=0x9044
+host_mutex2=0x9048
+host_mutex3=0x904c
+host_mutex4=0x9050
+host_mutex5=0x9054
+host_mutex6=0x9058
+host_mutex7=0x905c
+host_mutex8=0x9060
+host_mutex9=0x9064
+host_mutex10=0x9068
+host_mutex11=0x906c
+host_mutex12=0x9070
+host_mutex13=0x9074
+host_mutex14=0x9078
+host_mutex15=0x907c
+PCI_host_reg5=0xfe94
+PCI_chip_is_host=0xfe90
+IDECTRL_idesrc=0x20d0
+IDECTRL_pri_drv1udmatim1=0x20e0
+IDECTRL_pri_drv1udmatim2=0x20f0
+IDECTRL_pri_idectl=0x2100
+IDECTRL_pri_drv0tim=0x2110
+IDECTRL_pri_drv1tim=0x2120
+IDECTRL_idemisc=0x2130
+IDECTRL_idestatus=0x2140
+IDECTRL_udmactl=0x2150
+IDECTRL_pri_drv0udmatim1=0x2160
+IDECTRL_pri_drv0udmatim2=0x2170
+IDECTRL_pref_st=0x2310
+IDECTRL_pri_ctrlblock=0x2398
+IDECTRL_pri_cmdblock=0x23c0
+IDECTRL_bmic=0x2400
+IDECTRL_bmis=0x2410
+IDECTRL_bmidtp=0x2420
+IDECTRL_ide_dmaptr=0x2780
+IDECTRL_ide_dmalen=0x2790
+IDECTRL_pio_prefetch_data=0x27c0
+MEM_BASE_pfla=0x40000000
+PB_CS0_OFFSET=0x0
+PB_CS1_OFFSET=0x4000000
+PB_CS2_OFFSET=0x8000000
+PB_CS3_OFFSET=0xc000000
+ETH_gpio_dir1=0x7100
+ETH_gpio_data1=0x7104
+ETH_gpio_mask1=0x7108
+ETH_gpio_dir2=0x710c
+ETH_gpio_data2=0x7110
+PCI_host_reg1=0xfed0
+PCI_host_reg2=0xfed4
+PCI_host_reg3=0xfe80
+PCI_host_reg4=0xfe84
+PCI_pcictrl_reg1=0xfe88
+PCI_pcictrl_reg2=0xfe8c
+PCI_pcictrl_reg3=0xfefc
+PCI_REG0=0xfee8
+PCI_REG1=0xfeec
+PCI_REG2=0xfef0
+PCI_REG3=0xfef4
+PCI_CONFIG=0xfef8
+MIF_W0_ADD=0xb000
+MIF_W0_CNT=0xb004
+MIF_W0_SKIP=0xb008
+MIF_W0_CMD=0xb00c
+MIF_W1_ADD=0xb040
+MIF_W1_CNT=0xb044
+MIF_W1_SKIP=0xb048
+MIF_W1_CMD=0xb04c
+MIF_R0_ADD=0xb080
+MIF_R0_CNT=0xb084
+MIF_R0_SKIP=0xb088
+MIF_R0_CMD=0xb08c
+MIF_R1_ADD=0xb0c0
+MIF_R1_CNT=0xb0c4
+MIF_R1_SKIP=0xb0c8
+MIF_R1_CMD=0xb0cc
+MBUS_IDLE=0x0
+MBUS_LINEAR=0x1
+MBUS_DOUBLE=0x2
+MBUS_RECTANGLE=0x3
+MBUS_VOID=0x4
+MBUS_LINEAR_VOID=0x5
+MBUS_DOUBLE_VOID=0x6
+MBUS_RECTANGLE_VOID=0x7
+MBUS_TILED=0x8
+GBUS_MUTEX_XPU=0x14
+GBUS_MUTEX_PT110=0x16
+GBUS_MUTEX_TDMX=0x19
+GBUS_MUTEX_AUDIO_0=0x1b
+GBUS_MUTEX_AUDIO_1=0x1c
+GBUS_MUTEX_MPEG_0=0x1d
+GBUS_MUTEX_MPEG_1=0x1e
+GBUS_MUTEX_HOST=0x1f
+GBUS_MUTEX_LOCAL=0x10
+REG_BASE_cpu_block=0x60000
+CPU_time0_load=0xc500
+CPU_time0_value=0xc504
+CPU_time0_ctrl=0xc508
+CPU_time0_clr=0xc50c
+CPU_time1_load=0xc600
+CPU_time1_value=0xc604
+CPU_time1_ctrl=0xc608
+CPU_time1_clr=0xc60c
+CPU_rtc_data=0xc800
+CPU_rtc_match=0xc804
+CPU_rtc_stat=0xc808
+CPU_rtc_load=0xc80c
+CPU_rtc_ctrl=0xc810
+CPU_irq_status=0xe000
+CPU_irq_rawstat=0xe004
+CPU_irq_enableset=0xe008
+CPU_irq_enableclr=0xe00c
+CPU_irq_softset=0xe010
+CPU_irq_softclr=0xe014
+CPU_fiq_status=0xe100
+CPU_fiq_rawstat=0xe104
+CPU_fiq_enableset=0xe108
+CPU_fiq_enableclr=0xe10c
+CPU_fiq_softset=0xe110
+CPU_fiq_softclr=0xe114
+CPU_edge_status=0xe200
+CPU_edge_rawstat=0xe204
+CPU_edge_config_rise=0xe208
+CPU_edge_config_fall=0xe20c
+CPU_SOFT_INT=0x1
+CPU_UART0_INT=0x2
+CPU_UART1_INT=0x4
+CPU_TIMER0_INT=0x20
+CPU_TIMER1_INT=0x40
+CPU_HOST_MBUS_W0_INT=0x200
+CPU_HOST_MBUS_W1_INT=0x400
+CPU_HOST_MBUS_R0_INT=0x800
+CPU_HOST_MBUS_R1_INT=0x1000
+CPU_PCI_INTA=0x2000
+CPU_PCI_INTB=0x4000
+CPU_PCI_INTC=0x8000
+CPU_PCI_INTD=0x10000
+CPU_PCI_FAULT_INT=0x100000
+CPU_INFRARED_INT=0x200000
+CPU_SFLA_INT=0x10
+CPU_DVD_INT=0x80
+CPU_ETH_INT=0x100
+CPU_DMAIDE_INT=0x20000
+CPU_IDE_INT=0x40000
+CPU_FRONTPANEL_INT=0x80000
+CPU_I2C_INT=0x400000
+CPU_GFX_ACCEL_INT=0x800000
+CPU_VSYNC0_INT=0x1000000
+CPU_VSYNC1_INT=0x2000000
+CPU_VSYNC2_INT=0x4000000
+CPU_VSYNC3_INT=0x8000000
+CPU_VSYNC4_INT=0x10000000
+CPU_VSYNC4BKEND_INT=0x20000000
+CPU_VSYNC5_INT=0x40000000
+CPU_VSYNC5BKEND_INT=0x80000000
+CPU_SMARTCARD_HI_INT=0x1
+CPU_HDMI_HI_INT=0x2
+CPU_HDMI_I2C_HI_INT=0x4
+CPU_VBUS_W0_HI_INT=0x8
+CPU_VBUS_W3_HI_INT=0x10
+CPU_ETH_PHY_HI_INT=0x20
+CPU_ETH_MAC_HI_INT=0x40
+CPU_USB_OHCI_MAC_HI_INT=0x80
+CPU_USB_EHCI_MAC_HI_INT=0x100
+LOG2_CPU_SOFT_INT=0x0
+LOG2_CPU_UART0_INT=0x1
+LOG2_CPU_UART1_INT=0x2
+LOG2_CPU_TIMER0_INT=0x5
+LOG2_CPU_TIMER1_INT=0x6
+LOG2_CPU_DVD_INT=0x7
+LOG2_CPU_RTC_INT=0x8
+LOG2_CPU_HOST_MBUS_W0_INT=0x9
+LOG2_CPU_HOST_MBUS_W1_INT=0xa
+LOG2_CPU_HOST_MBUS_R0_INT=0xb
+LOG2_CPU_HOST_MBUS_R1_INT=0xc
+LOG2_CPU_PCI_INTA=0xd
+LOG2_CPU_PCI_INTB=0xe
+LOG2_CPU_PCI_INTC=0xf
+LOG2_CPU_PCI_INTD=0x10
+LOG2_CPU_DMAIDE_INT=0x11
+LOG2_CPU_IDE_INT=0x12
+LOG2_CPU_FRONTPANEL_INT=0x13
+LOG2_CPU_PCI_FAULT_INT=0x14
+LOG2_CPU_INFRARED_INT=0x15
+LOG2_CPU_I2C_INT=0x16
+LOG2_CPU_GFX_ACCEL_INT=0x17
+LOG2_CPU_VSYNC0_INT=0x18
+LOG2_CPU_VSYNC1_INT=0x19
+LOG2_CPU_VSYNC2_INT=0x1a
+LOG2_CPU_VSYNC3_INT=0x1b
+LOG2_CPU_VSYNC4_INT=0x1c
+LOG2_CPU_VSYNC4BKEND_INT=0x1d
+LOG2_CPU_VSYNC5_INT=0x1e
+LOG2_CPU_VSYNC5BKEND_INT=0x1f
+LOG2_CPU_SMARTCARD_INT=0x20
+LOG2_CPU_HDMI_INT=0x21
+LOG2_CPU_HDMI_I2C_INT=0x22
+LOG2_CPU_VBUS_W0_INT=0x23
+LOG2_CPU_VBUS_W3_INT=0x24
+LOG2_CPU_ETH_PHY_INT=0x25
+LOG2_CPU_ETH_MAC_INT=0x26
+LOG2_CPU_USB_OHCI_INT=0x27
+LOG2_CPU_USB_EHCI_INT=0x28
+CPU_edge_status_hi=0xe220
+CPU_edge_rawstat_hi=0xe224
+CPU_edge_config_rise_hi=0xe228
+CPU_edge_config_fall_hi=0xe22c
+CPU_irq_status_hi=0xe018
+CPU_irq_rawstat_hi=0xe01c
+CPU_irq_enableset_hi=0xe020
+CPU_irq_enableclr_hi=0xe024
+CPU_fiq_status_hi=0xe118
+CPU_fiq_rawstat_hi=0xe11c
+CPU_fiq_enableset_hi=0xe120
+CPU_fiq_enableclr_hi=0xe124
+CPU_iiq_status=0xe300
+CPU_iiq_rawstat=0xe304
+CPU_iiq_enableset=0xe308
+CPU_iiq_enableclr=0xe30c
+CPU_iiq_softset=0xe310
+CPU_iiq_softclr=0xe314
+CPU_iiq_status_hi=0xe318
+CPU_iiq_rawstat_hi=0xe31c
+CPU_iiq_enableset_hi=0xe320
+CPU_iiq_enableclr_hi=0xe324
+CPU_UART_GPIOMODE=0x38
+CPU_UART_GPIODIR=0x30
+CPU_UART_GPIODATA=0x34
+CPU_edge_config_rise_set=0xe210
+CPU_edge_config_rise_clr=0xe214
+CPU_edge_config_fall_set=0xe218
+CPU_edge_config_fall_clr=0xe21c
+CPU_edge_config_rise_set_hi=0xe230
+CPU_edge_config_rise_clr_hi=0xe234
+CPU_edge_config_fall_set_hi=0xe238
+CPU_edge_config_fall_clr_hi=0xe23c
+CPU_pm_select_0=0xc900
+CPU_pm_counter_0=0xc904
+CPU_pm_select_1=0xc908
+CPU_pm_counter_1=0xc90c
+CPU_remap=0xf000
+CPU_remap1=0xf004
+CPU_remap2=0xf008
+CPU_remap3=0xf00c
+CPU_remap4=0xf010
+CPU_remap_address=0x1fc00000
+CPU_remap1_address=0x0
+CPU_remap2_address=0x4000000
+CPU_remap3_address=0x8000000
+CPU_remap4_address=0xc000000
+REG_BASE_irq_handler_block=0xe0000
+G2L_BIST_BUSY=0xffe0
+G2L_BIST_PASS=0xffe4
+G2L_BIST_MASK=0xffe8
+G2L_RESET_CONTROL=0xfffc
+CPU_UART0_base=0xc100
+CPU_UART1_base=0xc200
+CPU_UART_RBR=0x0
+CPU_UART_THR=0x4
+CPU_UART_IER=0x8
+CPU_UART_IIR=0xc
+CPU_UART_FCR=0x10
+CPU_UART_LCR=0x14
+CPU_UART_MCR=0x18
+CPU_UART_LSR=0x1c
+CPU_UART_MSR=0x20
+CPU_UART_SCR=0x24
+CPU_UART_CLKDIV=0x28
+CPU_UART_CLKSEL=0x2c
+REG_BASE_xpu_block=0xe0000
+REG_BASE_ipu_block=0xf0000
+REG_BASE_display_block=0x70000
+PMEM_BASE_display_block=0x300000
+VBUS_IDLE=0x0
+VBUS_LINEAR=0x1
+VBUS_DOUBLE=0x2
+VBUS_RECTANGLE=0x3
+VBUS_DOUBLE_FIELD=0x4
+VBUS_DOUBLE_RECTANGLE=0x5
+VBUS_8BYTE_COLUMN=0x6
+VBUS_VOID=0x8
+VBUS_LINEAR_VOID=0x9
+VBUS_DOUBLE_VOID=0xa
+VBUS_RECTANGLE_VOID=0xb
+VBUS_DOUBLE_FIELD_VOID=0xc
+VBUS_DOUBLE_RECTANGLE_VOID=0xd
+VBUS_8BYTE_COLUMN_VOID=0xe
+REG_BASE_demux_engine=0xa0000
+MEM_BASE_demux_engine=0x140000
+PMEM_BASE_demux_engine=0x140000
+DMEM_BASE_demux_engine=0x150000
+REG_BASE_demux_engine_0=0xa0000
+MEM_BASE_demux_engine_0=0x140000
+PMEM_BASE_demux_engine_0=0x140000
+DMEM_BASE_demux_engine_0=0x150000
+REG_BASE_demux_engine_1=0xb0000
+MEM_BASE_demux_engine_1=0x160000
+PMEM_BASE_demux_engine_1=0x160000
+DMEM_BASE_demux_engine_1=0x170000
+TDMX_gpio_data=0x2e0c
+TDMX_gpio_dir=0x2e0d
+REG_BASE_mpeg_engine_0=0x80000
+MEM_BASE_mpeg_engine_0=0x100000
+PMEM_BASE_mpeg_engine_0=0x100000
+DMEM_BASE_mpeg_engine_0=0x110000
+REG_BASE_mpeg_engine_1=0x90000
+MEM_BASE_mpeg_engine_1=0x120000
+PMEM_BASE_mpeg_engine_1=0x120000
+DMEM_BASE_mpeg_engine_1=0x130000
+RBUS_offset=0x4000
+REG_BASE_audio_engine_0=0xc0000
+MEM_BASE_audio_engine_0=0x180000
+PMEM_BASE_audio_engine_0=0x180000
+DMEM_BASE_audio_engine_0=0x190000
+REG_BASE_audio_engine_1=0xd0000
+MEM_BASE_audio_engine_1=0x1a0000
+PMEM_BASE_audio_engine_1=0x1a0000
+DMEM_BASE_audio_engine_1=0x1b0000
+audio_mutex0=0x3e90
+audio_mutex1=0x3e91
+audio_mutex2=0x3e92
+audio_mutex3=0x3e93
+audio_mutex4=0x3e94
+audio_mutex5=0x3e95
+audio_mutex6=0x3e96
+audio_mutex7=0x3e97
+I2C_MASTER_CONFIG=0x80
+I2C_MASTER_CLK_DIV=0x84
+I2C_MASTER_DEV_ADDR=0x88
+I2C_MASTER_ADDR=0x8c
+I2C_MASTER_DATA_OUT=0x90
+I2C_MASTER_DATA_IN=0x94
+I2C_MASTER_STATUS=0x98
+I2C_MASTER_STARTXFER=0x9c
+I2C_MASTER_BYTE_CNT=0xa0
+I2C_MASTER_INTEN=0xa4
+I2C_MASTER_INT=0xa8
+I2C_SLAVE_ADDR_REG=0xc0
+I2C_SLAVE_DATAOUT=0xc4
+I2C_SLAVE_DATAIN=0xc8
+I2C_SLAVE_STATUS=0xcc
+I2C_SLAVE_INTEN=0xd0
+I2C_SLAVE_INT=0xd4
+I2C_SLAVE_BUS_HOLD=0xd8
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_shared.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_shared.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_shared.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_shared.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,114 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_resources_shared.h
+  @brief  
+
+  long description
+
+  @author Emmanuel Michon
+  @date   2005-03-22
+*/
+
+#ifndef __EMHWLIB_RESOURCES_SHARED_H__
+#define __EMHWLIB_RESOURCES_SHARED_H__
+
+#define VIDEO_0_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_0  + 4 * mpeg_mutex1))
+#define VIDEO_1_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_1  + 4 * mpeg_mutex1))
+#define AUDIO_0_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_0 + 4 * audio_mutex1))
+#define DEMUX_RPC_MUTEX   ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex3))
+
+// pt110 local ram map
+#define UCLINUX_CURRENT_PROCESS (REG_BASE_cpu_block + 0x0000)
+
+#define RESET_VECTOR   (REG_BASE_cpu_block + 0x0000)
+#define UNDEF_VECTOR   (REG_BASE_cpu_block + 0x0004)
+#define SWI_VECTOR     (REG_BASE_cpu_block + 0x0008)
+#define I_ABORT_VECTOR (REG_BASE_cpu_block + 0x000c)
+#define D_ABORT_VECTOR (REG_BASE_cpu_block + 0x0010)
+#define RSV_VECTOR     (REG_BASE_cpu_block + 0x0014)
+#define IRQ_VECTOR     (REG_BASE_cpu_block + 0x0018)
+#define FIQ_VECTOR     (REG_BASE_cpu_block + 0x001c)
+
+#define RESET_JUMP     (REG_BASE_cpu_block + 0x0020)
+#define UNDEF_JUMP     (REG_BASE_cpu_block + 0x0024)
+#define SWI_JUMP       (REG_BASE_cpu_block + 0x0028)
+#define I_ABORT_JUMP   (REG_BASE_cpu_block + 0x002c)
+#define D_ABORT_JUMP   (REG_BASE_cpu_block + 0x0030)
+#define RSV_JUMP       (REG_BASE_cpu_block + 0x0034)
+#define IRQ_JUMP       (REG_BASE_cpu_block + 0x0038)
+#define FIQ_JUMP       (REG_BASE_cpu_block + 0x003c)
+
+#define INFINITE_LOOP  (REG_BASE_cpu_block + 0x0040)
+
+/* where to store uclinux interrupt handler */
+#define UCLINUX_RESET_VECTOR   (REG_BASE_cpu_block + 0x0044)
+#define UCLINUX_UNDEF_VECTOR   (REG_BASE_cpu_block + 0x0048)
+#define UCLINUX_SWI_VECTOR     (REG_BASE_cpu_block + 0x004c)
+#define UCLINUX_I_ABORT_VECTOR (REG_BASE_cpu_block + 0x0050)
+#define UCLINUX_D_ABORT_VECTOR (REG_BASE_cpu_block + 0x0054)
+#define UCLINUX_RSV_VECTOR     (REG_BASE_cpu_block + 0x0058)
+#define UCLINUX_IRQ_VECTOR     (REG_BASE_cpu_block + 0x005c)
+#define UCLINUX_FIQ_VECTOR     (REG_BASE_cpu_block + 0x0060)
+
+/* where to store fiq/irq enable values */
+#define UCLINUX_IRQ_ENABLE      (REG_BASE_cpu_block + 0x0064)
+#define UCLINUX_FIQ_ENABLE      (REG_BASE_cpu_block + 0x0068)
+
+/* we use this in uClinux to handshake llad with the hardware library. llad will 
+   initialize the value to 0. As long as this value is 0, llad will mask the
+   triggered interrupt. When the CPUBlock is done loading the IRQ handler, it
+   will set this value to all the IRQ that are now being handled by itself. Next
+   time llad receives an IRQ, it will read this value and if set to the proper
+   interrupt value, it will return without masking the interrupt.
+   This value is a mask of all the IRQs handled by the IRQ handler (see em8xxx
+   hardware IRQ register).
+
+   *** IMPORTANT *** This value must be update in llad.c if changed.
+*/
+#define UCLINUX_LLAD_IRQHANDLER_HANDSHAKE    (REG_BASE_cpu_block + 0x006C)
+
+/* these symbols are used to store the entry point of the irqhandler
+   loaded by the bootloader.  when uclinux boots it overwrites the
+   interrupt vector, and when we load emhwlib we must restore the RUA
+   entry point in the vector. Since the current version of the emhwlib
+   loaded may not match the irqhandler loaded by bootloader, the entry
+   points should not be determined at compilation time, but rather at
+   runtime.
+*/
+#define IRQHANDLER_ENTRY   (REG_BASE_cpu_block + 0x0070) 
+#define FIQHANDLER_ENTRY   (REG_BASE_cpu_block + 0x0074) 
+#define UNDEFHANDLER_ENTRY (REG_BASE_cpu_block + 0x0078) 
+#define JUMPTABLE_ADDRESS  (REG_BASE_cpu_block + 0x007c)
+
+/* address of linux General exeption handler */
+#define LINUX_GE (REG_BASE_cpu_block + 0x0080)
+
+// random seeds (refer to gbuslib/include/gbus_random.h)
+#define RANDOM0              (REG_BASE_cpu_block + LR_RANDOM_SEED + 0)
+#define RANDOM1              (REG_BASE_cpu_block + LR_RANDOM_SEED + 4)
+
+#define PCI_INTERRUPT_ENABLE    (REG_BASE_cpu_block + LR_PCI_INTERRUPT_ENABLE)
+#define HOST_INTERRUPT_STATUS   (REG_BASE_cpu_block + LR_HOST_INTERRUPT_STATUS)
+
+// next 8 dword locations are for local debug, they are reset to 0 at vsync_init time.
+// Please do not affect them in cvs source.
+#define DEBUG_PROBE0                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x00)
+#define DEBUG_PROBE1                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x04)
+#define DEBUG_PROBE2                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x08)
+#define DEBUG_PROBE3                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x0c)
+#define DEBUG_PROBE4                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x10)
+#define DEBUG_PROBE5                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x14)
+#define DEBUG_PROBE6                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x18)
+#define DEBUG_PROBE7                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x1c)
+
+// uses 8 entries, up to 0x1EF0
+#define PARAM_VSYNC_PERIOD_DEC0        (REG_BASE_cpu_block + LR_VSYNC_PERIOD)  // video decoder 0
+
+#endif // __EMHWLIB_RESOURCES_SHARED_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_shared.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_shared.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_shared.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_shared.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,14 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/emhwlib_resources_shared.inc (generated from emhwlib/include/emhwlib_resources_shared.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_tango2.h linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_tango2.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_tango2.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_tango2.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,47 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_resources_tango2.h
+  @brief  
+
+  long description
+
+  @author Emmanuel Michon
+  @date   2004-01-28y
+*/
+
+#ifndef __EMHWLIB_RESOURCES_TANGO2_H__
+#define __EMHWLIB_RESOURCES_TANGO2_H__
+
+#define VSYNC_PARAM_MUTEX   ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex2))
+#define PCI_IRQ_MUTEX       ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex3))
+#define GFX_MUTEX           ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex4))
+#define HOST_MBUS_MUTEX     ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex5))
+#define SOFT_IRQ_MUTEX_TASK ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex6))
+#define SOFT_IRQ_MUTEX_IRQ  ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex7))
+#define SOFT_IRQ_MUTEX_FIQ  ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex8))
+#define RTC_IRQ_MUTEX       ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex9))
+#define XRPC_MUTEX          ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex10))
+#define XTASK_MUTEX         ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex11))
+#define IDMA_MUTEX          ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex12)) /* keep same as tango15 */
+#define TIMER_IRQ_MUTEX     ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex13)) 
+
+#define AUDIO_0_IRQ_MUTEX   ((struct gbus_mutex *)(DMEM_BASE_audio_engine_0 + 4 * audio_mutex0))
+#define AUDIO_1_IRQ_MUTEX   ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex0))
+#define VIDEO_0_FIFO_MUTEX  ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_0  + 4 * mpeg_mutex0))
+#define VIDEO_1_FIFO_MUTEX  ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_1  + 4 * mpeg_mutex0))
+#define DEMUX_IRQ_MUTEX     ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex0))
+#define DEMUX_EMHWLIB_MUTEX ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex4))
+#define TIMER_UPDATE_MUTEX  ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex5))
+
+#define AUDIO_1_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex1))
+#define AUDIO_1_ENET_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex2))
+#define AUDIO_1_INTSTATUS_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex3))
+
+#endif // __EMHWLIB_RESOURCES_TANGO2_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_tango2.inc linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_tango2.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/emhwlib_resources_tango2.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/emhwlib_resources_tango2.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,14 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/tango2/emhwlib_resources_tango2.inc (generated from emhwlib/include/tango2/emhwlib_resources_tango2.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/rmem86xxid.h linux-2.6.22.19/include/asm-mips/tango2/rmem86xxid.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/rmem86xxid.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/rmem86xxid.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,203 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   rmem86xxid.h
+  @brief  
+
+  long description
+
+  @author Emmanuel Michon
+  @date   2004-09-22
+*/
+
+#ifndef __RMEM86XXID_H__
+#define __RMEM86XXID_H__
+
+/*
+  the main chip ids 
+  
+  tango3 is for asic development (should be tango\infty)
+
+  Usually, users do not set by hand, but thru `rmcflags' helper
+*/
+#define EM86XX_CHIPID_MAMBO      1000
+#define EM86XX_CHIPID_MAMBOLIGHT 2000
+#define EM86XX_CHIPID_TANGO      3000
+#define EM86XX_CHIPID_TANGOLIGHT 4000
+#define EM86XX_CHIPID_TANGO15    4500
+#define EM86XX_CHIPID_TANGO2     5000
+#define EM86XX_CHIPID_TANGO3    10000
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_MAMBO)
+#define S_EM86XX_CHIPID "mambo"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_MAMBOLIGHT)
+#define S_EM86XX_CHIPID "mambolight"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGOLIGHT)
+#define S_EM86XX_CHIPID "tangolight"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO15)
+#define S_EM86XX_CHIPID "tango15"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO2)
+#define S_EM86XX_CHIPID "tango2"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO3)
+#define S_EM86XX_CHIPID "tango3"
+#else
+#error EM86XX_CHIP is not set
+#endif
+
+/* 
+  revisions...
+  
+  Referring to whatever is written at the surface of the BGA,
+  not the PCI revid / subid / etc. This detail is important for some chips
+  are ambiguous software wise.
+  
+  1: ES1
+  2: ES2
+  3: ES3
+  4: ES4 
+  5: ES5 
+  6: ES6 
+  65: revA
+  66: revB
+  67: revC
+  
+  No ID, but numbers. For a 8630ES2 for instance: build with
+  RMCFLAGS="... -DEM86XX_CHIP=EM86XX_CHIPID_TANGO2 -DEM86XX_REVISION=2 ..."
+
+  --------------------------------------------------------------------------
+  package writing          ES1  ES2  ES3  ES4     ES5     ES6  ES7  ES8  ES9 revA revB revC
+
+  EM86XX_REVISION            1    2    3    4       5       6    7    8    9  'A'  'B'  'C'
+
+  8600 `mambo' series                                                           1    2    3
+
+  8620 `tangolight' series                                                    (a)  (b) 0x82
+  8622 `tango15' series   0x81                (d)0x81                   0x82
+                                                                           ^this is the PCI revID
+
+  863x `tango2' series (c)0x81 0x81 0x81 0x82 (e)0x82 (f)0x83 0x84 0x85 0x86                
+
+  (a) don't remember
+  (b) no such chip
+  (c) 8630: FibbedES1 ES1 ES2 ES3 are the same chip
+  (d) 8622: ES1 and revA cannot be distinguished from revID. Software test impossible in practice
+  (e) 8630: ES4 and ES5 cannot be distinguished from revID. Software test with 0x6c900 bit12
+  (f) 8634: ES6 and RevA have the same revID (just different bonding option)
+      8634: ES7 and RevB have the same revID (just different bonding option)
+      8634: ES9 and RevC have the same revID (just different bonding option)
+  --------------------------------------------------------------------------
+
+  Usually, users do not set by hand, but thru `rmcflags' helper
+*/
+#ifndef EM86XX_REVISION
+#error EM86XX_REVISION is not set
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (EM86XX_REVISION=='A') 
+#error inconsistent: 863x revA is actually -DWITH_PROD=1 -DEM86XX_REVISION=6
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (EM86XX_REVISION=='B') 
+#error inconsistent: 863x revB is actually -DWITH_PROD=1 -DEM86XX_REVISION=7
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (EM86XX_REVISION=='C') 
+#error inconsistent: 863x revC is actually -DWITH_PROD=1 -DEM86XX_REVISION=9
+#endif
+
+#if (EM86XX_REVISION==1)
+#define S_EM86XX_REVISION "ES1"
+#elif (EM86XX_REVISION==2)
+#define S_EM86XX_REVISION "ES2"
+#elif (EM86XX_REVISION==3)
+#define S_EM86XX_REVISION "ES3"
+#elif (EM86XX_REVISION==4)
+#define S_EM86XX_REVISION "ES4"
+#elif (EM86XX_REVISION==5)
+#define S_EM86XX_REVISION "ES5"
+#elif (EM86XX_REVISION==6)
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (defined(WITH_PROD) || defined(WITH_FACSPROD))
+#define S_EM86XX_REVISION "revA"
+#else
+#define S_EM86XX_REVISION "ES6"
+#endif
+#elif (EM86XX_REVISION==7)
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (defined(WITH_PROD) || defined(WITH_FACSPROD))
+#define S_EM86XX_REVISION "revB"
+#else
+#define S_EM86XX_REVISION "ES7"
+#endif
+#elif (EM86XX_REVISION==8)
+#define S_EM86XX_REVISION "ES8"
+#elif (EM86XX_REVISION==9)
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (defined(WITH_PROD) || defined(WITH_FACSPROD))
+#define S_EM86XX_REVISION "revC"
+#else
+#define S_EM86XX_REVISION "ES9"
+#endif
+
+#elif (EM86XX_REVISION=='A')
+#define S_EM86XX_REVISION "revA"
+#elif (EM86XX_REVISION=='B')
+#define S_EM86XX_REVISION "revB"
+#elif (EM86XX_REVISION=='C')
+#define S_EM86XX_REVISION "revC"
+#else
+#error complete revision strings
+#endif
+
+/* the compilation modes */
+#define EM86XX_MODEID_WITHHOST   1000
+#define EM86XX_MODEID_STANDALONE 2000
+
+/* the dsps */
+#define EM86XX_ENGINEID_MPEG0 10
+#define EM86XX_ENGINEID_MPEG1 11
+#define EM86XX_ENGINEID_AUDIO0 20
+#define EM86XX_ENGINEID_AUDIO1 21
+#define EM86XX_ENGINEID_DEMUX 30
+
+/* user does not have to set an engine id. This makes sense for mu only */
+#ifdef EM86XX_ENGINE
+#if (EM86XX_ENGINE==EM86XX_ENGINEID_MPEG0)
+#define SENG "mpeg0"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_MPEG1)
+#define SENG "mpeg1"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_AUDIO0)
+#define SENG "audio0"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_AUDIO1)
+#define SENG "audio1"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_DEMUX)
+#define SENG "demux"
+#else
+#endif // end of engine dependent stuff
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2)
+/*
+#if (defined(WITH_PROD) || defined(WITH_FACSPROD)) && !defined WITH_XLOADED_UCODE
+#error inconsistent flag combination.
+#endif
+
+#if (defined(WITH_PROD) || defined(WITH_FACSPROD)) && !defined WITH_IRQHANDLER_BOOTLOADER
+#error inconsistent flag combination.
+#endif
+*/
+#ifdef WITH_UCODE_BOOTLOADER
+#error inconsistent flag combination. You probably want WITH_XLOADED_UCODE
+#endif
+
+#endif
+
+/* the microcode debug mode */
+
+#define EM86XX_DEBUG_CHIP	1000
+#define EM86XX_DEBUG_SIMU	2000
+
+#endif // __RMEM86XXID_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/sigblock.h linux-2.6.22.19/include/asm-mips/tango2/sigblock.h
--- linux-2.6.22.19.ref/include/asm-mips/tango2/sigblock.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/sigblock.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,261 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+
+#ifndef __SIG_BLOCK_H__
+#define __SIG_BLOCK_H__
+
+#define DEFAULT_IRQ_ROUTE1	0x55555555 /* All PCI IRQs route to LOG2_CPU_PCI_INTB */
+#define DEFAULT_IRQ_ROUTE2	0x00030000 /* ISA IDE uses LOG2_CPU_PCU_INTD, Timing slot 0 */
+#define DEFAULT_IRQ_RISE_EDGE_LO	0xff284a00 /* IRQ14 active low level, IRQ19/21 active riseedge */
+#define DEFAULT_IRQ_RISE_EDGE_HI	0x00000000 /* IRQ14 active low level, IRQ19/21 active rise edge */
+#define DEFAULT_IRQ_FALL_EDGE_LO	0x00004000
+#define DEFAULT_IRQ_FALL_EDGE_HI	0x00000000
+#define DEFAULT_IRQ_GPIO_MAP	0x0607080d /* ISA IDE/GPIO 6, PCI/GPIO 8 */
+#define DEFAULT_DEV_ENABLED	0x00003cf7 /* ISAIDE/BMIDE/PCIHOST/IR/FIP/I2CM/I2CS/PCI1-4 enabled */
+#define DEFAULT_PB_DEF_TIMING	0x01090008
+#define DEFAULT_PB_CS_CONFIG	0x00001044
+#define DEFAULT_PB_TIMING0	0x01090008
+#define DEFAULT_PB_USE_TIMING0	0x000001f4
+#define DEFAULT_PB_TIMING1	0x00110101
+#define DEFAULT_PB_USE_TIMING1	0x000003f3
+#define DEFAULT_PB_TIMING2	0
+#define DEFAULT_PB_USE_TIMING2	0
+#define DEFAULT_PB_TIMING3	0
+#define DEFAULT_PB_USE_TIMING3	0
+#define DEFAULT_PB_TIMING4	0
+#define DEFAULT_PB_USE_TIMING4	0
+#define DEFAULT_PB_TIMING5	0
+#define DEFAULT_PB_USE_TIMING5	0
+
+#define DEFAULT_SYSCLK_PLL	0x0 /* Set by XOS */
+#define DEFAULT_SYSCLK_DIV	0x0 /* Not changed */
+
+#define DEFAULT_ETH_MAC_HI	0x00000000 /* MAC address */
+#define DEFAULT_ETH_MAC_LO	0x00000000
+
+/* This list of devices in the enable list field (irq_route2) */
+#define ISAIDE_SHIFT		0
+#define BMIDE_SHIFT		1
+#define PCIHOST_SHIFT		2
+#define ETHERNET_SHIFT		3
+#define IR_SHIFT		4
+#define FIP_SHIFT		5	
+#define I2CM_SHIFT		6
+#define I2CS_SHIFT		7
+#define SDIO_SHIFT		8
+#define USB_SHIFT		9
+#define PCI1_SHIFT		10
+#define PCI2_SHIFT		11
+#define PCI3_SHIFT		12
+#define PCI4_SHIFT		13
+#define PCI5_SHIFT		14
+#define PCI6_SHIFT		15
+#define SATA_SHIFT		16
+#define SCARD_SHIFT		17
+#define GNET_SHIFT		18
+/*				19-32: undefined */
+
+#ifndef __ASSEMBLY__
+
+struct hwinfo {
+	unsigned long sysclk_pll; /* The setting for the PLL */
+	unsigned long sysclk_div;
+
+	/* Only 4 IRQs can be used for PCI devices (LOG2_CPU_PCI_INTA-D,
+	   so we can encode it in 2 bits. Each device can have 4 IRQ
+	   routing and as as result we can use one byte to represent
+	   the IRQ route for a given device (IDSELx). Bu using 8 bytes,
+	   we can represent the PCI devices (IDSEL1-6, 5-6 reserved) as
+	   well as ISA IDE information and device enabling list*/
+	unsigned long irq_route1;	/* PCI dev 1-4 */
+
+	/* PCI dev 5-6, ISA IDE information, device enabling list */
+	unsigned long irq_route2;	/* PCI dev 5-6: bit 0-15 */
+					/* ISA IDE: bit 16-17: IRQ offset */
+
+	unsigned long irq_rise_edge_hi; /* Rising edge config */
+	unsigned long irq_rise_edge_lo; /* Rising edge config */
+	unsigned long irq_fall_edge_hi; /* Falling edge config */
+	unsigned long irq_fall_edge_lo; /* Falling edge config */
+
+	unsigned long gpio_irq_map; /* GPIO pins hook to IRQ13..16 */
+	unsigned long dev_enabled;  /* Device enabling list*/
+
+	unsigned long pb_def_timing;
+	unsigned long pb_cs_config;
+	unsigned long pb_timing0;
+	unsigned long pb_use_timing0;
+	unsigned long pb_timing1;
+	unsigned long pb_use_timing1;
+	unsigned long pb_timing2;
+	unsigned long pb_use_timing2;
+	unsigned long pb_timing3;
+	unsigned long pb_use_timing3;
+	unsigned long pb_timing4;
+	unsigned long pb_use_timing4;
+	unsigned long pb_timing5;
+	unsigned long pb_use_timing5;
+
+	unsigned long mac_hi;	/* Ethernet MAC address */
+	unsigned long mac_lo;
+};
+
+/* Definition of signature block (192bytes), which should start at 0xbfc00000 */
+/* There'll be 20bytes sha1sum afterward (0xbfc000c0-0xbfc000d3) */
+struct signature_block {
+	unsigned long opcodes[2];  /* For opcodes, fixed value 0x10000034/0x00000000 */
+	struct hwinfo hwinfo;
+	/* 
+	   zboot or such specific extensions 
+
+	   Note that YAMON requires extension[2]=0x1105e0 (product ID `thirdparty')
+	 */
+	unsigned long extension[20];	
+};
+
+//RMmustBeEqual(sizeof(struct signature_block),3*64,seed0);
+
+#ifdef __EMHWLIB_REGISTERS_TANGO2_H__
+static inline int isaide_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> ISAIDE_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int bmide_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> BMIDE_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int sata_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> SATA_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int scard_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> SCARD_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int gnet_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> GNET_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int pci_host_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> PCIHOST_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int ethernet_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> ETHERNET_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int ir_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> IR_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int fip_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> FIP_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int i2cm_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> I2CM_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int i2cs_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> I2CS_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int sdio_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> SDIO_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int usb_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> USB_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int pcidev_enabled(const struct signature_block *sigptr, int pci_idsel)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> (pci_idsel - 1 + PCI1_SHIFT)) & 1) != 0) ? 1 : 0);
+}
+
+/* Given PCI device idsel number and INT number, returning the IRQ number
+   for it */
+static inline int pcidev_intr_num(const struct signature_block *sigptr,
+				const int pci_idsel, const int int_num)
+{
+	unsigned long route;
+	int irq;
+
+	if (pcidev_enabled(sigptr, pci_idsel) == 0)
+		return(-1);
+	else if ((pci_idsel >= 1) && (pci_idsel <= 4)) {
+		/* Get the routing information for specific device */
+		route = ((sigptr->hwinfo.irq_route1) >> ((pci_idsel - 1) * 8)) & 0xff;
+		irq = (int)((route >> (int_num * 2)) & 0x3); /* int_num: 0-3 = INTA-D */
+	} else if ((pci_idsel >= 5) && (pci_idsel <= 6)) {
+		/* Get the routing information for specific device */
+		route = ((sigptr->hwinfo.irq_route2) >> ((pci_idsel - 5) * 8)) & 0xff;
+		irq = (int)((route >> (int_num * 2)) & 0x3); /* int_num: 0-3 = INTA-D */
+	} else 
+		return(-1);
+
+	return(LOG2_CPU_PCI_INTA + irq);
+}
+ 
+/* Find out the CS# used by ISA IDE */
+static inline int isaide_cs_select(const struct signature_block *sigptr)
+{
+	unsigned long cs_config = (sigptr->hwinfo.pb_cs_config >> 12) & 0xf;
+	int i;
+
+	if (isaide_enabled(sigptr) == 0)
+		return(-1);
+
+	for (i = 0; i < 4; i++) {
+		if ((cs_config & 0x1) != 0) 
+			return(i);
+		else
+			cs_config >>= 1;
+	}
+	return(-1);
+}
+
+/* Return the IRQ number for ISA IDE */
+static inline int isaide_intr_num(const struct signature_block *sigptr)
+{
+	int irq;
+
+	if (isaide_enabled(sigptr) == 0)
+		return(-1);
+	else
+		irq = (int)(((sigptr->hwinfo.irq_route2) >> 16) & 0x3);
+	return(LOG2_CPU_PCI_INTA + irq);
+}
+
+static inline int isaide_timing_slot(const struct signature_block *sigptr)
+{
+	unsigned long slot;
+
+	slot = ((sigptr->hwinfo.irq_route2) >> 18) & 0x7;
+	return((int)slot);
+}
+#endif /* __EMHWLIB_REGISTERS_TANGO2_H__ */
+
+#endif /* !__ASSEMBLY__ */
+
+#endif /* !__SIG_BLOCK_H__ */
+
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango2/sigblock.inc linux-2.6.22.19/include/asm-mips/tango2/sigblock.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango2/sigblock.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango2/sigblock.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,59 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/sigblock.inc (generated from emhwlib_hal/include/sigblock.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+DEFAULT_IRQ_ROUTE1=0x55555555
+DEFAULT_IRQ_ROUTE2=0x30000
+DEFAULT_IRQ_RISE_EDGE_LO=0xff284a00
+DEFAULT_IRQ_RISE_EDGE_HI=0x0
+DEFAULT_IRQ_FALL_EDGE_LO=0x4000
+DEFAULT_IRQ_FALL_EDGE_HI=0x0
+DEFAULT_IRQ_GPIO_MAP=0x607080d
+DEFAULT_DEV_ENABLED=0x3cf7
+DEFAULT_PB_DEF_TIMING=0x1090008
+DEFAULT_PB_CS_CONFIG=0x1044
+DEFAULT_PB_TIMING0=0x1090008
+DEFAULT_PB_USE_TIMING0=0x1f4
+DEFAULT_PB_TIMING1=0x110101
+DEFAULT_PB_USE_TIMING1=0x3f3
+DEFAULT_PB_TIMING2=0x0
+DEFAULT_PB_USE_TIMING2=0x0
+DEFAULT_PB_TIMING3=0x0
+DEFAULT_PB_USE_TIMING3=0x0
+DEFAULT_PB_TIMING4=0x0
+DEFAULT_PB_USE_TIMING4=0x0
+DEFAULT_PB_TIMING5=0x0
+DEFAULT_PB_USE_TIMING5=0x0
+DEFAULT_SYSCLK_PLL=0x0
+DEFAULT_SYSCLK_DIV=0x0
+DEFAULT_ETH_MAC_HI=0x0
+DEFAULT_ETH_MAC_LO=0x0
+ISAIDE_SHIFT=0x0
+BMIDE_SHIFT=0x1
+PCIHOST_SHIFT=0x2
+ETHERNET_SHIFT=0x3
+IR_SHIFT=0x4
+FIP_SHIFT=0x5
+I2CM_SHIFT=0x6
+I2CS_SHIFT=0x7
+SDIO_SHIFT=0x8
+USB_SHIFT=0x9
+PCI1_SHIFT=0xa
+PCI2_SHIFT=0xb
+PCI3_SHIFT=0xc
+PCI4_SHIFT=0xd
+PCI5_SHIFT=0xe
+PCI6_SHIFT=0xf
+SATA_SHIFT=0x10
+SCARD_SHIFT=0x11
+GNET_SHIFT=0x12
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,67 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_dram.h
+  @brief  
+
+  fm stands for: first megabyte.
+
+  THE CODE USING THESE SYMBOLS ASSUMES THAT THE END BOUNDARY OF AN
+  ENTITY IS THE START BOUNDARY OF THE NEXT ENTITY
+  
+  htoinc.pl emhwlib_dram.h emhwlib_dram.inc
+  
+  @author Emmanuel Michon
+  @date   2004-07-26
+*/
+
+#ifndef __EMHWLIB_DRAM_H__
+#define __EMHWLIB_DRAM_H__
+
+#if EM86XX_CHIP>=EM86XX_CHIPID_TANGO3
+#include "emhwlib_dram_tango3.h"
+#elif EM86XX_CHIP>=EM86XX_CHIPID_TANGO2
+#include "emhwlib_dram_tango2.h"
+#else
+#include "emhwlib_dram_others.h"
+#endif
+
+#define MEMCFG_SIGNATURE	0x6766636d // `m' `c' `f' `g'
+
+#ifndef __ASSEMBLY__
+
+/* This is the memory map data structure, the size is 64 bytes */
+typedef struct {
+	unsigned int signature;                                                           // ...fc0
+	unsigned int dram0_size;            /* The size of DRAM0 */
+	unsigned int dram1_size;            /* The size of DRAM1 */
+	unsigned int dram2_size;            /* The size of DRAM2 */
+	unsigned int dram0_removable_topreserved;     /* The size of top reserved in DRAM0   ...fd0 */
+	unsigned int dram1_removable_topreserved;     /* The size of top reserved in DRAM1 */
+	unsigned int dram0_top_removable_area;    /* for special use such as splash screen */ 
+	                                          /* users can use set and get properties on the memory reserved by this variable */
+	unsigned int dram0_fixed_topreserved;     /* The size of top reserved in DRAM0 */
+	unsigned int dram1_fixed_topreserved;     /* The size of top reserved in DRAM1       ...fe0 */
+	unsigned int dram2_fixed_topreserved;     /* The size of top reserved in DRAM2 */
+	unsigned int kernel_end;            /* The end offset of kernel */
+	unsigned int checksum;		    /* The checksum */
+#if EM86XX_CHIP>=EM86XX_CHIPID_TANGO2
+	unsigned int dram1_kernel_end;	    /* The end offset of kernel used data in second dram */
+	unsigned int curtainA0;                                                      
+	unsigned int curtainB0;
+	unsigned int curtainC;
+#else
+	unsigned int reserved[4];           /* Reserved for extension */
+#endif
+} memcfg_t;
+
+#endif /* __ASSEMBLY__ */
+
+#endif // __EMHWLIB_DRAM_H__
+ 
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_others.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_others.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_others.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_others.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,37 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_dram_others.h
+  @brief  
+
+  Addresses appear in increasing order. It is assumed
+  that computing FM_IRQHANDLER_STACKTOP_USR-FM_IRQHANDLER_CODE
+  is a proper way to access the max usable size for
+  FM_IRQHANDLER_CODE.
+
+  @author Emmanuel Michon
+  @date   2005-04-11
+*/
+
+#ifndef __EMHWLIB_DRAM_OTHERS_H__
+#define __EMHWLIB_DRAM_OTHERS_H__
+
+#define FM_MEMCFG                  0x00000fc0
+#define FM_IRQHANDLER_API          0x00001000
+#define FM_IRQHANDLER_CODE         0x00011000
+#define FM_IRQHANDLER_STACKTOP_USR 0x00040000 /* defined, but never used */
+#define FM_IRQHANDLER_STACKTOP_IRQ 0x00048000
+#define FM_IRQHANDLER_STACKTOP_FIQ 0x00050000
+#define FM_STACKTOP_SVC            0x00058000
+#define FM_DRM			   0x00058000
+#define FM_GNET			   0x00058000 /* incompatible with DRM */
+#define FM_BOOTLOADER_CODE         0x00060000
+#define FM_RESERVED                0x00080000 /* The size reserved */
+
+#endif // __EMHWLIB_DRAM_OTHERS_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_others.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_others.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_others.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_others.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,25 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/emhwlib_dram_others.inc (generated from emhwlib/include/emhwlib_dram_others.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+FM_MEMCFG=0xfc0
+FM_IRQHANDLER_API=0x1000
+FM_IRQHANDLER_CODE=0x11000
+FM_IRQHANDLER_STACKTOP_USR=0x40000
+FM_IRQHANDLER_STACKTOP_IRQ=0x48000
+FM_IRQHANDLER_STACKTOP_FIQ=0x50000
+FM_STACKTOP_SVC=0x58000
+FM_DRM=0x58000
+FM_GNET=0x58000
+FM_BOOTLOADER_CODE=0x60000
+FM_RESERVED=0x80000
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_tango3.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_tango3.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_tango3.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_tango3.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,48 @@
+/*****************************************
+ Copyright  2004-2005
+ Sigma Designs, Inc. 
+ *****************************************/
+/**
+  @file   emhwlib_dram_tango2.h
+  @brief  
+
+  Addresses appear in increasing order. It is assumed that computing
+  FM_Y-FM_X is a proper way to access the max usable size for FM_X.
+
+  See SMP8630 software spec 3.3
+
+  @author Emmanuel Michon, YH Lin, Julien Soulier
+  @date   2005-04-06
+*/
+
+#ifndef __EMHWLIB_DRAM_TANGO2_H__
+#define __EMHWLIB_DRAM_TANGO2_H__
+
+/* Spec 3.3.5: stage (S4) [fully functional player memory map] */
+#define FM_GNET                    0x00000000
+#define FM_SCRATCH                 0x00000f08 /* 184 bytes */
+#define FM_MEMCFG                  0x00000fc0
+#define FM_IRQHANDLER_API          0x00001000
+#define FM_XTASK_API               0x00009e00 /* 512 bytes */
+#define FM_XOSDBG                  0x0000a000
+#define FM_XTASK1DBG               0x0000c000
+#define FM_XTASK2DBG               0x0000d000
+#define FM_XTASK3DBG               0x0000e000
+#define FM_XTASK4DBG               0x0000f000
+#define FM_SCRATCH2                0x00010000
+#define FM_DRAMCALIBRATION         0x0001f000
+#define FM_RESERVED                0x00020000
+
+/*
+  Spec 3.3.5: stage (S0) [bootstrap memory map]
+
+  Because you will use zboot/yamon to download linux/CE
+  at start of DRAM, the former are away from beginning.
+*/
+#define FM_ZBOOT                   0x01000000
+#define FM_YAMON_text_ram          0x01000000
+#define FM_YAMON__ftext_init       0x01200000
+#define FM_yamon_appl__ftext       0x01210000
+#define FM_linuxmips__ftext        0x00020000
+
+#endif // __EMHWLIB_DRAM_TANGO2_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_tango3.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_tango3.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_dram_tango3.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_dram_tango3.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,32 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/emhwlib_dram_tango2.inc (generated from emhwlib/include/emhwlib_dram_tango2.h)
+#*
+#* Copyright (c) Sigma Designs, Inc. 2003.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+FM_GNET=0x0
+FM_SCRATCH=0xf08
+FM_MEMCFG=0xfc0
+FM_IRQHANDLER_API=0x1000
+FM_XTASK_API=0x9e00
+FM_XOSDBG=0xa000
+FM_XTASK1DBG=0xc000
+FM_XTASK2DBG=0xd000
+FM_XTASK3DBG=0xe000
+FM_XTASK4DBG=0xf000
+FM_SCRATCH2=0x10000
+FM_DRAMCALIBRATION=0x1f000
+FM_RESERVED=0x20000
+FM_ZBOOT=0x1000000
+FM_YAMON_text_ram=0x1000000
+FM_YAMON__ftext_init=0x1200000
+FM_yamon_appl__ftext=0x1210000
+FM_linuxmips__ftext=0x20000
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram.h	2008-08-20 15:08:33.000000000 -0700
@@ -0,0 +1,46 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_lram.h
+  @brief  
+
+  Map of the localram (8KBytes)
+
+  Traditionnally the start of localram is used to setup
+  a few kilobytes bootstrap routine code+data
+  (cache init, tlb init, load something bigger to DRAM, jump there).
+
+  Fixed offsets are defined in this file as communication devices
+  between hardware blocks.
+  Even debug locations must be present here.
+
+  The bootstrap routine is expected to preserve these and setup
+  its stack under LR_STACKTOP.
+
+  Keep addresses increasing in this file.
+
+  See emhwlib_resources_shared.h how some resources bw. 0 and 0x100 are used already
+  only when uCLinux is up with irq handler running
+
+  @author Emmanuel Michon
+  @date   2005-03-17
+*/
+
+#ifndef __EMHWLIB_LRAM_H__
+#define __EMHWLIB_LRAM_H__
+
+#if (EM86XX_CHIP<EM86XX_CHIPID_TANGO3)
+#include "emhwlib_lram_others.h"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO3)
+#include "emhwlib_lram_tango3.h"
+#else
+#error EM86XX_CHIP is not set in RMCFLAGS: refer to rmdef/rmem86xxid.h. 
+#endif
+
+#endif // __EMHWLIB_LRAM_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram.inc	2008-08-20 15:08:33.000000000 -0700
@@ -0,0 +1,41 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/emhwlib_lram.inc (generated from emhwlib_hal/include/emhwlib_lram.h)
+#*
+#* Copyright (c) Sigma Designs, Inc. 2003.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+LR_VSYNC_STRUCT=0x200
+LR_VSYNC_CODE=0xa00
+LR_VSYNC_END=0x1200
+LR_STACKTOP=0x1800
+LR_PCI_INTERRUPT_ENABLE=0x19ac
+LR_HOST_INTERRUPT_STATUS=0x19b0
+LR_DRAM_DMA_SUSPEND=0x19b4
+LR_SUSPEND_ACK_MPEG0=0x19b8
+LR_SUSPEND_ACK_MPEG1=0x19bc
+LR_SUSPEND_ACK_AUDIO0=0x19c0
+LR_SUSPEND_ACK_AUDIO1=0x19c4
+LR_SUSPEND_ACK_DEMUX=0x19c8
+LR_SUSPEND_ACK_IH=0x19cc
+LR_HB_IH=0x19d0
+LR_HB_HOST=0x19d4
+LR_HB_CPU=0x19d8
+LR_HB_MPEG0=0x19dc
+LR_HB_MPEG1=0x19e0
+LR_HB_AUDIO0=0x19e4
+LR_HB_AUDIO1=0x19e8
+LR_HB_DEMUX=0x19ec
+LR_HB_XPU=0x19f0
+LR_HB_VSYNC=0x19f4
+LR_SW_VAL_VSYNC_COUNT=0x19f8
+LR_SW_VAL_PIXEL_ADDR=0x19fc
+LR_XENV2_RW=0x1a00
+LR_XENV2_RO=0x1d00
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_others.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_others.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_others.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_others.h	2008-08-20 15:08:33.000000000 -0700
@@ -0,0 +1,106 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_lram_others.h
+  @brief  
+
+  Map of the localram (8KBytes)
+
+  Traditionnally the start of localram is used to setup
+  a few kilobytes bootstrap routine code+data
+  (cache init, tlb init, load something bigger to DRAM, jump there).
+
+  Fixed offsets are defined in this file as communication devices
+  between hardware blocks.
+  Even debug locations must be present here.
+
+  The bootstrap routine is expected to preserve these and setup
+  its stack under LR_STACKTOP.
+
+  Keep addresses increasing in this file.
+
+  See emhwlib_resources_shared.h how some resources bw. 0 and 0x100 are used already
+  only when uCLinux is up with irq handler running
+
+  @author Sebastien Beysserie
+  @date   2007-06-26
+*/
+
+#ifndef __EMHWLIB_LRAM_OTHERS_H__
+#define __EMHWLIB_LRAM_OTHERS_H__
+
+#define LR_CPU_IDLELOOP          0x00000000 /* CPU uses 0x80 bytes, up to 0x0080 */
+#define LR_UCLINUX_END           0x00000100
+
+#define LR_VSYNC_STRUCT          0x00000200 /* 2KB of data structures */
+#define LR_VSYNC_CODE            0x00000a00 /* 2KB of code */
+#define LR_VSYNC_END             0x00001200
+
+#define LR_STACKTOP              0x000017F4 /* in case a bootstrap routine needs a stack in local ram. Use this boundary */
+
+#define LR_PCI_INTERRUPT_ENABLE  0x000017F4
+#define LR_HOST_INTERRUPT_STATUS 0x000017F8
+#define LR_CPU_BRU_JUMP          0x000017FC /* `bootrom_ucos jump' (debug purpose) */
+
+#define LR_MU_PROFILE_STATUS     0x00001800
+
+#define LR_DRAM_DMA_SUSPEND               0x00001c8c
+#define LR_SUSPEND_ACK_MPEG0              0x00001c90
+#define LR_SUSPEND_ACK_MPEG1              0x00001c94
+#define LR_SUSPEND_ACK_AUDIO0             0x00001c98
+#define LR_SUSPEND_ACK_AUDIO1             0x00001c9c
+#define LR_SUSPEND_ACK_DEMUX0             0x00001ca0
+#define LR_SUSPEND_ACK_IH                 0x00001ca4
+
+#define LR_HB_IH                 0x00001ca8
+
+#define LR_IH_LOG_FIFO           0x00001cac /* in some cases (splash screen) find the location of the log_fifo is not that easy. Read it here. */
+
+#define LR_HB_HOST               0x00001cb0
+#define LR_HB_CPU                0x00001cb4
+#define LR_HB_MPEG0              0x00001cb8
+#define LR_HB_MPEG1              0x00001cbc
+#define LR_HB_AUDIO0             0x00001cc0
+#define LR_HB_AUDIO1             0x00001cc4
+#define LR_HB_DEMUX0             0x00001cc8
+#define LR_HB_XPU                0x00001ccc
+
+#define LR_IDMA                  0x00001cd0 /* 16bytes. Obsoletizes LR_HMMAD */
+
+#define LR_ETH_MAC_LO            0x00001ce0 /* Ethernet MAC addr low 4 bytes */
+#define LR_ETH_MAC_HI            0x00001ce4 /* Ethernet MAC addr high bytes */
+#define LR_HB_VSYNC              0x00001ce8
+ 
+#define LR_SW_VAL_VSYNC_COUNT    0x00001cec /* this location is used to count captured VSYNC */
+#define LR_SW_VAL_PIXEL_ADDR     0x00001cf0 /* this location is used to store a pixel address to write the frame count */
+
+#define LR_HMMAD                 0x00001cf4
+#define LR_KEY_ZONE              0x00001D00 /* 0x200 bytes, up to 0x1F00 */
+#define LR_YAMON_DIGITS          0x00001F00
+#define LR_XPU_DUMP              0x00001F00 /* 0x80 bytes, up to 0x1F80 */
+
+#define LR_VSYNC_PERIOD          0x00001FA0 /* 0x20 bytes, up to 0x1FC0 */
+
+#define LR_RANDOM_SEED           0x00001FC8 /* 0x08 bytes, up to 0x1FD0 */
+#define LR_LOCAL_DEBUG_PROBE     0x00001FD0 /* 0x20 bytes, up to 0x1FF0 */
+
+#define LR_XENV_LOCATION         0x00001FF0 /* Location of XENV, found by XOS */
+#define LR_GNET_MAC              0x00001FF4
+#define LR_ZBOOT_STAGE           0x00001FF8
+#define LR_XPU_STAGE             0x00001FFC
+
+/* for backward compatibility */
+#define LR_HB_DEMUX              LR_HB_DEMUX0
+#define LR_SUSPEND_ACK_DEMUX     LR_SUSPEND_ACK_DEMUX0
+
+#if (EM86XX_CHIP == EM86XX_CHIPID_TANGO2)
+#define LR_CHANNEL_INDEX         LR_GNET_MAC
+#endif
+
+#endif // __EMHWLIB_LRAM_OTHERS_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_others.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_others.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_others.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_others.inc	2008-08-20 15:08:33.000000000 -0700
@@ -0,0 +1,58 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/emhwlib_lram_others.inc (generated from emhwlib_hal/include/emhwlib_lram_others.h)
+#*
+#* Copyright (c) Sigma Designs, Inc. 2003.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+LR_CPU_IDLELOOP=0x0
+LR_UCLINUX_END=0x100
+LR_VSYNC_STRUCT=0x200
+LR_VSYNC_CODE=0xa00
+LR_VSYNC_END=0x1200
+LR_STACKTOP=0x17f4
+LR_PCI_INTERRUPT_ENABLE=0x17f4
+LR_HOST_INTERRUPT_STATUS=0x17f8
+LR_CPU_BRU_JUMP=0x17fc
+LR_MU_PROFILE_STATUS=0x1800
+LR_DRAM_DMA_SUSPEND=0x1c8c
+LR_SUSPEND_ACK_MPEG0=0x1c90
+LR_SUSPEND_ACK_MPEG1=0x1c94
+LR_SUSPEND_ACK_AUDIO0=0x1c98
+LR_SUSPEND_ACK_AUDIO1=0x1c9c
+LR_SUSPEND_ACK_DEMUX=0x1ca0
+LR_SUSPEND_ACK_IH=0x1ca4
+LR_HB_IH=0x1ca8
+LR_IH_LOG_FIFO=0x1cac
+LR_HB_HOST=0x1cb0
+LR_HB_CPU=0x1cb4
+LR_HB_MPEG0=0x1cb8
+LR_HB_MPEG1=0x1cbc
+LR_HB_AUDIO0=0x1cc0
+LR_HB_AUDIO1=0x1cc4
+LR_HB_DEMUX=0x1cc8
+LR_HB_XPU=0x1ccc
+LR_IDMA=0x1cd0
+LR_ETH_MAC_LO=0x1ce0
+LR_ETH_MAC_HI=0x1ce4
+LR_HB_VSYNC=0x1ce8
+LR_SW_VAL_VSYNC_COUNT=0x1cec
+LR_SW_VAL_PIXEL_ADDR=0x1cf0
+LR_HMMAD=0x1cf4
+LR_KEY_ZONE=0x1d00
+LR_YAMON_DIGITS=0x1f00
+LR_XPU_DUMP=0x1f00
+LR_VSYNC_PERIOD=0x1fa0
+LR_RANDOM_SEED=0x1fc8
+LR_LOCAL_DEBUG_PROBE=0x1fd0
+LR_XENV_LOCATION=0x1ff0
+LR_GNET_MAC=0x1ff4
+LR_ZBOOT_STAGE=0x1ff8
+LR_XPU_STAGE=0x1ffc
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_tango3.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_tango3.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_tango3.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_tango3.h	2008-08-20 15:08:33.000000000 -0700
@@ -0,0 +1,126 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_lram_tango3.h
+  @brief  
+
+  Map of the localram (8KBytes)
+
+  Traditionnally the start of localram is used to setup
+  a few kilobytes bootstrap routine code+data
+  (cache init, tlb init, load something bigger to DRAM, jump there).
+
+  Fixed offsets are defined in this file as communication devices
+  between hardware blocks.
+  Even debug locations must be present here.
+
+  The bootstrap routine is expected to preserve these and setup
+  its stack under LR_STACKTOP.
+
+  Keep addresses increasing in this file.
+
+  See emhwlib_resources_shared.h how some resources bw. 0 and 0x100 are used already
+  only when uCLinux is up with irq handler running
+
+  @author Sebastien Beysserie
+  @date   2007-06-26
+*/
+
+#ifndef __EMHWLIB_LRAM_TANGO3_H__
+#define __EMHWLIB_LRAM_TANGO3_H__
+
+/*
+  Leaving 2.3KB to for some startup code and stack
+  
+  as long as the value of this symbol moves only up with time, backward compatibility is ok */
+#define LR_STACKTOP              0x00000900
+
+#define LR_XOS2K_C2X             0x00000900
+#define LR_XOS2K_X2C             0x00000a00
+#define LR_XOS2K_I2X             0x00000b00
+#define LR_XOS2K_X2I             0x00000c00
+#define LR_XOS2K_END             0x00000d00
+
+#define LR_VSYNC_STRUCT          0x00000d00
+
+/*
+  shortcoming to be address with first hw releases
+
+  and garbles lram round 0x1680-0x1800
+ */
+#define LR_SHUTTLE_STACKTOP      0x00001800
+
+#define LR_VSYNC_STRUCT_END      0x00001900
+
+/*
+  range from LR_STACKTOP to the first of the below block is 
+  reserved for future use (~100 slots)
+ */
+#define LR_CPU_BOOTSEL           0x00001950 /* relying on the fact the soft reset & cpu bist does not clear lram */
+#define LR_CPU_PERF0_CTRL        0x00001954
+#define LR_CPU_PERF0_CNT         0x00001958
+#define LR_CPU_PERF1_CTRL        0x0000195c
+#define LR_CPU_PERF1_CNT         0x00001960
+#define LR_HB_AUDIO2             0x00001964 /* to check if AUDIO2 will coexist with DEMUX1 */
+#define LR_SUSPEND_ACK_AUDIO2    0x00001968
+#define LR_HB_DEMUX1             0x0000196c
+#define LR_SUSPEND_ACK_DEMUX1    0x00001970
+#define LR_VSYNC_PERIOD          0x00001974 /* 0x20 bytes */
+
+#define LR_ZBOOTXENV_LOCATION    0x00001994
+#define LR_BAT_D0                0x00001998
+#define LR_BAT_D1                0x0000199c
+
+/* rather use the http://bugs.soft.sdesigns.com/twiki/bin/view/Main/SevenSegmentDisplay if you can */
+#define LR_ZBOOT_STAGE           0x000019a0 
+
+#define LR_CHANNEL_INDEX         0x000019a4
+#define LR_HB_IPU                0x000019a8
+#define LR_PCI_INTERRUPT_ENABLE  0x000019ac
+#define LR_HOST_INTERRUPT_STATUS 0x000019b0
+#define LR_DRAM_DMA_SUSPEND      0x000019b4
+#define LR_SUSPEND_ACK_MPEG0     0x000019b8
+#define LR_SUSPEND_ACK_MPEG1     0x000019bc
+#define LR_SUSPEND_ACK_AUDIO0    0x000019c0
+#define LR_SUSPEND_ACK_AUDIO1    0x000019c4
+#define LR_SUSPEND_ACK_DEMUX0    0x000019c8
+#define LR_SUSPEND_ACK_IH        0x000019cc
+#define LR_HB_IH                 0x000019d0
+#define LR_HB_HOST               0x000019d4
+#define LR_HB_CPU                0x000019d8
+#define LR_HB_MPEG0              0x000019dc
+#define LR_HB_MPEG1              0x000019e0
+#define LR_HB_AUDIO0             0x000019e4
+#define LR_HB_AUDIO1             0x000019e8
+#define LR_HB_DEMUX0             0x000019ec
+/* empty slot here keep it so til mid2008 */
+#define LR_HB_VSYNC              0x000019f4
+#define LR_SW_VAL_VSYNC_COUNT    0x000019f8 /* this location is used to count captured VSYNC */
+#define LR_SW_VAL_PIXEL_ADDR     0x000019fc /* this location is used to store a pixel address to write the frame count */
+
+#define LR_XENV2_RW              0x00001a00 /* up to 628 bytes */
+
+#define LR_XOS_DUMP              0x00001c74 /* xtask dump --- might change */
+#define LR_XENV2_RO              0x00001d00 /* up to the end, 512 bytes. This area is written by xpu, r.o. for others */
+
+#define LR_XOS_SECOND_COUNT      0x00001f74 /* second counter */
+#define LR_XOS_SECOND_COUNT_ATX  0x00001f78 /* value of xtal cnt at last update of second counter */
+#define LR_XOS_F_SYS_HZ          0x00001f7c /* system frequency in Hz */
+#define LR_XOS_C2X_RO            0x00001f80 /* xos trusted copies of channel structures */
+#define LR_XOS_X2C_RO            0x00001fa0
+#define LR_XOS_I2X_RO            0x00001fc0
+#define LR_XOS_X2I_RO            0x00001fe0
+
+/* for backward compatibility */
+#define LR_HB_DEMUX              LR_HB_DEMUX0
+#define LR_SUSPEND_ACK_DEMUX     LR_SUSPEND_ACK_DEMUX0
+
+#define LR_HB_XPU LR_XOS_SECOND_COUNT
+
+#endif // __EMHWLIB_LRAM_TANGO3_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_tango3.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_tango3.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_lram_tango3.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_lram_tango3.inc	2008-08-20 15:08:33.000000000 -0700
@@ -0,0 +1,57 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_lram_tango3.inc (generated from emhwlib_lram_tango3.h)
+#*
+#* Copyright (c) Sigma Designs, Inc. 2003.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+LR_STACKTOP=0x900
+LR_XOS2K_C2X=0x900
+LR_XOS2K_X2C=0xa00
+LR_XOS2K_I2X=0xb00
+LR_XOS2K_X2I=0xc00
+LR_XOS2K_END=0xd00
+LR_VSYNC_STRUCT=0xd00
+LR_SHUTTLE_STACKTOP=0x1800
+LR_VSYNC_STRUCT_END=0x1900
+LR_VSYNC_PERIOD=0x1974
+LR_ZBOOTXENV_LOCATION=0x1994
+LR_BAT_D0=0x1998
+LR_BAT_D1=0x199c
+LR_BAT_D2=0x19a0
+LR_CHANNEL_INDEX=0x19a4
+LR_HB_IPU=0x19a8
+LR_PCI_INTERRUPT_ENABLE=0x19ac
+LR_HOST_INTERRUPT_STATUS=0x19b0
+LR_DRAM_DMA_SUSPEND=0x19b4
+LR_SUSPEND_ACK_MPEG0=0x19b8
+LR_SUSPEND_ACK_MPEG1=0x19bc
+LR_SUSPEND_ACK_AUDIO0=0x19c0
+LR_SUSPEND_ACK_AUDIO1=0x19c4
+LR_SUSPEND_ACK_DEMUX=0x19c8
+LR_SUSPEND_ACK_IH=0x19cc
+LR_HB_IH=0x19d0
+LR_HB_HOST=0x19d4
+LR_HB_CPU=0x19d8
+LR_HB_MPEG0=0x19dc
+LR_HB_MPEG1=0x19e0
+LR_HB_AUDIO0=0x19e4
+LR_HB_AUDIO1=0x19e8
+LR_HB_DEMUX=0x19ec
+LR_HB_XPU=0x19f0
+LR_HB_VSYNC=0x19f4
+LR_SW_VAL_VSYNC_COUNT=0x19f8
+LR_SW_VAL_PIXEL_ADDR=0x19fc
+LR_XENV2_RW=0x1a00
+LR_XENV2_RO=0x1d00
+LR_XOS_C2X_RO=0x1f80
+LR_XOS_X2C_RO=0x1fa0
+LR_XOS_I2X_RO=0x1fc0
+LR_XOS_X2I_RO=0x1fe0
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_registers_tango3.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_registers_tango3.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_registers_tango3.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_registers_tango3.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,813 @@
+/******************************************************/
+/* This file is generated automatically, DO NOT EDIT! */
+/******************************************************/
+/*
+ * ../emhwlib_hal/include/tango3/emhwlib_registers_tango3.h
+ *
+ * Copyright (c) 2001-2007 Sigma Designs, Inc. 
+ *
+ *
+ */
+ 
+/**
+  @file ../emhwlib_hal/include/tango3/emhwlib_registers_tango3.h
+  @brief emhwlib generated file
+   
+  @author Jacques Mahe, Christian Wolff, Julien Soulier, Emmanuel Michon
+  @ingroup hwlproperties
+*/
+
+#ifndef __EMHWLIB_REGISTERS_TANGO3_H__
+#define __EMHWLIB_REGISTERS_TANGO3_H__
+
+/* SystemBlock registers */
+#define REG_BASE_system_block 0x00010000 /* width RMuint32 */
+#define SYS_clkgen0_pll 0x0000 /* width RMuint32 */
+#define SYS_clkgen0_div 0x0004 /* width RMuint32 */
+#define SYS_clkgen1_pll 0x0008 /* width RMuint32 */
+#define SYS_clkgen1_div 0x000C /* width RMuint32 */
+#define SYS_clkgen2_pll 0x0010 /* width RMuint32 */
+#define SYS_clkgen2_div 0x0014 /* width RMuint32 */
+#define SYS_clkgen3_pll 0x0018 /* width RMuint32 */
+#define SYS_clkgen3_div 0x001C /* width RMuint32 */
+#define SYS_avclk_mux 0x0038 /* width RMuint32 */
+#define SYS_sysclk_mux 0x003C /* width RMuint32 */
+#define SYS_clk_cnt 0x0040 /* width RMuint32 */
+#define SYS_xtal_in_cnt 0x0048 /* width RMuint32 */
+#define DRAM_vbus_w0_cfg 0x0300 /* width RMuint32 */
+#define DRAM_vbus_w1_cfg 0x0304 /* width RMuint32 */
+#define DRAM_vbus_w2_cfg 0x0308 /* width RMuint32 */
+#define DRAM_vbus_w3_cfg 0x030c /* width RMuint32 */
+#define DRAM_vbus_r0_cfg 0x0340 /* width RMuint32 */
+#define DRAM_vbus_r1_cfg 0x0344 /* width RMuint32 */
+#define DRAM_vbus_r2_cfg 0x0348 /* width RMuint32 */
+#define DRAM_vbus_r3_cfg 0x034c /* width RMuint32 */
+#define DRAM_vbus_r4_cfg 0x0350 /* width RMuint32 */
+#define DRAM_vbus_r5_cfg 0x0354 /* width RMuint32 */
+#define DRAM_vbus_r6_cfg 0x0358 /* width RMuint32 */
+#define DRAM_vbus_r7_cfg 0x035c /* width RMuint32 */
+#define DRAM_vbus_r8_cfg 0x0360 /* width RMuint32 */
+#define DRAM_vbus_r9_cfg 0x0364 /* width RMuint32 */
+#define DRAM_vbus_r10_cfg 0x0368 /* width RMuint32 */
+#define DRAM_vbus_r11_cfg 0x036c /* width RMuint32 */
+#define DRAM_mbus_w0_cfg 0x0200 /* width RMuint32 */
+#define DRAM_mbus_w1_cfg 0x0204 /* width RMuint32 */
+#define DRAM_mbus_w2_cfg 0x0208 /* width RMuint32 */
+#define DRAM_mbus_w3_cfg 0x020c /* width RMuint32 */
+#define DRAM_mbus_w4_cfg 0x0210 /* width RMuint32 */
+#define DRAM_mbus_w5_cfg 0x0214 /* width RMuint32 */
+#define DRAM_mbus_w6_cfg 0x0218 /* width RMuint32 */
+#define DRAM_mbus_w7_cfg 0x021c /* width RMuint32 */
+#define DRAM_mbus_w8_cfg 0x0220 /* width RMuint32 */
+#define DRAM_mbus_w9_cfg 0x0224 /* width RMuint32 */
+#define DRAM_mbus_w10_cfg 0x0228 /* width RMuint32 */
+#define DRAM_mbus_r0_cfg 0x0240 /* width RMuint32 */
+#define DRAM_mbus_r1_cfg 0x0244 /* width RMuint32 */
+#define DRAM_mbus_r2_cfg 0x0248 /* width RMuint32 */
+#define DRAM_mbus_r3_cfg 0x024c /* width RMuint32 */
+#define DRAM_mbus_r4_cfg 0x0250 /* width RMuint32 */
+#define DRAM_mbus_r5_cfg 0x0254 /* width RMuint32 */
+#define DRAM_mbus_r6_cfg 0x0258 /* width RMuint32 */
+#define DRAM_mbus_r7_cfg 0x025c /* width RMuint32 */
+#define DRAM_mbus_r8_cfg 0x0260 /* width RMuint32 */
+#define DRAM_mbus_r9_cfg 0x0264 /* width RMuint32 */
+#define DRAM_mbus_r10_cfg 0x0268 /* width RMuint32 */
+#define SYS_hostclk_mux 0x0030 /* width RMuint32 */
+#define SYS_sysclk_premux 0x0034 /* width RMuint32 */
+#define SYS_rnd_cnt 0x0044 /* width RMuint32 */
+#define SYS_cnt_cfg 0x004c /* width RMuint32 */
+#define SYS_cfg_cnt0 0x0050 /* width RMuint32 */
+#define SYS_cfg_cnt1 0x0054 /* width RMuint32 */
+#define SYS_cfg_cnt2 0x0058 /* width RMuint32 */
+#define SYS_cfg_cnt3 0x005c /* width RMuint32 */
+#define SYS_cfg_cnt4 0x0060 /* width RMuint32 */
+#define SYS_cleandiv0_div 0x0080 /* width RMuint32 */
+#define SYS_cleandiv1_div 0x0088 /* width RMuint32 */
+#define SYS_cleandiv2_div 0x0090 /* width RMuint32 */
+#define SYS_cleandiv3_div 0x0098 /* width RMuint32 */
+#define SYS_cleandiv4_div 0x00a0 /* width RMuint32 */
+#define SYS_cleandiv5_div 0x00a8 /* width RMuint32 */
+#define SYS_cleandiv6_div 0x00b0 /* width RMuint32 */
+#define SYS_cleandiv7_div 0x00b8 /* width RMuint32 */
+#define SYS_cleandiv8_div 0x00c0 /* width RMuint32 */
+#define SYS_cleandiv9_div 0x00c8 /* width RMuint32 */
+#define SYS_cleandiv10_div 0x00d0 /* width RMuint32 */
+#define SYS_watchdog_counter 0xfd00 /* width RMuint32 */
+#define SYS_watchdog_configuration 0xfd04 /* width RMuint32 */
+#define MARB_mid01_cfg 0x0200 /* width RMuint32 */
+#define MARB_mid21_cfg 0x0204 /* width RMuint32 */
+#define MARB_mid02_cfg 0x0208 /* width RMuint32 */
+#define MARB_mid22_cfg 0x020c /* width RMuint32 */
+#define MARB_mid03_cfg 0x0210 /* width RMuint32 */
+#define MARB_mid23_cfg 0x0214 /* width RMuint32 */
+#define MARB_mid04_cfg 0x0218 /* width RMuint32 */
+#define MARB_mid24_cfg 0x021c /* width RMuint32 */
+#define MARB_mid25_cfg 0x0220 /* width RMuint32 */
+#define MARB_mid08_cfg 0x0224 /* width RMuint32 */
+#define MARB_mid28_cfg 0x0228 /* width RMuint32 */
+#define MARB_mid29_cfg 0x022c /* width RMuint32 */
+#define MARB_mid0C_cfg 0x0230 /* width RMuint32 */
+#define MARB_mid2C_cfg 0x0234 /* width RMuint32 */
+#define MARB_mid0E_cfg 0x0238 /* width RMuint32 */
+#define MARB_mid2E_cfg 0x023c /* width RMuint32 */
+#define MARB_mid10_cfg 0x0240 /* width RMuint32 */
+#define MARB_mid30_cfg 0x0244 /* width RMuint32 */
+#define MARB_mid14_cfg 0x0248 /* width RMuint32 */
+#define MARB_mid34_cfg 0x024c /* width RMuint32 */
+#define MARB_mid05_cfg 0x0250 /* width RMuint32 */
+#define MARB_mid26_cfg 0x0254 /* width RMuint32 */
+#define MARB_mid09_cfg 0x0258 /* width RMuint32 */
+#define MARB_mid2A_cfg 0x025c /* width RMuint32 */
+#define MARB_mid06_cfg 0x0260 /* width RMuint32 */
+#define MARB_mid0A_cfg 0x0264 /* width RMuint32 */
+#define MARB_mid1C_cfg 0x0268 /* width RMuint32 */
+#define MARB_mid3C_cfg 0x026c /* width RMuint32 */
+#define VARB_mid01_cfg 0x0300 /* width RMuint32 */
+#define VARB_mid02_cfg 0x0304 /* width RMuint32 */
+#define VARB_mid21_cfg 0x0308 /* width RMuint32 */
+#define VARB_mid22_cfg 0x030c /* width RMuint32 */
+#define VARB_mid23_cfg 0x0310 /* width RMuint32 */
+#define VARB_mid24_cfg 0x0314 /* width RMuint32 */
+#define VARB_mid25_cfg 0x0318 /* width RMuint32 */
+#define VARB_mid26_cfg 0x031c /* width RMuint32 */
+#define VARB_mid27_cfg 0x0320 /* width RMuint32 */
+#define VARB_mid28_cfg 0x0324 /* width RMuint32 */
+#define VARB_mid29_cfg 0x0328 /* width RMuint32 */
+#define VARB_mid2A_cfg 0x032c /* width RMuint32 */
+#define VARB_mid10_cfg 0x0330 /* width RMuint32 */
+#define VARB_mid30_cfg 0x0334 /* width RMuint32 */
+#define VARB_mid31_cfg 0x0338 /* width RMuint32 */
+#define VARB_mid03_cfg 0x033c /* width RMuint32 */
+#define IARB_mid01_cfg 0x0400 /* width RMuint32 */
+#define IARB_mid02_cfg 0x0404 /* width RMuint32 */
+#define SYS_gpio_dir 0x0500 /* width RMuint32 */
+#define SYS_gpio_data 0x0504 /* width RMuint32 */
+#define SYS_gpio_int 0x0508 /* width RMuint32 */
+#define SYS_gpio15_pwm 0x0510 /* width RMuint32 */
+#define SYS_gpio14_pwm 0x0514 /* width RMuint32 */
+#define REG_BASE_dram_controller_0 0x00030000 /* width RMuint32 */
+#define REG_BASE_dram_controller_1 0x00040000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_0_alias 0x10000000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_0 0x80000000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_1_alias 0x20000000 /* width RMuint32 */
+#define MEM_BASE_dram_controller_1 0xc0000000 /* width RMuint32 */
+#define DRAM_dunit_cfg 0x0000 /* width RMuint32 */
+#define DRAM_dunit_delay0_ctrl 0x0004 /* width RMuint32 */
+#define DRAM_dunit_delay1_ctrl 0x0008 /* width RMuint32 */
+#define DRAM_dunit_auto_delay 0x000c /* width RMuint32 */
+#define DRAM_dunit_fall_delay0 0x0010 /* width RMuint32 */
+#define DRAM_dunit_fall_delay1 0x0014 /* width RMuint32 */
+#define DRAM_dunit_bw_lobound 0x0018 /* width RMuint32 */
+#define DRAM_dunit_bw_hibound 0x001c /* width RMuint32 */
+#define DRAM_dunit_bw_probe_cfg 0x0020 /* width RMuint32 */
+#define DRAM_dunit_bw_probe_cnt 0x0024 /* width RMuint32 */
+#define DRAM_dunit_bw_cntall 0x0028 /* width RMuint32 */
+#define DRAM_dunit_calibration_delay 0x0030 /* width RMuint32 */
+#define DRAM_dunit_calibration_rise_err 0x0034 /* width RMuint32 */
+#define DRAM_dunit_calibration_fall_err 0x0038 /* width RMuint32 */
+#define DRAM_dunit_calibration_page 0x0088 /* width RMuint32 */
+#define DRAM_dunit_flush_buffer 0x0104 /* width RMuint32 */
+#define REG_BASE_host_interface 0x00020000 /* width RMuint32 */
+#define MEM_BASE_host_interface 0x40000000 /* width RMuint32 */
+#define IDE_data 0x0000 /* width RMuint32 */
+#define IDE_error 0x0004 /* width RMuint32 */
+#define IDE_count 0x0008 /* width RMuint32 */
+#define IDE_start_sector 0x000c /* width RMuint32 */
+#define IDE_cylinder_lo 0x0010 /* width RMuint32 */
+#define IDE_cylinder_hi 0x0014 /* width RMuint32 */
+#define IDE_head_device 0x0018 /* width RMuint32 */
+#define IDE_cmd_stat 0x001c /* width RMuint32 */
+#define IDE_irq_stat 0x0218 /* width RMuint32 */
+#define IDE_cmd_stat__ 0x021c /* width RMuint32 */
+#define PB_timing0 0x0800 /* width RMuint32 */
+#define PB_timing1 0x0804 /* width RMuint32 */
+#define PB_timing2 0x0808 /* width RMuint32 */
+#define PB_timing3 0x080c /* width RMuint32 */
+#define PB_timing4 0x0810 /* width RMuint32 */
+#define PB_timing5 0x0814 /* width RMuint32 */
+#define PB_default_timing 0x0818 /* width RMuint32 */
+#define PB_use_timing0 0x081c /* width RMuint32 */
+#define PB_use_timing1 0x0820 /* width RMuint32 */
+#define PB_use_timing2 0x0824 /* width RMuint32 */
+#define PB_use_timing3 0x0828 /* width RMuint32 */
+#define PB_use_timing4 0x082c /* width RMuint32 */
+#define PB_use_timing5 0x0830 /* width RMuint32 */
+#define PB_CS_config 0x0834 /* width RMuint32 */
+#define PB_automode_start_address 0x0840 /* width RMuint32 */
+#define PB_automode_control 0x0844 /* width RMuint32 */
+#define EMHWLIB_IS_HOST 0xe000 /* width RMuint32 */
+#define HOST_REG1 0xfed0 /* width RMuint32 */
+#define HOST_REG2 0xfed4 /* width RMuint32 */
+#define READ_ADDRESS 0xfec0 /* width RMuint32 */
+#define READ_COUNTER 0xfec4 /* width RMuint32 */
+#define READ_ENABLE 0xfec8 /* width RMuint32 */
+#define REV_ORDER 0xfecc /* width RMuint32 */
+#define WRITE_ADDRESS 0xfed8 /* width RMuint32 */
+#define WRITE_COUNTER 0xfedc /* width RMuint32 */
+#define WRITE_ENABLE 0xfee0 /* width RMuint32 */
+#define BURST 0xfee4 /* width RMuint32 */
+#define PCI_TIMEOUT 0x8000 /* width RMuint32 */
+#define PCI_TIMEOUT_STATUS 0x8004 /* width RMuint32 */
+#define PCI_TIMER 0x8008 /* width RMuint32 */
+#define PCI_TIMER_TEST 0x800c /* width RMuint32 */
+#define PCI_WAKEUP 0x8010 /* width RMuint32 */
+#define PCI_REGION_0_BASE 0x9000 /* width RMuint32 */
+#define PCI_REGION_1_BASE 0x9004 /* width RMuint32 */
+#define PCI_REGION_2_BASE 0x9008 /* width RMuint32 */
+#define PCI_REGION_3_BASE 0x900c /* width RMuint32 */
+#define PCI_REGION_4_BASE 0x9010 /* width RMuint32 */
+#define PCI_REGION_5_BASE 0x9014 /* width RMuint32 */
+#define PCI_REGION_6_BASE 0x9018 /* width RMuint32 */
+#define PCI_REGION_7_BASE 0x901c /* width RMuint32 */
+#define PCI_irq_status 0x9020 /* width RMuint32 */
+#define PCI_irq_set 0x9024 /* width RMuint32 */
+#define PCI_irq_clear 0x9028 /* width RMuint32 */
+#define SBOX_FIFO_RESET 0x90a0 /* width RMuint32 */
+#define SBOX_FIFO_RESET2 0x90a4 /* width RMuint32 */
+#define SBOX_ROUTE 0x90a8 /* width RMuint32 */
+#define SBOX_ROUTE2 0x90ac /* width RMuint32 */
+#define output_SBOX_MBUS_W0 0x9080 /* width RMuint32 */
+#define output_SBOX_MBUS_W1 0x9084 /* width RMuint32 */
+#define output_SBOX_PCI_MASTER 0x9088 /* width RMuint32 */
+#define output_SBOX_PCI_SLAVE 0x908c /* width RMuint32 */
+#define output_SBOX_SATA 0x9090 /* width RMuint32 */
+#define output_SBOX_IDE_ISA 0x9094 /* width RMuint32 */
+#define output_SBOX_IDE_DVD 0x9098 /* width RMuint32 */
+#define output_SBOX_SATA2 0x909c /* width RMuint32 */
+#define output_SBOX_MBUS_W2 0x90b0 /* width RMuint32 */
+#define input_keep_SBOX 0 /* width RMuint32 */
+#define input_MBUS_R0_SBOX 1 /* width RMuint32 */
+#define input_MBUS_R1_SBOX 2 /* width RMuint32 */
+#define input_PCI_MASTER_SBOX 3 /* width RMuint32 */
+#define input_PCI_SLAVE_SBOX 4 /* width RMuint32 */
+#define input_SATA_SBOX 5 /* width RMuint32 */
+#define input_IDE_ISA_SBOX 6 /* width RMuint32 */
+#define input_IDE_DVD_SBOX 7 /* width RMuint32 */
+#define input_SATA2_SBOX 8 /* width RMuint32 */
+#define input_MBUS_R2_SBOX 9 /* width RMuint32 */
+#define input_unconnected_SBOX 0xf /* width RMuint32 */
+#define host_mutex0 0x9040 /* width RMuint32 */
+#define host_mutex1 0x9044 /* width RMuint32 */
+#define host_mutex2 0x9048 /* width RMuint32 */
+#define host_mutex3 0x904c /* width RMuint32 */
+#define host_mutex4 0x9050 /* width RMuint32 */
+#define host_mutex5 0x9054 /* width RMuint32 */
+#define host_mutex6 0x9058 /* width RMuint32 */
+#define host_mutex7 0x905c /* width RMuint32 */
+#define host_mutex8 0x9060 /* width RMuint32 */
+#define host_mutex9 0x9064 /* width RMuint32 */
+#define host_mutex10 0x9068 /* width RMuint32 */
+#define host_mutex11 0x906c /* width RMuint32 */
+#define host_mutex12 0x9070 /* width RMuint32 */
+#define host_mutex13 0x9074 /* width RMuint32 */
+#define host_mutex14 0x9078 /* width RMuint32 */
+#define host_mutex15 0x907c /* width RMuint32 */
+#define PCI_host_reg5 0xfe94 /* width RMuint32 */
+#define PCI_chip_is_host 0xfe90 /* width RMuint32 */
+#define IDECTRL_idesrc 0x20d0 /* width RMuint32 */
+#define IDECTRL_pri_drv1udmatim1 0x20e0 /* width RMuint32 */
+#define IDECTRL_pri_drv1udmatim2 0x20f0 /* width RMuint32 */
+#define IDECTRL_pri_idectl 0x2100 /* width RMuint32 */
+#define IDECTRL_pri_drv0tim 0x2110 /* width RMuint32 */
+#define IDECTRL_pri_drv1tim 0x2120 /* width RMuint32 */
+#define IDECTRL_idemisc 0x2130 /* width RMuint32 */
+#define IDECTRL_idestatus 0x2140 /* width RMuint32 */
+#define IDECTRL_udmactl 0x2150 /* width RMuint32 */
+#define IDECTRL_pri_drv0udmatim1 0x2160 /* width RMuint32 */
+#define IDECTRL_pri_drv0udmatim2 0x2170 /* width RMuint32 */
+#define IDECTRL_pref_st 0x2310 /* width RMuint32 */
+#define IDECTRL_pri_ctrlblock 0x2398 /* width RMuint32 */
+#define IDECTRL_pri_cmdblock 0x23c0 /* width RMuint32 */
+#define IDECTRL_bmic 0x2400 /* width RMuint32 */
+#define IDECTRL_bmis 0x2410 /* width RMuint32 */
+#define IDECTRL_bmidtp 0x2420 /* width RMuint32 */
+#define IDECTRL_ide_dmaptr 0x2780 /* width RMuint32 */
+#define IDECTRL_ide_dmalen 0x2790 /* width RMuint32 */
+#define IDECTRL_pio_prefetch_data 0x27c0 /* width RMuint32 */
+#define MEM_BASE_pfla 0x40000000 /* width RMuint32 */
+#define PB_CS0_OFFSET 0x00000000 /* width RMuint32 */
+#define PB_CS1_OFFSET 0x04000000 /* width RMuint32 */
+#define PB_CS2_OFFSET 0x08000000 /* width RMuint32 */
+#define PB_CS3_OFFSET 0x0c000000 /* width RMuint32 */
+#define ETH_gpio_dir1 0x7100 /* width RMuint32 */
+#define ETH_gpio_data1 0x7104 /* width RMuint32 */
+#define ETH_gpio_mask1 0x7108 /* width RMuint32 */
+#define ETH_gpio_dir2 0x710c /* width RMuint32 */
+#define ETH_gpio_data2 0x7110 /* width RMuint32 */
+#define PB_automode_control1 0x0848 /* width RMuint32 */
+#define PB_CS_config1 0x0838 /* width RMuint32 */
+#define PB_CS_ctrl 0x083c /* width RMuint32 */
+#define PB_strap_ctrl 0x0880 /* width RMuint32 */
+#define PB_strap0 0x0884 /* width RMuint32 */
+#define PB_strap1 0x0888 /* width RMuint32 */
+#define PB_ECC_code0 0x08c0 /* width RMuint32 */
+#define PB_ECC_code1 0x08c4 /* width RMuint32 */
+#define PB_ECC_code2 0x08c8 /* width RMuint32 */
+#define PB_ECC_code3 0x08cc /* width RMuint32 */
+#define PB_ECC_clear 0x08d0 /* width RMuint32 */
+#define PB_ECC1_code0 0x08d4 /* width RMuint32 */
+#define PB_ECC1_code1 0x08d8 /* width RMuint32 */
+#define PB_ECC1_code2 0x08dc /* width RMuint32 */
+#define PB_ECC1_code3 0x08e0 /* width RMuint32 */
+#define PB_ECC1_clear 0x08e4 /* width RMuint32 */
+#define PB_SPI_ctrl 0x08e8 /* width RMuint32 */
+#define PB1_timing0 0x0900 /* width RMuint32 */
+#define PB1_timing1 0x0904 /* width RMuint32 */
+#define PB1_timing2 0x0908 /* width RMuint32 */
+#define PB1_timing3 0x090c /* width RMuint32 */
+#define PB1_timing4 0x0910 /* width RMuint32 */
+#define PB1_timing5 0x0914 /* width RMuint32 */
+#define PB1_default_timing 0x0918 /* width RMuint32 */
+#define PB1_use_timing0 0x091c /* width RMuint32 */
+#define PB1_use_timing1 0x0920 /* width RMuint32 */
+#define PB1_use_timing2 0x0924 /* width RMuint32 */
+#define PB1_use_timing3 0x0928 /* width RMuint32 */
+#define PB1_use_timing4 0x092c /* width RMuint32 */
+#define PB1_use_timing5 0x0930 /* width RMuint32 */
+#define PB1_CS_config 0x0934 /* width RMuint32 */
+#define PB1_CS_config1 0x0938 /* width RMuint32 */
+#define PB1_CS_ctrl 0x093c /* width RMuint32 */
+#define PB1_automode_start_address 0x0940 /* width RMuint32 */
+#define PB1_automode_control 0x0944 /* width RMuint32 */
+#define PB1_automode_control1 0x0948 /* width RMuint32 */
+#define PB1_strap_ctrl 0x0980 /* width RMuint32 */
+#define PB1_strap0 0x0984 /* width RMuint32 */
+#define PB1_strap1 0x0988 /* width RMuint32 */
+#define PB1_ECC_code0 0x09c0 /* width RMuint32 */
+#define PB1_ECC_code1 0x09c4 /* width RMuint32 */
+#define PB1_ECC_code2 0x09c8 /* width RMuint32 */
+#define PB1_ECC_code3 0x09cc /* width RMuint32 */
+#define PB1_ECC_clear 0x09d0 /* width RMuint32 */
+#define PB1_ECC1_code0 0x09d4 /* width RMuint32 */
+#define PB1_ECC1_code1 0x09d8 /* width RMuint32 */
+#define PB1_ECC1_code2 0x09dc /* width RMuint32 */
+#define PB1_ECC1_code3 0x09e0 /* width RMuint32 */
+#define PB1_ECC1_clear 0x09e4 /* width RMuint32 */
+#define PB1_SPI_ctrl 0x09e8 /* width RMuint32 */
+#define MIF_W2_ADD 0xb100 /* width RMuint32 */
+#define MIF_W2_CNT 0xb104 /* width RMuint32 */
+#define MIF_W2_SKIP 0xb108 /* width RMuint32 */
+#define MIF_W2_CMD 0xb10c /* width RMuint32 */
+#define MIF_R2_ADD 0xb140 /* width RMuint32 */
+#define MIF_R2_CNT 0xb144 /* width RMuint32 */
+#define MIF_R2_SKIP 0xb148 /* width RMuint32 */
+#define MIF_R2_CMD 0xb14c /* width RMuint32 */
+#define PCI_host_reg1 0xfed0 /* width RMuint32 */
+#define PCI_host_reg2 0xfed4 /* width RMuint32 */
+#define PCI_host_reg3 0xfe80 /* width RMuint32 */
+#define PCI_host_reg4 0xfe84 /* width RMuint32 */
+#define PCI_pcictrl_reg1 0xfe88 /* width RMuint32 */
+#define PCI_pcictrl_reg2 0xfe8c /* width RMuint32 */
+#define PCI_pcictrl_reg3 0xfefc /* width RMuint32 */
+#define PCI_REG0 0xfee8 /* width RMuint32 */
+#define PCI_REG1 0xfeec /* width RMuint32 */
+#define PCI_REG2 0xfef0 /* width RMuint32 */
+#define PCI_REG3 0xfef4 /* width RMuint32 */
+#define PCI_CONFIG 0xfef8 /* width RMuint32 */
+#define MIF_W0_ADD 0xb000 /* width RMuint32 */
+#define MIF_W0_CNT 0xb004 /* width RMuint32 */
+#define MIF_W0_SKIP 0xb008 /* width RMuint32 */
+#define MIF_W0_CMD 0xb00c /* width RMuint32 */
+#define MIF_W1_ADD 0xb040 /* width RMuint32 */
+#define MIF_W1_CNT 0xb044 /* width RMuint32 */
+#define MIF_W1_SKIP 0xb048 /* width RMuint32 */
+#define MIF_W1_CMD 0xb04c /* width RMuint32 */
+#define MIF_R0_ADD 0xb080 /* width RMuint32 */
+#define MIF_R0_CNT 0xb084 /* width RMuint32 */
+#define MIF_R0_SKIP 0xb088 /* width RMuint32 */
+#define MIF_R0_CMD 0xb08c /* width RMuint32 */
+#define MIF_R1_ADD 0xb0c0 /* width RMuint32 */
+#define MIF_R1_CNT 0xb0c4 /* width RMuint32 */
+#define MIF_R1_SKIP 0xb0c8 /* width RMuint32 */
+#define MIF_R1_CMD 0xb0cc /* width RMuint32 */
+#define MBUS_IDLE 0 /* width RMuint32 */
+#define MBUS_LINEAR 1 /* width RMuint32 */
+#define MBUS_DOUBLE 2 /* width RMuint32 */
+#define MBUS_RECTANGLE 3 /* width RMuint32 */
+#define MBUS_VOID 4 /* width RMuint32 */
+#define MBUS_LINEAR_VOID 5 /* width RMuint32 */
+#define MBUS_DOUBLE_VOID 6 /* width RMuint32 */
+#define MBUS_RECTANGLE_VOID 7 /* width RMuint32 */
+#define MBUS_TILED 8 /* width RMuint32 */
+#define GBUS_MUTEX_XPU 0x14 /* width RMuint32 */
+#define GBUS_MUTEX_PT110 0x16 /* width RMuint32 */
+#define GBUS_MUTEX_TDMX 0x19 /* width RMuint32 */
+#define GBUS_MUTEX_AUDIO_0 0x1b /* width RMuint32 */
+#define GBUS_MUTEX_AUDIO_1 0x1c /* width RMuint32 */
+#define GBUS_MUTEX_MPEG_0 0x1d /* width RMuint32 */
+#define GBUS_MUTEX_MPEG_1 0x1e /* width RMuint32 */
+#define GBUS_MUTEX_HOST 0x1f /* width RMuint32 */
+#define GBUS_MUTEX_LOCAL 0x10 /* width RMuint32 */
+/* SystemBlock registers done */
+
+/* CPUBlock registers */
+#define REG_BASE_cpu_block 0x00060000 /* width RMuint32 */
+#define CPU_time0_load 0xc500 /* width RMuint32 */
+#define CPU_time0_value 0xc504 /* width RMuint32 */
+#define CPU_time0_ctrl 0xc508 /* width RMuint32 */
+#define CPU_time0_clr 0xc50c /* width RMuint32 */
+#define CPU_time1_load 0xc600 /* width RMuint32 */
+#define CPU_time1_value 0xc604 /* width RMuint32 */
+#define CPU_time1_ctrl 0xc608 /* width RMuint32 */
+#define CPU_time1_clr 0xc60c /* width RMuint32 */
+#define CPU_rtc_data 0xc800 /* width RMuint32 */
+#define CPU_rtc_match 0xc804 /* width RMuint32 */
+#define CPU_rtc_stat 0xc808 /* width RMuint32 */
+#define CPU_rtc_load 0xc80c /* width RMuint32 */
+#define CPU_rtc_ctrl 0xc810 /* width RMuint32 */
+#define CPU_irq_status 0xe000 /* width RMuint32 */
+#define CPU_irq_rawstat 0xe004 /* width RMuint32 */
+#define CPU_irq_enableset 0xe008 /* width RMuint32 */
+#define CPU_irq_enableclr 0xe00c /* width RMuint32 */
+#define CPU_irq_softset 0xe010 /* width RMuint32 */
+#define CPU_irq_softclr 0xe014 /* width RMuint32 */
+#define CPU_fiq_status 0xe100 /* width RMuint32 */
+#define CPU_fiq_rawstat 0xe104 /* width RMuint32 */
+#define CPU_fiq_enableset 0xe108 /* width RMuint32 */
+#define CPU_fiq_enableclr 0xe10c /* width RMuint32 */
+#define CPU_fiq_softset 0xe110 /* width RMuint32 */
+#define CPU_fiq_softclr 0xe114 /* width RMuint32 */
+#define CPU_edge_status 0xe200 /* width RMuint32 */
+#define CPU_edge_rawstat 0xe204 /* width RMuint32 */
+#define CPU_edge_config_rise 0xe208 /* width RMuint32 */
+#define CPU_edge_config_fall 0xe20c /* width RMuint32 */
+#define CPU_SOFT_INT 0x00000001 /* width RMuint32 */
+#define CPU_UART0_INT 0x00000002 /* width RMuint32 */
+#define CPU_UART1_INT 0x00000004 /* width RMuint32 */
+#define CPU_TIMER0_INT 0x00000020 /* width RMuint32 */
+#define CPU_TIMER1_INT 0x00000040 /* width RMuint32 */
+#define CPU_HOST_MBUS_W0_INT 0x00000200 /* width RMuint32 */
+#define CPU_HOST_MBUS_W1_INT 0x00000400 /* width RMuint32 */
+#define CPU_HOST_MBUS_R0_INT 0x00000800 /* width RMuint32 */
+#define CPU_HOST_MBUS_R1_INT 0x00001000 /* width RMuint32 */
+#define CPU_PCI_INTA 0x00002000 /* width RMuint32 */
+#define CPU_PCI_INTB 0x00004000 /* width RMuint32 */
+#define CPU_PCI_INTC 0x00008000 /* width RMuint32 */
+#define CPU_PCI_INTD 0x00010000 /* width RMuint32 */
+#define CPU_PCI_FAULT_INT 0x00100000 /* width RMuint32 */
+#define CPU_INFRARED_INT 0x00200000 /* width RMuint32 */
+#define CPU_SFLA_INT 0x00000010 /* width RMuint32 */
+#define CPU_DVD_INT 0x00000080 /* width RMuint32 */
+#define CPU_ETH_INT 0x00000100 /* width RMuint32 */
+#define CPU_DMAIDE_INT 0x00020000 /* width RMuint32 */
+#define CPU_IDE_INT 0x00040000 /* width RMuint32 */
+#define CPU_FRONTPANEL_INT 0x00080000 /* width RMuint32 */
+#define CPU_I2C_INT 0x00400000 /* width RMuint32 */
+#define CPU_GFX_ACCEL_INT 0x00800000 /* width RMuint32 */
+#define CPU_VSYNC0_INT 0x01000000 /* width RMuint32 */
+#define CPU_VSYNC1_INT 0x02000000 /* width RMuint32 */
+#define CPU_VSYNC2_INT 0x04000000 /* width RMuint32 */
+#define CPU_VSYNC3_INT 0x08000000 /* width RMuint32 */
+#define CPU_VSYNC4_INT 0x10000000 /* width RMuint32 */
+#define CPU_VSYNC4BKEND_INT 0x20000000 /* width RMuint32 */
+#define CPU_VSYNC5_INT 0x40000000 /* width RMuint32 */
+#define CPU_VSYNC5BKEND_INT 0x80000000 /* width RMuint32 */
+#define CPU_SMARTCARD_HI_INT 0x00000001 /* width RMuint32 */
+#define CPU_HDMI_HI_INT 0x00000002 /* width RMuint32 */
+#define CPU_HDMI_I2C_HI_INT 0x00000004 /* width RMuint32 */
+#define CPU_VBUS_W0_HI_INT 0x00000008 /* width RMuint32 */
+#define CPU_VBUS_W3_HI_INT 0x00000010 /* width RMuint32 */
+#define CPU_ETH_PHY_HI_INT 0x00000020 /* width RMuint32 */
+#define CPU_ETH_MAC_HI_INT 0x00000040 /* width RMuint32 */
+#define CPU_USB_OHCI_MAC_HI_INT 0x00000080 /* width RMuint32 */
+#define CPU_USB_EHCI_MAC_HI_INT 0x00000100 /* width RMuint32 */
+#define LOG2_CPU_SOFT_INT 0 /* width RMuint32 */
+#define LOG2_CPU_UART0_INT 1 /* width RMuint32 */
+#define LOG2_CPU_UART1_INT 2 /* width RMuint32 */
+#define LOG2_CPU_TIMER0_INT 5 /* width RMuint32 */
+#define LOG2_CPU_TIMER1_INT 6 /* width RMuint32 */
+#define LOG2_CPU_DVD_INT 7 /* width RMuint32 */
+#define LOG2_CPU_RTC_INT 8 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_W0_INT 9 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_W1_INT 10 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_R0_INT 11 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_R1_INT 12 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTA 13 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTB 14 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTC 15 /* width RMuint32 */
+#define LOG2_CPU_PCI_INTD 16 /* width RMuint32 */
+#define LOG2_CPU_DMAIDE_INT 17 /* width RMuint32 */
+#define LOG2_CPU_IDE_INT 18 /* width RMuint32 */
+#define LOG2_CPU_FRONTPANEL_INT 19 /* width RMuint32 */
+#define LOG2_CPU_PCI_FAULT_INT 20 /* width RMuint32 */
+#define LOG2_CPU_INFRARED_INT 21 /* width RMuint32 */
+#define LOG2_CPU_I2C_INT 22 /* width RMuint32 */
+#define LOG2_CPU_GFX_ACCEL_INT 23 /* width RMuint32 */
+#define LOG2_CPU_VSYNC0_INT 24 /* width RMuint32 */
+#define LOG2_CPU_VSYNC1_INT 25 /* width RMuint32 */
+#define LOG2_CPU_VSYNC2_INT 26 /* width RMuint32 */
+#define LOG2_CPU_VSYNC3_INT 27 /* width RMuint32 */
+#define LOG2_CPU_VSYNC4_INT 28 /* width RMuint32 */
+#define LOG2_CPU_VSYNC4BKEND_INT 29 /* width RMuint32 */
+#define LOG2_CPU_VSYNC5_INT 30 /* width RMuint32 */
+#define LOG2_CPU_VSYNC5BKEND_INT 31 /* width RMuint32 */
+#define LOG2_CPU_SMARTCARD_INT 32 /* width RMuint32 */
+#define LOG2_CPU_HDMI_INT 33 /* width RMuint32 */
+#define LOG2_CPU_HDMI_I2C_INT 34 /* width RMuint32 */
+#define LOG2_CPU_VBUS_W0_INT 35 /* width RMuint32 */
+#define LOG2_CPU_VBUS_W3_INT 36 /* width RMuint32 */
+#define LOG2_CPU_ETH_PHY_INT 37 /* width RMuint32 */
+#define LOG2_CPU_ETH_MAC_INT 38 /* width RMuint32 */
+#define LOG2_CPU_USB_OHCI_INT 39 /* width RMuint32 */
+#define LOG2_CPU_USB_EHCI_INT 40 /* width RMuint32 */
+#define LOG2_CPU_SATA_INT 41 /* width RMuint32 */
+#define LOG2_CPU_DMASATA_INT 42 /* width RMuint32 */
+#define LOG2_XPU_W0_INT 43 /* width RMuint32 */
+#define LOG2_XPU_R0_INT 44 /* width RMuint32 */
+#define LOG2_XPU_W_SP_INT 45 /* width RMuint32 */
+#define LOG2_XPU_R_SP_INT 46 /* width RMuint32 */
+#define LOG2_CPU_GPIO24_INT 47 /* width RMuint32 */
+#define LOG2_CPU_GPIO25_INT 48 /* width RMuint32 */
+#define LOG2_CPU_GPIO26_INT 49 /* width RMuint32 */
+#define LOG2_CPU_GPIO27_INT 50 /* width RMuint32 */
+#define LOG2_CPU_VBUS_W4_INT 51 /* width RMuint32 */
+#define LOG2_CPU_SMARTCARD1_INT 52 /* width RMuint32 */
+#define LOG2_CPU_HDMI_CEC_INT 53 /* width RMuint32 */
+#define LOG2_CPU_SATA1_INT 54 /* width RMuint32 */
+#define LOG2_CPU_DMASATA1_INT 55 /* width RMuint32 */
+#define LOG2_CPU_ETH_PHY1_INT 56 /* width RMuint32 */
+#define LOG2_CPU_ETH_MAC1_INT 57 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_W2_INT 58 /* width RMuint32 */
+#define LOG2_CPU_HOST_MBUS_R2_INT 59 /* width RMuint32 */
+#define LOG2_CPU_SDIO0_INT 60 /* width RMuint32 */
+#define LOG2_CPU_SDIO1_INT 61 /* width RMuint32 */
+#define LOG2_CPU_SPI_INT 62 /* width RMuint32 */
+#define LOG2_CPU_UART2_INT 63 /* width RMuint32 */
+#define CPU_edge_status_hi 0xe220 /* width RMuint32 */
+#define CPU_edge_rawstat_hi 0xe224 /* width RMuint32 */
+#define CPU_edge_config_rise_hi 0xe228 /* width RMuint32 */
+#define CPU_edge_config_fall_hi 0xe22c /* width RMuint32 */
+#define CPU_irq_status_hi 0xe018 /* width RMuint32 */
+#define CPU_irq_rawstat_hi 0xe01c /* width RMuint32 */
+#define CPU_irq_enableset_hi 0xe020 /* width RMuint32 */
+#define CPU_irq_enableclr_hi 0xe024 /* width RMuint32 */
+#define CPU_fiq_status_hi 0xe118 /* width RMuint32 */
+#define CPU_fiq_rawstat_hi 0xe11c /* width RMuint32 */
+#define CPU_fiq_enableset_hi 0xe120 /* width RMuint32 */
+#define CPU_fiq_enableclr_hi 0xe124 /* width RMuint32 */
+#define CPU_iiq_status 0xe300 /* width RMuint32 */
+#define CPU_iiq_rawstat 0xe304 /* width RMuint32 */
+#define CPU_iiq_enableset 0xe308 /* width RMuint32 */
+#define CPU_iiq_enableclr 0xe30c /* width RMuint32 */
+#define CPU_iiq_softset 0xe310 /* width RMuint32 */
+#define CPU_iiq_softclr 0xe314 /* width RMuint32 */
+#define CPU_iiq_status_hi 0xe318 /* width RMuint32 */
+#define CPU_iiq_rawstat_hi 0xe31c /* width RMuint32 */
+#define CPU_iiq_enableset_hi 0xe320 /* width RMuint32 */
+#define CPU_iiq_enableclr_hi 0xe324 /* width RMuint32 */
+#define CPU_UART_GPIOMODE 0x38 /* width RMuint32 */
+#define CPU_UART_GPIODIR 0x30 /* width RMuint32 */
+#define CPU_UART_GPIODATA 0x34 /* width RMuint32 */
+#define CPU_edge_config_rise_set 0xe210 /* width RMuint32 */
+#define CPU_edge_config_rise_clr 0xe214 /* width RMuint32 */
+#define CPU_edge_config_fall_set 0xe218 /* width RMuint32 */
+#define CPU_edge_config_fall_clr 0xe21c /* width RMuint32 */
+#define CPU_edge_config_rise_set_hi 0xe230 /* width RMuint32 */
+#define CPU_edge_config_rise_clr_hi 0xe234 /* width RMuint32 */
+#define CPU_edge_config_fall_set_hi 0xe238 /* width RMuint32 */
+#define CPU_edge_config_fall_clr_hi 0xe23c /* width RMuint32 */
+#define intentionaldiff_em 0xeee0 /* width RMuint32 */
+#define CPU_pm_select_0 0xc900 /* width RMuint32 */
+#define CPU_pm_counter_0 0xc904 /* width RMuint32 */
+#define CPU_pm_select_1 0xc908 /* width RMuint32 */
+#define CPU_pm_counter_1 0xc90c /* width RMuint32 */
+#define CPU_remap 0xf000 /* width RMuint32 */
+#define CPU_remap1 0xf004 /* width RMuint32 */
+#define CPU_remap2 0xf008 /* width RMuint32 */
+#define CPU_remap3 0xf00c /* width RMuint32 */
+#define CPU_remap4 0xf010 /* width RMuint32 */
+#define CPU_remap5 0xf014 /* width RMuint32 */
+#define CPU_remap6 0xf018 /* width RMuint32 */
+#define CPU_remap7 0xf01c /* width RMuint32 */
+#define CPU_remap_address 0x1fc00000 /* width RMuint32 */
+#define CPU_remap1_address 0 /* width RMuint32 */
+#define CPU_remap2_address 0x04000000 /* width RMuint32 */
+#define CPU_remap3_address 0x08000000 /* width RMuint32 */
+#define CPU_remap4_address 0x0c000000 /* width RMuint32 */
+#define CPU_remap5_address 0x10000000 /* width RMuint32 */
+#define CPU_remap6_address 0x14000000 /* width RMuint32 */
+#define CPU_remap7_address 0x18000000 /* width RMuint32 */
+#define REG_BASE_irq_handler_block 0xf0000 /* width RMuint32 */
+#define G2L_BIST_BUSY 0xffe0 /* width RMuint32 */
+#define G2L_BIST_PASS 0xffe4 /* width RMuint32 */
+#define G2L_BIST_MASK 0xffe8 /* width RMuint32 */
+#define G2L_RESET_CONTROL 0xfffc /* width RMuint32 */
+#define CPU_UART0_base 0xc100 /* width RMuint32 */
+#define CPU_UART1_base 0xc200 /* width RMuint32 */
+#define CPU_UART2_base 0xcd00 /* width RMuint32 */
+#define CPU_UART_RBR 0x00 /* width RMuint32 */
+#define CPU_UART_THR 0x04 /* width RMuint32 */
+#define CPU_UART_IER 0x08 /* width RMuint32 */
+#define CPU_UART_IIR 0x0c /* width RMuint32 */
+#define CPU_UART_FCR 0x10 /* width RMuint32 */
+#define CPU_UART_LCR 0x14 /* width RMuint32 */
+#define CPU_UART_MCR 0x18 /* width RMuint32 */
+#define CPU_UART_LSR 0x1c /* width RMuint32 */
+#define CPU_UART_MSR 0x20 /* width RMuint32 */
+#define CPU_UART_SCR 0x24 /* width RMuint32 */
+#define CPU_UART_CLKDIV 0x28 /* width RMuint32 */
+#define CPU_UART_CLKSEL 0x2c /* width RMuint32 */
+/* CPUBlock registers done */
+
+/* XPUBlock registers */
+#define REG_BASE_xpu_block 0x000e0000 /* width RMuint32 */
+/* XPUBlock registers done */
+
+/* IPUBlock registers */
+#define REG_BASE_ipu_block 0x000f0000 /* width RMuint32 */
+/* IPUBlock registers done */
+
+/* DisplayBlock registers */
+#define REG_BASE_display_block 0x00070000 /* width RMuint32 */
+#define PMEM_BASE_display_block 0x00300000 /* width RMuint32 */
+#define VIF_w0 0x4000 /* width RMuint32 */
+#define VIF_w1 0x4100 /* width RMuint32 */
+#define VIF_w2 0x4200 /* width RMuint32 */
+#define VIF_w3 0x4F00 /* width RMuint32 */
+#define VIF_r0 0x4300 /* width RMuint32 */
+#define VIF_r1 0x4400 /* width RMuint32 */
+#define VIF_r2 0x4500 /* width RMuint32 */
+#define VIF_r3 0x4600 /* width RMuint32 */
+#define VIF_r4 0x4700 /* width RMuint32 */
+#define VIF_r5 0x4800 /* width RMuint32 */
+#define VIF_r6 0x4900 /* width RMuint32 */
+#define VIF_r7 0x4A00 /* width RMuint32 */
+#define VIF_r8 0x4B00 /* width RMuint32 */
+#define VIF_r9 0x4C00 /* width RMuint32 */
+#define VIF_r10 0x4D00 /* width RMuint32 */
+#define VIF_r11 0x4E00 /* width RMuint32 */
+#define VIF_offs 0x0100 /* width RMuint32 */
+#define VIF_add 0x0000 /* width RMuint32 */
+#define VIF_cnt 0x0004 /* width RMuint32 */
+#define VIF_skip 0x0008 /* width RMuint32 */
+#define VIF_cmd 0x000c /* width RMuint32 */
+#define VIF_addB 0x0010 /* width RMuint32 */
+#define VIF_cntB 0x0014 /* width RMuint32 */
+#define VIF_skipB 0x0018 /* width RMuint32 */
+#define VBUS_IDLE 0x0 /* width RMuint32 */
+#define VBUS_LINEAR 0x1 /* width RMuint32 */
+#define VBUS_DOUBLE 0x2 /* width RMuint32 */
+#define VBUS_RECTANGLE 0x3 /* width RMuint32 */
+#define VBUS_DOUBLE_FIELD 0x4 /* width RMuint32 */
+#define VBUS_DOUBLE_RECTANGLE 0x5 /* width RMuint32 */
+#define VBUS_8BYTE_COLUMN 0x6 /* width RMuint32 */
+#define VBUS_VOID 0x8 /* width RMuint32 */
+#define VBUS_LINEAR_VOID 0x9 /* width RMuint32 */
+#define VBUS_DOUBLE_VOID 0xa /* width RMuint32 */
+#define VBUS_RECTANGLE_VOID 0xb /* width RMuint32 */
+#define VBUS_DOUBLE_FIELD_VOID 0xc /* width RMuint32 */
+#define VBUS_DOUBLE_RECTANGLE_VOID 0xd /* width RMuint32 */
+#define VBUS_8BYTE_COLUMN_VOID 0xe /* width RMuint32 */
+/* DisplayBlock registers done */
+
+/* DemuxEngine registers */
+#define REG_BASE_demux_engine 0x000A0000 /* width RMuint32 */
+#define MEM_BASE_demux_engine 0x00140000 /* width RMuint32 */
+#define PMEM_BASE_demux_engine 0x00140000 /* width RMuint32 */
+#define DMEM_BASE_demux_engine 0x00150000 /* width RMuint32 */
+#define REG_BASE_demux_engine_0 0x000A0000 /* width RMuint32 */
+#define MEM_BASE_demux_engine_0 0x00140000 /* width RMuint32 */
+#define PMEM_BASE_demux_engine_0 0x00140000 /* width RMuint32 */
+#define DMEM_BASE_demux_engine_0 0x00150000 /* width RMuint32 */
+#define REG_BASE_demux_engine_1 0x000b0000 /* width RMuint32 */
+#define MEM_BASE_demux_engine_1 0x00160000 /* width RMuint32 */
+#define PMEM_BASE_demux_engine_1 0x00160000 /* width RMuint32 */
+#define DMEM_BASE_demux_engine_1 0x00170000 /* width RMuint32 */
+#define TDMX_gpio_data 0x2e0c /* width RMuint32 */
+#define TDMX_gpio_dir 0x2e0d /* width RMuint32 */
+/* DemuxEngine registers done */
+
+/* MpegEngine registers */
+#define REG_BASE_mpeg_engine_0 0x00080000 /* width RMuint32 */
+#define MEM_BASE_mpeg_engine_0 0x00100000 /* width RMuint32 */
+#define PMEM_BASE_mpeg_engine_0 0x00100000 /* width RMuint32 */
+#define DMEM_BASE_mpeg_engine_0 0x00110000 /* width RMuint32 */
+#define REG_BASE_mpeg_engine_1 0x00090000 /* width RMuint32 */
+#define MEM_BASE_mpeg_engine_1 0x00120000 /* width RMuint32 */
+#define PMEM_BASE_mpeg_engine_1 0x00120000 /* width RMuint32 */
+#define DMEM_BASE_mpeg_engine_1 0x00130000 /* width RMuint32 */
+#define RBUS_offset 0x4000 /* width RMuint32 */
+/* MpegEngine registers done */
+
+/* VideoDecoder registers */
+/* VideoDecoder registers done */
+
+/* AudioEngine registers */
+#define REG_BASE_audio_engine_0 0x000c0000 /* width RMuint32 */
+#define MEM_BASE_audio_engine_0 0x00180000 /* width RMuint32 */
+#define PMEM_BASE_audio_engine_0 0x00180000 /* width RMuint32 */
+#define DMEM_BASE_audio_engine_0 0x00190000 /* width RMuint32 */
+#define REG_BASE_audio_engine_1 0x000d0000 /* width RMuint32 */
+#define MEM_BASE_audio_engine_1 0x001a0000 /* width RMuint32 */
+#define PMEM_BASE_audio_engine_1 0x001a0000 /* width RMuint32 */
+#define DMEM_BASE_audio_engine_1 0x001b0000 /* width RMuint32 */
+#define REG_BASE_audio_engine_2 0x000b0000 /* width RMuint32 */
+#define MEM_BASE_audio_engine_2 0x00160000 /* width RMuint32 */
+#define PMEM_BASE_audio_engine_2 0x00160000 /* width RMuint32 */
+#define DMEM_BASE_audio_engine_2 0x00170000 /* width RMuint32 */
+#define audio_mutex0 0x3e90 /* width RMuint32 */
+#define audio_mutex1 0x3e91 /* width RMuint32 */
+#define audio_mutex2 0x3e92 /* width RMuint32 */
+#define audio_mutex3 0x3e93 /* width RMuint32 */
+#define audio_mutex4 0x3e94 /* width RMuint32 */
+#define audio_mutex5 0x3e95 /* width RMuint32 */
+#define audio_mutex6 0x3e96 /* width RMuint32 */
+#define audio_mutex7 0x3e97 /* width RMuint32 */
+/* AudioEngine registers done */
+
+/* AudioDecoder registers */
+/* AudioDecoder registers done */
+
+/* AudioCapture registers */
+/* AudioCapture registers done */
+
+/* VoipCodec registers */
+/* VoipCodec registers done */
+
+/* CRCDecoder registers */
+/* CRCDecoder registers done */
+
+/* XCRCDecoder registers */
+/* XCRCDecoder registers done */
+
+/* StreamCapture registers */
+/* StreamCapture registers done */
+
+/* RawDataTransfer registers */
+/* RawDataTransfer registers done */
+
+/* I2C registers */
+#define I2C_MASTER_CONFIG 0x80 /* width RMuint32 */
+#define I2C_MASTER_CLK_DIV 0x84 /* width RMuint32 */
+#define I2C_MASTER_DEV_ADDR 0x88 /* width RMuint32 */
+#define I2C_MASTER_ADDR 0x8c /* width RMuint32 */
+#define I2C_MASTER_DATA_OUT 0x90 /* width RMuint32 */
+#define I2C_MASTER_DATA_IN 0x94 /* width RMuint32 */
+#define I2C_MASTER_STATUS 0x98 /* width RMuint32 */
+#define I2C_MASTER_STARTXFER 0x9c /* width RMuint32 */
+#define I2C_MASTER_BYTE_CNT 0xa0 /* width RMuint32 */
+#define I2C_MASTER_INTEN 0xa4 /* width RMuint32 */
+#define I2C_MASTER_INT 0xa8 /* width RMuint32 */
+#define I2C_SLAVE_ADDR_REG 0xC0 /* width RMuint32 */
+#define I2C_SLAVE_DATAOUT 0xC4 /* width RMuint32 */
+#define I2C_SLAVE_DATAIN 0xC8 /* width RMuint32 */
+#define I2C_SLAVE_STATUS 0xCC /* width RMuint32 */
+#define I2C_SLAVE_INTEN 0xD0 /* width RMuint32 */
+#define I2C_SLAVE_INT 0xD4 /* width RMuint32 */
+#define I2C_SLAVE_BUS_HOLD 0xD8 /* width RMuint32 */
+/* I2C registers done */
+
+/* MM registers */
+/* MM registers done */
+
+/* SpuDecoder registers */
+/* SpuDecoder registers done */
+
+/* PictureTransform registers */
+/* PictureTransform registers done */
+
+/* ClosedCaptionDecoder registers */
+/* ClosedCaptionDecoder registers done */
+
+/* RTC registers */
+/* RTC registers done */
+
+/* Cipher registers */
+/* Cipher registers done */
+
+/* STC registers */
+/* STC registers done */
+
+/* PLL registers */
+/* PLL registers done */
+
+/* DemuxCipher registers */
+/* DemuxCipher registers done */
+
+/* DemuxTask registers */
+/* DemuxTask registers done */
+
+/* DemuxOutput registers */
+/* DemuxOutput registers done */
+
+/* CCFifo registers */
+/* CCFifo registers done */
+
+/* Sha1Sum registers */
+/* Sha1Sum registers done */
+
+/* XTask registers */
+/* XTask registers done */
+
+/* TTXFifo registers */
+/* TTXFifo registers done */
+
+/* VCXO registers */
+/* VCXO registers done */
+
+/* PPF registers */
+/* PPF registers done */
+
+#endif /* __EMHWLIB_REGISTERS_TANGO3_H__ */
+
+/* End of generated file ../emhwlib_hal/include/tango3/emhwlib_registers_tango3.h */
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_registers_tango3.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_registers_tango3.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_registers_tango3.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_registers_tango3.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,617 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/tango3/emhwlib_registers_tango3.inc (generated from emhwlib_hal/include/tango3/emhwlib_registers_tango3.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+REG_BASE_system_block=0x10000
+SYS_clkgen0_pll=0x0
+SYS_clkgen0_div=0x4
+SYS_clkgen1_pll=0x8
+SYS_clkgen1_div=0xc
+SYS_clkgen2_pll=0x10
+SYS_clkgen2_div=0x14
+SYS_clkgen3_pll=0x18
+SYS_clkgen3_div=0x1c
+SYS_avclk_mux=0x38
+SYS_sysclk_mux=0x3c
+SYS_clk_cnt=0x40
+SYS_xtal_in_cnt=0x48
+DRAM_vbus_w0_cfg=0x300
+DRAM_vbus_w1_cfg=0x304
+DRAM_vbus_w2_cfg=0x308
+DRAM_vbus_w3_cfg=0x30c
+DRAM_vbus_r0_cfg=0x340
+DRAM_vbus_r1_cfg=0x344
+DRAM_vbus_r2_cfg=0x348
+DRAM_vbus_r3_cfg=0x34c
+DRAM_vbus_r4_cfg=0x350
+DRAM_vbus_r5_cfg=0x354
+DRAM_vbus_r6_cfg=0x358
+DRAM_vbus_r7_cfg=0x35c
+DRAM_vbus_r8_cfg=0x360
+DRAM_vbus_r9_cfg=0x364
+DRAM_vbus_r10_cfg=0x368
+DRAM_vbus_r11_cfg=0x36c
+DRAM_mbus_w0_cfg=0x200
+DRAM_mbus_w1_cfg=0x204
+DRAM_mbus_w2_cfg=0x208
+DRAM_mbus_w3_cfg=0x20c
+DRAM_mbus_w4_cfg=0x210
+DRAM_mbus_w5_cfg=0x214
+DRAM_mbus_w6_cfg=0x218
+DRAM_mbus_w7_cfg=0x21c
+DRAM_mbus_w8_cfg=0x220
+DRAM_mbus_w9_cfg=0x224
+DRAM_mbus_w10_cfg=0x228
+DRAM_mbus_r0_cfg=0x240
+DRAM_mbus_r1_cfg=0x244
+DRAM_mbus_r2_cfg=0x248
+DRAM_mbus_r3_cfg=0x24c
+DRAM_mbus_r4_cfg=0x250
+DRAM_mbus_r5_cfg=0x254
+DRAM_mbus_r6_cfg=0x258
+DRAM_mbus_r7_cfg=0x25c
+DRAM_mbus_r8_cfg=0x260
+DRAM_mbus_r9_cfg=0x264
+DRAM_mbus_r10_cfg=0x268
+SYS_hostclk_mux=0x30
+SYS_sysclk_premux=0x34
+SYS_rnd_cnt=0x44
+SYS_cnt_cfg=0x4c
+SYS_cfg_cnt0=0x50
+SYS_cfg_cnt1=0x54
+SYS_cfg_cnt2=0x58
+SYS_cfg_cnt3=0x5c
+SYS_cfg_cnt4=0x60
+SYS_cleandiv0_div=0x80
+SYS_cleandiv1_div=0x88
+SYS_cleandiv2_div=0x90
+SYS_cleandiv3_div=0x98
+SYS_cleandiv4_div=0xa0
+SYS_cleandiv5_div=0xa8
+SYS_cleandiv6_div=0xb0
+SYS_cleandiv7_div=0xb8
+SYS_cleandiv8_div=0xc0
+SYS_cleandiv9_div=0xc8
+SYS_cleandiv10_div=0xd0
+MARB_mid01_cfg=0x200
+MARB_mid21_cfg=0x204
+MARB_mid02_cfg=0x208
+MARB_mid22_cfg=0x20c
+MARB_mid04_cfg=0x210
+MARB_mid24_cfg=0x214
+MARB_mid25_cfg=0x218
+MARB_mid08_cfg=0x21c
+MARB_mid28_cfg=0x220
+MARB_mid29_cfg=0x224
+MARB_mid0C_cfg=0x228
+MARB_mid2C_cfg=0x22c
+MARB_mid10_cfg=0x230
+MARB_mid30_cfg=0x234
+MARB_mid31_cfg=0x238
+MARB_mid12_cfg=0x23c
+MARB_mid32_cfg=0x240
+VARB_mid01_cfg=0x300
+VARB_mid02_cfg=0x304
+VARB_mid21_cfg=0x308
+VARB_mid22_cfg=0x30c
+VARB_mid23_cfg=0x310
+VARB_mid24_cfg=0x314
+VARB_mid25_cfg=0x318
+VARB_mid26_cfg=0x31c
+VARB_mid27_cfg=0x320
+VARB_mid28_cfg=0x324
+VARB_mid29_cfg=0x328
+VARB_mid2A_cfg=0x32c
+VARB_mid10_cfg=0x330
+VARB_mid30_cfg=0x334
+VARB_mid31_cfg=0x338
+VARB_mid03_cfg=0x33c
+IARB_mid01_cfg=0x400
+IARB_mid02_cfg=0x404
+SYS_gpio_dir=0x500
+SYS_gpio_data=0x504
+SYS_gpio_int=0x508
+SYS_gpio15_pwm=0x510
+SYS_gpio14_pwm=0x514
+REG_BASE_dram_controller_0=0x30000
+REG_BASE_dram_controller_1=0x40000
+MEM_BASE_dram_controller_0=0x80000000
+MEM_BASE_dram_controller_1=0xc0000000
+MEM_BASE_dram_controller_0_alias=0x10000000
+MEM_BASE_dram_controller_1_alias=0x20000000 
+DRAM_dunit_cfg=0x0
+DRAM_dunit_delay0_ctrl=0x4
+DRAM_dunit_delay1_ctrl=0x8
+DRAM_dunit_auto_delay=0xc
+DRAM_dunit_fall_delay0=0x10
+DRAM_dunit_fall_delay1=0x14
+DRAM_dunit_bw_lobound=0x18
+DRAM_dunit_bw_hibound=0x1c
+DRAM_dunit_bw_probe_cfg=0x20
+DRAM_dunit_bw_probe_cnt=0x24
+DRAM_dunit_bw_cntall=0x28
+DRAM_dunit_calibration_delay=0x30
+DRAM_dunit_calibration_rise_err=0x34
+DRAM_dunit_calibration_fall_err=0x38
+DRAM_dunit_calibration_page=0x88
+DRAM_dunit_flush_buffer=0x104
+REG_BASE_host_interface=0x20000
+MEM_BASE_host_interface=0x40000000
+IDE_data=0x0
+IDE_error=0x4
+IDE_count=0x8
+IDE_start_sector=0xc
+IDE_cylinder_lo=0x10
+IDE_cylinder_hi=0x14
+IDE_head_device=0x18
+IDE_cmd_stat=0x1c
+IDE_irq_stat=0x218
+IDE_cmd_stat__=0x21c
+PB_timing0=0x800
+PB_timing1=0x804
+PB_timing2=0x808
+PB_timing3=0x80c
+PB_timing4=0x810
+PB_timing5=0x814
+PB_default_timing=0x818
+PB_use_timing0=0x81c
+PB_use_timing1=0x820
+PB_use_timing2=0x824
+PB_use_timing3=0x828
+PB_use_timing4=0x82c
+PB_use_timing5=0x830
+PB_CS_config=0x834
+PB_automode_start_address=0x840
+PB_automode_control=0x844
+EMHWLIB_IS_HOST=0xe000
+HOST_REG1=0xfed0
+HOST_REG2=0xfed4
+READ_ADDRESS=0xfec0
+READ_COUNTER=0xfec4
+READ_ENABLE=0xfec8
+REV_ORDER=0xfecc
+WRITE_ADDRESS=0xfed8
+WRITE_COUNTER=0xfedc
+WRITE_ENABLE=0xfee0
+BURST=0xfee4
+PCI_TIMEOUT=0x8000
+PCI_TIMEOUT_STATUS=0x8004
+PCI_TIMER=0x8008
+PCI_TIMER_TEST=0x800c
+PCI_WAKEUP=0x8010
+PCI_REGION_0_BASE=0x9000
+PCI_REGION_1_BASE=0x9004
+PCI_REGION_2_BASE=0x9008
+PCI_REGION_3_BASE=0x900c
+PCI_REGION_4_BASE=0x9010
+PCI_REGION_5_BASE=0x9014
+PCI_REGION_6_BASE=0x9018
+PCI_REGION_7_BASE=0x901c
+PCI_irq_status=0x9020
+PCI_irq_set=0x9024
+PCI_irq_clear=0x9028
+SBOX_FIFO_RESET=0x90a0
+SBOX_ROUTE=0x90a8
+output_SBOX_MBUS_W0=0x9080
+output_SBOX_MBUS_W1=0x9084
+output_SBOX_PCI_MASTER=0x9088
+output_SBOX_PCI_SLAVE=0x908c
+output_SBOX_CIPHER=0x9090
+output_SBOX_IDE_ISA=0x9094
+output_SBOX_IDE_DVD=0x9098
+input_keep_SBOX=0x0
+input_MBUS_R0_SBOX=0x1
+input_MBUS_R1_SBOX=0x2
+input_PCI_MASTER_SBOX=0x3
+input_PCI_SLAVE_SBOX=0x4
+input_CIPHER_SBOX=0x5
+input_IDE_DVD_SBOX=0x6
+input_IDE_ISA_SBOX=0x7
+input_SFLA_SBOX=0x8
+input_unconnected_SBOX=0xf
+host_mutex0=0x9040
+host_mutex1=0x9044
+host_mutex2=0x9048
+host_mutex3=0x904c
+host_mutex4=0x9050
+host_mutex5=0x9054
+host_mutex6=0x9058
+host_mutex7=0x905c
+host_mutex8=0x9060
+host_mutex9=0x9064
+host_mutex10=0x9068
+host_mutex11=0x906c
+host_mutex12=0x9070
+host_mutex13=0x9074
+host_mutex14=0x9078
+host_mutex15=0x907c
+PCI_host_reg5=0xfe94
+PCI_chip_is_host=0xfe90
+IDECTRL_idesrc=0x20d0
+IDECTRL_pri_drv1udmatim1=0x20e0
+IDECTRL_pri_drv1udmatim2=0x20f0
+IDECTRL_pri_idectl=0x2100
+IDECTRL_pri_drv0tim=0x2110
+IDECTRL_pri_drv1tim=0x2120
+IDECTRL_idemisc=0x2130
+IDECTRL_idestatus=0x2140
+IDECTRL_udmactl=0x2150
+IDECTRL_pri_drv0udmatim1=0x2160
+IDECTRL_pri_drv0udmatim2=0x2170
+IDECTRL_pref_st=0x2310
+IDECTRL_pri_ctrlblock=0x2398
+IDECTRL_pri_cmdblock=0x23c0
+IDECTRL_bmic=0x2400
+IDECTRL_bmis=0x2410
+IDECTRL_bmidtp=0x2420
+IDECTRL_ide_dmaptr=0x2780
+IDECTRL_ide_dmalen=0x2790
+IDECTRL_pio_prefetch_data=0x27c0
+MEM_BASE_pfla=0x40000000
+PB_CS0_OFFSET=0x0
+PB_CS1_OFFSET=0x4000000
+PB_CS2_OFFSET=0x8000000
+PB_CS3_OFFSET=0xc000000
+ETH_gpio_dir1=0x7100
+ETH_gpio_data1=0x7104
+ETH_gpio_mask1=0x7108
+ETH_gpio_dir2=0x710c
+ETH_gpio_data2=0x7110
+PCI_host_reg1=0xfed0
+PCI_host_reg2=0xfed4
+PCI_host_reg3=0xfe80
+PCI_host_reg4=0xfe84
+PCI_pcictrl_reg1=0xfe88
+PCI_pcictrl_reg2=0xfe8c
+PCI_pcictrl_reg3=0xfefc
+PCI_REG0=0xfee8
+PCI_REG1=0xfeec
+PCI_REG2=0xfef0
+PCI_REG3=0xfef4
+PCI_CONFIG=0xfef8
+MIF_W0_ADD=0xb000
+MIF_W0_CNT=0xb004
+MIF_W0_SKIP=0xb008
+MIF_W0_CMD=0xb00c
+MIF_W1_ADD=0xb040
+MIF_W1_CNT=0xb044
+MIF_W1_SKIP=0xb048
+MIF_W1_CMD=0xb04c
+MIF_R0_ADD=0xb080
+MIF_R0_CNT=0xb084
+MIF_R0_SKIP=0xb088
+MIF_R0_CMD=0xb08c
+MIF_R1_ADD=0xb0c0
+MIF_R1_CNT=0xb0c4
+MIF_R1_SKIP=0xb0c8
+MIF_R1_CMD=0xb0cc
+MBUS_IDLE=0x0
+MBUS_LINEAR=0x1
+MBUS_DOUBLE=0x2
+MBUS_RECTANGLE=0x3
+MBUS_VOID=0x4
+MBUS_LINEAR_VOID=0x5
+MBUS_DOUBLE_VOID=0x6
+MBUS_RECTANGLE_VOID=0x7
+MBUS_TILED=0x8
+GBUS_MUTEX_XPU=0x14
+GBUS_MUTEX_PT110=0x16
+GBUS_MUTEX_TDMX=0x19
+GBUS_MUTEX_AUDIO_0=0x1b
+GBUS_MUTEX_AUDIO_1=0x1c
+GBUS_MUTEX_MPEG_0=0x1d
+GBUS_MUTEX_MPEG_1=0x1e
+GBUS_MUTEX_HOST=0x1f
+GBUS_MUTEX_LOCAL=0x10
+REG_BASE_cpu_block=0x60000
+CPU_time0_load=0xc500
+CPU_time0_value=0xc504
+CPU_time0_ctrl=0xc508
+CPU_time0_clr=0xc50c
+CPU_time1_load=0xc600
+CPU_time1_value=0xc604
+CPU_time1_ctrl=0xc608
+CPU_time1_clr=0xc60c
+CPU_rtc_data=0xc800
+CPU_rtc_match=0xc804
+CPU_rtc_stat=0xc808
+CPU_rtc_load=0xc80c
+CPU_rtc_ctrl=0xc810
+CPU_irq_status=0xe000
+CPU_irq_rawstat=0xe004
+CPU_irq_enableset=0xe008
+CPU_irq_enableclr=0xe00c
+CPU_irq_softset=0xe010
+CPU_irq_softclr=0xe014
+CPU_fiq_status=0xe100
+CPU_fiq_rawstat=0xe104
+CPU_fiq_enableset=0xe108
+CPU_fiq_enableclr=0xe10c
+CPU_fiq_softset=0xe110
+CPU_fiq_softclr=0xe114
+CPU_edge_status=0xe200
+CPU_edge_rawstat=0xe204
+CPU_edge_config_rise=0xe208
+CPU_edge_config_fall=0xe20c
+CPU_SOFT_INT=0x1
+CPU_UART0_INT=0x2
+CPU_UART1_INT=0x4
+CPU_TIMER0_INT=0x20
+CPU_TIMER1_INT=0x40
+CPU_HOST_MBUS_W0_INT=0x200
+CPU_HOST_MBUS_W1_INT=0x400
+CPU_HOST_MBUS_R0_INT=0x800
+CPU_HOST_MBUS_R1_INT=0x1000
+CPU_PCI_INTA=0x2000
+CPU_PCI_INTB=0x4000
+CPU_PCI_INTC=0x8000
+CPU_PCI_INTD=0x10000
+CPU_PCI_FAULT_INT=0x100000
+CPU_INFRARED_INT=0x200000
+CPU_SFLA_INT=0x10
+CPU_DVD_INT=0x80
+CPU_ETH_INT=0x100
+CPU_DMAIDE_INT=0x20000
+CPU_IDE_INT=0x40000
+CPU_FRONTPANEL_INT=0x80000
+CPU_I2C_INT=0x400000
+CPU_GFX_ACCEL_INT=0x800000
+CPU_VSYNC0_INT=0x1000000
+CPU_VSYNC1_INT=0x2000000
+CPU_VSYNC2_INT=0x4000000
+CPU_VSYNC3_INT=0x8000000
+CPU_VSYNC4_INT=0x10000000
+CPU_VSYNC4BKEND_INT=0x20000000
+CPU_VSYNC5_INT=0x40000000
+CPU_VSYNC5BKEND_INT=0x80000000
+CPU_SMARTCARD_HI_INT=0x1
+CPU_HDMI_HI_INT=0x2
+CPU_HDMI_I2C_HI_INT=0x4
+CPU_VBUS_W0_HI_INT=0x8
+CPU_VBUS_W3_HI_INT=0x10
+CPU_ETH_PHY_HI_INT=0x20
+CPU_ETH_MAC_HI_INT=0x40
+CPU_USB_OHCI_MAC_HI_INT=0x80
+CPU_USB_EHCI_MAC_HI_INT=0x100
+LOG2_CPU_SOFT_INT=0x0
+LOG2_CPU_UART0_INT=0x1
+LOG2_CPU_UART1_INT=0x2
+LOG2_CPU_TIMER0_INT=0x5
+LOG2_CPU_TIMER1_INT=0x6
+LOG2_CPU_DVD_INT=0x7
+LOG2_CPU_RTC_INT=0x8
+LOG2_CPU_HOST_MBUS_W0_INT=0x9
+LOG2_CPU_HOST_MBUS_W1_INT=0xa
+LOG2_CPU_HOST_MBUS_R0_INT=0xb
+LOG2_CPU_HOST_MBUS_R1_INT=0xc
+LOG2_CPU_PCI_INTA=0xd
+LOG2_CPU_PCI_INTB=0xe
+LOG2_CPU_PCI_INTC=0xf
+LOG2_CPU_PCI_INTD=0x10
+LOG2_CPU_DMAIDE_INT=0x11
+LOG2_CPU_IDE_INT=0x12
+LOG2_CPU_FRONTPANEL_INT=0x13
+LOG2_CPU_PCI_FAULT_INT=0x14
+LOG2_CPU_INFRARED_INT=0x15
+LOG2_CPU_I2C_INT=0x16
+LOG2_CPU_GFX_ACCEL_INT=0x17
+LOG2_CPU_VSYNC0_INT=0x18
+LOG2_CPU_VSYNC1_INT=0x19
+LOG2_CPU_VSYNC2_INT=0x1a
+LOG2_CPU_VSYNC3_INT=0x1b
+LOG2_CPU_VSYNC4_INT=0x1c
+LOG2_CPU_VSYNC4BKEND_INT=0x1d
+LOG2_CPU_VSYNC5_INT=0x1e
+LOG2_CPU_VSYNC5BKEND_INT=0x1f
+LOG2_CPU_SMARTCARD_INT=0x20
+LOG2_CPU_HDMI_INT=0x21
+LOG2_CPU_HDMI_I2C_INT=0x22
+LOG2_CPU_VBUS_W0_INT=0x23
+LOG2_CPU_VBUS_W3_INT=0x24
+LOG2_CPU_ETH_PHY_INT=0x25
+LOG2_CPU_ETH_MAC_INT=0x26
+LOG2_CPU_USB_OHCI_INT=0x27
+LOG2_CPU_USB_EHCI_INT=0x28
+LOG2_CPU_SATA_INT=0x29
+LOG2_CPU_DMASATA_INT=0x2a
+LOG2_XPU_W0_INT=0x2b
+LOG2_XPU_R0_INT=0x2c
+LOG2_XPU_W_SP_INT=0x2d
+LOG2_XPU_R_SP_INT=0x2e
+LOG2_CPU_GPIO24_INT=0x2f
+LOG2_CPU_GPIO25_INT=0x30
+LOG2_CPU_GPIO26_INT=0x31
+LOG2_CPU_GPIO27_INT=0x32
+LOG2_CPU_VBUS_W4_INT=0x33
+LOG2_CPU_SMARTCARD2_INT=0x34
+LOG2_CPU_HDMI_CEC_INT=0x35
+LOG2_CPU_SATA1_INT=0x36
+LOG2_CPU_DMASATA1_INT=0x37
+LOG2_CPU_ETH_PHY1_INT=0x38
+LOG2_CPU_ETH_MAC1_INT=0x39
+LOG2_CPU_HOST_MBUS_W2_INT=0x3a
+LOG2_CPU_HOST_MBUS_R2_INT=0x3b
+LOG2_CPU_SDIO0_INT=0x3c
+LOG2_CPU_SDIO1_INT=0x3d
+CPU_edge_status_hi=0xe220
+CPU_edge_rawstat_hi=0xe224
+CPU_edge_config_rise_hi=0xe228
+CPU_edge_config_fall_hi=0xe22c
+CPU_irq_status_hi=0xe018
+CPU_irq_rawstat_hi=0xe01c
+CPU_irq_enableset_hi=0xe020
+CPU_irq_enableclr_hi=0xe024
+CPU_fiq_status_hi=0xe118
+CPU_fiq_rawstat_hi=0xe11c
+CPU_fiq_enableset_hi=0xe120
+CPU_fiq_enableclr_hi=0xe124
+CPU_iiq_status=0xe300
+CPU_iiq_rawstat=0xe304
+CPU_iiq_enableset=0xe308
+CPU_iiq_enableclr=0xe30c
+CPU_iiq_softset=0xe310
+CPU_iiq_softclr=0xe314
+CPU_iiq_status_hi=0xe318
+CPU_iiq_rawstat_hi=0xe31c
+CPU_iiq_enableset_hi=0xe320
+CPU_iiq_enableclr_hi=0xe324
+CPU_UART_GPIOMODE=0x38
+CPU_UART_GPIODIR=0x30
+CPU_UART_GPIODATA=0x34
+CPU_edge_config_rise_set=0xe210
+CPU_edge_config_rise_clr=0xe214
+CPU_edge_config_fall_set=0xe218
+CPU_edge_config_fall_clr=0xe21c
+CPU_edge_config_rise_set_hi=0xe230
+CPU_edge_config_rise_clr_hi=0xe234
+CPU_edge_config_fall_set_hi=0xe238
+CPU_edge_config_fall_clr_hi=0xe23c
+intentionaldiff_em=0xeee0
+CPU_pm_select_0=0xc900
+CPU_pm_counter_0=0xc904
+CPU_pm_select_1=0xc908
+CPU_pm_counter_1=0xc90c
+CPU_remap=0xf000
+CPU_remap1=0xf004
+CPU_remap2=0xf008
+CPU_remap3=0xf00c
+CPU_remap4=0xf010
+CPU_remap5=0xf014
+CPU_remap6=0xf018
+CPU_remap7=0xf01c
+CPU_remap_address=0x1fc00000
+CPU_remap1_address=0x0
+CPU_remap2_address=0x4000000
+CPU_remap3_address=0x8000000
+CPU_remap4_address=0xc000000
+CPU_remap5_address=0x10000000
+CPU_remap6_address=0x14000000
+CPU_remap7_address=0x18000000
+REG_BASE_irq_handler_block=0xf0000
+G2L_BIST_BUSY=0xffe0
+G2L_BIST_PASS=0xffe4
+G2L_BIST_MASK=0xffe8
+G2L_RESET_CONTROL=0xfffc
+CPU_UART0_base=0xc100
+CPU_UART1_base=0xc200
+CPU_UART_RBR=0x0
+CPU_UART_THR=0x4
+CPU_UART_IER=0x8
+CPU_UART_IIR=0xc
+CPU_UART_FCR=0x10
+CPU_UART_LCR=0x14
+CPU_UART_MCR=0x18
+CPU_UART_LSR=0x1c
+CPU_UART_MSR=0x20
+CPU_UART_SCR=0x24
+CPU_UART_CLKDIV=0x28
+CPU_UART_CLKSEL=0x2c
+REG_BASE_xpu_block=0xe0000
+REG_BASE_ipu_block=0xf0000
+REG_BASE_display_block=0x70000
+PMEM_BASE_display_block=0x300000
+VIF_w0=0x4000
+VIF_w1=0x4100
+VIF_w2=0x4200
+VIF_w3=0x4f00
+VIF_r0=0x4300
+VIF_r1=0x4400
+VIF_r2=0x4500
+VIF_r3=0x4600
+VIF_r4=0x4700
+VIF_r5=0x4800
+VIF_r6=0x4900
+VIF_r7=0x4a00
+VIF_r8=0x4b00
+VIF_r9=0x4c00
+VIF_r10=0x4d00
+VIF_r11=0x4e00
+VIF_offs=0x100
+VIF_add=0x0
+VIF_cnt=0x4
+VIF_skip=0x8
+VIF_cmd=0xc
+VIF_addB=0x10
+VIF_cntB=0x14
+VIF_skipB=0x18
+VBUS_IDLE=0x0
+VBUS_LINEAR=0x1
+VBUS_DOUBLE=0x2
+VBUS_RECTANGLE=0x3
+VBUS_DOUBLE_FIELD=0x4
+VBUS_DOUBLE_RECTANGLE=0x5
+VBUS_8BYTE_COLUMN=0x6
+VBUS_VOID=0x8
+VBUS_LINEAR_VOID=0x9
+VBUS_DOUBLE_VOID=0xa
+VBUS_RECTANGLE_VOID=0xb
+VBUS_DOUBLE_FIELD_VOID=0xc
+VBUS_DOUBLE_RECTANGLE_VOID=0xd
+VBUS_8BYTE_COLUMN_VOID=0xe
+REG_BASE_demux_engine=0xa0000
+MEM_BASE_demux_engine=0x140000
+PMEM_BASE_demux_engine=0x140000
+DMEM_BASE_demux_engine=0x150000
+REG_BASE_demux_engine_0=0xa0000
+MEM_BASE_demux_engine_0=0x140000
+PMEM_BASE_demux_engine_0=0x140000
+DMEM_BASE_demux_engine_0=0x150000
+REG_BASE_demux_engine_1=0xb0000
+MEM_BASE_demux_engine_1=0x160000
+PMEM_BASE_demux_engine_1=0x160000
+DMEM_BASE_demux_engine_1=0x170000
+TDMX_gpio_data=0x2e0c
+TDMX_gpio_dir=0x2e0d
+REG_BASE_mpeg_engine_0=0x80000
+MEM_BASE_mpeg_engine_0=0x100000
+PMEM_BASE_mpeg_engine_0=0x100000
+DMEM_BASE_mpeg_engine_0=0x110000
+REG_BASE_mpeg_engine_1=0x90000
+MEM_BASE_mpeg_engine_1=0x120000
+PMEM_BASE_mpeg_engine_1=0x120000
+DMEM_BASE_mpeg_engine_1=0x130000
+RBUS_offset=0x4000
+REG_BASE_audio_engine_0=0xc0000
+MEM_BASE_audio_engine_0=0x180000
+PMEM_BASE_audio_engine_0=0x180000
+DMEM_BASE_audio_engine_0=0x190000
+REG_BASE_audio_engine_1=0xd0000
+MEM_BASE_audio_engine_1=0x1a0000
+PMEM_BASE_audio_engine_1=0x1a0000
+DMEM_BASE_audio_engine_1=0x1b0000
+audio_mutex0=0x3e90
+audio_mutex1=0x3e91
+audio_mutex2=0x3e92
+audio_mutex3=0x3e93
+audio_mutex4=0x3e94
+audio_mutex5=0x3e95
+audio_mutex6=0x3e96
+audio_mutex7=0x3e97
+I2C_MASTER_CONFIG=0x80
+I2C_MASTER_CLK_DIV=0x84
+I2C_MASTER_DEV_ADDR=0x88
+I2C_MASTER_ADDR=0x8c
+I2C_MASTER_DATA_OUT=0x90
+I2C_MASTER_DATA_IN=0x94
+I2C_MASTER_STATUS=0x98
+I2C_MASTER_STARTXFER=0x9c
+I2C_MASTER_BYTE_CNT=0xa0
+I2C_MASTER_INTEN=0xa4
+I2C_MASTER_INT=0xa8
+I2C_SLAVE_ADDR_REG=0xc0
+I2C_SLAVE_DATAOUT=0xc4
+I2C_SLAVE_DATAIN=0xc8
+I2C_SLAVE_STATUS=0xcc
+I2C_SLAVE_INTEN=0xd0
+I2C_SLAVE_INT=0xd4
+I2C_SLAVE_BUS_HOLD=0xd8
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_shared.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_shared.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_shared.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_shared.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,114 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_resources_shared.h
+  @brief  
+
+  long description
+
+  @author Emmanuel Michon
+  @date   2005-03-22
+*/
+
+#ifndef __EMHWLIB_RESOURCES_SHARED_H__
+#define __EMHWLIB_RESOURCES_SHARED_H__
+
+#define VIDEO_0_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_0  + 4 * mpeg_mutex1))
+#define VIDEO_1_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_1  + 4 * mpeg_mutex1))
+#define AUDIO_0_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_0 + 4 * audio_mutex1))
+#define DEMUX_RPC_MUTEX   ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex3))
+
+// pt110 local ram map
+#define UCLINUX_CURRENT_PROCESS (REG_BASE_cpu_block + 0x0000)
+
+#define RESET_VECTOR   (REG_BASE_cpu_block + 0x0000)
+#define UNDEF_VECTOR   (REG_BASE_cpu_block + 0x0004)
+#define SWI_VECTOR     (REG_BASE_cpu_block + 0x0008)
+#define I_ABORT_VECTOR (REG_BASE_cpu_block + 0x000c)
+#define D_ABORT_VECTOR (REG_BASE_cpu_block + 0x0010)
+#define RSV_VECTOR     (REG_BASE_cpu_block + 0x0014)
+#define IRQ_VECTOR     (REG_BASE_cpu_block + 0x0018)
+#define FIQ_VECTOR     (REG_BASE_cpu_block + 0x001c)
+
+#define RESET_JUMP     (REG_BASE_cpu_block + 0x0020)
+#define UNDEF_JUMP     (REG_BASE_cpu_block + 0x0024)
+#define SWI_JUMP       (REG_BASE_cpu_block + 0x0028)
+#define I_ABORT_JUMP   (REG_BASE_cpu_block + 0x002c)
+#define D_ABORT_JUMP   (REG_BASE_cpu_block + 0x0030)
+#define RSV_JUMP       (REG_BASE_cpu_block + 0x0034)
+#define IRQ_JUMP       (REG_BASE_cpu_block + 0x0038)
+#define FIQ_JUMP       (REG_BASE_cpu_block + 0x003c)
+
+#define INFINITE_LOOP  (REG_BASE_cpu_block + 0x0040)
+
+/* where to store uclinux interrupt handler */
+#define UCLINUX_RESET_VECTOR   (REG_BASE_cpu_block + 0x0044)
+#define UCLINUX_UNDEF_VECTOR   (REG_BASE_cpu_block + 0x0048)
+#define UCLINUX_SWI_VECTOR     (REG_BASE_cpu_block + 0x004c)
+#define UCLINUX_I_ABORT_VECTOR (REG_BASE_cpu_block + 0x0050)
+#define UCLINUX_D_ABORT_VECTOR (REG_BASE_cpu_block + 0x0054)
+#define UCLINUX_RSV_VECTOR     (REG_BASE_cpu_block + 0x0058)
+#define UCLINUX_IRQ_VECTOR     (REG_BASE_cpu_block + 0x005c)
+#define UCLINUX_FIQ_VECTOR     (REG_BASE_cpu_block + 0x0060)
+
+/* where to store fiq/irq enable values */
+#define UCLINUX_IRQ_ENABLE      (REG_BASE_cpu_block + 0x0064)
+#define UCLINUX_FIQ_ENABLE      (REG_BASE_cpu_block + 0x0068)
+
+/* we use this in uClinux to handshake llad with the hardware library. llad will 
+   initialize the value to 0. As long as this value is 0, llad will mask the
+   triggered interrupt. When the CPUBlock is done loading the IRQ handler, it
+   will set this value to all the IRQ that are now being handled by itself. Next
+   time llad receives an IRQ, it will read this value and if set to the proper
+   interrupt value, it will return without masking the interrupt.
+   This value is a mask of all the IRQs handled by the IRQ handler (see em8xxx
+   hardware IRQ register).
+
+   *** IMPORTANT *** This value must be update in llad.c if changed.
+*/
+#define UCLINUX_LLAD_IRQHANDLER_HANDSHAKE    (REG_BASE_cpu_block + 0x006C)
+
+/* these symbols are used to store the entry point of the irqhandler
+   loaded by the bootloader.  when uclinux boots it overwrites the
+   interrupt vector, and when we load emhwlib we must restore the RUA
+   entry point in the vector. Since the current version of the emhwlib
+   loaded may not match the irqhandler loaded by bootloader, the entry
+   points should not be determined at compilation time, but rather at
+   runtime.
+*/
+#define IRQHANDLER_ENTRY   (REG_BASE_cpu_block + 0x0070) 
+#define FIQHANDLER_ENTRY   (REG_BASE_cpu_block + 0x0074) 
+#define UNDEFHANDLER_ENTRY (REG_BASE_cpu_block + 0x0078) 
+#define JUMPTABLE_ADDRESS  (REG_BASE_cpu_block + 0x007c)
+
+/* address of linux General exeption handler */
+#define LINUX_GE (REG_BASE_cpu_block + 0x0080)
+
+// random seeds (refer to gbuslib/include/gbus_random.h)
+#define RANDOM0              (REG_BASE_cpu_block + LR_RANDOM_SEED + 0)
+#define RANDOM1              (REG_BASE_cpu_block + LR_RANDOM_SEED + 4)
+
+#define PCI_INTERRUPT_ENABLE    (REG_BASE_cpu_block + LR_PCI_INTERRUPT_ENABLE)
+#define HOST_INTERRUPT_STATUS   (REG_BASE_cpu_block + LR_HOST_INTERRUPT_STATUS)
+
+// next 8 dword locations are for local debug, they are reset to 0 at vsync_init time.
+// Please do not affect them in cvs source.
+#define DEBUG_PROBE0                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x00)
+#define DEBUG_PROBE1                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x04)
+#define DEBUG_PROBE2                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x08)
+#define DEBUG_PROBE3                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x0c)
+#define DEBUG_PROBE4                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x10)
+#define DEBUG_PROBE5                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x14)
+#define DEBUG_PROBE6                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x18)
+#define DEBUG_PROBE7                  (REG_BASE_cpu_block + LR_LOCAL_DEBUG_PROBE + 0x1c)
+
+// uses 8 entries, up to 0x1EF0
+#define PARAM_VSYNC_PERIOD_DEC0        (REG_BASE_cpu_block + LR_VSYNC_PERIOD)  // video decoder 0
+
+#endif // __EMHWLIB_RESOURCES_SHARED_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_shared.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_shared.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_shared.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_shared.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,14 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/emhwlib_resources_shared.inc (generated from emhwlib/include/emhwlib_resources_shared.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_tango3.h linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_tango3.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_tango3.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_tango3.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,48 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   emhwlib_resources_tango2.h
+  @brief  
+
+  long description
+
+  @author Emmanuel Michon
+  @date   2004-01-28y
+*/
+
+#ifndef __EMHWLIB_RESOURCES_TANGO3_H__
+#define __EMHWLIB_RESOURCES_TANGO3_H__
+
+#define VSYNC_PARAM_MUTEX   ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex2))
+#define PCI_IRQ_MUTEX       ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex3))
+#define GFX_MUTEX           ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex4))
+#define HOST_MBUS_MUTEX     ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex5))
+#define SOFT_IRQ_MUTEX_TASK ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex6))
+#define SOFT_IRQ_MUTEX_IRQ  ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex7))
+#define SOFT_IRQ_MUTEX_FIQ  ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex8))
+#define RTC_IRQ_MUTEX       ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex9))
+#define XRPC_MUTEX          ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex10))
+#define XTASK_MUTEX         ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex11))
+#define IDMA_MUTEX          ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex12)) /* keep same as tango15 */
+#define TIMER_IRQ_MUTEX     ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex13)) 
+#define SSD_MUTEX           ((struct gbus_mutex *)(REG_BASE_host_interface  + host_mutex14)) 
+
+#define AUDIO_0_IRQ_MUTEX   ((struct gbus_mutex *)(DMEM_BASE_audio_engine_0 + 4 * audio_mutex0))
+#define AUDIO_1_IRQ_MUTEX   ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex0))
+#define VIDEO_0_FIFO_MUTEX  ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_0  + 4 * mpeg_mutex0))
+#define VIDEO_1_FIFO_MUTEX  ((struct gbus_mutex *)(DMEM_BASE_mpeg_engine_1  + 4 * mpeg_mutex0))
+#define DEMUX_IRQ_MUTEX     ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex0))
+#define DEMUX_EMHWLIB_MUTEX ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex4))
+#define TIMER_UPDATE_MUTEX  ((struct gbus_mutex *)(DMEM_BASE_demux_engine   + 4 * demux_mutex5))
+
+#define AUDIO_1_RPC_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex1))
+#define AUDIO_1_ENET_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex2))
+#define AUDIO_1_INTSTATUS_MUTEX ((struct gbus_mutex *)(DMEM_BASE_audio_engine_1 + 4 * audio_mutex3))
+
+#endif // __EMHWLIB_RESOURCES_TANGO3_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_tango3.inc linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_tango3.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/emhwlib_resources_tango3.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/emhwlib_resources_tango3.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,14 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib/include/tango3/emhwlib_resources_tango3.inc (generated from emhwlib/include/tango3/emhwlib_resources_tango3.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/rmem86xxid.h linux-2.6.22.19/include/asm-mips/tango3/rmem86xxid.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/rmem86xxid.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/rmem86xxid.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,203 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+/**
+  @file   rmem86xxid.h
+  @brief  
+
+  long description
+
+  @author Emmanuel Michon
+  @date   2004-09-22
+*/
+
+#ifndef __RMEM86XXID_H__
+#define __RMEM86XXID_H__
+
+/*
+  the main chip ids 
+  
+  tango3 is for asic development (should be tango\infty)
+
+  Usually, users do not set by hand, but thru `rmcflags' helper
+*/
+#define EM86XX_CHIPID_MAMBO      1000
+#define EM86XX_CHIPID_MAMBOLIGHT 2000
+#define EM86XX_CHIPID_TANGO      3000
+#define EM86XX_CHIPID_TANGOLIGHT 4000
+#define EM86XX_CHIPID_TANGO15    4500
+#define EM86XX_CHIPID_TANGO2     5000
+#define EM86XX_CHIPID_TANGO3    10000
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_MAMBO)
+#define S_EM86XX_CHIPID "mambo"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_MAMBOLIGHT)
+#define S_EM86XX_CHIPID "mambolight"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGOLIGHT)
+#define S_EM86XX_CHIPID "tangolight"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO15)
+#define S_EM86XX_CHIPID "tango15"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO2)
+#define S_EM86XX_CHIPID "tango2"
+#elif (EM86XX_CHIP==EM86XX_CHIPID_TANGO3)
+#define S_EM86XX_CHIPID "tango3"
+#else
+#error EM86XX_CHIP is not set
+#endif
+
+/* 
+  revisions...
+  
+  Referring to whatever is written at the surface of the BGA,
+  not the PCI revid / subid / etc. This detail is important for some chips
+  are ambiguous software wise.
+  
+  1: ES1
+  2: ES2
+  3: ES3
+  4: ES4 
+  5: ES5 
+  6: ES6 
+  65: revA
+  66: revB
+  67: revC
+  
+  No ID, but numbers. For a 8630ES2 for instance: build with
+  RMCFLAGS="... -DEM86XX_CHIP=EM86XX_CHIPID_TANGO2 -DEM86XX_REVISION=2 ..."
+
+  --------------------------------------------------------------------------
+  package writing          ES1  ES2  ES3  ES4     ES5     ES6  ES7  ES8  ES9 revA revB revC
+
+  EM86XX_REVISION            1    2    3    4       5       6    7    8    9  'A'  'B'  'C'
+
+  8600 `mambo' series                                                           1    2    3
+
+  8620 `tangolight' series                                                    (a)  (b) 0x82
+  8622 `tango15' series   0x81                (d)0x81                   0x82
+                                                                           ^this is the PCI revID
+
+  863x `tango2' series (c)0x81 0x81 0x81 0x82 (e)0x82 (f)0x83 0x84 0x85 0x86                
+
+  (a) don't remember
+  (b) no such chip
+  (c) 8630: FibbedES1 ES1 ES2 ES3 are the same chip
+  (d) 8622: ES1 and revA cannot be distinguished from revID. Software test impossible in practice
+  (e) 8630: ES4 and ES5 cannot be distinguished from revID. Software test with 0x6c900 bit12
+  (f) 8634: ES6 and RevA have the same revID (just different bonding option)
+      8634: ES7 and RevB have the same revID (just different bonding option)
+      8634: ES9 and RevC have the same revID (just different bonding option)
+  --------------------------------------------------------------------------
+
+  Usually, users do not set by hand, but thru `rmcflags' helper
+*/
+#ifndef EM86XX_REVISION
+#error EM86XX_REVISION is not set
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (EM86XX_REVISION=='A') 
+#error inconsistent: 863x revA is actually -DWITH_PROD=1 -DEM86XX_REVISION=6
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (EM86XX_REVISION=='B') 
+#error inconsistent: 863x revB is actually -DWITH_PROD=1 -DEM86XX_REVISION=7
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (EM86XX_REVISION=='C') 
+#error inconsistent: 863x revC is actually -DWITH_PROD=1 -DEM86XX_REVISION=9
+#endif
+
+#if (EM86XX_REVISION==1)
+#define S_EM86XX_REVISION "ES1"
+#elif (EM86XX_REVISION==2)
+#define S_EM86XX_REVISION "ES2"
+#elif (EM86XX_REVISION==3)
+#define S_EM86XX_REVISION "ES3"
+#elif (EM86XX_REVISION==4)
+#define S_EM86XX_REVISION "ES4"
+#elif (EM86XX_REVISION==5)
+#define S_EM86XX_REVISION "ES5"
+#elif (EM86XX_REVISION==6)
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (defined(WITH_PROD) || defined(WITH_FACSPROD))
+#define S_EM86XX_REVISION "revA"
+#else
+#define S_EM86XX_REVISION "ES6"
+#endif
+#elif (EM86XX_REVISION==7)
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (defined(WITH_PROD) || defined(WITH_FACSPROD))
+#define S_EM86XX_REVISION "revB"
+#else
+#define S_EM86XX_REVISION "ES7"
+#endif
+#elif (EM86XX_REVISION==8)
+#define S_EM86XX_REVISION "ES8"
+#elif (EM86XX_REVISION==9)
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2) && (defined(WITH_PROD) || defined(WITH_FACSPROD))
+#define S_EM86XX_REVISION "revC"
+#else
+#define S_EM86XX_REVISION "ES9"
+#endif
+
+#elif (EM86XX_REVISION=='A')
+#define S_EM86XX_REVISION "revA"
+#elif (EM86XX_REVISION=='B')
+#define S_EM86XX_REVISION "revB"
+#elif (EM86XX_REVISION=='C')
+#define S_EM86XX_REVISION "revC"
+#else
+#error complete revision strings
+#endif
+
+/* the compilation modes */
+#define EM86XX_MODEID_WITHHOST   1000
+#define EM86XX_MODEID_STANDALONE 2000
+
+/* the dsps */
+#define EM86XX_ENGINEID_MPEG0 10
+#define EM86XX_ENGINEID_MPEG1 11
+#define EM86XX_ENGINEID_AUDIO0 20
+#define EM86XX_ENGINEID_AUDIO1 21
+#define EM86XX_ENGINEID_DEMUX 30
+
+/* user does not have to set an engine id. This makes sense for mu only */
+#ifdef EM86XX_ENGINE
+#if (EM86XX_ENGINE==EM86XX_ENGINEID_MPEG0)
+#define SENG "mpeg0"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_MPEG1)
+#define SENG "mpeg1"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_AUDIO0)
+#define SENG "audio0"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_AUDIO1)
+#define SENG "audio1"
+#elif (EM86XX_ENGINE==EM86XX_ENGINEID_DEMUX)
+#define SENG "demux"
+#else
+#endif // end of engine dependent stuff
+#endif
+
+#if (EM86XX_CHIP==EM86XX_CHIPID_TANGO2)
+/*
+#if (defined(WITH_PROD) || defined(WITH_FACSPROD)) && !defined WITH_XLOADED_UCODE
+#error inconsistent flag combination.
+#endif
+
+#if (defined(WITH_PROD) || defined(WITH_FACSPROD)) && !defined WITH_IRQHANDLER_BOOTLOADER
+#error inconsistent flag combination.
+#endif
+*/
+#ifdef WITH_UCODE_BOOTLOADER
+#error inconsistent flag combination. You probably want WITH_XLOADED_UCODE
+#endif
+
+#endif
+
+/* the microcode debug mode */
+
+#define EM86XX_DEBUG_CHIP	1000
+#define EM86XX_DEBUG_SIMU	2000
+
+#endif // __RMEM86XXID_H__
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/sigblock.h linux-2.6.22.19/include/asm-mips/tango3/sigblock.h
--- linux-2.6.22.19.ref/include/asm-mips/tango3/sigblock.h	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/sigblock.h	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,261 @@
+/*********************************************************************
+ Copyright (C) 2001-2007
+ Sigma Designs, Inc. 
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License version 2 as
+ published by the Free Software Foundation.
+ *********************************************************************/
+
+#ifndef __SIG_BLOCK_H__
+#define __SIG_BLOCK_H__
+
+#define DEFAULT_IRQ_ROUTE1	0x55555555 /* All PCI IRQs route to LOG2_CPU_PCI_INTB */
+#define DEFAULT_IRQ_ROUTE2	0x00030000 /* ISA IDE uses LOG2_CPU_PCU_INTD, Timing slot 0 */
+#define DEFAULT_IRQ_RISE_EDGE_LO	0xff284a00 /* IRQ14 active low level, IRQ19/21 active riseedge */
+#define DEFAULT_IRQ_RISE_EDGE_HI	0x00000000 /* IRQ14 active low level, IRQ19/21 active rise edge */
+#define DEFAULT_IRQ_FALL_EDGE_LO	0x00004000
+#define DEFAULT_IRQ_FALL_EDGE_HI	0x00000000
+#define DEFAULT_IRQ_GPIO_MAP	0x0607080d /* ISA IDE/GPIO 6, PCI/GPIO 8 */
+#define DEFAULT_DEV_ENABLED	0x00003cf7 /* ISAIDE/BMIDE/PCIHOST/IR/FIP/I2CM/I2CS/PCI1-4 enabled */
+#define DEFAULT_PB_DEF_TIMING	0x01090008
+#define DEFAULT_PB_CS_CONFIG	0x00001044
+#define DEFAULT_PB_TIMING0	0x01090008
+#define DEFAULT_PB_USE_TIMING0	0x000001f4
+#define DEFAULT_PB_TIMING1	0x00110101
+#define DEFAULT_PB_USE_TIMING1	0x000003f3
+#define DEFAULT_PB_TIMING2	0
+#define DEFAULT_PB_USE_TIMING2	0
+#define DEFAULT_PB_TIMING3	0
+#define DEFAULT_PB_USE_TIMING3	0
+#define DEFAULT_PB_TIMING4	0
+#define DEFAULT_PB_USE_TIMING4	0
+#define DEFAULT_PB_TIMING5	0
+#define DEFAULT_PB_USE_TIMING5	0
+
+#define DEFAULT_SYSCLK_PLL	0x0 /* Set by XOS */
+#define DEFAULT_SYSCLK_DIV	0x0 /* Not changed */
+
+#define DEFAULT_ETH_MAC_HI	0x00000000 /* MAC address */
+#define DEFAULT_ETH_MAC_LO	0x00000000
+
+/* This list of devices in the enable list field (irq_route2) */
+#define ISAIDE_SHIFT		0
+#define BMIDE_SHIFT		1
+#define PCIHOST_SHIFT		2
+#define ETHERNET_SHIFT		3
+#define IR_SHIFT		4
+#define FIP_SHIFT		5	
+#define I2CM_SHIFT		6
+#define I2CS_SHIFT		7
+#define SDIO_SHIFT		8
+#define USB_SHIFT		9
+#define PCI1_SHIFT		10
+#define PCI2_SHIFT		11
+#define PCI3_SHIFT		12
+#define PCI4_SHIFT		13
+#define PCI5_SHIFT		14
+#define PCI6_SHIFT		15
+#define SATA_SHIFT		16
+#define SCARD_SHIFT		17
+#define GNET_SHIFT		18
+/*				19-32: undefined */
+
+#ifndef __ASSEMBLY__
+
+struct hwinfo {
+	unsigned long sysclk_pll; /* The setting for the PLL */
+	unsigned long sysclk_div;
+
+	/* Only 4 IRQs can be used for PCI devices (LOG2_CPU_PCI_INTA-D,
+	   so we can encode it in 2 bits. Each device can have 4 IRQ
+	   routing and as as result we can use one byte to represent
+	   the IRQ route for a given device (IDSELx). Bu using 8 bytes,
+	   we can represent the PCI devices (IDSEL1-6, 5-6 reserved) as
+	   well as ISA IDE information and device enabling list*/
+	unsigned long irq_route1;	/* PCI dev 1-4 */
+
+	/* PCI dev 5-6, ISA IDE information, device enabling list */
+	unsigned long irq_route2;	/* PCI dev 5-6: bit 0-15 */
+					/* ISA IDE: bit 16-17: IRQ offset */
+
+	unsigned long irq_rise_edge_hi; /* Rising edge config */
+	unsigned long irq_rise_edge_lo; /* Rising edge config */
+	unsigned long irq_fall_edge_hi; /* Falling edge config */
+	unsigned long irq_fall_edge_lo; /* Falling edge config */
+
+	unsigned long gpio_irq_map; /* GPIO pins hook to IRQ13..16 */
+	unsigned long dev_enabled;  /* Device enabling list*/
+
+	unsigned long pb_def_timing;
+	unsigned long pb_cs_config;
+	unsigned long pb_timing0;
+	unsigned long pb_use_timing0;
+	unsigned long pb_timing1;
+	unsigned long pb_use_timing1;
+	unsigned long pb_timing2;
+	unsigned long pb_use_timing2;
+	unsigned long pb_timing3;
+	unsigned long pb_use_timing3;
+	unsigned long pb_timing4;
+	unsigned long pb_use_timing4;
+	unsigned long pb_timing5;
+	unsigned long pb_use_timing5;
+
+	unsigned long mac_hi;	/* Ethernet MAC address */
+	unsigned long mac_lo;
+};
+
+/* Definition of signature block (192bytes), which should start at 0xbfc00000 */
+/* There'll be 20bytes sha1sum afterward (0xbfc000c0-0xbfc000d3) */
+struct signature_block {
+	unsigned long opcodes[2];  /* For opcodes, fixed value 0x10000034/0x00000000 */
+	struct hwinfo hwinfo;
+	/* 
+	   zboot or such specific extensions 
+
+	   Note that YAMON requires extension[2]=0x1105e0 (product ID `thirdparty')
+	 */
+	unsigned long extension[20];	
+};
+
+//RMmustBeEqual(sizeof(struct signature_block),3*64,seed0);
+
+#ifdef __EMHWLIB_REGISTERS_TANGO2_H__
+static inline int isaide_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> ISAIDE_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int bmide_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> BMIDE_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int sata_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> SATA_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int scard_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> SCARD_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int gnet_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> GNET_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int pci_host_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> PCIHOST_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int ethernet_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> ETHERNET_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int ir_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> IR_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int fip_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> FIP_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int i2cm_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> I2CM_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int i2cs_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> I2CS_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int sdio_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> SDIO_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int usb_enabled(const struct signature_block *sigptr)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> USB_SHIFT) & 1) != 0) ? 1 : 0);
+}
+
+static inline int pcidev_enabled(const struct signature_block *sigptr, int pci_idsel)
+{
+	return(((((sigptr->hwinfo.dev_enabled) >> (pci_idsel - 1 + PCI1_SHIFT)) & 1) != 0) ? 1 : 0);
+}
+
+/* Given PCI device idsel number and INT number, returning the IRQ number
+   for it */
+static inline int pcidev_intr_num(const struct signature_block *sigptr,
+				const int pci_idsel, const int int_num)
+{
+	unsigned long route;
+	int irq;
+
+	if (pcidev_enabled(sigptr, pci_idsel) == 0)
+		return(-1);
+	else if ((pci_idsel >= 1) && (pci_idsel <= 4)) {
+		/* Get the routing information for specific device */
+		route = ((sigptr->hwinfo.irq_route1) >> ((pci_idsel - 1) * 8)) & 0xff;
+		irq = (int)((route >> (int_num * 2)) & 0x3); /* int_num: 0-3 = INTA-D */
+	} else if ((pci_idsel >= 5) && (pci_idsel <= 6)) {
+		/* Get the routing information for specific device */
+		route = ((sigptr->hwinfo.irq_route2) >> ((pci_idsel - 5) * 8)) & 0xff;
+		irq = (int)((route >> (int_num * 2)) & 0x3); /* int_num: 0-3 = INTA-D */
+	} else 
+		return(-1);
+
+	return(LOG2_CPU_PCI_INTA + irq);
+}
+ 
+/* Find out the CS# used by ISA IDE */
+static inline int isaide_cs_select(const struct signature_block *sigptr)
+{
+	unsigned long cs_config = (sigptr->hwinfo.pb_cs_config >> 12) & 0xf;
+	int i;
+
+	if (isaide_enabled(sigptr) == 0)
+		return(-1);
+
+	for (i = 0; i < 4; i++) {
+		if ((cs_config & 0x1) != 0) 
+			return(i);
+		else
+			cs_config >>= 1;
+	}
+	return(-1);
+}
+
+/* Return the IRQ number for ISA IDE */
+static inline int isaide_intr_num(const struct signature_block *sigptr)
+{
+	int irq;
+
+	if (isaide_enabled(sigptr) == 0)
+		return(-1);
+	else
+		irq = (int)(((sigptr->hwinfo.irq_route2) >> 16) & 0x3);
+	return(LOG2_CPU_PCI_INTA + irq);
+}
+
+static inline int isaide_timing_slot(const struct signature_block *sigptr)
+{
+	unsigned long slot;
+
+	slot = ((sigptr->hwinfo.irq_route2) >> 18) & 0x7;
+	return((int)slot);
+}
+#endif /* __EMHWLIB_REGISTERS_TANGO2_H__ */
+
+#endif /* !__ASSEMBLY__ */
+
+#endif /* !__SIG_BLOCK_H__ */
+
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/include/asm-mips/tango3/sigblock.inc linux-2.6.22.19/include/asm-mips/tango3/sigblock.inc
--- linux-2.6.22.19.ref/include/asm-mips/tango3/sigblock.inc	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/include/asm-mips/tango3/sigblock.inc	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,59 @@
+#
+#******************************************************
+#* This file is generated automatically, DO NOT EDIT! *
+#******************************************************
+#*
+#* destined to be included by a shell script or a Makefile (keep syntax adapted to both)
+#*
+#* emhwlib_hal/include/sigblock.inc (generated from emhwlib_hal/include/sigblock.h)
+#*
+#* Copyright (C) Sigma Designs, Inc. 2007.
+#*
+i386=0x1
+linux=0x1
+unix=0x1
+DEFAULT_IRQ_ROUTE1=0x55555555
+DEFAULT_IRQ_ROUTE2=0x30000
+DEFAULT_IRQ_RISE_EDGE_LO=0xff284a00
+DEFAULT_IRQ_RISE_EDGE_HI=0x0
+DEFAULT_IRQ_FALL_EDGE_LO=0x4000
+DEFAULT_IRQ_FALL_EDGE_HI=0x0
+DEFAULT_IRQ_GPIO_MAP=0x607080d
+DEFAULT_DEV_ENABLED=0x3cf7
+DEFAULT_PB_DEF_TIMING=0x1090008
+DEFAULT_PB_CS_CONFIG=0x1044
+DEFAULT_PB_TIMING0=0x1090008
+DEFAULT_PB_USE_TIMING0=0x1f4
+DEFAULT_PB_TIMING1=0x110101
+DEFAULT_PB_USE_TIMING1=0x3f3
+DEFAULT_PB_TIMING2=0x0
+DEFAULT_PB_USE_TIMING2=0x0
+DEFAULT_PB_TIMING3=0x0
+DEFAULT_PB_USE_TIMING3=0x0
+DEFAULT_PB_TIMING4=0x0
+DEFAULT_PB_USE_TIMING4=0x0
+DEFAULT_PB_TIMING5=0x0
+DEFAULT_PB_USE_TIMING5=0x0
+DEFAULT_SYSCLK_PLL=0x0
+DEFAULT_SYSCLK_DIV=0x0
+DEFAULT_ETH_MAC_HI=0x0
+DEFAULT_ETH_MAC_LO=0x0
+ISAIDE_SHIFT=0x0
+BMIDE_SHIFT=0x1
+PCIHOST_SHIFT=0x2
+ETHERNET_SHIFT=0x3
+IR_SHIFT=0x4
+FIP_SHIFT=0x5
+I2CM_SHIFT=0x6
+I2CS_SHIFT=0x7
+SDIO_SHIFT=0x8
+USB_SHIFT=0x9
+PCI1_SHIFT=0xa
+PCI2_SHIFT=0xb
+PCI3_SHIFT=0xc
+PCI4_SHIFT=0xd
+PCI5_SHIFT=0xe
+PCI6_SHIFT=0xf
+SATA_SHIFT=0x10
+SCARD_SHIFT=0x11
+GNET_SHIFT=0x12
diff -Naur --exclude=CVS --exclude='*.o' --exclude='*.a' --exclude='*.so' --exclude='*.elf' --exclude=System.map --exclude=Makefile.d --exclude='*log' --exclude='*log2' --exclude='*~' --exclude='.*~' --exclude='.#*' --exclude='*.bak' --exclude='*.orig' --exclude='*.rej' --exclude='core.[0-9]*' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=.depend --exclude='.*.o.flags' --exclude='*.gz' --exclude=vmlinux --exclude=vmlinux.bin --exclude=yamon-02.06-SIGMADESIGNS-01_el.bin linux-2.6.22.19.ref/README.0000.shared.patch linux-2.6.22.19/README.0000.shared.patch
--- linux-2.6.22.19.ref/README.0000.shared.patch	1969-12-31 16:00:00.000000000 -0800
+++ linux-2.6.22.19/README.0000.shared.patch	2008-08-20 15:08:12.000000000 -0700
@@ -0,0 +1,18 @@
+Feature:
+--------
+Common patch
+
+Prerequisite patch numbers:
+---------------------------
+None
+
+Primary author:
+---------------
+YH Lin/Emmanuel Michon
+
+Related to which chip version SMP86xx xx=?
+-----------------------------------------
+Tango2 ES6/RevA, Tango3 ES1 or above
+
+(linux patches) which CONFIG_... are provided:
+----------------------------------------------
