<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_649_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14" VARIABLE="icmp_ln14" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_655_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14" VARIABLE="add_ln14" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_20_fu_686_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_20" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_21_fu_871_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_21" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_22_fu_745_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_22" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_23_fu_771_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_23" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_24_fu_776_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_24" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_25_fu_726_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_25" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_26_fu_801_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_26" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_27_fu_876_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_27" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_28_fu_806_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_28" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_29_fu_711_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_29" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_30_fu_827_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_30" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_31_fu_905_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_31" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_32_fu_832_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_32" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_33_fu_853_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_33" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_34_fu_910_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_34" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_35_fu_858_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_35" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_36_fu_754_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_36" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_1" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_2" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_3" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U17" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_4" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_5" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_6" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_7" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_8" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_9" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U18" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_10" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_11" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_12" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_13" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U19" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_14" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_15" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_16" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_17" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_18" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="mul_ln18_19" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_fu_1017_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_1_fu_999_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_1" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_2_fu_1003_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_2" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_3_fu_1021_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_3" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_4_fu_1026_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_4" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_5_fu_990_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_5" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_6_fu_994_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_6" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_7_fu_1030_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_7" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_8_fu_1035_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_8" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_10_fu_948_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_10" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_9_fu_923_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_9" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_11_fu_927_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_11" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_13_fu_977_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_13" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_15_fu_965_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_15" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_16_fu_981_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_16" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_14_fu_1008_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_14" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_12_fu_952_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_12" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_17_fu_985_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_17" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_18_fu_1012_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_18" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_19_fu_1039_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" VARIABLE="add_ln18_19" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1084_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_1" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_1089_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_1" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_2" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_1102_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_2" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U24" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_3" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_3_fu_1107_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_3" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U25" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_4" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_4_fu_1120_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_4" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U26" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_5" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_5_fu_1125_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_5" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U27" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_6" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_6_fu_1138_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_6" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U28" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_7" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_7_fu_1143_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_7" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U29" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_8" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_8_fu_1156_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_8" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U30" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_9" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_9_fu_1161_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_9" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U31" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_10" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_10_fu_1174_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_10" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U32" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_11" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_11_fu_1179_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_11" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U33" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_12" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_12_fu_1184_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_12" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U34" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_13" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_13_fu_1189_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_13" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U35" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_14" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_14_fu_1194_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_14" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U36" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_15" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_15_fu_1199_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_15" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U37" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_16" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_16_fu_1204_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_16" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U38" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_17" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_17_fu_1209_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_17" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U39" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_18" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_18_fu_1214_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_18" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U40" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="mul_ln20_19" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_19_fu_1219_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" VARIABLE="add_ln20_19" MODULE="atax_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
