/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:2" *)
(* top =  1  *)
module unreg(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, s, t, u, v, w, x, y, z, a0, b0, c0, d0, e0, f0, g0, h0, i0, j0, k0, l0, m0, n0, o0, p0, q0, r0, s0, t0, u0, v0, w0, x0, y0, z0, a1);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[0] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[10] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[11] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[12] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[13] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[14] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[15] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[1] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[2] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[3] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[4] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[5] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[6] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[7] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[8] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57" *)
  wire \[9] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input a;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input a0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output a1;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input b;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input b0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input c;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input c0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input d;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input d0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input e;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input e0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input f;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input f0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input g;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input g0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input h;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input h0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input i;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input i0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input j;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input j0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input k;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input k0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input l;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output l0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input m;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output m0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input n;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output n0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input o;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output o0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input p;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output p0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input q;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output q0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output r0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input s;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output s0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input t;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output t0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input u;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output u0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input v;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output v0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input w;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output w0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input x;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output x0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input y;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output y0;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3" *)
  input z;
  (* src = "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40" *)
  output z0;
  assign _04_ = a0 & _01_;
  assign q0 = _00_ & _02_;
  assign _00_ = g & _03_;
  assign v0 = ~f0;
  assign w0 = ~g0;
  assign y0 = ~i0;
  assign x0 = ~h0;
  assign l0 = ~v;
  assign z0 = ~j0;
  assign a1 = ~k0;
  assign m0 = ~w;
  assign n0 = ~x;
  assign o0 = ~y;
  assign p0 = ~z;
  assign r0 = ~b0;
  assign _01_ = ~u;
  assign _02_ = ~_04_;
  assign _03_ = ~s;
  assign s0 = ~c0;
  assign t0 = ~d0;
  assign u0 = ~e0;
  assign \[0]  = l0;
  assign \[10]  = v0;
  assign \[11]  = w0;
  assign \[12]  = x0;
  assign \[13]  = y0;
  assign \[14]  = z0;
  assign \[15]  = a1;
  assign \[1]  = m0;
  assign \[2]  = n0;
  assign \[3]  = o0;
  assign \[4]  = p0;
  assign \[5]  = q0;
  assign \[6]  = r0;
  assign \[7]  = s0;
  assign \[8]  = t0;
  assign \[9]  = u0;
endmodule
