[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9576       tick       2988718       1361564       1313634       2988718 
      2   9576       tick       4568525       2191093       2175507       4568525 
      3   9576       tick       4577375       2195497       2179873       4577375 
      4   9576       tick       4571338       2191900       2173953       4571338 
      5   9576       tick       4572309       2192111       2175340       4572309 
      6   9576       tick       4583729       2197935       2176646       4583729 
      7   9576       tick       4570772       2193628       2171064       4570772 
      8   9576       tick       4567292       2190894       2170108       4567292 
      9   9576       tick       4461303       2139612       2124228       4461303 
     10   9576       tick       4678855       2245666       2222607       4678855 
     11   9576       tick       4576212       2194620       2176625       4576212 
     12   9576       tick       4572652       2192986       2177383       4572652 
     13   9576       tick       4568349       2190463       2174483       4568349 
     14   9576       tick       4577599       2193634       2178275       4577599 
     15   9576       tick       4568139       2191897       2172424       4568139 
     16   9576       tick       4574115       2192736       2170611       4574115 
     17   9576       tick       4584636       2197722       2174350       4584636 
     18   9576       tick       4395343       2107700       2088902       4395343 
     19   9576       tick       4736375       2270980       2254089       4736375 
     20   9576       exit       1813164        869094        856608       1813164 
