Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 676abd0eecde44d7ab3190c9fe40d318 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ingeniousmips_min_sopc_tb_behav xil_defaultlib.ingeniousmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/ingeniousmips_min_sopc.v" Line 3. Module ingeniousmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/ingeniousmips.v" Line 3. Module ingeniousmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/pc_reg.v" Line 3. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/if_id.v" Line 3. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/id.v" Line 3. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/regfile.v" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/id_ex.v" Line 3. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/ex.v" Line 3. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/ex_mem.v" Line 3. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/mem.v" Line 3. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/mem_wb.v" Line 3. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/hilo_reg.v" Line 3. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Dropbox/Work/ingenious-mips/ingenious-mips.srcs/sources_1/new/inst_rom.v" Line 3. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ingeniousmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.ingeniousmips_min_sopc
Compiling module xil_defaultlib.ingeniousmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ingeniousmips_min_sopc_tb_behav
