$date
	Sat Dec 13 16:19:19 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 1 ! F_t $end
$var reg 1 " A_t $end
$var reg 1 # B_t $end
$scope module NAND2gate_1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var reg 1 & F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
0"
1!
$end
#1000
1#
1%
#2000
0#
0%
1"
1$
#3000
0&
0!
1#
1%
#4000
