# riscv-pipelined
A riscv cpu design, implementing 64-bit version of the ISA.
