
fota-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  0801e000  0801e000  0000e000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a74  0801e1e4  0801e1e4  0000e1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  08024c58  08024c58  00014c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080253a4  080253a4  00020164  2**0
                  CONTENTS
  4 .ARM          00000000  080253a4  080253a4  00020164  2**0
                  CONTENTS
  5 .preinit_array 00000000  080253a4  080253a4  00020164  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080253a4  080253a4  000153a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080253a8  080253a8  000153a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000164  20000000  080253ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041c8  20000168  08025510  00020168  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004330  08025510  00024330  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019fdb  00000000  00000000  0002018d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004713  00000000  00000000  0003a168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  0003e880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017e8  00000000  00000000  00040138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d2c3  00000000  00000000  00041920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d4d1  00000000  00000000  0005ebe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0a6c  00000000  00000000  0007c0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011cb20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006678  00000000  00000000  0011cb74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0801e1e4 <__do_global_dtors_aux>:
 801e1e4:	b510      	push	{r4, lr}
 801e1e6:	4c05      	ldr	r4, [pc, #20]	; (801e1fc <__do_global_dtors_aux+0x18>)
 801e1e8:	7823      	ldrb	r3, [r4, #0]
 801e1ea:	b933      	cbnz	r3, 801e1fa <__do_global_dtors_aux+0x16>
 801e1ec:	4b04      	ldr	r3, [pc, #16]	; (801e200 <__do_global_dtors_aux+0x1c>)
 801e1ee:	b113      	cbz	r3, 801e1f6 <__do_global_dtors_aux+0x12>
 801e1f0:	4804      	ldr	r0, [pc, #16]	; (801e204 <__do_global_dtors_aux+0x20>)
 801e1f2:	f3af 8000 	nop.w
 801e1f6:	2301      	movs	r3, #1
 801e1f8:	7023      	strb	r3, [r4, #0]
 801e1fa:	bd10      	pop	{r4, pc}
 801e1fc:	20000168 	.word	0x20000168
 801e200:	00000000 	.word	0x00000000
 801e204:	08024c40 	.word	0x08024c40

0801e208 <frame_dummy>:
 801e208:	b508      	push	{r3, lr}
 801e20a:	4b03      	ldr	r3, [pc, #12]	; (801e218 <frame_dummy+0x10>)
 801e20c:	b11b      	cbz	r3, 801e216 <frame_dummy+0xe>
 801e20e:	4903      	ldr	r1, [pc, #12]	; (801e21c <frame_dummy+0x14>)
 801e210:	4803      	ldr	r0, [pc, #12]	; (801e220 <frame_dummy+0x18>)
 801e212:	f3af 8000 	nop.w
 801e216:	bd08      	pop	{r3, pc}
 801e218:	00000000 	.word	0x00000000
 801e21c:	2000016c 	.word	0x2000016c
 801e220:	08024c40 	.word	0x08024c40

0801e224 <strlen>:
 801e224:	4603      	mov	r3, r0
 801e226:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e22a:	2a00      	cmp	r2, #0
 801e22c:	d1fb      	bne.n	801e226 <strlen+0x2>
 801e22e:	1a18      	subs	r0, r3, r0
 801e230:	3801      	subs	r0, #1
 801e232:	4770      	bx	lr

0801e234 <MC25LC512_CS>:
unsigned char MC25LC512_ReleaseDeepPowerDownMode(void);



void MC25LC512_CS(uint8_t CS_Status)
{
 801e234:	b580      	push	{r7, lr}
 801e236:	b082      	sub	sp, #8
 801e238:	af00      	add	r7, sp, #0
 801e23a:	4603      	mov	r3, r0
 801e23c:	71fb      	strb	r3, [r7, #7]
	// For Cs of the EEprom
	if(CS_Status == EEPROM_CS_PIN_RESET)
 801e23e:	79fb      	ldrb	r3, [r7, #7]
 801e240:	2b00      	cmp	r3, #0
 801e242:	d102      	bne.n	801e24a <MC25LC512_CS+0x16>
	{
		ResetChipSelect();
 801e244:	f000 fd6e 	bl	801ed24 <ResetChipSelect>
	{
		SetChipSelect();

	}

}
 801e248:	e001      	b.n	801e24e <MC25LC512_CS+0x1a>
		SetChipSelect();
 801e24a:	f000 fd77 	bl	801ed3c <SetChipSelect>
}
 801e24e:	bf00      	nop
 801e250:	3708      	adds	r7, #8
 801e252:	46bd      	mov	sp, r7
 801e254:	bd80      	pop	{r7, pc}
	...

0801e258 <MC25LC512_WriteEnableOrDisable>:
void MC25LC512_WriteEnableOrDisable(uint8_t EnableOrDisable)
{
 801e258:	b580      	push	{r7, lr}
 801e25a:	b084      	sub	sp, #16
 801e25c:	af00      	add	r7, sp, #0
 801e25e:	4603      	mov	r3, r0
 801e260:	71fb      	strb	r3, [r7, #7]
	uint8_t SendOneByte = 0;
 801e262:	2300      	movs	r3, #0
 801e264:	72fb      	strb	r3, [r7, #11]
	MC25LC512_CS(EEPROM_CS_PIN_RESET);// Reset The spi Chip //Reset means Enable
 801e266:	2000      	movs	r0, #0
 801e268:	f7ff ffe4 	bl	801e234 <MC25LC512_CS>
	for(uint16_t i = 0; i < 10; i ++);
 801e26c:	2300      	movs	r3, #0
 801e26e:	81fb      	strh	r3, [r7, #14]
 801e270:	e002      	b.n	801e278 <MC25LC512_WriteEnableOrDisable+0x20>
 801e272:	89fb      	ldrh	r3, [r7, #14]
 801e274:	3301      	adds	r3, #1
 801e276:	81fb      	strh	r3, [r7, #14]
 801e278:	89fb      	ldrh	r3, [r7, #14]
 801e27a:	2b09      	cmp	r3, #9
 801e27c:	d9f9      	bls.n	801e272 <MC25LC512_WriteEnableOrDisable+0x1a>
	if(EnableOrDisable==EEPROM_Enable)
 801e27e:	79fb      	ldrb	r3, [r7, #7]
 801e280:	2b01      	cmp	r3, #1
 801e282:	d102      	bne.n	801e28a <MC25LC512_WriteEnableOrDisable+0x32>
	{
			SendOneByte = MC25LCxxx_SPI_WREN;
 801e284:	2306      	movs	r3, #6
 801e286:	72fb      	strb	r3, [r7, #11]
 801e288:	e001      	b.n	801e28e <MC25LC512_WriteEnableOrDisable+0x36>
	}
	else
	{
			SendOneByte = MC25LCxxx_SPI_WRDI;
 801e28a:	2304      	movs	r3, #4
 801e28c:	72fb      	strb	r3, [r7, #11]
	}
	HAL_SPI_Transmit(&Spi2Handle , &SendOneByte, 1, 200) ;
 801e28e:	f107 010b 	add.w	r1, r7, #11
 801e292:	23c8      	movs	r3, #200	; 0xc8
 801e294:	2201      	movs	r2, #1
 801e296:	4809      	ldr	r0, [pc, #36]	; (801e2bc <MC25LC512_WriteEnableOrDisable+0x64>)
 801e298:	f004 fea8 	bl	8022fec <HAL_SPI_Transmit>
	for(uint16_t i = 0; i < 10; i ++);
 801e29c:	2300      	movs	r3, #0
 801e29e:	81bb      	strh	r3, [r7, #12]
 801e2a0:	e002      	b.n	801e2a8 <MC25LC512_WriteEnableOrDisable+0x50>
 801e2a2:	89bb      	ldrh	r3, [r7, #12]
 801e2a4:	3301      	adds	r3, #1
 801e2a6:	81bb      	strh	r3, [r7, #12]
 801e2a8:	89bb      	ldrh	r3, [r7, #12]
 801e2aa:	2b09      	cmp	r3, #9
 801e2ac:	d9f9      	bls.n	801e2a2 <MC25LC512_WriteEnableOrDisable+0x4a>
	MC25LC512_CS(EEPROM_CS_PIN_SET);// Set The spi Chip //Set means Disable
 801e2ae:	2001      	movs	r0, #1
 801e2b0:	f7ff ffc0 	bl	801e234 <MC25LC512_CS>
}
 801e2b4:	bf00      	nop
 801e2b6:	3710      	adds	r7, #16
 801e2b8:	46bd      	mov	sp, r7
 801e2ba:	bd80      	pop	{r7, pc}
 801e2bc:	20001290 	.word	0x20001290

0801e2c0 <MC25LC512_Initialize>:
	return RecieveByteOfReleaseDeepPowerMode;

}

void MC25LC512_Initialize(void)
{
 801e2c0:	b580      	push	{r7, lr}
 801e2c2:	af00      	add	r7, sp, #0
	MC25LC512_CS(EEPROM_CS_PIN_SET);// Reset The spi Chip //Reset means Enable
 801e2c4:	2001      	movs	r0, #1
 801e2c6:	f7ff ffb5 	bl	801e234 <MC25LC512_CS>
	MC25LC512_WriteEnableOrDisable(EEPROM_Enable);
 801e2ca:	2001      	movs	r0, #1
 801e2cc:	f7ff ffc4 	bl	801e258 <MC25LC512_WriteEnableOrDisable>

}
 801e2d0:	bf00      	nop
 801e2d2:	bd80      	pop	{r7, pc}

0801e2d4 <FaBoLCD_PCF8574>:
	HAL_I2C_Master_Transmit(&I2cHandle, (uint16_t)66, (uint8_t *) initData, 1, 0xffff);
	HAL_Delay(100);
}

void FaBoLCD_PCF8574(uint8_t addr)
{
 801e2d4:	b580      	push	{r7, lr}
 801e2d6:	b086      	sub	sp, #24
 801e2d8:	af02      	add	r7, sp, #8
 801e2da:	4603      	mov	r3, r0
 801e2dc:	71fb      	strb	r3, [r7, #7]
  _i2caddr = addr;
 801e2de:	4a10      	ldr	r2, [pc, #64]	; (801e320 <FaBoLCD_PCF8574+0x4c>)
 801e2e0:	79fb      	ldrb	r3, [r7, #7]
 801e2e2:	7013      	strb	r3, [r2, #0]
  _backlight = BL;
 801e2e4:	4b0f      	ldr	r3, [pc, #60]	; (801e324 <FaBoLCD_PCF8574+0x50>)
 801e2e6:	2280      	movs	r2, #128	; 0x80
 801e2e8:	701a      	strb	r2, [r3, #0]
  uint8_t initData[1] = {0x80};
 801e2ea:	2380      	movs	r3, #128	; 0x80
 801e2ec:	733b      	strb	r3, [r7, #12]
  HAL_I2C_Master_Transmit(&I2cHandle, (uint16_t)0x42, (uint8_t *) initData, 1, 0xffff);
 801e2ee:	f107 020c 	add.w	r2, r7, #12
 801e2f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e2f6:	9300      	str	r3, [sp, #0]
 801e2f8:	2301      	movs	r3, #1
 801e2fa:	2142      	movs	r1, #66	; 0x42
 801e2fc:	480a      	ldr	r0, [pc, #40]	; (801e328 <FaBoLCD_PCF8574+0x54>)
 801e2fe:	f003 fed1 	bl	80220a4 <HAL_I2C_Master_Transmit>
  HAL_Delay(100);
 801e302:	2064      	movs	r0, #100	; 0x64
 801e304:	f002 fff6 	bl	80212f4 <HAL_Delay>
  init();
 801e308:	f000 f810 	bl	801e32c <init>
  begin(LCD_COLUMN, LCD_LINE, LCD_5x8DOTS);
 801e30c:	2200      	movs	r2, #0
 801e30e:	2102      	movs	r1, #2
 801e310:	2010      	movs	r0, #16
 801e312:	f000 f817 	bl	801e344 <begin>
}
 801e316:	bf00      	nop
 801e318:	3710      	adds	r7, #16
 801e31a:	46bd      	mov	sp, r7
 801e31c:	bd80      	pop	{r7, pc}
 801e31e:	bf00      	nop
 801e320:	200011df 	.word	0x200011df
 801e324:	200011dc 	.word	0x200011dc
 801e328:	2000123c 	.word	0x2000123c

0801e32c <init>:

/**
 @brief init
*/
void init()
{
 801e32c:	b480      	push	{r7}
 801e32e:	af00      	add	r7, sp, #0
  _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 801e330:	4b03      	ldr	r3, [pc, #12]	; (801e340 <init+0x14>)
 801e332:	2200      	movs	r2, #0
 801e334:	701a      	strb	r2, [r3, #0]
}
 801e336:	bf00      	nop
 801e338:	46bd      	mov	sp, r7
 801e33a:	bc80      	pop	{r7}
 801e33c:	4770      	bx	lr
 801e33e:	bf00      	nop
 801e340:	20001213 	.word	0x20001213

0801e344 <begin>:

/**
 @brief brgin
*/
void begin(uint8_t cols, uint8_t lines, uint8_t dotsize) {
 801e344:	b580      	push	{r7, lr}
 801e346:	b082      	sub	sp, #8
 801e348:	af00      	add	r7, sp, #0
 801e34a:	4603      	mov	r3, r0
 801e34c:	71fb      	strb	r3, [r7, #7]
 801e34e:	460b      	mov	r3, r1
 801e350:	71bb      	strb	r3, [r7, #6]
 801e352:	4613      	mov	r3, r2
 801e354:	717b      	strb	r3, [r7, #5]
  if (lines > 1) {
 801e356:	79bb      	ldrb	r3, [r7, #6]
 801e358:	2b01      	cmp	r3, #1
 801e35a:	d906      	bls.n	801e36a <begin+0x26>
	_displayfunction |= LCD_2LINE;
 801e35c:	4b2b      	ldr	r3, [pc, #172]	; (801e40c <begin+0xc8>)
 801e35e:	781b      	ldrb	r3, [r3, #0]
 801e360:	f043 0308 	orr.w	r3, r3, #8
 801e364:	b2da      	uxtb	r2, r3
 801e366:	4b29      	ldr	r3, [pc, #164]	; (801e40c <begin+0xc8>)
 801e368:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 801e36a:	4a29      	ldr	r2, [pc, #164]	; (801e410 <begin+0xcc>)
 801e36c:	79bb      	ldrb	r3, [r7, #6]
 801e36e:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 801e370:	79fa      	ldrb	r2, [r7, #7]
 801e372:	79fb      	ldrb	r3, [r7, #7]
 801e374:	3340      	adds	r3, #64	; 0x40
 801e376:	2140      	movs	r1, #64	; 0x40
 801e378:	2000      	movs	r0, #0
 801e37a:	f000 f84f 	bl	801e41c <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 801e37e:	797b      	ldrb	r3, [r7, #5]
 801e380:	2b00      	cmp	r3, #0
 801e382:	d009      	beq.n	801e398 <begin+0x54>
 801e384:	79bb      	ldrb	r3, [r7, #6]
 801e386:	2b01      	cmp	r3, #1
 801e388:	d106      	bne.n	801e398 <begin+0x54>
	_displayfunction |= LCD_5x10DOTS;
 801e38a:	4b20      	ldr	r3, [pc, #128]	; (801e40c <begin+0xc8>)
 801e38c:	781b      	ldrb	r3, [r3, #0]
 801e38e:	f043 0304 	orr.w	r3, r3, #4
 801e392:	b2da      	uxtb	r2, r3
 801e394:	4b1d      	ldr	r3, [pc, #116]	; (801e40c <begin+0xc8>)
 801e396:	701a      	strb	r2, [r3, #0]
  }

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // before sending commands. Arduino can turn on way before 4.5V so we'll wait 50
  HAL_Delay(50);
 801e398:	2032      	movs	r0, #50	; 0x32
 801e39a:	f002 ffab 	bl	80212f4 <HAL_Delay>
  // Now we pull both RS and R/W low to begin commands
  writeI2c(0x00);
 801e39e:	2000      	movs	r0, #0
 801e3a0:	f000 f922 	bl	801e5e8 <writeI2c>

  // this is according to the hitachi HD44780 datasheet
  // figure 24, pg 46

  // we start in 8bit mode, try to set 4 bit mode
  write4bits(DB4|DB5);
 801e3a4:	2003      	movs	r0, #3
 801e3a6:	f000 f90e 	bl	801e5c6 <write4bits>
  HAL_Delay(5); // wait min 4.1ms
 801e3aa:	2005      	movs	r0, #5
 801e3ac:	f002 ffa2 	bl	80212f4 <HAL_Delay>

  // second try
  write4bits(DB4|DB5);
 801e3b0:	2003      	movs	r0, #3
 801e3b2:	f000 f908 	bl	801e5c6 <write4bits>
  HAL_Delay(5); // wait min 4.1ms
 801e3b6:	2005      	movs	r0, #5
 801e3b8:	f002 ff9c 	bl	80212f4 <HAL_Delay>

  // third go!
  write4bits(DB4|DB5);
 801e3bc:	2003      	movs	r0, #3
 801e3be:	f000 f902 	bl	801e5c6 <write4bits>
  HAL_Delay(2);
 801e3c2:	2002      	movs	r0, #2
 801e3c4:	f002 ff96 	bl	80212f4 <HAL_Delay>

  // finally, set to 4-bit interface
  write4bits(DB5);
 801e3c8:	2002      	movs	r0, #2
 801e3ca:	f000 f8fc 	bl	801e5c6 <write4bits>

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 801e3ce:	4b0f      	ldr	r3, [pc, #60]	; (801e40c <begin+0xc8>)
 801e3d0:	781b      	ldrb	r3, [r3, #0]
 801e3d2:	f043 0320 	orr.w	r3, r3, #32
 801e3d6:	b2db      	uxtb	r3, r3
 801e3d8:	4618      	mov	r0, r3
 801e3da:	f000 f88f 	bl	801e4fc <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 801e3de:	4b0d      	ldr	r3, [pc, #52]	; (801e414 <begin+0xd0>)
 801e3e0:	2204      	movs	r2, #4
 801e3e2:	701a      	strb	r2, [r3, #0]
  display();
 801e3e4:	f000 f874 	bl	801e4d0 <display>

  // clear it off
  clear();
 801e3e8:	f000 f836 	bl	801e458 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 801e3ec:	4b0a      	ldr	r3, [pc, #40]	; (801e418 <begin+0xd4>)
 801e3ee:	2202      	movs	r2, #2
 801e3f0:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 801e3f2:	4b09      	ldr	r3, [pc, #36]	; (801e418 <begin+0xd4>)
 801e3f4:	781b      	ldrb	r3, [r3, #0]
 801e3f6:	f043 0304 	orr.w	r3, r3, #4
 801e3fa:	b2db      	uxtb	r3, r3
 801e3fc:	4618      	mov	r0, r3
 801e3fe:	f000 f87d 	bl	801e4fc <command>

}
 801e402:	bf00      	nop
 801e404:	3708      	adds	r7, #8
 801e406:	46bd      	mov	sp, r7
 801e408:	bd80      	pop	{r7, pc}
 801e40a:	bf00      	nop
 801e40c:	20001213 	.word	0x20001213
 801e410:	200011de 	.word	0x200011de
 801e414:	200011dd 	.word	0x200011dd
 801e418:	20001212 	.word	0x20001212

0801e41c <setRowOffsets>:

/**
 @brief setRowOffsets
*/
void setRowOffsets(int row0, int row1, int row2, int row3)
{
 801e41c:	b480      	push	{r7}
 801e41e:	b085      	sub	sp, #20
 801e420:	af00      	add	r7, sp, #0
 801e422:	60f8      	str	r0, [r7, #12]
 801e424:	60b9      	str	r1, [r7, #8]
 801e426:	607a      	str	r2, [r7, #4]
 801e428:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 801e42a:	68fb      	ldr	r3, [r7, #12]
 801e42c:	b2da      	uxtb	r2, r3
 801e42e:	4b09      	ldr	r3, [pc, #36]	; (801e454 <setRowOffsets+0x38>)
 801e430:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 801e432:	68bb      	ldr	r3, [r7, #8]
 801e434:	b2da      	uxtb	r2, r3
 801e436:	4b07      	ldr	r3, [pc, #28]	; (801e454 <setRowOffsets+0x38>)
 801e438:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 801e43a:	687b      	ldr	r3, [r7, #4]
 801e43c:	b2da      	uxtb	r2, r3
 801e43e:	4b05      	ldr	r3, [pc, #20]	; (801e454 <setRowOffsets+0x38>)
 801e440:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 801e442:	683b      	ldr	r3, [r7, #0]
 801e444:	b2da      	uxtb	r2, r3
 801e446:	4b03      	ldr	r3, [pc, #12]	; (801e454 <setRowOffsets+0x38>)
 801e448:	70da      	strb	r2, [r3, #3]
}
 801e44a:	bf00      	nop
 801e44c:	3714      	adds	r7, #20
 801e44e:	46bd      	mov	sp, r7
 801e450:	bc80      	pop	{r7}
 801e452:	4770      	bx	lr
 801e454:	200011d8 	.word	0x200011d8

0801e458 <clear>:

/**
 @brief clear
*/
void clear()
{
 801e458:	b580      	push	{r7, lr}
 801e45a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 801e45c:	2001      	movs	r0, #1
 801e45e:	f000 f84d 	bl	801e4fc <command>
  HAL_Delay(2);  // this command takes a long time!
 801e462:	2002      	movs	r0, #2
 801e464:	f002 ff46 	bl	80212f4 <HAL_Delay>
}
 801e468:	bf00      	nop
 801e46a:	bd80      	pop	{r7, pc}

0801e46c <setCursor>:

/**
 @brief setCursor
*/
void setCursor(uint8_t col, uint8_t row)
{
 801e46c:	b580      	push	{r7, lr}
 801e46e:	b084      	sub	sp, #16
 801e470:	af00      	add	r7, sp, #0
 801e472:	4603      	mov	r3, r0
 801e474:	460a      	mov	r2, r1
 801e476:	71fb      	strb	r3, [r7, #7]
 801e478:	4613      	mov	r3, r2
 801e47a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 801e47c:	2304      	movs	r3, #4
 801e47e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 801e480:	79bb      	ldrb	r3, [r7, #6]
 801e482:	68fa      	ldr	r2, [r7, #12]
 801e484:	429a      	cmp	r2, r3
 801e486:	d803      	bhi.n	801e490 <setCursor+0x24>
	row = max_lines - 1;    // we count rows starting w/0
 801e488:	68fb      	ldr	r3, [r7, #12]
 801e48a:	b2db      	uxtb	r3, r3
 801e48c:	3b01      	subs	r3, #1
 801e48e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 801e490:	4b0d      	ldr	r3, [pc, #52]	; (801e4c8 <setCursor+0x5c>)
 801e492:	781b      	ldrb	r3, [r3, #0]
 801e494:	79ba      	ldrb	r2, [r7, #6]
 801e496:	429a      	cmp	r2, r3
 801e498:	d303      	bcc.n	801e4a2 <setCursor+0x36>
	row = _numlines - 1;    // we count rows starting w/0
 801e49a:	4b0b      	ldr	r3, [pc, #44]	; (801e4c8 <setCursor+0x5c>)
 801e49c:	781b      	ldrb	r3, [r3, #0]
 801e49e:	3b01      	subs	r3, #1
 801e4a0:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 801e4a2:	79bb      	ldrb	r3, [r7, #6]
 801e4a4:	4a09      	ldr	r2, [pc, #36]	; (801e4cc <setCursor+0x60>)
 801e4a6:	5cd2      	ldrb	r2, [r2, r3]
 801e4a8:	79fb      	ldrb	r3, [r7, #7]
 801e4aa:	4413      	add	r3, r2
 801e4ac:	b2db      	uxtb	r3, r3
 801e4ae:	b25b      	sxtb	r3, r3
 801e4b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801e4b4:	b25b      	sxtb	r3, r3
 801e4b6:	b2db      	uxtb	r3, r3
 801e4b8:	4618      	mov	r0, r3
 801e4ba:	f000 f81f 	bl	801e4fc <command>
}
 801e4be:	bf00      	nop
 801e4c0:	3710      	adds	r7, #16
 801e4c2:	46bd      	mov	sp, r7
 801e4c4:	bd80      	pop	{r7, pc}
 801e4c6:	bf00      	nop
 801e4c8:	200011de 	.word	0x200011de
 801e4cc:	200011d8 	.word	0x200011d8

0801e4d0 <display>:
}

/**
 @brief Turn the display on (quickly)
*/
void display() {
 801e4d0:	b580      	push	{r7, lr}
 801e4d2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 801e4d4:	4b08      	ldr	r3, [pc, #32]	; (801e4f8 <display+0x28>)
 801e4d6:	781b      	ldrb	r3, [r3, #0]
 801e4d8:	f043 0304 	orr.w	r3, r3, #4
 801e4dc:	b2da      	uxtb	r2, r3
 801e4de:	4b06      	ldr	r3, [pc, #24]	; (801e4f8 <display+0x28>)
 801e4e0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 801e4e2:	4b05      	ldr	r3, [pc, #20]	; (801e4f8 <display+0x28>)
 801e4e4:	781b      	ldrb	r3, [r3, #0]
 801e4e6:	f043 0308 	orr.w	r3, r3, #8
 801e4ea:	b2db      	uxtb	r3, r3
 801e4ec:	4618      	mov	r0, r3
 801e4ee:	f000 f805 	bl	801e4fc <command>
}
 801e4f2:	bf00      	nop
 801e4f4:	bd80      	pop	{r7, pc}
 801e4f6:	bf00      	nop
 801e4f8:	200011dd 	.word	0x200011dd

0801e4fc <command>:
/*********** mid level commands, for sending data/cmds */

/**
 @brief command
*/
inline void command(uint8_t value) {
 801e4fc:	b580      	push	{r7, lr}
 801e4fe:	b082      	sub	sp, #8
 801e500:	af00      	add	r7, sp, #0
 801e502:	4603      	mov	r3, r0
 801e504:	71fb      	strb	r3, [r7, #7]
  send(value, 0);
 801e506:	79fb      	ldrb	r3, [r7, #7]
 801e508:	2100      	movs	r1, #0
 801e50a:	4618      	mov	r0, r3
 801e50c:	f000 f813 	bl	801e536 <send>
}
 801e510:	bf00      	nop
 801e512:	3708      	adds	r7, #8
 801e514:	46bd      	mov	sp, r7
 801e516:	bd80      	pop	{r7, pc}

0801e518 <write>:

/**
 @brief write
*/
inline uint8_t write(uint8_t value) {
 801e518:	b580      	push	{r7, lr}
 801e51a:	b082      	sub	sp, #8
 801e51c:	af00      	add	r7, sp, #0
 801e51e:	4603      	mov	r3, r0
 801e520:	71fb      	strb	r3, [r7, #7]
  send(value, RS);
 801e522:	79fb      	ldrb	r3, [r7, #7]
 801e524:	2140      	movs	r1, #64	; 0x40
 801e526:	4618      	mov	r0, r3
 801e528:	f000 f805 	bl	801e536 <send>
  return 1; // assume sucess
 801e52c:	2301      	movs	r3, #1
}
 801e52e:	4618      	mov	r0, r3
 801e530:	3708      	adds	r7, #8
 801e532:	46bd      	mov	sp, r7
 801e534:	bd80      	pop	{r7, pc}

0801e536 <send>:
/************ low level data pushing commands **********/

/**
 @brief write either command or data, 4-bit
*/
void send(uint8_t value, uint8_t mode) {
 801e536:	b580      	push	{r7, lr}
 801e538:	b084      	sub	sp, #16
 801e53a:	af00      	add	r7, sp, #0
 801e53c:	4603      	mov	r3, r0
 801e53e:	460a      	mov	r2, r1
 801e540:	71fb      	strb	r3, [r7, #7]
 801e542:	4613      	mov	r3, r2
 801e544:	71bb      	strb	r3, [r7, #6]
  uint8_t Hbit = (value >> 4) & 0x0F;
 801e546:	79fb      	ldrb	r3, [r7, #7]
 801e548:	091b      	lsrs	r3, r3, #4
 801e54a:	73fb      	strb	r3, [r7, #15]
  uint8_t Lbit = value & 0x0F;
 801e54c:	79fb      	ldrb	r3, [r7, #7]
 801e54e:	f003 030f 	and.w	r3, r3, #15
 801e552:	73bb      	strb	r3, [r7, #14]
  write4bits(Hbit|mode);
 801e554:	7bfa      	ldrb	r2, [r7, #15]
 801e556:	79bb      	ldrb	r3, [r7, #6]
 801e558:	4313      	orrs	r3, r2
 801e55a:	b2db      	uxtb	r3, r3
 801e55c:	4618      	mov	r0, r3
 801e55e:	f000 f832 	bl	801e5c6 <write4bits>
  write4bits(Lbit|mode);
 801e562:	7bba      	ldrb	r2, [r7, #14]
 801e564:	79bb      	ldrb	r3, [r7, #6]
 801e566:	4313      	orrs	r3, r2
 801e568:	b2db      	uxtb	r3, r3
 801e56a:	4618      	mov	r0, r3
 801e56c:	f000 f82b 	bl	801e5c6 <write4bits>
}
 801e570:	bf00      	nop
 801e572:	3710      	adds	r7, #16
 801e574:	46bd      	mov	sp, r7
 801e576:	bd80      	pop	{r7, pc}

0801e578 <pulseEnable>:

/**
 @brief pulseEnable
*/
void pulseEnable(uint8_t value) {
 801e578:	b580      	push	{r7, lr}
 801e57a:	b082      	sub	sp, #8
 801e57c:	af00      	add	r7, sp, #0
 801e57e:	4603      	mov	r3, r0
 801e580:	71fb      	strb	r3, [r7, #7]
  writeI2c(value & ~EN); // EN LOW
 801e582:	79fb      	ldrb	r3, [r7, #7]
 801e584:	f023 0310 	bic.w	r3, r3, #16
 801e588:	b2db      	uxtb	r3, r3
 801e58a:	4618      	mov	r0, r3
 801e58c:	f000 f82c 	bl	801e5e8 <writeI2c>
  HAL_Delay(1);
 801e590:	2001      	movs	r0, #1
 801e592:	f002 feaf 	bl	80212f4 <HAL_Delay>
  writeI2c(value|EN);    // EN HIGH
 801e596:	79fb      	ldrb	r3, [r7, #7]
 801e598:	f043 0310 	orr.w	r3, r3, #16
 801e59c:	b2db      	uxtb	r3, r3
 801e59e:	4618      	mov	r0, r3
 801e5a0:	f000 f822 	bl	801e5e8 <writeI2c>
  HAL_Delay(1);  // enable pulse must be >450ns
 801e5a4:	2001      	movs	r0, #1
 801e5a6:	f002 fea5 	bl	80212f4 <HAL_Delay>
  writeI2c(value & ~EN); // EN LOW
 801e5aa:	79fb      	ldrb	r3, [r7, #7]
 801e5ac:	f023 0310 	bic.w	r3, r3, #16
 801e5b0:	b2db      	uxtb	r3, r3
 801e5b2:	4618      	mov	r0, r3
 801e5b4:	f000 f818 	bl	801e5e8 <writeI2c>
  HAL_Delay(1); // commands need > 37us to settle
 801e5b8:	2001      	movs	r0, #1
 801e5ba:	f002 fe9b 	bl	80212f4 <HAL_Delay>
}
 801e5be:	bf00      	nop
 801e5c0:	3708      	adds	r7, #8
 801e5c2:	46bd      	mov	sp, r7
 801e5c4:	bd80      	pop	{r7, pc}

0801e5c6 <write4bits>:

/**
 @brief write4bits
*/
void write4bits(uint8_t value) {
 801e5c6:	b580      	push	{r7, lr}
 801e5c8:	b082      	sub	sp, #8
 801e5ca:	af00      	add	r7, sp, #0
 801e5cc:	4603      	mov	r3, r0
 801e5ce:	71fb      	strb	r3, [r7, #7]
  writeI2c(value);
 801e5d0:	79fb      	ldrb	r3, [r7, #7]
 801e5d2:	4618      	mov	r0, r3
 801e5d4:	f000 f808 	bl	801e5e8 <writeI2c>
  pulseEnable(value);
 801e5d8:	79fb      	ldrb	r3, [r7, #7]
 801e5da:	4618      	mov	r0, r3
 801e5dc:	f7ff ffcc 	bl	801e578 <pulseEnable>
}
 801e5e0:	bf00      	nop
 801e5e2:	3708      	adds	r7, #8
 801e5e4:	46bd      	mov	sp, r7
 801e5e6:	bd80      	pop	{r7, pc}

0801e5e8 <writeI2c>:

/**
 @brief writeI2c
*/
void writeI2c(uint8_t data) {
 801e5e8:	b580      	push	{r7, lr}
 801e5ea:	b086      	sub	sp, #24
 801e5ec:	af02      	add	r7, sp, #8
 801e5ee:	4603      	mov	r3, r0
 801e5f0:	71fb      	strb	r3, [r7, #7]
  uint8_t data_t[1];
  data_t[0] = data|_backlight;
 801e5f2:	4b0b      	ldr	r3, [pc, #44]	; (801e620 <writeI2c+0x38>)
 801e5f4:	781a      	ldrb	r2, [r3, #0]
 801e5f6:	79fb      	ldrb	r3, [r7, #7]
 801e5f8:	4313      	orrs	r3, r2
 801e5fa:	b2db      	uxtb	r3, r3
 801e5fc:	733b      	strb	r3, [r7, #12]
  HAL_I2C_Master_Transmit (&I2cHandle, (uint16_t)_i2caddr,(uint8_t *) data_t, 1, 0xFFFF);
 801e5fe:	4b09      	ldr	r3, [pc, #36]	; (801e624 <writeI2c+0x3c>)
 801e600:	781b      	ldrb	r3, [r3, #0]
 801e602:	b299      	uxth	r1, r3
 801e604:	f107 020c 	add.w	r2, r7, #12
 801e608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e60c:	9300      	str	r3, [sp, #0]
 801e60e:	2301      	movs	r3, #1
 801e610:	4805      	ldr	r0, [pc, #20]	; (801e628 <writeI2c+0x40>)
 801e612:	f003 fd47 	bl	80220a4 <HAL_I2C_Master_Transmit>
}
 801e616:	bf00      	nop
 801e618:	3710      	adds	r7, #16
 801e61a:	46bd      	mov	sp, r7
 801e61c:	bd80      	pop	{r7, pc}
 801e61e:	bf00      	nop
 801e620:	200011dc 	.word	0x200011dc
 801e624:	200011df 	.word	0x200011df
 801e628:	2000123c 	.word	0x2000123c

0801e62c <Lcd_Initialization>:
  * @brief 	Initialize LCD function.
  * @param 	None
  * @retval None
  */
void Lcd_Initialization (void)
{
 801e62c:	b580      	push	{r7, lr}
 801e62e:	af00      	add	r7, sp, #0
	FaBoLCD_PCF8574(SLAVE_ADDRESS_LCD);
 801e630:	2042      	movs	r0, #66	; 0x42
 801e632:	f7ff fe4f 	bl	801e2d4 <FaBoLCD_PCF8574>
}
 801e636:	bf00      	nop
 801e638:	bd80      	pop	{r7, pc}

0801e63a <Lcd_Send_Cmd>:

/**
  * @brief 	Send command to lcd.
  */
void Lcd_Send_Cmd (char cmd)
{
 801e63a:	b580      	push	{r7, lr}
 801e63c:	b082      	sub	sp, #8
 801e63e:	af00      	add	r7, sp, #0
 801e640:	4603      	mov	r3, r0
 801e642:	71fb      	strb	r3, [r7, #7]
	command(cmd);
 801e644:	79fb      	ldrb	r3, [r7, #7]
 801e646:	4618      	mov	r0, r3
 801e648:	f7ff ff58 	bl	801e4fc <command>
}
 801e64c:	bf00      	nop
 801e64e:	3708      	adds	r7, #8
 801e650:	46bd      	mov	sp, r7
 801e652:	bd80      	pop	{r7, pc}

0801e654 <Lcd_Send_Data>:
  * @brief 	Write received characters on lcd at the current cursor position.
  * @param 	data: character to write
  * @retval None
  */
void Lcd_Send_Data (char data)
{
 801e654:	b580      	push	{r7, lr}
 801e656:	b082      	sub	sp, #8
 801e658:	af00      	add	r7, sp, #0
 801e65a:	4603      	mov	r3, r0
 801e65c:	71fb      	strb	r3, [r7, #7]
	write(data);
 801e65e:	79fb      	ldrb	r3, [r7, #7]
 801e660:	4618      	mov	r0, r3
 801e662:	f7ff ff59 	bl	801e518 <write>
}
 801e666:	bf00      	nop
 801e668:	3708      	adds	r7, #8
 801e66a:	46bd      	mov	sp, r7
 801e66c:	bd80      	pop	{r7, pc}

0801e66e <Lcd_Send_String>:
  * @brief 	Give the string to write on lcd.
  * @param 	str: pointer string of characters
  * @retval None
  */
void Lcd_Send_String (char *str)
{
 801e66e:	b580      	push	{r7, lr}
 801e670:	b082      	sub	sp, #8
 801e672:	af00      	add	r7, sp, #0
 801e674:	6078      	str	r0, [r7, #4]
	while (*str) Lcd_Send_Data (*str++);
 801e676:	e006      	b.n	801e686 <Lcd_Send_String+0x18>
 801e678:	687b      	ldr	r3, [r7, #4]
 801e67a:	1c5a      	adds	r2, r3, #1
 801e67c:	607a      	str	r2, [r7, #4]
 801e67e:	781b      	ldrb	r3, [r3, #0]
 801e680:	4618      	mov	r0, r3
 801e682:	f7ff ffe7 	bl	801e654 <Lcd_Send_Data>
 801e686:	687b      	ldr	r3, [r7, #4]
 801e688:	781b      	ldrb	r3, [r3, #0]
 801e68a:	2b00      	cmp	r3, #0
 801e68c:	d1f4      	bne.n	801e678 <Lcd_Send_String+0xa>
}
 801e68e:	bf00      	nop
 801e690:	bf00      	nop
 801e692:	3708      	adds	r7, #8
 801e694:	46bd      	mov	sp, r7
 801e696:	bd80      	pop	{r7, pc}

0801e698 <Lcd_Clear_Display>:
  * @brief 	Clear the lcd screen
  * @param 	None
  * @retval None
  */
void Lcd_Clear_Display (void)
{
 801e698:	b580      	push	{r7, lr}
 801e69a:	af00      	add	r7, sp, #0
	Lcd_Send_Cmd (0x01); //clear display
 801e69c:	2001      	movs	r0, #1
 801e69e:	f7ff ffcc 	bl	801e63a <Lcd_Send_Cmd>
}
 801e6a2:	bf00      	nop
 801e6a4:	bd80      	pop	{r7, pc}

0801e6a6 <Lcd_Goto_XY>:
  * @param 	row: index on row, from 0 to 15
  * @param  col: index on column, from 0 to 1
  * @retval None
  */
void Lcd_Goto_XY (int row, int col)
{
 801e6a6:	b580      	push	{r7, lr}
 801e6a8:	b082      	sub	sp, #8
 801e6aa:	af00      	add	r7, sp, #0
 801e6ac:	6078      	str	r0, [r7, #4]
 801e6ae:	6039      	str	r1, [r7, #0]
	setCursor(col, row);
 801e6b0:	683b      	ldr	r3, [r7, #0]
 801e6b2:	b2db      	uxtb	r3, r3
 801e6b4:	687a      	ldr	r2, [r7, #4]
 801e6b6:	b2d2      	uxtb	r2, r2
 801e6b8:	4611      	mov	r1, r2
 801e6ba:	4618      	mov	r0, r3
 801e6bc:	f7ff fed6 	bl	801e46c <setCursor>
}
 801e6c0:	bf00      	nop
 801e6c2:	3708      	adds	r7, #8
 801e6c4:	46bd      	mov	sp, r7
 801e6c6:	bd80      	pop	{r7, pc}

0801e6c8 <Lcd_Show_String>:
  * @brief 	Print the string on LCD, from the coordinates (row, col).
  * @param 	row: index on row to start
  * @param  col: index on column to start
  * @retval None
  */
void Lcd_Show_String(char *str, int row, int col){
 801e6c8:	b580      	push	{r7, lr}
 801e6ca:	b084      	sub	sp, #16
 801e6cc:	af00      	add	r7, sp, #0
 801e6ce:	60f8      	str	r0, [r7, #12]
 801e6d0:	60b9      	str	r1, [r7, #8]
 801e6d2:	607a      	str	r2, [r7, #4]
	Lcd_Goto_XY(row, col);
 801e6d4:	6879      	ldr	r1, [r7, #4]
 801e6d6:	68b8      	ldr	r0, [r7, #8]
 801e6d8:	f7ff ffe5 	bl	801e6a6 <Lcd_Goto_XY>
//	Lcd_Send_String("                ");	// clear the row
	Lcd_Send_String(str);
 801e6dc:	68f8      	ldr	r0, [r7, #12]
 801e6de:	f7ff ffc6 	bl	801e66e <Lcd_Send_String>
}
 801e6e2:	bf00      	nop
 801e6e4:	3710      	adds	r7, #16
 801e6e6:	46bd      	mov	sp, r7
 801e6e8:	bd80      	pop	{r7, pc}
	...

0801e6ec <is_Sim7600_TimeOutFlag>:
 * is_Sim7600_TimeOutFlag()
 * @param None.
 * @retval Flagstatus: SET or RESET
 * @brief This function return sim7600_timeout_flag.
 */
FlagStatus is_Sim7600_TimeOutFlag(){
 801e6ec:	b480      	push	{r7}
 801e6ee:	af00      	add	r7, sp, #0
	return sim7600_timeout_flag;
 801e6f0:	4b02      	ldr	r3, [pc, #8]	; (801e6fc <is_Sim7600_TimeOutFlag+0x10>)
 801e6f2:	781b      	ldrb	r3, [r3, #0]
}
 801e6f4:	4618      	mov	r0, r3
 801e6f6:	46bd      	mov	sp, r7
 801e6f8:	bc80      	pop	{r7}
 801e6fa:	4770      	bx	lr
 801e6fc:	20000185 	.word	0x20000185

0801e700 <Set_Sim7600_Timeout_Flag>:
 * Set_Sim7600_Timeout_Flag()
 * @param None.
 * @retval None
 * @brief This function set sim7600_timeout_flag to SET.
 */
void Set_Sim7600_Timeout_Flag(void){
 801e700:	b480      	push	{r7}
 801e702:	af00      	add	r7, sp, #0
	sim7600_timeout_flag = SET;
 801e704:	4b03      	ldr	r3, [pc, #12]	; (801e714 <Set_Sim7600_Timeout_Flag+0x14>)
 801e706:	2201      	movs	r2, #1
 801e708:	701a      	strb	r2, [r3, #0]
}
 801e70a:	bf00      	nop
 801e70c:	46bd      	mov	sp, r7
 801e70e:	bc80      	pop	{r7}
 801e710:	4770      	bx	lr
 801e712:	bf00      	nop
 801e714:	20000185 	.word	0x20000185

0801e718 <Clear_Sim7600_Timeout_Flag>:
 * Clear_Sim7600_Timeout_Flag()
 * @param None.
 * @retval None
 * @brief This function set sim7600_timeout_flag to RESET.
 */
void Clear_Sim7600_Timeout_Flag(void){
 801e718:	b480      	push	{r7}
 801e71a:	af00      	add	r7, sp, #0
	sim7600_timeout_flag = RESET;
 801e71c:	4b03      	ldr	r3, [pc, #12]	; (801e72c <Clear_Sim7600_Timeout_Flag+0x14>)
 801e71e:	2200      	movs	r2, #0
 801e720:	701a      	strb	r2, [r3, #0]
}
 801e722:	bf00      	nop
 801e724:	46bd      	mov	sp, r7
 801e726:	bc80      	pop	{r7}
 801e728:	4770      	bx	lr
 801e72a:	bf00      	nop
 801e72c:	20000185 	.word	0x20000185

0801e730 <Sim7600_State_Display>:

/**
 * Sim7600_State_Display()
 * @brief This is function for display state of State Machine. It only show State when having a state changation.
 */
void Sim7600_State_Display(void){
 801e730:	b580      	push	{r7, lr}
 801e732:	af00      	add	r7, sp, #0
	if(sim7600_state!=prev_sim7600_state){
 801e734:	4b2a      	ldr	r3, [pc, #168]	; (801e7e0 <Sim7600_State_Display+0xb0>)
 801e736:	781a      	ldrb	r2, [r3, #0]
 801e738:	4b2a      	ldr	r3, [pc, #168]	; (801e7e4 <Sim7600_State_Display+0xb4>)
 801e73a:	781b      	ldrb	r3, [r3, #0]
 801e73c:	429a      	cmp	r2, r3
 801e73e:	d049      	beq.n	801e7d4 <Sim7600_State_Display+0xa4>
		switch(sim7600_state){
 801e740:	4b27      	ldr	r3, [pc, #156]	; (801e7e0 <Sim7600_State_Display+0xb0>)
 801e742:	781b      	ldrb	r3, [r3, #0]
 801e744:	2b0a      	cmp	r3, #10
 801e746:	d847      	bhi.n	801e7d8 <Sim7600_State_Display+0xa8>
 801e748:	a201      	add	r2, pc, #4	; (adr r2, 801e750 <Sim7600_State_Display+0x20>)
 801e74a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e74e:	bf00      	nop
 801e750:	0801e77d 	.word	0x0801e77d
 801e754:	0801e785 	.word	0x0801e785
 801e758:	0801e78d 	.word	0x0801e78d
 801e75c:	0801e795 	.word	0x0801e795
 801e760:	0801e79d 	.word	0x0801e79d
 801e764:	0801e7a5 	.word	0x0801e7a5
 801e768:	0801e7ad 	.word	0x0801e7ad
 801e76c:	0801e7b5 	.word	0x0801e7b5
 801e770:	0801e7bd 	.word	0x0801e7bd
 801e774:	0801e7c5 	.word	0x0801e7c5
 801e778:	0801e7cd 	.word	0x0801e7cd
		case SIM7600_POWER_ON:
			LOG("\r\nSIM7600 POWER ON\r\n");
 801e77c:	481a      	ldr	r0, [pc, #104]	; (801e7e8 <Sim7600_State_Display+0xb8>)
 801e77e:	f000 fc3d 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e782:	e02a      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_WAIT_FOR_POWER_ON_RESPONE:
			LOG((uint8_t*)"\r\nSIM7600 WAIT FOR POWER ON RESPONE\r\n");
 801e784:	4819      	ldr	r0, [pc, #100]	; (801e7ec <Sim7600_State_Display+0xbc>)
 801e786:	f000 fc39 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e78a:	e026      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_RESET:
			LOG((uint8_t*)"\r\nSIM7600 RESET\r\n");
 801e78c:	4818      	ldr	r0, [pc, #96]	; (801e7f0 <Sim7600_State_Display+0xc0>)
 801e78e:	f000 fc35 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e792:	e022      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_WAIT_FOR_RESET_RESPONE:
			LOG((uint8_t*)"\r\nSIM7600 WAIT FOR RESET RESPONE\r\n");
 801e794:	4817      	ldr	r0, [pc, #92]	; (801e7f4 <Sim7600_State_Display+0xc4>)
 801e796:	f000 fc31 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e79a:	e01e      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_START_UP:
			LOG((uint8_t*)"\r\nSIM7600 START UP\r\n");
 801e79c:	4816      	ldr	r0, [pc, #88]	; (801e7f8 <Sim7600_State_Display+0xc8>)
 801e79e:	f000 fc2d 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e7a2:	e01a      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_WAIT_FOR_START_UP_RESPONE:
			LOG((uint8_t*)"\r\nSIM7600 WAIT FOR START UP RESPONE\r\n");
 801e7a4:	4815      	ldr	r0, [pc, #84]	; (801e7fc <Sim7600_State_Display+0xcc>)
 801e7a6:	f000 fc29 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e7aa:	e016      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_SETTING:
			LOG((uint8_t*)"\r\nSIM7600 SETTING\r\n");
 801e7ac:	4814      	ldr	r0, [pc, #80]	; (801e800 <Sim7600_State_Display+0xd0>)
 801e7ae:	f000 fc25 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e7b2:	e012      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_WAIT_FOR_SETTING_RESPONE:
			LOG((uint8_t*)"\r\nSIM7600 WAIT FOR SETTING RESPONE\r\n");
 801e7b4:	4813      	ldr	r0, [pc, #76]	; (801e804 <Sim7600_State_Display+0xd4>)
 801e7b6:	f000 fc21 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e7ba:	e00e      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_GET_IMEI:
			LOG((uint8_t*)"\r\nSIM7600 GET IMEI\r\n");
 801e7bc:	4812      	ldr	r0, [pc, #72]	; (801e808 <Sim7600_State_Display+0xd8>)
 801e7be:	f000 fc1d 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e7c2:	e00a      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_WAIT_FOR_GET_IMEI_RESPONE:
			LOG((uint8_t*)"\r\nSIM7600 WAIT FOR GET IMEI RESPONE\r\n");
 801e7c4:	4811      	ldr	r0, [pc, #68]	; (801e80c <Sim7600_State_Display+0xdc>)
 801e7c6:	f000 fc19 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e7ca:	e006      	b.n	801e7da <Sim7600_State_Display+0xaa>
		case SIM7600_MAX_STATE:
			LOG((uint8_t*)"\r\nSIM7600 MAX STATE\r\n");
 801e7cc:	4810      	ldr	r0, [pc, #64]	; (801e810 <Sim7600_State_Display+0xe0>)
 801e7ce:	f000 fc15 	bl	801effc <UART_DEBUG_Transmit>
			break;
 801e7d2:	e002      	b.n	801e7da <Sim7600_State_Display+0xaa>
		default:
			break;
		}
	}
 801e7d4:	bf00      	nop
 801e7d6:	e000      	b.n	801e7da <Sim7600_State_Display+0xaa>
			break;
 801e7d8:	bf00      	nop
}
 801e7da:	bf00      	nop
 801e7dc:	bd80      	pop	{r7, pc}
 801e7de:	bf00      	nop
 801e7e0:	20000000 	.word	0x20000000
 801e7e4:	2000122a 	.word	0x2000122a
 801e7e8:	08024cfc 	.word	0x08024cfc
 801e7ec:	08024d14 	.word	0x08024d14
 801e7f0:	08024d3c 	.word	0x08024d3c
 801e7f4:	08024d50 	.word	0x08024d50
 801e7f8:	08024d74 	.word	0x08024d74
 801e7fc:	08024d8c 	.word	0x08024d8c
 801e800:	08024db4 	.word	0x08024db4
 801e804:	08024dc8 	.word	0x08024dc8
 801e808:	08024df0 	.word	0x08024df0
 801e80c:	08024e08 	.word	0x08024e08
 801e810:	08024e30 	.word	0x08024e30

0801e814 <Sim7600_Run>:
 * Sim7600_Run()
 * @param None
 * @retval 0 if state < SIM7600_MAX_STATE else return 1
 * @brief This is function can be called from external file. It run follow state machine method. Not have param.
 */
uint8_t Sim7600_Run(void){
 801e814:	b580      	push	{r7, lr}
 801e816:	af00      	add	r7, sp, #0
	Sim7600_State_Display();
 801e818:	f7ff ff8a 	bl	801e730 <Sim7600_State_Display>
	prev_sim7600_state = sim7600_state;
 801e81c:	4b09      	ldr	r3, [pc, #36]	; (801e844 <Sim7600_Run+0x30>)
 801e81e:	781a      	ldrb	r2, [r3, #0]
 801e820:	4b09      	ldr	r3, [pc, #36]	; (801e848 <Sim7600_Run+0x34>)
 801e822:	701a      	strb	r2, [r3, #0]
	if(sim7600_state < SIM7600_MAX_STATE){
 801e824:	4b07      	ldr	r3, [pc, #28]	; (801e844 <Sim7600_Run+0x30>)
 801e826:	781b      	ldrb	r3, [r3, #0]
 801e828:	2b09      	cmp	r3, #9
 801e82a:	d808      	bhi.n	801e83e <Sim7600_Run+0x2a>
		(*Sim7600_State_Machine[sim7600_state].func)();
 801e82c:	4b05      	ldr	r3, [pc, #20]	; (801e844 <Sim7600_Run+0x30>)
 801e82e:	781b      	ldrb	r3, [r3, #0]
 801e830:	4a06      	ldr	r2, [pc, #24]	; (801e84c <Sim7600_Run+0x38>)
 801e832:	00db      	lsls	r3, r3, #3
 801e834:	4413      	add	r3, r2
 801e836:	685b      	ldr	r3, [r3, #4]
 801e838:	4798      	blx	r3
		return 0;
 801e83a:	2300      	movs	r3, #0
 801e83c:	e000      	b.n	801e840 <Sim7600_Run+0x2c>
	} else {
		return 1;
 801e83e:	2301      	movs	r3, #1
	}
}
 801e840:	4618      	mov	r0, r3
 801e842:	bd80      	pop	{r7, pc}
 801e844:	20000000 	.word	0x20000000
 801e848:	2000122a 	.word	0x2000122a
 801e84c:	20000028 	.word	0x20000028

0801e850 <Power_Signal_Low>:
 * Power_Signal_Low()
 * @param None
 * @retval None
 * @brief This is function set Power Signal to RESET
 */
void Power_Signal_Low(void){
 801e850:	b580      	push	{r7, lr}
 801e852:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIM7600_4G_PWRON_PORT, SIM7600_4G_PWRON, GPIO_PIN_RESET);
 801e854:	2200      	movs	r2, #0
 801e856:	f44f 7180 	mov.w	r1, #256	; 0x100
 801e85a:	4802      	ldr	r0, [pc, #8]	; (801e864 <Power_Signal_Low+0x14>)
 801e85c:	f003 fac6 	bl	8021dec <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(SIM7600_4G_PWRON_PORT, SIM7600_4G_PWRON, GPIO_PIN_SET);
}
 801e860:	bf00      	nop
 801e862:	bd80      	pop	{r7, pc}
 801e864:	40011000 	.word	0x40011000

0801e868 <Power_Signal_High>:
 * Power_Signal_High()
 * @param None
 * @retval None
 * @brief This is function set Power Signal to SET
 */
void Power_Signal_High(void){
 801e868:	b580      	push	{r7, lr}
 801e86a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIM7600_4G_PWRON_PORT, SIM7600_4G_PWRON, GPIO_PIN_SET);
 801e86c:	2201      	movs	r2, #1
 801e86e:	f44f 7180 	mov.w	r1, #256	; 0x100
 801e872:	4802      	ldr	r0, [pc, #8]	; (801e87c <Power_Signal_High+0x14>)
 801e874:	f003 faba 	bl	8021dec <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(SIM7600_4G_PWRON_PORT, SIM7600_4G_PWRON, GPIO_PIN_RESET);
}
 801e878:	bf00      	nop
 801e87a:	bd80      	pop	{r7, pc}
 801e87c:	40011000 	.word	0x40011000

0801e880 <Reset_Signal_Low>:
 * Reset_Signal_Low()
 * @param None
 * @retval None
 * @brief This is function set Reset Signal to RESET
 */
void Reset_Signal_Low(void){
 801e880:	b580      	push	{r7, lr}
 801e882:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIM7600_4G_PERST_PORT, SIM7600_4G_PERST, GPIO_PIN_RESET);
 801e884:	2200      	movs	r2, #0
 801e886:	f44f 7100 	mov.w	r1, #512	; 0x200
 801e88a:	4802      	ldr	r0, [pc, #8]	; (801e894 <Reset_Signal_Low+0x14>)
 801e88c:	f003 faae 	bl	8021dec <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(SIM7600_4G_PERST_PORT, SIM7600_4G_PERST, GPIO_PIN_SET);
}
 801e890:	bf00      	nop
 801e892:	bd80      	pop	{r7, pc}
 801e894:	40011000 	.word	0x40011000

0801e898 <Reset_Signal_High>:
 * Reset_Signal_High()
 * @param None
 * @retval None
 * @brief This is function set Reset Signal to SET
 */
void Reset_Signal_High(void){
 801e898:	b580      	push	{r7, lr}
 801e89a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIM7600_4G_PERST_PORT, SIM7600_4G_PERST, GPIO_PIN_SET);
 801e89c:	2201      	movs	r2, #1
 801e89e:	f44f 7100 	mov.w	r1, #512	; 0x200
 801e8a2:	4802      	ldr	r0, [pc, #8]	; (801e8ac <Reset_Signal_High+0x14>)
 801e8a4:	f003 faa2 	bl	8021dec <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(SIM7600_4G_PERST_PORT, SIM7600_4G_PERST, GPIO_PIN_RESET);

}
 801e8a8:	bf00      	nop
 801e8aa:	bd80      	pop	{r7, pc}
 801e8ac:	40011000 	.word	0x40011000

0801e8b0 <Sim7600_Power_On>:
 * Sim7600_Power_On()
 * @param None
 * @retval None
 * @brief This is function for control POWER_ON signal in Simcom7600 module
 */
void Sim7600_Power_On(void){
 801e8b0:	b580      	push	{r7, lr}
 801e8b2:	af00      	add	r7, sp, #0
	SCH_Add_Task(Power_Signal_Low, 0, 0);
 801e8b4:	2200      	movs	r2, #0
 801e8b6:	2100      	movs	r1, #0
 801e8b8:	4809      	ldr	r0, [pc, #36]	; (801e8e0 <Sim7600_Power_On+0x30>)
 801e8ba:	f001 fe97 	bl	80205ec <SCH_Add_Task>
	SCH_Add_Task(Power_Signal_High, TIMER_TO_POWER_ON_SIM7600, 0);
 801e8be:	2200      	movs	r2, #0
 801e8c0:	21c8      	movs	r1, #200	; 0xc8
 801e8c2:	4808      	ldr	r0, [pc, #32]	; (801e8e4 <Sim7600_Power_On+0x34>)
 801e8c4:	f001 fe92 	bl	80205ec <SCH_Add_Task>
	Clear_Sim7600_Timeout_Flag();
 801e8c8:	f7ff ff26 	bl	801e718 <Clear_Sim7600_Timeout_Flag>
	SCH_Add_Task(Set_Sim7600_Timeout_Flag, TIMER_TO_POWER_ON_SIM7600_TIMEOUT, 0);
 801e8cc:	2200      	movs	r2, #0
 801e8ce:	21c8      	movs	r1, #200	; 0xc8
 801e8d0:	4805      	ldr	r0, [pc, #20]	; (801e8e8 <Sim7600_Power_On+0x38>)
 801e8d2:	f001 fe8b 	bl	80205ec <SCH_Add_Task>
	sim7600_state = SIM7600_WAIT_FOR_POWER_ON_RESPONE;
 801e8d6:	4b05      	ldr	r3, [pc, #20]	; (801e8ec <Sim7600_Power_On+0x3c>)
 801e8d8:	2201      	movs	r2, #1
 801e8da:	701a      	strb	r2, [r3, #0]
}
 801e8dc:	bf00      	nop
 801e8de:	bd80      	pop	{r7, pc}
 801e8e0:	0801e851 	.word	0x0801e851
 801e8e4:	0801e869 	.word	0x0801e869
 801e8e8:	0801e701 	.word	0x0801e701
 801e8ec:	20000000 	.word	0x20000000

0801e8f0 <Sim7600_Wait_For_Power_On_Respone>:
 * Sim7600_Wait_For_Power_On_Respone()
 * @param None
 * @retval None
 * @brief This is function for waiting POWER_ON State respone, after timeout TIMER_TO_POWER_ON_SIM7600_TIMEOUT
 */
void Sim7600_Wait_For_Power_On_Respone(void){
 801e8f0:	b580      	push	{r7, lr}
 801e8f2:	af00      	add	r7, sp, #0
	if(is_Sim7600_TimeOutFlag()){
 801e8f4:	f7ff fefa 	bl	801e6ec <is_Sim7600_TimeOutFlag>
 801e8f8:	4603      	mov	r3, r0
 801e8fa:	2b00      	cmp	r3, #0
 801e8fc:	d002      	beq.n	801e904 <Sim7600_Wait_For_Power_On_Respone+0x14>
		sim7600_state = SIM7600_START_UP;
 801e8fe:	4b02      	ldr	r3, [pc, #8]	; (801e908 <Sim7600_Wait_For_Power_On_Respone+0x18>)
 801e900:	2204      	movs	r2, #4
 801e902:	701a      	strb	r2, [r3, #0]
	}
}
 801e904:	bf00      	nop
 801e906:	bd80      	pop	{r7, pc}
 801e908:	20000000 	.word	0x20000000

0801e90c <Sim7600_Reset>:
 * @param None
 * @retval None
 * @brief This is function for control RESET signal in Simcom7600 module
 * @brief Keep RESET signal LOW during TIMER_TO_RESET_SIM7600
 */
void Sim7600_Reset(void){
 801e90c:	b580      	push	{r7, lr}
 801e90e:	af00      	add	r7, sp, #0
	SCH_Add_Task(Reset_Signal_High, 0, 0);
 801e910:	2200      	movs	r2, #0
 801e912:	2100      	movs	r1, #0
 801e914:	480a      	ldr	r0, [pc, #40]	; (801e940 <Sim7600_Reset+0x34>)
 801e916:	f001 fe69 	bl	80205ec <SCH_Add_Task>
	SCH_Add_Task(Reset_Signal_Low, TIMER_TO_RESET_SIM7600, 0);
 801e91a:	2200      	movs	r2, #0
 801e91c:	21c8      	movs	r1, #200	; 0xc8
 801e91e:	4809      	ldr	r0, [pc, #36]	; (801e944 <Sim7600_Reset+0x38>)
 801e920:	f001 fe64 	bl	80205ec <SCH_Add_Task>
	Clear_Sim7600_Timeout_Flag();
 801e924:	f7ff fef8 	bl	801e718 <Clear_Sim7600_Timeout_Flag>
	SCH_Add_Task(Set_Sim7600_Timeout_Flag, TIMER_TO_RESET_SIM7600_TIMEOUT, 0);
 801e928:	2200      	movs	r2, #0
 801e92a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801e92e:	4806      	ldr	r0, [pc, #24]	; (801e948 <Sim7600_Reset+0x3c>)
 801e930:	f001 fe5c 	bl	80205ec <SCH_Add_Task>
	sim7600_state = SIM7600_WAIT_FOR_RESET_RESPONE;
 801e934:	4b05      	ldr	r3, [pc, #20]	; (801e94c <Sim7600_Reset+0x40>)
 801e936:	2203      	movs	r2, #3
 801e938:	701a      	strb	r2, [r3, #0]
}
 801e93a:	bf00      	nop
 801e93c:	bd80      	pop	{r7, pc}
 801e93e:	bf00      	nop
 801e940:	0801e899 	.word	0x0801e899
 801e944:	0801e881 	.word	0x0801e881
 801e948:	0801e701 	.word	0x0801e701
 801e94c:	20000000 	.word	0x20000000

0801e950 <Sim7600_Wait_For_Reset_Respone>:
 * Sim7600_Wait_For_Reset_Respone()
 * @param None
 * @retval None
 * @brief This is function for waiting simcom7600_timeout_flag is SET
 */
void Sim7600_Wait_For_Reset_Respone(void){
 801e950:	b580      	push	{r7, lr}
 801e952:	af00      	add	r7, sp, #0
	if(is_Sim7600_TimeOutFlag()){
 801e954:	f7ff feca 	bl	801e6ec <is_Sim7600_TimeOutFlag>
 801e958:	4603      	mov	r3, r0
 801e95a:	2b00      	cmp	r3, #0
 801e95c:	d002      	beq.n	801e964 <Sim7600_Wait_For_Reset_Respone+0x14>
		sim7600_state = SIM7600_POWER_ON;
 801e95e:	4b02      	ldr	r3, [pc, #8]	; (801e968 <Sim7600_Wait_For_Reset_Respone+0x18>)
 801e960:	2200      	movs	r2, #0
 801e962:	701a      	strb	r2, [r3, #0]
	}
}
 801e964:	bf00      	nop
 801e966:	bd80      	pop	{r7, pc}
 801e968:	20000000 	.word	0x20000000

0801e96c <Sim7600_Start_Up>:
 * Sim7600_Start_Up()
 * @param None
 * @retval None
 * @brief This is function for start up Simcom7600 module. Timeout is TIMEOUT_STARTUP_RESET.
 */
void Sim7600_Start_Up(void){
 801e96c:	b580      	push	{r7, lr}
 801e96e:	af00      	add	r7, sp, #0
	sim7600_state = SIM7600_WAIT_FOR_START_UP_RESPONE;
 801e970:	4b06      	ldr	r3, [pc, #24]	; (801e98c <Sim7600_Start_Up+0x20>)
 801e972:	2205      	movs	r2, #5
 801e974:	701a      	strb	r2, [r3, #0]
	Clear_Sim7600_Timeout_Flag();
 801e976:	f7ff fecf 	bl	801e718 <Clear_Sim7600_Timeout_Flag>
	SCH_Add_Task(Set_Sim7600_Timeout_Flag, TIMEOUT_STARTUP_RESET, 0);
 801e97a:	2200      	movs	r2, #0
 801e97c:	f644 6120 	movw	r1, #20000	; 0x4e20
 801e980:	4803      	ldr	r0, [pc, #12]	; (801e990 <Sim7600_Start_Up+0x24>)
 801e982:	f001 fe33 	bl	80205ec <SCH_Add_Task>
}
 801e986:	bf00      	nop
 801e988:	bd80      	pop	{r7, pc}
 801e98a:	bf00      	nop
 801e98c:	20000000 	.word	0x20000000
 801e990:	0801e701 	.word	0x0801e701

0801e994 <Sim7600_Wait_For_Start_Up_Respone>:
 * @param None
 * @retval None
 * @brief This is function for waiting start up respond.
 * @brief If Timeout so Reset Simcom7600 else AT_Result = AT_PB_DONE switch to SIM7600_GET_IMEI
 */
void Sim7600_Wait_For_Start_Up_Respone(void){
 801e994:	b580      	push	{r7, lr}
 801e996:	af00      	add	r7, sp, #0
	// Time out if too long time cannot receive PB_DONE
	if(is_Sim7600_TimeOutFlag()){
 801e998:	f7ff fea8 	bl	801e6ec <is_Sim7600_TimeOutFlag>
 801e99c:	4603      	mov	r3, r0
 801e99e:	2b00      	cmp	r3, #0
 801e9a0:	d002      	beq.n	801e9a8 <Sim7600_Wait_For_Start_Up_Respone+0x14>
		sim7600_state = SIM7600_RESET;
 801e9a2:	4b0a      	ldr	r3, [pc, #40]	; (801e9cc <Sim7600_Wait_For_Start_Up_Respone+0x38>)
 801e9a4:	2202      	movs	r2, #2
 801e9a6:	701a      	strb	r2, [r3, #0]
	}
//	Wait_For_Respone(AT_PB_DONE);
	switch (Get_AT_Result()){
 801e9a8:	f001 fdca 	bl	8020540 <Get_AT_Result>
 801e9ac:	4603      	mov	r3, r0
 801e9ae:	2b03      	cmp	r3, #3
 801e9b0:	d107      	bne.n	801e9c2 <Sim7600_Wait_For_Start_Up_Respone+0x2e>
		case AT_PB_DONE:
			Clear_AT_Result();
 801e9b2:	f001 fdcf 	bl	8020554 <Clear_AT_Result>
			Set_Sim7600_Timeout_Flag();
 801e9b6:	f7ff fea3 	bl	801e700 <Set_Sim7600_Timeout_Flag>
			sim7600_state = SIM7600_SETTING;//SIM7600_GET_IMEI;
 801e9ba:	4b04      	ldr	r3, [pc, #16]	; (801e9cc <Sim7600_Wait_For_Start_Up_Respone+0x38>)
 801e9bc:	2206      	movs	r2, #6
 801e9be:	701a      	strb	r2, [r3, #0]
			break;
 801e9c0:	e002      	b.n	801e9c8 <Sim7600_Wait_For_Start_Up_Respone+0x34>
		default:
			Clear_AT_Result();
 801e9c2:	f001 fdc7 	bl	8020554 <Clear_AT_Result>
			break;
 801e9c6:	bf00      	nop
	}
}
 801e9c8:	bf00      	nop
 801e9ca:	bd80      	pop	{r7, pc}
 801e9cc:	20000000 	.word	0x20000000

0801e9d0 <Sim7600_Setting>:
 * Sim7600_Get_Imei()
 * @param None
 * @retval None
 * @brief This is function for Get IMEI from Simcomo7600 to set LockerID.
 */
void Sim7600_Setting(void){
 801e9d0:	b580      	push	{r7, lr}
 801e9d2:	af00      	add	r7, sp, #0
	// Clear_Reiceive_Buffer();
	UART_SIM7600_Transmit(setting_command[setting_index]);
 801e9d4:	4b06      	ldr	r3, [pc, #24]	; (801e9f0 <Sim7600_Setting+0x20>)
 801e9d6:	781b      	ldrb	r3, [r3, #0]
 801e9d8:	461a      	mov	r2, r3
 801e9da:	4b06      	ldr	r3, [pc, #24]	; (801e9f4 <Sim7600_Setting+0x24>)
 801e9dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e9e0:	4618      	mov	r0, r3
 801e9e2:	f000 fa71 	bl	801eec8 <UART_SIM7600_Transmit>
	sim7600_state = SIM7600_WAIT_FOR_SETTING_RESPONE;
 801e9e6:	4b04      	ldr	r3, [pc, #16]	; (801e9f8 <Sim7600_Setting+0x28>)
 801e9e8:	2207      	movs	r2, #7
 801e9ea:	701a      	strb	r2, [r3, #0]
}
 801e9ec:	bf00      	nop
 801e9ee:	bd80      	pop	{r7, pc}
 801e9f0:	20000186 	.word	0x20000186
 801e9f4:	20000004 	.word	0x20000004
 801e9f8:	20000000 	.word	0x20000000

0801e9fc <Sim7600_Wait_For_Setting_Respone>:
 * Sim7600_Wait_For_Get_Imei_Respone()
 * @param None
 * @retval None
 * @brief This is function for waiting respone from GET IMEI State.
 */
void Sim7600_Wait_For_Setting_Respone(void){
 801e9fc:	b580      	push	{r7, lr}
 801e9fe:	af00      	add	r7, sp, #0
	if(is_Sim7600_TimeOutFlag()){
 801ea00:	f7ff fe74 	bl	801e6ec <is_Sim7600_TimeOutFlag>
 801ea04:	4603      	mov	r3, r0
 801ea06:	2b00      	cmp	r3, #0
 801ea08:	d030      	beq.n	801ea6c <Sim7600_Wait_For_Setting_Respone+0x70>
		switch (Get_AT_Result()){
 801ea0a:	f001 fd99 	bl	8020540 <Get_AT_Result>
 801ea0e:	4603      	mov	r3, r0
 801ea10:	2b00      	cmp	r3, #0
 801ea12:	d002      	beq.n	801ea1a <Sim7600_Wait_For_Setting_Respone+0x1e>
 801ea14:	2b01      	cmp	r3, #1
 801ea16:	d023      	beq.n	801ea60 <Sim7600_Wait_For_Setting_Respone+0x64>
			case AT_ERROR:
				Clear_AT_Result();
				sim7600_state = SIM7600_MAX_STATE;
				break;
			default:
				break;
 801ea18:	e02b      	b.n	801ea72 <Sim7600_Wait_For_Setting_Respone+0x76>
				Clear_AT_Result();
 801ea1a:	f001 fd9b 	bl	8020554 <Clear_AT_Result>
				if(setting_index >= (NO_SETTING_COMMAND - 1) ){
 801ea1e:	4b16      	ldr	r3, [pc, #88]	; (801ea78 <Sim7600_Wait_For_Setting_Respone+0x7c>)
 801ea20:	781b      	ldrb	r3, [r3, #0]
 801ea22:	2b07      	cmp	r3, #7
 801ea24:	d906      	bls.n	801ea34 <Sim7600_Wait_For_Setting_Respone+0x38>
					setting_index = 0;
 801ea26:	4b14      	ldr	r3, [pc, #80]	; (801ea78 <Sim7600_Wait_For_Setting_Respone+0x7c>)
 801ea28:	2200      	movs	r2, #0
 801ea2a:	701a      	strb	r2, [r3, #0]
					sim7600_state = SIM7600_GET_IMEI;
 801ea2c:	4b13      	ldr	r3, [pc, #76]	; (801ea7c <Sim7600_Wait_For_Setting_Respone+0x80>)
 801ea2e:	2208      	movs	r2, #8
 801ea30:	701a      	strb	r2, [r3, #0]
 801ea32:	e008      	b.n	801ea46 <Sim7600_Wait_For_Setting_Respone+0x4a>
					setting_index ++;
 801ea34:	4b10      	ldr	r3, [pc, #64]	; (801ea78 <Sim7600_Wait_For_Setting_Respone+0x7c>)
 801ea36:	781b      	ldrb	r3, [r3, #0]
 801ea38:	3301      	adds	r3, #1
 801ea3a:	b2da      	uxtb	r2, r3
 801ea3c:	4b0e      	ldr	r3, [pc, #56]	; (801ea78 <Sim7600_Wait_For_Setting_Respone+0x7c>)
 801ea3e:	701a      	strb	r2, [r3, #0]
					sim7600_state = SIM7600_SETTING;
 801ea40:	4b0e      	ldr	r3, [pc, #56]	; (801ea7c <Sim7600_Wait_For_Setting_Respone+0x80>)
 801ea42:	2206      	movs	r2, #6
 801ea44:	701a      	strb	r2, [r3, #0]
				if(setting_index == 6){
 801ea46:	4b0c      	ldr	r3, [pc, #48]	; (801ea78 <Sim7600_Wait_For_Setting_Respone+0x7c>)
 801ea48:	781b      	ldrb	r3, [r3, #0]
 801ea4a:	2b06      	cmp	r3, #6
 801ea4c:	d110      	bne.n	801ea70 <Sim7600_Wait_For_Setting_Respone+0x74>
					Clear_Sim7600_Timeout_Flag();
 801ea4e:	f7ff fe63 	bl	801e718 <Clear_Sim7600_Timeout_Flag>
					SCH_Add_Task(Set_Sim7600_Timeout_Flag, 500, 0);
 801ea52:	2200      	movs	r2, #0
 801ea54:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 801ea58:	4809      	ldr	r0, [pc, #36]	; (801ea80 <Sim7600_Wait_For_Setting_Respone+0x84>)
 801ea5a:	f001 fdc7 	bl	80205ec <SCH_Add_Task>
				break;
 801ea5e:	e007      	b.n	801ea70 <Sim7600_Wait_For_Setting_Respone+0x74>
				Clear_AT_Result();
 801ea60:	f001 fd78 	bl	8020554 <Clear_AT_Result>
				sim7600_state = SIM7600_MAX_STATE;
 801ea64:	4b05      	ldr	r3, [pc, #20]	; (801ea7c <Sim7600_Wait_For_Setting_Respone+0x80>)
 801ea66:	220a      	movs	r2, #10
 801ea68:	701a      	strb	r2, [r3, #0]
				break;
 801ea6a:	e002      	b.n	801ea72 <Sim7600_Wait_For_Setting_Respone+0x76>
		}
	}
 801ea6c:	bf00      	nop
 801ea6e:	e000      	b.n	801ea72 <Sim7600_Wait_For_Setting_Respone+0x76>
				break;
 801ea70:	bf00      	nop
}
 801ea72:	bf00      	nop
 801ea74:	bd80      	pop	{r7, pc}
 801ea76:	bf00      	nop
 801ea78:	20000186 	.word	0x20000186
 801ea7c:	20000000 	.word	0x20000000
 801ea80:	0801e701 	.word	0x0801e701

0801ea84 <Sim7600_Get_Imei>:
 * Sim7600_Get_Imei()
 * @param None
 * @retval None
 * @brief This is function for Get IMEI from Simcomo7600 to set LockerID.
 */
void Sim7600_Get_Imei(void){
 801ea84:	b580      	push	{r7, lr}
 801ea86:	af00      	add	r7, sp, #0
	// Clear_Reiceive_Buffer();
	UART_SIM7600_Transmit((uint8_t*)"AT+SIMEI?\r\n");
 801ea88:	4803      	ldr	r0, [pc, #12]	; (801ea98 <Sim7600_Get_Imei+0x14>)
 801ea8a:	f000 fa1d 	bl	801eec8 <UART_SIM7600_Transmit>
	sim7600_state = SIM7600_WAIT_FOR_GET_IMEI_RESPONE;
 801ea8e:	4b03      	ldr	r3, [pc, #12]	; (801ea9c <Sim7600_Get_Imei+0x18>)
 801ea90:	2209      	movs	r2, #9
 801ea92:	701a      	strb	r2, [r3, #0]
}
 801ea94:	bf00      	nop
 801ea96:	bd80      	pop	{r7, pc}
 801ea98:	08024e48 	.word	0x08024e48
 801ea9c:	20000000 	.word	0x20000000

0801eaa0 <Sim7600_Wait_For_Get_Imei_Respone>:
 * Sim7600_Wait_For_Get_Imei_Respone()
 * @param None
 * @retval None
 * @brief This is function for waiting respone from GET IMEI State.
 */
void Sim7600_Wait_For_Get_Imei_Respone(void){
 801eaa0:	b580      	push	{r7, lr}
 801eaa2:	af00      	add	r7, sp, #0
//	Wait_For_Respone(AT_IMEI);
	switch (Get_AT_Result()){
 801eaa4:	f001 fd4c 	bl	8020540 <Get_AT_Result>
 801eaa8:	4603      	mov	r3, r0
 801eaaa:	2b01      	cmp	r3, #1
 801eaac:	d010      	beq.n	801ead0 <Sim7600_Wait_For_Get_Imei_Respone+0x30>
 801eaae:	2b06      	cmp	r3, #6
 801eab0:	d113      	bne.n	801eada <Sim7600_Wait_For_Get_Imei_Respone+0x3a>
		case AT_IMEI:
			if(Get_Imei()){
 801eab2:	f000 f82b 	bl	801eb0c <Get_Imei>
 801eab6:	4603      	mov	r3, r0
 801eab8:	2b00      	cmp	r3, #0
 801eaba:	d010      	beq.n	801eade <Sim7600_Wait_For_Get_Imei_Respone+0x3e>
				Clear_AT_Result();
 801eabc:	f001 fd4a 	bl	8020554 <Clear_AT_Result>
				sim7600_state = SIM7600_MAX_STATE;
 801eac0:	4b08      	ldr	r3, [pc, #32]	; (801eae4 <Sim7600_Wait_For_Get_Imei_Respone+0x44>)
 801eac2:	220a      	movs	r2, #10
 801eac4:	701a      	strb	r2, [r3, #0]
				UART_DEBUG_Transmit_Size(imei_buffer, IMEI_LENGTH);
 801eac6:	210f      	movs	r1, #15
 801eac8:	4807      	ldr	r0, [pc, #28]	; (801eae8 <Sim7600_Wait_For_Get_Imei_Respone+0x48>)
 801eaca:	f000 fab5 	bl	801f038 <UART_DEBUG_Transmit_Size>
			}
			break;
 801eace:	e006      	b.n	801eade <Sim7600_Wait_For_Get_Imei_Respone+0x3e>
		case AT_ERROR:
			Clear_AT_Result();
 801ead0:	f001 fd40 	bl	8020554 <Clear_AT_Result>
			sim7600_state = SIM7600_MAX_STATE;
 801ead4:	4b03      	ldr	r3, [pc, #12]	; (801eae4 <Sim7600_Wait_For_Get_Imei_Respone+0x44>)
 801ead6:	220a      	movs	r2, #10
 801ead8:	701a      	strb	r2, [r3, #0]
		default:
			break;
 801eada:	bf00      	nop
 801eadc:	e000      	b.n	801eae0 <Sim7600_Wait_For_Get_Imei_Respone+0x40>
			break;
 801eade:	bf00      	nop
	}
}
 801eae0:	bf00      	nop
 801eae2:	bd80      	pop	{r7, pc}
 801eae4:	20000000 	.word	0x20000000
 801eae8:	2000122c 	.word	0x2000122c

0801eaec <SIM7600_Set_State>:
 * SIM7600_Set_State()
 * @param sim7600_state
 * @retval None
 * @brief This function set mqtt_state.
 */
void SIM7600_Set_State(Sim7600_State newState){
 801eaec:	b480      	push	{r7}
 801eaee:	b083      	sub	sp, #12
 801eaf0:	af00      	add	r7, sp, #0
 801eaf2:	4603      	mov	r3, r0
 801eaf4:	71fb      	strb	r3, [r7, #7]
	sim7600_state = newState;
 801eaf6:	4a04      	ldr	r2, [pc, #16]	; (801eb08 <SIM7600_Set_State+0x1c>)
 801eaf8:	79fb      	ldrb	r3, [r7, #7]
 801eafa:	7013      	strb	r3, [r2, #0]
}
 801eafc:	bf00      	nop
 801eafe:	370c      	adds	r7, #12
 801eb00:	46bd      	mov	sp, r7
 801eb02:	bc80      	pop	{r7}
 801eb04:	4770      	bx	lr
 801eb06:	bf00      	nop
 801eb08:	20000000 	.word	0x20000000

0801eb0c <Get_Imei>:





FlagStatus Get_Imei(){
 801eb0c:	b598      	push	{r3, r4, r7, lr}
 801eb0e:	af00      	add	r7, sp, #0
	if(imei_count == IMEI_LENGTH){
 801eb10:	4b0e      	ldr	r3, [pc, #56]	; (801eb4c <Get_Imei+0x40>)
 801eb12:	781b      	ldrb	r3, [r3, #0]
 801eb14:	2b0f      	cmp	r3, #15
 801eb16:	d104      	bne.n	801eb22 <Get_Imei+0x16>
		imei_count = 0;
 801eb18:	4b0c      	ldr	r3, [pc, #48]	; (801eb4c <Get_Imei+0x40>)
 801eb1a:	2200      	movs	r2, #0
 801eb1c:	701a      	strb	r2, [r3, #0]
		return SET;
 801eb1e:	2301      	movs	r3, #1
 801eb20:	e012      	b.n	801eb48 <Get_Imei+0x3c>
	}
	if(UART_SIM7600_Received_Buffer_Available()){
 801eb22:	f000 f9fd 	bl	801ef20 <UART_SIM7600_Received_Buffer_Available>
 801eb26:	4603      	mov	r3, r0
 801eb28:	2b00      	cmp	r3, #0
 801eb2a:	d00c      	beq.n	801eb46 <Get_Imei+0x3a>
		imei_buffer[imei_count++] = UART_SIM7600_Read_Received_Buffer();
 801eb2c:	4b07      	ldr	r3, [pc, #28]	; (801eb4c <Get_Imei+0x40>)
 801eb2e:	781b      	ldrb	r3, [r3, #0]
 801eb30:	1c5a      	adds	r2, r3, #1
 801eb32:	b2d1      	uxtb	r1, r2
 801eb34:	4a05      	ldr	r2, [pc, #20]	; (801eb4c <Get_Imei+0x40>)
 801eb36:	7011      	strb	r1, [r2, #0]
 801eb38:	461c      	mov	r4, r3
 801eb3a:	f000 fa07 	bl	801ef4c <UART_SIM7600_Read_Received_Buffer>
 801eb3e:	4603      	mov	r3, r0
 801eb40:	461a      	mov	r2, r3
 801eb42:	4b03      	ldr	r3, [pc, #12]	; (801eb50 <Get_Imei+0x44>)
 801eb44:	551a      	strb	r2, [r3, r4]
	}
	return RESET;
 801eb46:	2300      	movs	r3, #0
}
 801eb48:	4618      	mov	r0, r3
 801eb4a:	bd98      	pop	{r3, r4, r7, pc}
 801eb4c:	20000184 	.word	0x20000184
 801eb50:	2000122c 	.word	0x2000122c

0801eb54 <Reset_SimConfiguration_State>:

void Reset_SimConfiguration_State(){
 801eb54:	b580      	push	{r7, lr}
 801eb56:	af00      	add	r7, sp, #0
	SIM7600_Set_State(SIM7600_RESET);
 801eb58:	2002      	movs	r0, #2
 801eb5a:	f7ff ffc7 	bl	801eaec <SIM7600_Set_State>
}
 801eb5e:	bf00      	nop
 801eb60:	bd80      	pop	{r7, pc}
	...

0801eb64 <GPIO_Init>:
  * @brief 	GPIO Initialization Function: 74HC245, LED, Buzzer, SPI_CS, SwitchID, SIM7600_GPIO
  * @param 	None
  * @retval None
  */
void GPIO_Init(void)
{
 801eb64:	b580      	push	{r7, lr}
 801eb66:	b084      	sub	sp, #16
 801eb68:	af00      	add	r7, sp, #0
//	GPIO_InitTypeDef GPIO_InitStruct = {0};

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 801eb6a:	4b1b      	ldr	r3, [pc, #108]	; (801ebd8 <GPIO_Init+0x74>)
 801eb6c:	699b      	ldr	r3, [r3, #24]
 801eb6e:	4a1a      	ldr	r2, [pc, #104]	; (801ebd8 <GPIO_Init+0x74>)
 801eb70:	f043 0310 	orr.w	r3, r3, #16
 801eb74:	6193      	str	r3, [r2, #24]
 801eb76:	4b18      	ldr	r3, [pc, #96]	; (801ebd8 <GPIO_Init+0x74>)
 801eb78:	699b      	ldr	r3, [r3, #24]
 801eb7a:	f003 0310 	and.w	r3, r3, #16
 801eb7e:	60fb      	str	r3, [r7, #12]
 801eb80:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 801eb82:	4b15      	ldr	r3, [pc, #84]	; (801ebd8 <GPIO_Init+0x74>)
 801eb84:	699b      	ldr	r3, [r3, #24]
 801eb86:	4a14      	ldr	r2, [pc, #80]	; (801ebd8 <GPIO_Init+0x74>)
 801eb88:	f043 0320 	orr.w	r3, r3, #32
 801eb8c:	6193      	str	r3, [r2, #24]
 801eb8e:	4b12      	ldr	r3, [pc, #72]	; (801ebd8 <GPIO_Init+0x74>)
 801eb90:	699b      	ldr	r3, [r3, #24]
 801eb92:	f003 0320 	and.w	r3, r3, #32
 801eb96:	60bb      	str	r3, [r7, #8]
 801eb98:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 801eb9a:	4b0f      	ldr	r3, [pc, #60]	; (801ebd8 <GPIO_Init+0x74>)
 801eb9c:	699b      	ldr	r3, [r3, #24]
 801eb9e:	4a0e      	ldr	r2, [pc, #56]	; (801ebd8 <GPIO_Init+0x74>)
 801eba0:	f043 0304 	orr.w	r3, r3, #4
 801eba4:	6193      	str	r3, [r2, #24]
 801eba6:	4b0c      	ldr	r3, [pc, #48]	; (801ebd8 <GPIO_Init+0x74>)
 801eba8:	699b      	ldr	r3, [r3, #24]
 801ebaa:	f003 0304 	and.w	r3, r3, #4
 801ebae:	607b      	str	r3, [r7, #4]
 801ebb0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 801ebb2:	4b09      	ldr	r3, [pc, #36]	; (801ebd8 <GPIO_Init+0x74>)
 801ebb4:	699b      	ldr	r3, [r3, #24]
 801ebb6:	4a08      	ldr	r2, [pc, #32]	; (801ebd8 <GPIO_Init+0x74>)
 801ebb8:	f043 0308 	orr.w	r3, r3, #8
 801ebbc:	6193      	str	r3, [r2, #24]
 801ebbe:	4b06      	ldr	r3, [pc, #24]	; (801ebd8 <GPIO_Init+0x74>)
 801ebc0:	699b      	ldr	r3, [r3, #24]
 801ebc2:	f003 0308 	and.w	r3, r3, #8
 801ebc6:	603b      	str	r3, [r7, #0]
 801ebc8:	683b      	ldr	r3, [r7, #0]
//	urgent_init();
//	LED_Init();
//	Buzzer_Init();
//	SPI_CS_Init();
//	Switch_Init();
	Sim7600_GPIO_Init();
 801ebca:	f000 f807 	bl	801ebdc <Sim7600_GPIO_Init>
//	Read_BoardID();
}
 801ebce:	bf00      	nop
 801ebd0:	3710      	adds	r7, #16
 801ebd2:	46bd      	mov	sp, r7
 801ebd4:	bd80      	pop	{r7, pc}
 801ebd6:	bf00      	nop
 801ebd8:	40021000 	.word	0x40021000

0801ebdc <Sim7600_GPIO_Init>:

	GPIO_InitStruct.Pin = BUZZER_PIN;
	HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
}

void Sim7600_GPIO_Init(void){
 801ebdc:	b580      	push	{r7, lr}
 801ebde:	b084      	sub	sp, #16
 801ebe0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 801ebe2:	463b      	mov	r3, r7
 801ebe4:	2200      	movs	r2, #0
 801ebe6:	601a      	str	r2, [r3, #0]
 801ebe8:	605a      	str	r2, [r3, #4]
 801ebea:	609a      	str	r2, [r3, #8]
 801ebec:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 801ebee:	2301      	movs	r3, #1
 801ebf0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull  = GPIO_PULLUP;
 801ebf2:	2301      	movs	r3, #1
 801ebf4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801ebf6:	2303      	movs	r3, #3
 801ebf8:	60fb      	str	r3, [r7, #12]

	GPIO_InitStruct.Pin = SIM7600_4G_PWRON;
 801ebfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 801ebfe:	603b      	str	r3, [r7, #0]
	HAL_GPIO_Init(SIM7600_4G_PWRON_PORT, &GPIO_InitStruct);
 801ec00:	463b      	mov	r3, r7
 801ec02:	4619      	mov	r1, r3
 801ec04:	480d      	ldr	r0, [pc, #52]	; (801ec3c <Sim7600_GPIO_Init+0x60>)
 801ec06:	f002 ff5d 	bl	8021ac4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = SIM7600_4G_PERST;
 801ec0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ec0e:	603b      	str	r3, [r7, #0]
	HAL_GPIO_Init(SIM7600_4G_PERST_PORT, &GPIO_InitStruct);
 801ec10:	463b      	mov	r3, r7
 801ec12:	4619      	mov	r1, r3
 801ec14:	4809      	ldr	r0, [pc, #36]	; (801ec3c <Sim7600_GPIO_Init+0x60>)
 801ec16:	f002 ff55 	bl	8021ac4 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(SIM7600_4G_PWRON_PORT, SIM7600_4G_PWRON, SET);
 801ec1a:	2201      	movs	r2, #1
 801ec1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 801ec20:	4806      	ldr	r0, [pc, #24]	; (801ec3c <Sim7600_GPIO_Init+0x60>)
 801ec22:	f003 f8e3 	bl	8021dec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIM7600_4G_PERST_PORT, SIM7600_4G_PERST, SET);
 801ec26:	2201      	movs	r2, #1
 801ec28:	f44f 7100 	mov.w	r1, #512	; 0x200
 801ec2c:	4803      	ldr	r0, [pc, #12]	; (801ec3c <Sim7600_GPIO_Init+0x60>)
 801ec2e:	f003 f8dd 	bl	8021dec <HAL_GPIO_WritePin>
}
 801ec32:	bf00      	nop
 801ec34:	3710      	adds	r7, #16
 801ec36:	46bd      	mov	sp, r7
 801ec38:	bd80      	pop	{r7, pc}
 801ec3a:	bf00      	nop
 801ec3c:	40011000 	.word	0x40011000

0801ec40 <I2C_Init>:
/**
  * @brief 	I2C peripheral initialization
  * @param 	None
  * @retval None
  */
HAL_StatusTypeDef I2C_Init(void){
 801ec40:	b580      	push	{r7, lr}
 801ec42:	af00      	add	r7, sp, #0
	/*##-1- Configure the I2C peripheral ######################################*/
	  I2cHandle.Instance             = I2C1;
 801ec44:	4b13      	ldr	r3, [pc, #76]	; (801ec94 <I2C_Init+0x54>)
 801ec46:	4a14      	ldr	r2, [pc, #80]	; (801ec98 <I2C_Init+0x58>)
 801ec48:	601a      	str	r2, [r3, #0]
	  I2cHandle.Init.ClockSpeed      = I2C_SPEEDCLOCK;
 801ec4a:	4b12      	ldr	r3, [pc, #72]	; (801ec94 <I2C_Init+0x54>)
 801ec4c:	4a13      	ldr	r2, [pc, #76]	; (801ec9c <I2C_Init+0x5c>)
 801ec4e:	605a      	str	r2, [r3, #4]
	  I2cHandle.Init.DutyCycle       = I2C_DUTYCYCLE;
 801ec50:	4b10      	ldr	r3, [pc, #64]	; (801ec94 <I2C_Init+0x54>)
 801ec52:	2200      	movs	r2, #0
 801ec54:	609a      	str	r2, [r3, #8]
	  I2cHandle.Init.OwnAddress1     = 0;//I2C_ADDRESS;
 801ec56:	4b0f      	ldr	r3, [pc, #60]	; (801ec94 <I2C_Init+0x54>)
 801ec58:	2200      	movs	r2, #0
 801ec5a:	60da      	str	r2, [r3, #12]
	  I2cHandle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 801ec5c:	4b0d      	ldr	r3, [pc, #52]	; (801ec94 <I2C_Init+0x54>)
 801ec5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801ec62:	611a      	str	r2, [r3, #16]
	  I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 801ec64:	4b0b      	ldr	r3, [pc, #44]	; (801ec94 <I2C_Init+0x54>)
 801ec66:	2200      	movs	r2, #0
 801ec68:	615a      	str	r2, [r3, #20]
	  I2cHandle.Init.OwnAddress2     = 0;//0xFF;
 801ec6a:	4b0a      	ldr	r3, [pc, #40]	; (801ec94 <I2C_Init+0x54>)
 801ec6c:	2200      	movs	r2, #0
 801ec6e:	619a      	str	r2, [r3, #24]
	  I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 801ec70:	4b08      	ldr	r3, [pc, #32]	; (801ec94 <I2C_Init+0x54>)
 801ec72:	2200      	movs	r2, #0
 801ec74:	61da      	str	r2, [r3, #28]
	  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 801ec76:	4b07      	ldr	r3, [pc, #28]	; (801ec94 <I2C_Init+0x54>)
 801ec78:	2200      	movs	r2, #0
 801ec7a:	621a      	str	r2, [r3, #32]

	  if(HAL_I2C_Init(&I2cHandle) != HAL_OK)
 801ec7c:	4805      	ldr	r0, [pc, #20]	; (801ec94 <I2C_Init+0x54>)
 801ec7e:	f003 f8cd 	bl	8021e1c <HAL_I2C_Init>
 801ec82:	4603      	mov	r3, r0
 801ec84:	2b00      	cmp	r3, #0
 801ec86:	d001      	beq.n	801ec8c <I2C_Init+0x4c>
	  {
	    /* Initialization Error */
		  return HAL_ERROR;
 801ec88:	2301      	movs	r3, #1
 801ec8a:	e000      	b.n	801ec8e <I2C_Init+0x4e>
	    Error_Handler();
	  }
	  return HAL_OK;
 801ec8c:	2300      	movs	r3, #0
}
 801ec8e:	4618      	mov	r0, r3
 801ec90:	bd80      	pop	{r7, pc}
 801ec92:	bf00      	nop
 801ec94:	2000123c 	.word	0x2000123c
 801ec98:	40005400 	.word	0x40005400
 801ec9c:	00061a80 	.word	0x00061a80

0801eca0 <SPI2_Init>:





HAL_StatusTypeDef SPI2_Init(void){
 801eca0:	b580      	push	{r7, lr}
 801eca2:	af00      	add	r7, sp, #0
	/*##-1- Configure the SPI peripheral #######################################*/
		  /* Set the SPI parameters */
		  Spi2Handle.Instance               = SPI2;
 801eca4:	4b1d      	ldr	r3, [pc, #116]	; (801ed1c <SPI2_Init+0x7c>)
 801eca6:	4a1e      	ldr	r2, [pc, #120]	; (801ed20 <SPI2_Init+0x80>)
 801eca8:	601a      	str	r2, [r3, #0]
		  Spi2Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 801ecaa:	4b1c      	ldr	r3, [pc, #112]	; (801ed1c <SPI2_Init+0x7c>)
 801ecac:	2228      	movs	r2, #40	; 0x28
 801ecae:	61da      	str	r2, [r3, #28]
		  Spi2Handle.Init.Direction         = SPI_DIRECTION_2LINES;
 801ecb0:	4b1a      	ldr	r3, [pc, #104]	; (801ed1c <SPI2_Init+0x7c>)
 801ecb2:	2200      	movs	r2, #0
 801ecb4:	609a      	str	r2, [r3, #8]
		  Spi2Handle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 801ecb6:	4b19      	ldr	r3, [pc, #100]	; (801ed1c <SPI2_Init+0x7c>)
 801ecb8:	2200      	movs	r2, #0
 801ecba:	615a      	str	r2, [r3, #20]
		  Spi2Handle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 801ecbc:	4b17      	ldr	r3, [pc, #92]	; (801ed1c <SPI2_Init+0x7c>)
 801ecbe:	2200      	movs	r2, #0
 801ecc0:	611a      	str	r2, [r3, #16]
		  Spi2Handle.Init.DataSize          = SPI_DATASIZE_8BIT;
 801ecc2:	4b16      	ldr	r3, [pc, #88]	; (801ed1c <SPI2_Init+0x7c>)
 801ecc4:	2200      	movs	r2, #0
 801ecc6:	60da      	str	r2, [r3, #12]
		  Spi2Handle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 801ecc8:	4b14      	ldr	r3, [pc, #80]	; (801ed1c <SPI2_Init+0x7c>)
 801ecca:	2200      	movs	r2, #0
 801eccc:	621a      	str	r2, [r3, #32]
		  Spi2Handle.Init.TIMode            = SPI_TIMODE_DISABLE;
 801ecce:	4b13      	ldr	r3, [pc, #76]	; (801ed1c <SPI2_Init+0x7c>)
 801ecd0:	2200      	movs	r2, #0
 801ecd2:	625a      	str	r2, [r3, #36]	; 0x24
		  Spi2Handle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 801ecd4:	4b11      	ldr	r3, [pc, #68]	; (801ed1c <SPI2_Init+0x7c>)
 801ecd6:	2200      	movs	r2, #0
 801ecd8:	629a      	str	r2, [r3, #40]	; 0x28
		  Spi2Handle.Init.CRCPolynomial     = 7;
 801ecda:	4b10      	ldr	r3, [pc, #64]	; (801ed1c <SPI2_Init+0x7c>)
 801ecdc:	2207      	movs	r2, #7
 801ecde:	62da      	str	r2, [r3, #44]	; 0x2c
//		  Spi2Handle.Init.NSS               = SPI_NSS_SOFT;
		  Spi2Handle.Init.NSS               = SPI_NSS_HARD_OUTPUT;
 801ece0:	4b0e      	ldr	r3, [pc, #56]	; (801ed1c <SPI2_Init+0x7c>)
 801ece2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 801ece6:	619a      	str	r2, [r3, #24]
		  Spi2Handle.Init.Mode = SPI_MODE_MASTER;
 801ece8:	4b0c      	ldr	r3, [pc, #48]	; (801ed1c <SPI2_Init+0x7c>)
 801ecea:	f44f 7282 	mov.w	r2, #260	; 0x104
 801ecee:	605a      	str	r2, [r3, #4]

		  if(HAL_SPI_Init(&Spi2Handle) != HAL_OK)
 801ecf0:	480a      	ldr	r0, [pc, #40]	; (801ed1c <SPI2_Init+0x7c>)
 801ecf2:	f004 f8f7 	bl	8022ee4 <HAL_SPI_Init>
 801ecf6:	4603      	mov	r3, r0
 801ecf8:	2b00      	cmp	r3, #0
 801ecfa:	d003      	beq.n	801ed04 <SPI2_Init+0x64>
		  {
		    /* Initialization Error */
		    Error_Handler();
 801ecfc:	f002 f886 	bl	8020e0c <Error_Handler>
		    return HAL_ERROR;
 801ed00:	2301      	movs	r3, #1
 801ed02:	e008      	b.n	801ed16 <SPI2_Init+0x76>
		  }
		  /* SPI block is enabled prior calling SPI transmit/receive functions, in order to get CLK signal properly pulled down.
		     Otherwise, SPI CLK signal is not clean on this board and leads to errors during transfer */
		  __HAL_SPI_ENABLE(&Spi2Handle);
 801ed04:	4b05      	ldr	r3, [pc, #20]	; (801ed1c <SPI2_Init+0x7c>)
 801ed06:	681b      	ldr	r3, [r3, #0]
 801ed08:	681a      	ldr	r2, [r3, #0]
 801ed0a:	4b04      	ldr	r3, [pc, #16]	; (801ed1c <SPI2_Init+0x7c>)
 801ed0c:	681b      	ldr	r3, [r3, #0]
 801ed0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801ed12:	601a      	str	r2, [r3, #0]
		  return HAL_OK;
 801ed14:	2300      	movs	r3, #0
}
 801ed16:	4618      	mov	r0, r3
 801ed18:	bd80      	pop	{r7, pc}
 801ed1a:	bf00      	nop
 801ed1c:	20001290 	.word	0x20001290
 801ed20:	40003800 	.word	0x40003800

0801ed24 <ResetChipSelect>:

void ResetChipSelect(void){
 801ed24:	b580      	push	{r7, lr}
 801ed26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_PORT,SPI2_NSS_PIN, GPIO_PIN_RESET);
 801ed28:	2200      	movs	r2, #0
 801ed2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801ed2e:	4802      	ldr	r0, [pc, #8]	; (801ed38 <ResetChipSelect+0x14>)
 801ed30:	f003 f85c 	bl	8021dec <HAL_GPIO_WritePin>
}
 801ed34:	bf00      	nop
 801ed36:	bd80      	pop	{r7, pc}
 801ed38:	40010c00 	.word	0x40010c00

0801ed3c <SetChipSelect>:

void SetChipSelect(void){
 801ed3c:	b580      	push	{r7, lr}
 801ed3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_PORT,SPI2_NSS_PIN, GPIO_PIN_SET);
 801ed40:	2201      	movs	r2, #1
 801ed42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801ed46:	4802      	ldr	r0, [pc, #8]	; (801ed50 <SetChipSelect+0x14>)
 801ed48:	f003 f850 	bl	8021dec <HAL_GPIO_WritePin>
}
 801ed4c:	bf00      	nop
 801ed4e:	bd80      	pop	{r7, pc}
 801ed50:	40010c00 	.word	0x40010c00

0801ed54 <SystemClock_Config>:
 * @author thodo
 */
#include <Peripheral/app_system_clock_config.h>

HAL_StatusTypeDef SystemClock_Config(void)
{
 801ed54:	b580      	push	{r7, lr}
 801ed56:	b090      	sub	sp, #64	; 0x40
 801ed58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801ed5a:	f107 0318 	add.w	r3, r7, #24
 801ed5e:	2228      	movs	r2, #40	; 0x28
 801ed60:	2100      	movs	r1, #0
 801ed62:	4618      	mov	r0, r3
 801ed64:	f005 fb2a 	bl	80243bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 801ed68:	1d3b      	adds	r3, r7, #4
 801ed6a:	2200      	movs	r2, #0
 801ed6c:	601a      	str	r2, [r3, #0]
 801ed6e:	605a      	str	r2, [r3, #4]
 801ed70:	609a      	str	r2, [r3, #8]
 801ed72:	60da      	str	r2, [r3, #12]
 801ed74:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 801ed76:	230a      	movs	r3, #10
 801ed78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 801ed7a:	2301      	movs	r3, #1
 801ed7c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 801ed7e:	2310      	movs	r3, #16
 801ed80:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 801ed82:	2301      	movs	r3, #1
 801ed84:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801ed86:	2302      	movs	r3, #2
 801ed88:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 801ed8a:	2300      	movs	r3, #0
 801ed8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 801ed8e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 801ed92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801ed94:	f107 0318 	add.w	r3, r7, #24
 801ed98:	4618      	mov	r0, r3
 801ed9a:	f003 fc89 	bl	80226b0 <HAL_RCC_OscConfig>
 801ed9e:	4603      	mov	r3, r0
 801eda0:	2b00      	cmp	r3, #0
 801eda2:	d001      	beq.n	801eda8 <SystemClock_Config+0x54>
  {
	  return HAL_ERROR;
 801eda4:	2301      	movs	r3, #1
 801eda6:	e017      	b.n	801edd8 <SystemClock_Config+0x84>
	  Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 801eda8:	230f      	movs	r3, #15
 801edaa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801edac:	2302      	movs	r3, #2
 801edae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 801edb0:	2300      	movs	r3, #0
 801edb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 801edb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801edb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 801edba:	2300      	movs	r3, #0
 801edbc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 801edbe:	1d3b      	adds	r3, r7, #4
 801edc0:	2102      	movs	r1, #2
 801edc2:	4618      	mov	r0, r3
 801edc4:	f003 fef4 	bl	8022bb0 <HAL_RCC_ClockConfig>
 801edc8:	4603      	mov	r3, r0
 801edca:	2b00      	cmp	r3, #0
 801edcc:	d003      	beq.n	801edd6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 801edce:	f002 f81d 	bl	8020e0c <Error_Handler>
    return HAL_ERROR;
 801edd2:	2301      	movs	r3, #1
 801edd4:	e000      	b.n	801edd8 <SystemClock_Config+0x84>
  }
  return HAL_OK;
 801edd6:	2300      	movs	r3, #0
}
 801edd8:	4618      	mov	r0, r3
 801edda:	3740      	adds	r7, #64	; 0x40
 801eddc:	46bd      	mov	sp, r7
 801edde:	bd80      	pop	{r7, pc}

0801ede0 <Timer_Init>:

/* Prescaler declaration */
uint32_t uwPrescalerValue = 0;


HAL_StatusTypeDef Timer_Init(void){
 801ede0:	b580      	push	{r7, lr}
 801ede2:	af00      	add	r7, sp, #0
	      2) by calling HAL API function HAL_RCC_GetSysClockFreq()
	      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
	  ----------------------------------------------------------------------- */

	  /* Compute the prescaler value to have TIMx counter clock equal to 10000 Hz */
	  uwPrescalerValue = (uint32_t)(SystemCoreClock / 10000) - 1;
 801ede4:	4b18      	ldr	r3, [pc, #96]	; (801ee48 <Timer_Init+0x68>)
 801ede6:	681b      	ldr	r3, [r3, #0]
 801ede8:	4a18      	ldr	r2, [pc, #96]	; (801ee4c <Timer_Init+0x6c>)
 801edea:	fba2 2303 	umull	r2, r3, r2, r3
 801edee:	0b5b      	lsrs	r3, r3, #13
 801edf0:	3b01      	subs	r3, #1
 801edf2:	4a17      	ldr	r2, [pc, #92]	; (801ee50 <Timer_Init+0x70>)
 801edf4:	6013      	str	r3, [r2, #0]

	  /* Set TIMx instance */
	  htim3.Instance = TIM3;
 801edf6:	4b17      	ldr	r3, [pc, #92]	; (801ee54 <Timer_Init+0x74>)
 801edf8:	4a17      	ldr	r2, [pc, #92]	; (801ee58 <Timer_Init+0x78>)
 801edfa:	601a      	str	r2, [r3, #0]
	       + Period = 10000 - 1
	       + Prescaler = (SystemCoreClock/10000) - 1
	       + ClockDivision = 0
	       + Counter direction = Up
	  */
	  htim3.Init.Period            = TIMER_CYCLE*10-1;
 801edfc:	4b15      	ldr	r3, [pc, #84]	; (801ee54 <Timer_Init+0x74>)
 801edfe:	2263      	movs	r2, #99	; 0x63
 801ee00:	60da      	str	r2, [r3, #12]
	  htim3.Init.Prescaler         = uwPrescalerValue;
 801ee02:	4b13      	ldr	r3, [pc, #76]	; (801ee50 <Timer_Init+0x70>)
 801ee04:	681b      	ldr	r3, [r3, #0]
 801ee06:	4a13      	ldr	r2, [pc, #76]	; (801ee54 <Timer_Init+0x74>)
 801ee08:	6053      	str	r3, [r2, #4]
	  htim3.Init.ClockDivision     = 0;
 801ee0a:	4b12      	ldr	r3, [pc, #72]	; (801ee54 <Timer_Init+0x74>)
 801ee0c:	2200      	movs	r2, #0
 801ee0e:	611a      	str	r2, [r3, #16]
	  htim3.Init.CounterMode       = TIM_COUNTERMODE_UP;
 801ee10:	4b10      	ldr	r3, [pc, #64]	; (801ee54 <Timer_Init+0x74>)
 801ee12:	2200      	movs	r2, #0
 801ee14:	609a      	str	r2, [r3, #8]
	  htim3.Init.RepetitionCounter = 0;
 801ee16:	4b0f      	ldr	r3, [pc, #60]	; (801ee54 <Timer_Init+0x74>)
 801ee18:	2200      	movs	r2, #0
 801ee1a:	615a      	str	r2, [r3, #20]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801ee1c:	4b0d      	ldr	r3, [pc, #52]	; (801ee54 <Timer_Init+0x74>)
 801ee1e:	2200      	movs	r2, #0
 801ee20:	619a      	str	r2, [r3, #24]

	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 801ee22:	480c      	ldr	r0, [pc, #48]	; (801ee54 <Timer_Init+0x74>)
 801ee24:	f004 fac4 	bl	80233b0 <HAL_TIM_Base_Init>
 801ee28:	4603      	mov	r3, r0
 801ee2a:	2b00      	cmp	r3, #0
 801ee2c:	d001      	beq.n	801ee32 <Timer_Init+0x52>
	  {
	    /* Initialization Error */
		  return HAL_ERROR;
 801ee2e:	2301      	movs	r3, #1
 801ee30:	e008      	b.n	801ee44 <Timer_Init+0x64>
	    Error_Handler();
	  }

	  /*##-2- Start the TIM Base generation in interrupt mode ####################*/
	  /* Start Channel1 */
	  if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 801ee32:	4808      	ldr	r0, [pc, #32]	; (801ee54 <Timer_Init+0x74>)
 801ee34:	f004 fb0c 	bl	8023450 <HAL_TIM_Base_Start_IT>
 801ee38:	4603      	mov	r3, r0
 801ee3a:	2b00      	cmp	r3, #0
 801ee3c:	d001      	beq.n	801ee42 <Timer_Init+0x62>
	  {
	    /* Starting Error */
		  return HAL_ERROR;
 801ee3e:	2301      	movs	r3, #1
 801ee40:	e000      	b.n	801ee44 <Timer_Init+0x64>
	    Error_Handler();
	  }
	  return HAL_OK;
 801ee42:	2300      	movs	r3, #0
}
 801ee44:	4618      	mov	r0, r3
 801ee46:	bd80      	pop	{r7, pc}
 801ee48:	200000f4 	.word	0x200000f4
 801ee4c:	d1b71759 	.word	0xd1b71759
 801ee50:	20000188 	.word	0x20000188
 801ee54:	200012f4 	.word	0x200012f4
 801ee58:	40000400 	.word	0x40000400

0801ee5c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801ee5c:	b580      	push	{r7, lr}
 801ee5e:	b082      	sub	sp, #8
 801ee60:	af00      	add	r7, sp, #0
 801ee62:	6078      	str	r0, [r7, #4]
	SCH_Update();
 801ee64:	f001 fb9a 	bl	802059c <SCH_Update>
}
 801ee68:	bf00      	nop
 801ee6a:	3708      	adds	r7, #8
 801ee6c:	46bd      	mov	sp, r7
 801ee6e:	bd80      	pop	{r7, pc}

0801ee70 <UART_SIM7600_Init>:
  * @brief USART SIMCOM7600 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef UART_SIM7600_Init(void)
{
 801ee70:	b580      	push	{r7, lr}
 801ee72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 801ee74:	4b12      	ldr	r3, [pc, #72]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801ee76:	4a13      	ldr	r2, [pc, #76]	; (801eec4 <UART_SIM7600_Init+0x54>)
 801ee78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 801ee7a:	4b11      	ldr	r3, [pc, #68]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801ee7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 801ee80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 801ee82:	4b0f      	ldr	r3, [pc, #60]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801ee84:	2200      	movs	r2, #0
 801ee86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 801ee88:	4b0d      	ldr	r3, [pc, #52]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801ee8a:	2200      	movs	r2, #0
 801ee8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 801ee8e:	4b0c      	ldr	r3, [pc, #48]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801ee90:	2200      	movs	r2, #0
 801ee92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 801ee94:	4b0a      	ldr	r3, [pc, #40]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801ee96:	220c      	movs	r2, #12
 801ee98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801ee9a:	4b09      	ldr	r3, [pc, #36]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801ee9c:	2200      	movs	r2, #0
 801ee9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 801eea0:	4b07      	ldr	r3, [pc, #28]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801eea2:	2200      	movs	r2, #0
 801eea4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 801eea6:	4806      	ldr	r0, [pc, #24]	; (801eec0 <UART_SIM7600_Init+0x50>)
 801eea8:	f004 fcea 	bl	8023880 <HAL_UART_Init>
 801eeac:	4603      	mov	r3, r0
 801eeae:	2b00      	cmp	r3, #0
 801eeb0:	d001      	beq.n	801eeb6 <UART_SIM7600_Init+0x46>
  {
	  return HAL_ERROR;
 801eeb2:	2301      	movs	r3, #1
 801eeb4:	e002      	b.n	801eebc <UART_SIM7600_Init+0x4c>
    Error_Handler();
  }
  /* USER CODE BEGIN USART1_Init 2 */
  Start_Receive_IT();
 801eeb6:	f000 f8d7 	bl	801f068 <Start_Receive_IT>
  /* USER CODE END USART1_Init 2 */
  return HAL_OK;
 801eeba:	2300      	movs	r3, #0
}
 801eebc:	4618      	mov	r0, r3
 801eebe:	bd80      	pop	{r7, pc}
 801eec0:	20002384 	.word	0x20002384
 801eec4:	40013800 	.word	0x40013800

0801eec8 <UART_SIM7600_Transmit>:
/**
  * @brief UART_SIM7600_Transmit Initialization Function
  * @param None
  * @retval None
  */
void UART_SIM7600_Transmit(uint8_t *buffer){
 801eec8:	b580      	push	{r7, lr}
 801eeca:	b084      	sub	sp, #16
 801eecc:	af00      	add	r7, sp, #0
 801eece:	6078      	str	r0, [r7, #4]
	uint16_t tmpLen = strlen((char*)buffer);
 801eed0:	6878      	ldr	r0, [r7, #4]
 801eed2:	f7ff f9a7 	bl	801e224 <strlen>
 801eed6:	4603      	mov	r3, r0
 801eed8:	81fb      	strh	r3, [r7, #14]
	if(tmpLen == 0) {
 801eeda:	89fb      	ldrh	r3, [r7, #14]
 801eedc:	2b00      	cmp	r3, #0
 801eede:	d017      	beq.n	801ef10 <UART_SIM7600_Transmit+0x48>
		return;
	} else {
#ifdef DEBUG
		LOG(buffer);
 801eee0:	6878      	ldr	r0, [r7, #4]
 801eee2:	f000 f88b 	bl	801effc <UART_DEBUG_Transmit>
//		if (DEBUG){
////			while(!UartTransmitReady);
//			UART_DEBUG_Transmit(buffer);
//		}
		//TODO: never do while in state machine
		while(!UartTransmitReady);
 801eee6:	bf00      	nop
 801eee8:	4b0b      	ldr	r3, [pc, #44]	; (801ef18 <UART_SIM7600_Transmit+0x50>)
 801eeea:	781b      	ldrb	r3, [r3, #0]
 801eeec:	b2db      	uxtb	r3, r3
 801eeee:	2b00      	cmp	r3, #0
 801eef0:	d0fa      	beq.n	801eee8 <UART_SIM7600_Transmit+0x20>
		if(HAL_UART_Transmit_IT(&huart1, buffer, tmpLen)!= HAL_OK){
 801eef2:	89fb      	ldrh	r3, [r7, #14]
 801eef4:	461a      	mov	r2, r3
 801eef6:	6879      	ldr	r1, [r7, #4]
 801eef8:	4808      	ldr	r0, [pc, #32]	; (801ef1c <UART_SIM7600_Transmit+0x54>)
 801eefa:	f004 fda0 	bl	8023a3e <HAL_UART_Transmit_IT>
 801eefe:	4603      	mov	r3, r0
 801ef00:	2b00      	cmp	r3, #0
 801ef02:	d001      	beq.n	801ef08 <UART_SIM7600_Transmit+0x40>
			Error_Handler();
 801ef04:	f001 ff82 	bl	8020e0c <Error_Handler>
		}
		UartTransmitReady = RESET;
 801ef08:	4b03      	ldr	r3, [pc, #12]	; (801ef18 <UART_SIM7600_Transmit+0x50>)
 801ef0a:	2200      	movs	r2, #0
 801ef0c:	701a      	strb	r2, [r3, #0]
	}
	return;
 801ef0e:	e000      	b.n	801ef12 <UART_SIM7600_Transmit+0x4a>
		return;
 801ef10:	bf00      	nop
}
 801ef12:	3710      	adds	r7, #16
 801ef14:	46bd      	mov	sp, r7
 801ef16:	bd80      	pop	{r7, pc}
 801ef18:	20000078 	.word	0x20000078
 801ef1c:	20002384 	.word	0x20002384

0801ef20 <UART_SIM7600_Received_Buffer_Available>:
  * @brief UART_SIM7600_Received_Buffer_Available Initialization Function
  * @param None
  * @param None
  * @retval None
  */
uint8_t UART_SIM7600_Received_Buffer_Available(void){
 801ef20:	b480      	push	{r7}
 801ef22:	af00      	add	r7, sp, #0
	if(receiveBufferIndexTail != receiveBufferIndexHead){
 801ef24:	4b07      	ldr	r3, [pc, #28]	; (801ef44 <UART_SIM7600_Received_Buffer_Available+0x24>)
 801ef26:	881b      	ldrh	r3, [r3, #0]
 801ef28:	b29a      	uxth	r2, r3
 801ef2a:	4b07      	ldr	r3, [pc, #28]	; (801ef48 <UART_SIM7600_Received_Buffer_Available+0x28>)
 801ef2c:	881b      	ldrh	r3, [r3, #0]
 801ef2e:	b29b      	uxth	r3, r3
 801ef30:	429a      	cmp	r2, r3
 801ef32:	d001      	beq.n	801ef38 <UART_SIM7600_Received_Buffer_Available+0x18>
		return 1;
 801ef34:	2301      	movs	r3, #1
 801ef36:	e000      	b.n	801ef3a <UART_SIM7600_Received_Buffer_Available+0x1a>
	} else {
		return 0;
 801ef38:	2300      	movs	r3, #0
	}
}
 801ef3a:	4618      	mov	r0, r3
 801ef3c:	46bd      	mov	sp, r7
 801ef3e:	bc80      	pop	{r7}
 801ef40:	4770      	bx	lr
 801ef42:	bf00      	nop
 801ef44:	2000018e 	.word	0x2000018e
 801ef48:	2000018c 	.word	0x2000018c

0801ef4c <UART_SIM7600_Read_Received_Buffer>:
  * @param None
  * @param None
  * @retval ch character at Tail index of buffer and Tail will increase 1
  */
char log[10];
uint8_t UART_SIM7600_Read_Received_Buffer(void){
 801ef4c:	b480      	push	{r7}
 801ef4e:	b083      	sub	sp, #12
 801ef50:	af00      	add	r7, sp, #0
	if(receiveBufferIndexTail == receiveBufferIndexHead) return 0xff;
 801ef52:	4b12      	ldr	r3, [pc, #72]	; (801ef9c <UART_SIM7600_Read_Received_Buffer+0x50>)
 801ef54:	881b      	ldrh	r3, [r3, #0]
 801ef56:	b29a      	uxth	r2, r3
 801ef58:	4b11      	ldr	r3, [pc, #68]	; (801efa0 <UART_SIM7600_Read_Received_Buffer+0x54>)
 801ef5a:	881b      	ldrh	r3, [r3, #0]
 801ef5c:	b29b      	uxth	r3, r3
 801ef5e:	429a      	cmp	r2, r3
 801ef60:	d101      	bne.n	801ef66 <UART_SIM7600_Read_Received_Buffer+0x1a>
 801ef62:	23ff      	movs	r3, #255	; 0xff
 801ef64:	e015      	b.n	801ef92 <UART_SIM7600_Read_Received_Buffer+0x46>
	uint8_t ch = aUART_RxBuffer[receiveBufferIndexTail];
 801ef66:	4b0d      	ldr	r3, [pc, #52]	; (801ef9c <UART_SIM7600_Read_Received_Buffer+0x50>)
 801ef68:	881b      	ldrh	r3, [r3, #0]
 801ef6a:	b29b      	uxth	r3, r3
 801ef6c:	461a      	mov	r2, r3
 801ef6e:	4b0d      	ldr	r3, [pc, #52]	; (801efa4 <UART_SIM7600_Read_Received_Buffer+0x58>)
 801ef70:	5c9b      	ldrb	r3, [r3, r2]
 801ef72:	71fb      	strb	r3, [r7, #7]
	receiveBufferIndexTail = (receiveBufferIndexTail + 1) % UART_RX_BUFFERSIZE;
 801ef74:	4b09      	ldr	r3, [pc, #36]	; (801ef9c <UART_SIM7600_Read_Received_Buffer+0x50>)
 801ef76:	881b      	ldrh	r3, [r3, #0]
 801ef78:	b29b      	uxth	r3, r3
 801ef7a:	3301      	adds	r3, #1
 801ef7c:	425a      	negs	r2, r3
 801ef7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801ef82:	f3c2 020b 	ubfx	r2, r2, #0, #12
 801ef86:	bf58      	it	pl
 801ef88:	4253      	negpl	r3, r2
 801ef8a:	b29a      	uxth	r2, r3
 801ef8c:	4b03      	ldr	r3, [pc, #12]	; (801ef9c <UART_SIM7600_Read_Received_Buffer+0x50>)
 801ef8e:	801a      	strh	r2, [r3, #0]
//	sprintf(log,"%d\r\n",receiveBufferIndexTail,receiveBufferIndexHead);
//	LOG("1111");
	return ch;
 801ef90:	79fb      	ldrb	r3, [r7, #7]
}
 801ef92:	4618      	mov	r0, r3
 801ef94:	370c      	adds	r7, #12
 801ef96:	46bd      	mov	sp, r7
 801ef98:	bc80      	pop	{r7}
 801ef9a:	4770      	bx	lr
 801ef9c:	2000018e 	.word	0x2000018e
 801efa0:	2000018c 	.word	0x2000018c
 801efa4:	20001384 	.word	0x20001384

0801efa8 <UART_DEBUG_Init>:
  * @brief UART_DEBUG_Init Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef UART_DEBUG_Init(void)
{
 801efa8:	b580      	push	{r7, lr}
 801efaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 801efac:	4b11      	ldr	r3, [pc, #68]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efae:	4a12      	ldr	r2, [pc, #72]	; (801eff8 <UART_DEBUG_Init+0x50>)
 801efb0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 801efb2:	4b10      	ldr	r3, [pc, #64]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 801efb8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 801efba:	4b0e      	ldr	r3, [pc, #56]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efbc:	2200      	movs	r2, #0
 801efbe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 801efc0:	4b0c      	ldr	r3, [pc, #48]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efc2:	2200      	movs	r2, #0
 801efc4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 801efc6:	4b0b      	ldr	r3, [pc, #44]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efc8:	2200      	movs	r2, #0
 801efca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 801efcc:	4b09      	ldr	r3, [pc, #36]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efce:	220c      	movs	r2, #12
 801efd0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801efd2:	4b08      	ldr	r3, [pc, #32]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efd4:	2200      	movs	r2, #0
 801efd6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 801efd8:	4b06      	ldr	r3, [pc, #24]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efda:	2200      	movs	r2, #0
 801efdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 801efde:	4805      	ldr	r0, [pc, #20]	; (801eff4 <UART_DEBUG_Init+0x4c>)
 801efe0:	f004 fc4e 	bl	8023880 <HAL_UART_Init>
 801efe4:	4603      	mov	r3, r0
 801efe6:	2b00      	cmp	r3, #0
 801efe8:	d001      	beq.n	801efee <UART_DEBUG_Init+0x46>
  {
	  return HAL_ERROR;
 801efea:	2301      	movs	r3, #1
 801efec:	e000      	b.n	801eff0 <UART_DEBUG_Init+0x48>
    Error_Handler();
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
  return HAL_OK;
 801efee:	2300      	movs	r3, #0
}
 801eff0:	4618      	mov	r0, r3
 801eff2:	bd80      	pop	{r7, pc}
 801eff4:	2000133c 	.word	0x2000133c
 801eff8:	40004800 	.word	0x40004800

0801effc <UART_DEBUG_Transmit>:
/**
  * @brief USART Transmit Initialization Function
  * @param buffer buffer to transmit via UART DEBUG without known size, it will use strlen(buffer) to get size.
  * @retval None
  */
void UART_DEBUG_Transmit(uint8_t *buffer){
 801effc:	b580      	push	{r7, lr}
 801effe:	b084      	sub	sp, #16
 801f000:	af00      	add	r7, sp, #0
 801f002:	6078      	str	r0, [r7, #4]
	uint16_t tmpLen = strlen((char*)buffer);
 801f004:	6878      	ldr	r0, [r7, #4]
 801f006:	f7ff f90d 	bl	801e224 <strlen>
 801f00a:	4603      	mov	r3, r0
 801f00c:	81fb      	strh	r3, [r7, #14]
	if(tmpLen == 0){
 801f00e:	89fb      	ldrh	r3, [r7, #14]
 801f010:	2b00      	cmp	r3, #0
 801f012:	d00b      	beq.n	801f02c <UART_DEBUG_Transmit+0x30>
		return;
	}
	if(HAL_UART_Transmit(&huart3, (uint8_t*)buffer, tmpLen ,0xFF)!= HAL_OK){
 801f014:	89fa      	ldrh	r2, [r7, #14]
 801f016:	23ff      	movs	r3, #255	; 0xff
 801f018:	6879      	ldr	r1, [r7, #4]
 801f01a:	4806      	ldr	r0, [pc, #24]	; (801f034 <UART_DEBUG_Transmit+0x38>)
 801f01c:	f004 fc7d 	bl	802391a <HAL_UART_Transmit>
 801f020:	4603      	mov	r3, r0
 801f022:	2b00      	cmp	r3, #0
 801f024:	d003      	beq.n	801f02e <UART_DEBUG_Transmit+0x32>
		Error_Handler();
 801f026:	f001 fef1 	bl	8020e0c <Error_Handler>
 801f02a:	e000      	b.n	801f02e <UART_DEBUG_Transmit+0x32>
		return;
 801f02c:	bf00      	nop
	}
//	UartTransmitReady = RESET;
}
 801f02e:	3710      	adds	r7, #16
 801f030:	46bd      	mov	sp, r7
 801f032:	bd80      	pop	{r7, pc}
 801f034:	2000133c 	.word	0x2000133c

0801f038 <UART_DEBUG_Transmit_Size>:
  * @brief UART_DEBUG_Transmit_Size Initialization Function
  * @param buffer: buffer contain data for transmit
  * @param buffer_size: size of data to transmit
  * @retval None
  */
void UART_DEBUG_Transmit_Size(uint8_t *buffer ,uint16_t buffer_size){
 801f038:	b580      	push	{r7, lr}
 801f03a:	b082      	sub	sp, #8
 801f03c:	af00      	add	r7, sp, #0
 801f03e:	6078      	str	r0, [r7, #4]
 801f040:	460b      	mov	r3, r1
 801f042:	807b      	strh	r3, [r7, #2]
	if(HAL_UART_Transmit(&huart3, (uint8_t*)buffer, buffer_size,200)!= HAL_OK){
 801f044:	887a      	ldrh	r2, [r7, #2]
 801f046:	23c8      	movs	r3, #200	; 0xc8
 801f048:	6879      	ldr	r1, [r7, #4]
 801f04a:	4806      	ldr	r0, [pc, #24]	; (801f064 <UART_DEBUG_Transmit_Size+0x2c>)
 801f04c:	f004 fc65 	bl	802391a <HAL_UART_Transmit>
 801f050:	4603      	mov	r3, r0
 801f052:	2b00      	cmp	r3, #0
 801f054:	d001      	beq.n	801f05a <UART_DEBUG_Transmit_Size+0x22>
		Error_Handler();
 801f056:	f001 fed9 	bl	8020e0c <Error_Handler>
	}
//	UartTransmitReady = RESET;
}
 801f05a:	bf00      	nop
 801f05c:	3708      	adds	r7, #8
 801f05e:	46bd      	mov	sp, r7
 801f060:	bd80      	pop	{r7, pc}
 801f062:	bf00      	nop
 801f064:	2000133c 	.word	0x2000133c

0801f068 <Start_Receive_IT>:
  * @brief Setup_Receive_IT Initialization Function
  * It will receive 1 bytes.
  * @param None
  * @retval None
  */
void Start_Receive_IT(void){
 801f068:	b580      	push	{r7, lr}
 801f06a:	af00      	add	r7, sp, #0
	if(HAL_UART_Receive_IT(&huart1, &temp, 1)!= HAL_OK){
 801f06c:	2201      	movs	r2, #1
 801f06e:	4905      	ldr	r1, [pc, #20]	; (801f084 <Start_Receive_IT+0x1c>)
 801f070:	4805      	ldr	r0, [pc, #20]	; (801f088 <Start_Receive_IT+0x20>)
 801f072:	f004 fd28 	bl	8023ac6 <HAL_UART_Receive_IT>
 801f076:	4603      	mov	r3, r0
 801f078:	2b00      	cmp	r3, #0
 801f07a:	d001      	beq.n	801f080 <Start_Receive_IT+0x18>
		Error_Handler();
 801f07c:	f001 fec6 	bl	8020e0c <Error_Handler>
	}
}
 801f080:	bf00      	nop
 801f082:	bd80      	pop	{r7, pc}
 801f084:	20001380 	.word	0x20001380
 801f088:	20002384 	.word	0x20002384

0801f08c <HAL_UART_RxCpltCallback>:
  * When Simcom7600 transmit data to UART, so HAL_UART_RxCpltCallback will be called.
  * HAL_UART_RxCpltCallback will recalled HAL_UART_Receive_IT to continous UART Interrupt Service.
  * @param huart UART_HandleTypeDef be handled in Callback
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 801f08c:	b580      	push	{r7, lr}
 801f08e:	b082      	sub	sp, #8
 801f090:	af00      	add	r7, sp, #0
 801f092:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 801f094:	687b      	ldr	r3, [r7, #4]
 801f096:	681b      	ldr	r3, [r3, #0]
 801f098:	4a10      	ldr	r2, [pc, #64]	; (801f0dc <HAL_UART_RxCpltCallback+0x50>)
 801f09a:	4293      	cmp	r3, r2
 801f09c:	d11a      	bne.n	801f0d4 <HAL_UART_RxCpltCallback+0x48>
		aUART_RxBuffer[receiveBufferIndexHead] = temp;
 801f09e:	4b10      	ldr	r3, [pc, #64]	; (801f0e0 <HAL_UART_RxCpltCallback+0x54>)
 801f0a0:	881b      	ldrh	r3, [r3, #0]
 801f0a2:	b29b      	uxth	r3, r3
 801f0a4:	461a      	mov	r2, r3
 801f0a6:	4b0f      	ldr	r3, [pc, #60]	; (801f0e4 <HAL_UART_RxCpltCallback+0x58>)
 801f0a8:	7819      	ldrb	r1, [r3, #0]
 801f0aa:	4b0f      	ldr	r3, [pc, #60]	; (801f0e8 <HAL_UART_RxCpltCallback+0x5c>)
 801f0ac:	5499      	strb	r1, [r3, r2]
		receiveBufferIndexHead = (receiveBufferIndexHead + 1) % UART_RX_BUFFERSIZE;
 801f0ae:	4b0c      	ldr	r3, [pc, #48]	; (801f0e0 <HAL_UART_RxCpltCallback+0x54>)
 801f0b0:	881b      	ldrh	r3, [r3, #0]
 801f0b2:	b29b      	uxth	r3, r3
 801f0b4:	3301      	adds	r3, #1
 801f0b6:	425a      	negs	r2, r3
 801f0b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801f0bc:	f3c2 020b 	ubfx	r2, r2, #0, #12
 801f0c0:	bf58      	it	pl
 801f0c2:	4253      	negpl	r3, r2
 801f0c4:	b29a      	uxth	r2, r3
 801f0c6:	4b06      	ldr	r3, [pc, #24]	; (801f0e0 <HAL_UART_RxCpltCallback+0x54>)
 801f0c8:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(huart, &temp, 1);
 801f0ca:	2201      	movs	r2, #1
 801f0cc:	4905      	ldr	r1, [pc, #20]	; (801f0e4 <HAL_UART_RxCpltCallback+0x58>)
 801f0ce:	6878      	ldr	r0, [r7, #4]
 801f0d0:	f004 fcf9 	bl	8023ac6 <HAL_UART_Receive_IT>
	}
}
 801f0d4:	bf00      	nop
 801f0d6:	3708      	adds	r7, #8
 801f0d8:	46bd      	mov	sp, r7
 801f0da:	bd80      	pop	{r7, pc}
 801f0dc:	40013800 	.word	0x40013800
 801f0e0:	2000018c 	.word	0x2000018c
 801f0e4:	20001380 	.word	0x20001380
 801f0e8:	20001384 	.word	0x20001384

0801f0ec <HAL_UART_TxCpltCallback>:
/**
  * @brief HAL_UART_TxCpltCallback Initialization Function
  * @param UartHandle UART_HandleTypeDef be handled in Callback
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle){
 801f0ec:	b480      	push	{r7}
 801f0ee:	b083      	sub	sp, #12
 801f0f0:	af00      	add	r7, sp, #0
 801f0f2:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  UartTransmitReady = SET;
 801f0f4:	4b03      	ldr	r3, [pc, #12]	; (801f104 <HAL_UART_TxCpltCallback+0x18>)
 801f0f6:	2201      	movs	r2, #1
 801f0f8:	701a      	strb	r2, [r3, #0]
}
 801f0fa:	bf00      	nop
 801f0fc:	370c      	adds	r7, #12
 801f0fe:	46bd      	mov	sp, r7
 801f100:	bc80      	pop	{r7}
 801f102:	4770      	bx	lr
 801f104:	20000078 	.word	0x20000078

0801f108 <Clear_Reiceive_Buffer>:
  * @brief Clear_Reiceive_Buffer Initialization Function
  * Clear all data in RX buffer.
  * @param None
  * @retval None
  */
void Clear_Reiceive_Buffer(void){
 801f108:	b580      	push	{r7, lr}
 801f10a:	af00      	add	r7, sp, #0
	memset(aUART_RxBuffer,0,UART_RX_BUFFERSIZE);
 801f10c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801f110:	2100      	movs	r1, #0
 801f112:	4805      	ldr	r0, [pc, #20]	; (801f128 <Clear_Reiceive_Buffer+0x20>)
 801f114:	f005 f952 	bl	80243bc <memset>
	receiveBufferIndexHead = 0;
 801f118:	4b04      	ldr	r3, [pc, #16]	; (801f12c <Clear_Reiceive_Buffer+0x24>)
 801f11a:	2200      	movs	r2, #0
 801f11c:	801a      	strh	r2, [r3, #0]
	receiveBufferIndexTail = 0;
 801f11e:	4b04      	ldr	r3, [pc, #16]	; (801f130 <Clear_Reiceive_Buffer+0x28>)
 801f120:	2200      	movs	r2, #0
 801f122:	801a      	strh	r2, [r3, #0]
}
 801f124:	bf00      	nop
 801f126:	bd80      	pop	{r7, pc}
 801f128:	20001384 	.word	0x20001384
 801f12c:	2000018c 	.word	0x2000018c
 801f130:	2000018e 	.word	0x2000018e

0801f134 <HTTP_Display_State>:

/**
 * HTTP_Display_State()
 * @brief This is function for display state of State Machine. It only show State when having a state changation.
 */
void HTTP_Display_State(void){
 801f134:	b580      	push	{r7, lr}
 801f136:	af00      	add	r7, sp, #0
	if(prev_http_state!=http_state){
 801f138:	4b2c      	ldr	r3, [pc, #176]	; (801f1ec <HTTP_Display_State+0xb8>)
 801f13a:	781a      	ldrb	r2, [r3, #0]
 801f13c:	4b2c      	ldr	r3, [pc, #176]	; (801f1f0 <HTTP_Display_State+0xbc>)
 801f13e:	781b      	ldrb	r3, [r3, #0]
 801f140:	429a      	cmp	r2, r3
 801f142:	d04d      	beq.n	801f1e0 <HTTP_Display_State+0xac>
		prev_http_state = http_state;
 801f144:	4b2a      	ldr	r3, [pc, #168]	; (801f1f0 <HTTP_Display_State+0xbc>)
 801f146:	781a      	ldrb	r2, [r3, #0]
 801f148:	4b28      	ldr	r3, [pc, #160]	; (801f1ec <HTTP_Display_State+0xb8>)
 801f14a:	701a      	strb	r2, [r3, #0]
		switch (http_state) {
 801f14c:	4b28      	ldr	r3, [pc, #160]	; (801f1f0 <HTTP_Display_State+0xbc>)
 801f14e:	781b      	ldrb	r3, [r3, #0]
 801f150:	2b0a      	cmp	r3, #10
 801f152:	d847      	bhi.n	801f1e4 <HTTP_Display_State+0xb0>
 801f154:	a201      	add	r2, pc, #4	; (adr r2, 801f15c <HTTP_Display_State+0x28>)
 801f156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f15a:	bf00      	nop
 801f15c:	0801f189 	.word	0x0801f189
 801f160:	0801f191 	.word	0x0801f191
 801f164:	0801f199 	.word	0x0801f199
 801f168:	0801f1a1 	.word	0x0801f1a1
 801f16c:	0801f1a9 	.word	0x0801f1a9
 801f170:	0801f1b1 	.word	0x0801f1b1
 801f174:	0801f1b9 	.word	0x0801f1b9
 801f178:	0801f1c1 	.word	0x0801f1c1
 801f17c:	0801f1c9 	.word	0x0801f1c9
 801f180:	0801f1d1 	.word	0x0801f1d1
 801f184:	0801f1d9 	.word	0x0801f1d9
			case HTTP_INIT:
				LOG("\r\nHTTP INIT\r\n");
 801f188:	481a      	ldr	r0, [pc, #104]	; (801f1f4 <HTTP_Display_State+0xc0>)
 801f18a:	f7ff ff37 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f18e:	e02a      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_WAIT_FOR_INIT:
				LOG("\r\nHTTP WAIT FOR INIT\r\n");
 801f190:	4819      	ldr	r0, [pc, #100]	; (801f1f8 <HTTP_Display_State+0xc4>)
 801f192:	f7ff ff33 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f196:	e026      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_PARA:
				LOG("\r\nHTTP PARA\r\n");
 801f198:	4818      	ldr	r0, [pc, #96]	; (801f1fc <HTTP_Display_State+0xc8>)
 801f19a:	f7ff ff2f 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f19e:	e022      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_WAIT_FOR_PARA:
				LOG("\r\nHTTP WAIT FOR PARA\r\n");
 801f1a0:	4817      	ldr	r0, [pc, #92]	; (801f200 <HTTP_Display_State+0xcc>)
 801f1a2:	f7ff ff2b 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f1a6:	e01e      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_ACTION:
				LOG("\r\nHTTP ACTION\r\n");
 801f1a8:	4816      	ldr	r0, [pc, #88]	; (801f204 <HTTP_Display_State+0xd0>)
 801f1aa:	f7ff ff27 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f1ae:	e01a      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_WAIT_FOR_ACTION:
				LOG("\r\nHTTP WAIT FOR ACTION\r\n");
 801f1b0:	4815      	ldr	r0, [pc, #84]	; (801f208 <HTTP_Display_State+0xd4>)
 801f1b2:	f7ff ff23 	bl	801effc <UART_DEBUG_Transmit>
				//TODO recheck, break or not ?
				break;
 801f1b6:	e016      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_READ:
				LOG("\r\nHTTP READ\r\n");
 801f1b8:	4814      	ldr	r0, [pc, #80]	; (801f20c <HTTP_Display_State+0xd8>)
 801f1ba:	f7ff ff1f 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f1be:	e012      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_WAIT_FOR_READ:
				LOG("\r\nHTTP WAIT FOR READ\r\n");
 801f1c0:	4813      	ldr	r0, [pc, #76]	; (801f210 <HTTP_Display_State+0xdc>)
 801f1c2:	f7ff ff1b 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f1c6:	e00e      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_TERM:
				LOG("\r\nHTTP TERM\r\n");
 801f1c8:	4812      	ldr	r0, [pc, #72]	; (801f214 <HTTP_Display_State+0xe0>)
 801f1ca:	f7ff ff17 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f1ce:	e00a      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_WAIT_FOR_TERM:
				LOG("\r\nHTTP WAIT FOR TERM\r\n");
 801f1d0:	4811      	ldr	r0, [pc, #68]	; (801f218 <HTTP_Display_State+0xe4>)
 801f1d2:	f7ff ff13 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f1d6:	e006      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			case HTTP_DONE:
				LOG("\r\nHTTP DONE\r\n");
 801f1d8:	4810      	ldr	r0, [pc, #64]	; (801f21c <HTTP_Display_State+0xe8>)
 801f1da:	f7ff ff0f 	bl	801effc <UART_DEBUG_Transmit>
				break;
 801f1de:	e002      	b.n	801f1e6 <HTTP_Display_State+0xb2>
			default:
				break;
		}
	}
 801f1e0:	bf00      	nop
 801f1e2:	e000      	b.n	801f1e6 <HTTP_Display_State+0xb2>
				break;
 801f1e4:	bf00      	nop

}
 801f1e6:	bf00      	nop
 801f1e8:	bd80      	pop	{r7, pc}
 801f1ea:	bf00      	nop
 801f1ec:	2000019a 	.word	0x2000019a
 801f1f0:	2000019b 	.word	0x2000019b
 801f1f4:	08024e64 	.word	0x08024e64
 801f1f8:	08024e74 	.word	0x08024e74
 801f1fc:	08024e8c 	.word	0x08024e8c
 801f200:	08024e9c 	.word	0x08024e9c
 801f204:	08024eb4 	.word	0x08024eb4
 801f208:	08024ec4 	.word	0x08024ec4
 801f20c:	08024ee0 	.word	0x08024ee0
 801f210:	08024ef0 	.word	0x08024ef0
 801f214:	08024f08 	.word	0x08024f08
 801f218:	08024f18 	.word	0x08024f18
 801f21c:	08024f30 	.word	0x08024f30

0801f220 <HTTP_Run>:

/**
 * HTTP_Run()
 * @brief This is function can be called from external file. It run follow state machine method. Not have param.
 */
uint8_t HTTP_Run(){
 801f220:	b580      	push	{r7, lr}
 801f222:	af00      	add	r7, sp, #0
	HTTP_Display_State();
 801f224:	f7ff ff86 	bl	801f134 <HTTP_Display_State>
	if(http_state < HTTP_DONE){
 801f228:	4b0c      	ldr	r3, [pc, #48]	; (801f25c <HTTP_Run+0x3c>)
 801f22a:	781b      	ldrb	r3, [r3, #0]
 801f22c:	2b09      	cmp	r3, #9
 801f22e:	d808      	bhi.n	801f242 <HTTP_Run+0x22>
		(*http_state_machine[http_state].func)();
 801f230:	4b0a      	ldr	r3, [pc, #40]	; (801f25c <HTTP_Run+0x3c>)
 801f232:	781b      	ldrb	r3, [r3, #0]
 801f234:	4a0a      	ldr	r2, [pc, #40]	; (801f260 <HTTP_Run+0x40>)
 801f236:	00db      	lsls	r3, r3, #3
 801f238:	4413      	add	r3, r2
 801f23a:	685b      	ldr	r3, [r3, #4]
 801f23c:	4798      	blx	r3
		return 0;
 801f23e:	2300      	movs	r3, #0
 801f240:	e009      	b.n	801f256 <HTTP_Run+0x36>
	}
	else if(http_state == HTTP_DONE){
 801f242:	4b06      	ldr	r3, [pc, #24]	; (801f25c <HTTP_Run+0x3c>)
 801f244:	781b      	ldrb	r3, [r3, #0]
 801f246:	2b0a      	cmp	r3, #10
 801f248:	d104      	bne.n	801f254 <HTTP_Run+0x34>
		LOG("Get into HTTP DONE");
 801f24a:	4806      	ldr	r0, [pc, #24]	; (801f264 <HTTP_Run+0x44>)
 801f24c:	f7ff fed6 	bl	801effc <UART_DEBUG_Transmit>
		return 1;
 801f250:	2301      	movs	r3, #1
 801f252:	e000      	b.n	801f256 <HTTP_Run+0x36>
	}
	else{
		//HTTP Error
		return 2;
 801f254:	2302      	movs	r3, #2
	}
}
 801f256:	4618      	mov	r0, r3
 801f258:	bd80      	pop	{r7, pc}
 801f25a:	bf00      	nop
 801f25c:	2000019b 	.word	0x2000019b
 801f260:	20000084 	.word	0x20000084
 801f264:	08024f40 	.word	0x08024f40

0801f268 <HTTP_Init>:

/**
 * HTTP_Init()
 * @brief This is function for initiating Http service
 */
void HTTP_Init(){
 801f268:	b580      	push	{r7, lr}
 801f26a:	af00      	add	r7, sp, #0
	content_length = 0;
 801f26c:	4b0b      	ldr	r3, [pc, #44]	; (801f29c <HTTP_Init+0x34>)
 801f26e:	2200      	movs	r2, #0
 801f270:	601a      	str	r2, [r3, #0]
	Clear_Reiceive_Buffer();
 801f272:	f7ff ff49 	bl	801f108 <Clear_Reiceive_Buffer>
	if(default_atcommand){
 801f276:	4b0a      	ldr	r3, [pc, #40]	; (801f2a0 <HTTP_Init+0x38>)
 801f278:	781b      	ldrb	r3, [r3, #0]
 801f27a:	2b00      	cmp	r3, #0
 801f27c:	d003      	beq.n	801f286 <HTTP_Init+0x1e>
		sprintf(http_at_command,"AT+HTTPINIT\r\n");
 801f27e:	4909      	ldr	r1, [pc, #36]	; (801f2a4 <HTTP_Init+0x3c>)
 801f280:	4809      	ldr	r0, [pc, #36]	; (801f2a8 <HTTP_Init+0x40>)
 801f282:	f005 f8a3 	bl	80243cc <siprintf>
	}
	UART_SIM7600_Transmit((uint8_t *)http_at_command);
 801f286:	4808      	ldr	r0, [pc, #32]	; (801f2a8 <HTTP_Init+0x40>)
 801f288:	f7ff fe1e 	bl	801eec8 <UART_SIM7600_Transmit>
	Clear_Http_Command();
 801f28c:	f000 ff92 	bl	80201b4 <Clear_Http_Command>
	http_state = HTTP_WAIT_FOR_INIT;
 801f290:	4b06      	ldr	r3, [pc, #24]	; (801f2ac <HTTP_Init+0x44>)
 801f292:	2201      	movs	r2, #1
 801f294:	701a      	strb	r2, [r3, #0]
}
 801f296:	bf00      	nop
 801f298:	bd80      	pop	{r7, pc}
 801f29a:	bf00      	nop
 801f29c:	20000194 	.word	0x20000194
 801f2a0:	2000007a 	.word	0x2000007a
 801f2a4:	08024f54 	.word	0x08024f54
 801f2a8:	20003550 	.word	0x20003550
 801f2ac:	2000019b 	.word	0x2000019b

0801f2b0 <HTTP_Wait_For_Init>:

/**
 * HTTP_Wait_For_Init()
 * @brief This is function for waiting respond from initiating Http service
 */
void HTTP_Wait_For_Init(){
 801f2b0:	b580      	push	{r7, lr}
 801f2b2:	af00      	add	r7, sp, #0
//	Wait_For_Respone(AT_OK);
	switch (Get_AT_Result()){
 801f2b4:	f001 f944 	bl	8020540 <Get_AT_Result>
 801f2b8:	4603      	mov	r3, r0
 801f2ba:	2b00      	cmp	r3, #0
 801f2bc:	d002      	beq.n	801f2c4 <HTTP_Wait_For_Init+0x14>
 801f2be:	2b01      	cmp	r3, #1
 801f2c0:	d006      	beq.n	801f2d0 <HTTP_Wait_For_Init+0x20>
		case AT_ERROR:
			Clear_AT_Result();
			http_state=HTTP_MAX_STATE;
			break;
		default:
			break;
 801f2c2:	e00b      	b.n	801f2dc <HTTP_Wait_For_Init+0x2c>
			Clear_AT_Result();
 801f2c4:	f001 f946 	bl	8020554 <Clear_AT_Result>
			http_state=HTTP_PARA;
 801f2c8:	4b05      	ldr	r3, [pc, #20]	; (801f2e0 <HTTP_Wait_For_Init+0x30>)
 801f2ca:	2202      	movs	r2, #2
 801f2cc:	701a      	strb	r2, [r3, #0]
			break;
 801f2ce:	e005      	b.n	801f2dc <HTTP_Wait_For_Init+0x2c>
			Clear_AT_Result();
 801f2d0:	f001 f940 	bl	8020554 <Clear_AT_Result>
			http_state=HTTP_MAX_STATE;
 801f2d4:	4b02      	ldr	r3, [pc, #8]	; (801f2e0 <HTTP_Wait_For_Init+0x30>)
 801f2d6:	220b      	movs	r2, #11
 801f2d8:	701a      	strb	r2, [r3, #0]
			break;
 801f2da:	bf00      	nop
	}
}
 801f2dc:	bf00      	nop
 801f2de:	bd80      	pop	{r7, pc}
 801f2e0:	2000019b 	.word	0x2000019b

0801f2e4 <HTTP_Para>:

/**
 * HTTP_Para()
 * @brief This is function for passing parameter to HTTP Request
 */
void HTTP_Para(){
 801f2e4:	b580      	push	{r7, lr}
 801f2e6:	af00      	add	r7, sp, #0
	if (default_atcommand) {
 801f2e8:	4b0d      	ldr	r3, [pc, #52]	; (801f320 <HTTP_Para+0x3c>)
 801f2ea:	781b      	ldrb	r3, [r3, #0]
 801f2ec:	2b00      	cmp	r3, #0
 801f2ee:	d00d      	beq.n	801f30c <HTTP_Para+0x28>
		if(fota_check_version){
 801f2f0:	4b0c      	ldr	r3, [pc, #48]	; (801f324 <HTTP_Para+0x40>)
 801f2f2:	781b      	ldrb	r3, [r3, #0]
 801f2f4:	2b00      	cmp	r3, #0
 801f2f6:	d004      	beq.n	801f302 <HTTP_Para+0x1e>
			sprintf(http_at_command,"AT+HTTPPARA=\"URL\",\"http://ota.chipfc.com/ebox_firmware/version.txt\"\r\n");
 801f2f8:	490b      	ldr	r1, [pc, #44]	; (801f328 <HTTP_Para+0x44>)
 801f2fa:	480c      	ldr	r0, [pc, #48]	; (801f32c <HTTP_Para+0x48>)
 801f2fc:	f005 f866 	bl	80243cc <siprintf>
 801f300:	e004      	b.n	801f30c <HTTP_Para+0x28>
		}
		else{
			sprintf(http_at_command,"AT+HTTPPARA=\"URL\",\"http://ota.chipfc.com/ebox_firmware/%s/eBoxK2.hex\"\r\n",version);
 801f302:	4a0b      	ldr	r2, [pc, #44]	; (801f330 <HTTP_Para+0x4c>)
 801f304:	490b      	ldr	r1, [pc, #44]	; (801f334 <HTTP_Para+0x50>)
 801f306:	4809      	ldr	r0, [pc, #36]	; (801f32c <HTTP_Para+0x48>)
 801f308:	f005 f860 	bl	80243cc <siprintf>
		}
	}
	UART_SIM7600_Transmit((uint8_t*)http_at_command);
 801f30c:	4807      	ldr	r0, [pc, #28]	; (801f32c <HTTP_Para+0x48>)
 801f30e:	f7ff fddb 	bl	801eec8 <UART_SIM7600_Transmit>
	Clear_Http_Command();
 801f312:	f000 ff4f 	bl	80201b4 <Clear_Http_Command>
	http_state = HTTP_WAIT_FOR_PARA;
 801f316:	4b08      	ldr	r3, [pc, #32]	; (801f338 <HTTP_Para+0x54>)
 801f318:	2203      	movs	r2, #3
 801f31a:	701a      	strb	r2, [r3, #0]
}
 801f31c:	bf00      	nop
 801f31e:	bd80      	pop	{r7, pc}
 801f320:	2000007a 	.word	0x2000007a
 801f324:	2000007b 	.word	0x2000007b
 801f328:	08024f64 	.word	0x08024f64
 801f32c:	20003550 	.word	0x20003550
 801f330:	2000252c 	.word	0x2000252c
 801f334:	08024fac 	.word	0x08024fac
 801f338:	2000019b 	.word	0x2000019b

0801f33c <HTTP_Wait_For_Para>:
/**
 * HTTP_Wait_For_Para()
 * @brief This is function for waiting respone from  HTTP_PARA state
 * If AT_Result is AT_OK so switch to HTTP_ACTION else it's AT_ERROR so switch to HTTP_MAX_STATE
 */
void HTTP_Wait_For_Para(){
 801f33c:	b580      	push	{r7, lr}
 801f33e:	af00      	add	r7, sp, #0
//	Wait_For_Respone(AT_OK);
	switch (Get_AT_Result()){
 801f340:	f001 f8fe 	bl	8020540 <Get_AT_Result>
 801f344:	4603      	mov	r3, r0
 801f346:	2b00      	cmp	r3, #0
 801f348:	d002      	beq.n	801f350 <HTTP_Wait_For_Para+0x14>
 801f34a:	2b01      	cmp	r3, #1
 801f34c:	d006      	beq.n	801f35c <HTTP_Wait_For_Para+0x20>
		case AT_ERROR:
			Clear_AT_Result();
			http_state=HTTP_MAX_STATE;
			break;
		default:
			break;
 801f34e:	e00b      	b.n	801f368 <HTTP_Wait_For_Para+0x2c>
			Clear_AT_Result();
 801f350:	f001 f900 	bl	8020554 <Clear_AT_Result>
			http_state=HTTP_ACTION;
 801f354:	4b05      	ldr	r3, [pc, #20]	; (801f36c <HTTP_Wait_For_Para+0x30>)
 801f356:	2204      	movs	r2, #4
 801f358:	701a      	strb	r2, [r3, #0]
			break;
 801f35a:	e005      	b.n	801f368 <HTTP_Wait_For_Para+0x2c>
			Clear_AT_Result();
 801f35c:	f001 f8fa 	bl	8020554 <Clear_AT_Result>
			http_state=HTTP_MAX_STATE;
 801f360:	4b02      	ldr	r3, [pc, #8]	; (801f36c <HTTP_Wait_For_Para+0x30>)
 801f362:	220b      	movs	r2, #11
 801f364:	701a      	strb	r2, [r3, #0]
			break;
 801f366:	bf00      	nop
	}
}
 801f368:	bf00      	nop
 801f36a:	bd80      	pop	{r7, pc}
 801f36c:	2000019b 	.word	0x2000019b

0801f370 <HTTP_Action>:
/**
 * HTTP_Action()
 * @brief This is function for create request with method : GET,POST,PUT
 * Passing 0 :GET ,1:POST ,...
 */
void HTTP_Action(){
 801f370:	b580      	push	{r7, lr}
 801f372:	af00      	add	r7, sp, #0
//	Clear_Reiceive_Buffer();
	if (default_atcommand) {
 801f374:	4b0c      	ldr	r3, [pc, #48]	; (801f3a8 <HTTP_Action+0x38>)
 801f376:	781b      	ldrb	r3, [r3, #0]
 801f378:	2b00      	cmp	r3, #0
 801f37a:	d003      	beq.n	801f384 <HTTP_Action+0x14>
		sprintf(http_at_command,"AT+HTTPACTION=0\r\n");
 801f37c:	490b      	ldr	r1, [pc, #44]	; (801f3ac <HTTP_Action+0x3c>)
 801f37e:	480c      	ldr	r0, [pc, #48]	; (801f3b0 <HTTP_Action+0x40>)
 801f380:	f005 f824 	bl	80243cc <siprintf>
	}
	UART_SIM7600_Transmit((uint8_t*)http_at_command);
 801f384:	480a      	ldr	r0, [pc, #40]	; (801f3b0 <HTTP_Action+0x40>)
 801f386:	f7ff fd9f 	bl	801eec8 <UART_SIM7600_Transmit>
	Clear_Http_Command();
 801f38a:	f000 ff13 	bl	80201b4 <Clear_Http_Command>
	Clear_Http_Timeout_Flag();
 801f38e:	f000 f9dd 	bl	801f74c <Clear_Http_Timeout_Flag>
	SCH_Add_Task(Set_Http_Timeout_Flag, ACTION_TIMEOUT, 0);
 801f392:	2200      	movs	r2, #0
 801f394:	21c8      	movs	r1, #200	; 0xc8
 801f396:	4807      	ldr	r0, [pc, #28]	; (801f3b4 <HTTP_Action+0x44>)
 801f398:	f001 f928 	bl	80205ec <SCH_Add_Task>
	http_state = HTTP_WAIT_FOR_ACTION;
 801f39c:	4b06      	ldr	r3, [pc, #24]	; (801f3b8 <HTTP_Action+0x48>)
 801f39e:	2205      	movs	r2, #5
 801f3a0:	701a      	strb	r2, [r3, #0]
}
 801f3a2:	bf00      	nop
 801f3a4:	bd80      	pop	{r7, pc}
 801f3a6:	bf00      	nop
 801f3a8:	2000007a 	.word	0x2000007a
 801f3ac:	08024ff4 	.word	0x08024ff4
 801f3b0:	20003550 	.word	0x20003550
 801f3b4:	0801f735 	.word	0x0801f735
 801f3b8:	2000019b 	.word	0x2000019b

0801f3bc <HTTP_Wait_For_Action>:
 * HTTP_Wait_For_Action()
 * @brief This is function for waiting HTTP_ACTION respone
 * If AT_Result is AT_OK so switch to HTTP_READ to read HTTP Respone body
 * else AT_ERROR so switch to HTTP_MAX_STATE to reset Simcom7600
 */
void HTTP_Wait_For_Action(){
 801f3bc:	b580      	push	{r7, lr}
 801f3be:	af00      	add	r7, sp, #0
	if(is_Http_TimeOutFlag()){
 801f3c0:	f000 f9ae 	bl	801f720 <is_Http_TimeOutFlag>
 801f3c4:	4603      	mov	r3, r0
 801f3c6:	2b00      	cmp	r3, #0
 801f3c8:	d035      	beq.n	801f436 <HTTP_Wait_For_Action+0x7a>
//		Wait_For_Respone(AT_OK);
		switch (Get_AT_Result()){
 801f3ca:	f001 f8b9 	bl	8020540 <Get_AT_Result>
 801f3ce:	4603      	mov	r3, r0
 801f3d0:	2b05      	cmp	r3, #5
 801f3d2:	d009      	beq.n	801f3e8 <HTTP_Wait_For_Action+0x2c>
 801f3d4:	2b05      	cmp	r3, #5
 801f3d6:	dc30      	bgt.n	801f43a <HTTP_Wait_For_Action+0x7e>
 801f3d8:	2b00      	cmp	r3, #0
 801f3da:	d002      	beq.n	801f3e2 <HTTP_Wait_For_Action+0x26>
 801f3dc:	2b01      	cmp	r3, #1
 801f3de:	d024      	beq.n	801f42a <HTTP_Wait_For_Action+0x6e>
			case AT_ERROR:
				Clear_AT_Result();
				http_state = HTTP_MAX_STATE;
				break;
			default:
				break;
 801f3e0:	e02b      	b.n	801f43a <HTTP_Wait_For_Action+0x7e>
				Clear_AT_Result();
 801f3e2:	f001 f8b7 	bl	8020554 <Clear_AT_Result>
				break;
 801f3e6:	e02b      	b.n	801f440 <HTTP_Wait_For_Action+0x84>
				if(HTTP_Get_Content_Length()){
 801f3e8:	f000 fe9a 	bl	8020120 <HTTP_Get_Content_Length>
 801f3ec:	4603      	mov	r3, r0
 801f3ee:	2b00      	cmp	r3, #0
 801f3f0:	d025      	beq.n	801f43e <HTTP_Wait_For_Action+0x82>
					http_response_remain = HTTP_Return_Content_Length();
 801f3f2:	f000 feeb 	bl	80201cc <HTTP_Return_Content_Length>
 801f3f6:	4603      	mov	r3, r0
 801f3f8:	4a12      	ldr	r2, [pc, #72]	; (801f444 <HTTP_Wait_For_Action+0x88>)
 801f3fa:	6013      	str	r3, [r2, #0]
					firmware_size = http_response_remain;
 801f3fc:	4b11      	ldr	r3, [pc, #68]	; (801f444 <HTTP_Wait_For_Action+0x88>)
 801f3fe:	681b      	ldr	r3, [r3, #0]
 801f400:	4a11      	ldr	r2, [pc, #68]	; (801f448 <HTTP_Wait_For_Action+0x8c>)
 801f402:	6013      	str	r3, [r2, #0]
					content_length = 0;
 801f404:	4b11      	ldr	r3, [pc, #68]	; (801f44c <HTTP_Wait_For_Action+0x90>)
 801f406:	2200      	movs	r2, #0
 801f408:	601a      	str	r2, [r3, #0]
					sprintf(logMsg,"\r\n%d\r\n",http_response_remain);
 801f40a:	4b0e      	ldr	r3, [pc, #56]	; (801f444 <HTTP_Wait_For_Action+0x88>)
 801f40c:	681b      	ldr	r3, [r3, #0]
 801f40e:	461a      	mov	r2, r3
 801f410:	490f      	ldr	r1, [pc, #60]	; (801f450 <HTTP_Wait_For_Action+0x94>)
 801f412:	4810      	ldr	r0, [pc, #64]	; (801f454 <HTTP_Wait_For_Action+0x98>)
 801f414:	f004 ffda 	bl	80243cc <siprintf>
					LOG(logMsg);
 801f418:	480e      	ldr	r0, [pc, #56]	; (801f454 <HTTP_Wait_For_Action+0x98>)
 801f41a:	f7ff fdef 	bl	801effc <UART_DEBUG_Transmit>
					Clear_AT_Result();
 801f41e:	f001 f899 	bl	8020554 <Clear_AT_Result>
					http_state = HTTP_READ;
 801f422:	4b0d      	ldr	r3, [pc, #52]	; (801f458 <HTTP_Wait_For_Action+0x9c>)
 801f424:	2206      	movs	r2, #6
 801f426:	701a      	strb	r2, [r3, #0]
				break;
 801f428:	e009      	b.n	801f43e <HTTP_Wait_For_Action+0x82>
				Clear_AT_Result();
 801f42a:	f001 f893 	bl	8020554 <Clear_AT_Result>
				http_state = HTTP_MAX_STATE;
 801f42e:	4b0a      	ldr	r3, [pc, #40]	; (801f458 <HTTP_Wait_For_Action+0x9c>)
 801f430:	220b      	movs	r2, #11
 801f432:	701a      	strb	r2, [r3, #0]
				break;
 801f434:	e004      	b.n	801f440 <HTTP_Wait_For_Action+0x84>
		}
	}
 801f436:	bf00      	nop
 801f438:	e002      	b.n	801f440 <HTTP_Wait_For_Action+0x84>
				break;
 801f43a:	bf00      	nop
 801f43c:	e000      	b.n	801f440 <HTTP_Wait_For_Action+0x84>
				break;
 801f43e:	bf00      	nop
}
 801f440:	bf00      	nop
 801f442:	bd80      	pop	{r7, pc}
 801f444:	200001a0 	.word	0x200001a0
 801f448:	200001ac 	.word	0x200001ac
 801f44c:	20000194 	.word	0x20000194
 801f450:	08025008 	.word	0x08025008
 801f454:	20003f7c 	.word	0x20003f7c
 801f458:	2000019b 	.word	0x2000019b

0801f45c <HTTP_Read>:

/**
 * HTTP_Read()
 * @brief This is function for read HTTP respone body, passing for AT number of read data. Default is MAX_HTTP_BODY = 400
 */
void HTTP_Read(){
 801f45c:	b580      	push	{r7, lr}
 801f45e:	b082      	sub	sp, #8
 801f460:	af00      	add	r7, sp, #0
	uint32_t read_size;
	if(fota_check_version){
 801f462:	4b4a      	ldr	r3, [pc, #296]	; (801f58c <HTTP_Read+0x130>)
 801f464:	781b      	ldrb	r3, [r3, #0]
 801f466:	2b00      	cmp	r3, #0
 801f468:	d003      	beq.n	801f472 <HTTP_Read+0x16>
		read_size = http_response_remain;
 801f46a:	4b49      	ldr	r3, [pc, #292]	; (801f590 <HTTP_Read+0x134>)
 801f46c:	681b      	ldr	r3, [r3, #0]
 801f46e:	607b      	str	r3, [r7, #4]
 801f470:	e059      	b.n	801f526 <HTTP_Read+0xca>
	}
	else{
		static uint8_t num_show_lcd = 0;
		if(http_response_remain == 0){
 801f472:	4b47      	ldr	r3, [pc, #284]	; (801f590 <HTTP_Read+0x134>)
 801f474:	681b      	ldr	r3, [r3, #0]
 801f476:	2b00      	cmp	r3, #0
 801f478:	d10b      	bne.n	801f492 <HTTP_Read+0x36>
			sprintf(logMsg,"Complete 100%");
 801f47a:	4946      	ldr	r1, [pc, #280]	; (801f594 <HTTP_Read+0x138>)
 801f47c:	4846      	ldr	r0, [pc, #280]	; (801f598 <HTTP_Read+0x13c>)
 801f47e:	f004 ffa5 	bl	80243cc <siprintf>
			Lcd_Clear_Display();
 801f482:	f7ff f909 	bl	801e698 <Lcd_Clear_Display>
			Lcd_Show_String(logMsg, 0, 0);
 801f486:	2200      	movs	r2, #0
 801f488:	2100      	movs	r1, #0
 801f48a:	4843      	ldr	r0, [pc, #268]	; (801f598 <HTTP_Read+0x13c>)
 801f48c:	f7ff f91c 	bl	801e6c8 <Lcd_Show_String>
 801f490:	e02b      	b.n	801f4ea <HTTP_Read+0x8e>
		}
		else if((firmware_size - http_response_remain) > 10240 * num_show_lcd){
 801f492:	4b42      	ldr	r3, [pc, #264]	; (801f59c <HTTP_Read+0x140>)
 801f494:	681a      	ldr	r2, [r3, #0]
 801f496:	4b3e      	ldr	r3, [pc, #248]	; (801f590 <HTTP_Read+0x134>)
 801f498:	681b      	ldr	r3, [r3, #0]
 801f49a:	1ad2      	subs	r2, r2, r3
 801f49c:	4b40      	ldr	r3, [pc, #256]	; (801f5a0 <HTTP_Read+0x144>)
 801f49e:	781b      	ldrb	r3, [r3, #0]
 801f4a0:	4619      	mov	r1, r3
 801f4a2:	460b      	mov	r3, r1
 801f4a4:	009b      	lsls	r3, r3, #2
 801f4a6:	440b      	add	r3, r1
 801f4a8:	02db      	lsls	r3, r3, #11
 801f4aa:	429a      	cmp	r2, r3
 801f4ac:	d91d      	bls.n	801f4ea <HTTP_Read+0x8e>
			sprintf(logMsg,"Complete %ld%",(firmware_size- http_response_remain) * 100 / firmware_size);
 801f4ae:	4b3b      	ldr	r3, [pc, #236]	; (801f59c <HTTP_Read+0x140>)
 801f4b0:	681a      	ldr	r2, [r3, #0]
 801f4b2:	4b37      	ldr	r3, [pc, #220]	; (801f590 <HTTP_Read+0x134>)
 801f4b4:	681b      	ldr	r3, [r3, #0]
 801f4b6:	1ad3      	subs	r3, r2, r3
 801f4b8:	2264      	movs	r2, #100	; 0x64
 801f4ba:	fb02 f203 	mul.w	r2, r2, r3
 801f4be:	4b37      	ldr	r3, [pc, #220]	; (801f59c <HTTP_Read+0x140>)
 801f4c0:	681b      	ldr	r3, [r3, #0]
 801f4c2:	fbb2 f3f3 	udiv	r3, r2, r3
 801f4c6:	461a      	mov	r2, r3
 801f4c8:	4936      	ldr	r1, [pc, #216]	; (801f5a4 <HTTP_Read+0x148>)
 801f4ca:	4833      	ldr	r0, [pc, #204]	; (801f598 <HTTP_Read+0x13c>)
 801f4cc:	f004 ff7e 	bl	80243cc <siprintf>
			Lcd_Clear_Display();
 801f4d0:	f7ff f8e2 	bl	801e698 <Lcd_Clear_Display>
			Lcd_Show_String(logMsg, 0, 0);
 801f4d4:	2200      	movs	r2, #0
 801f4d6:	2100      	movs	r1, #0
 801f4d8:	482f      	ldr	r0, [pc, #188]	; (801f598 <HTTP_Read+0x13c>)
 801f4da:	f7ff f8f5 	bl	801e6c8 <Lcd_Show_String>
			num_show_lcd ++;
 801f4de:	4b30      	ldr	r3, [pc, #192]	; (801f5a0 <HTTP_Read+0x144>)
 801f4e0:	781b      	ldrb	r3, [r3, #0]
 801f4e2:	3301      	adds	r3, #1
 801f4e4:	b2da      	uxtb	r2, r3
 801f4e6:	4b2e      	ldr	r3, [pc, #184]	; (801f5a0 <HTTP_Read+0x144>)
 801f4e8:	701a      	strb	r2, [r3, #0]
		}
		if(http_response_remain > (FIRMWARE_READ_SIZE_PER_TIME)){
 801f4ea:	4b29      	ldr	r3, [pc, #164]	; (801f590 <HTTP_Read+0x134>)
 801f4ec:	681b      	ldr	r3, [r3, #0]
 801f4ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801f4f2:	d909      	bls.n	801f508 <HTTP_Read+0xac>
			read_size = FIRMWARE_READ_SIZE_PER_TIME;
 801f4f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801f4f8:	607b      	str	r3, [r7, #4]
			http_response_remain = http_response_remain -  (FIRMWARE_READ_SIZE_PER_TIME);
 801f4fa:	4b25      	ldr	r3, [pc, #148]	; (801f590 <HTTP_Read+0x134>)
 801f4fc:	681b      	ldr	r3, [r3, #0]
 801f4fe:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801f502:	4a23      	ldr	r2, [pc, #140]	; (801f590 <HTTP_Read+0x134>)
 801f504:	6013      	str	r3, [r2, #0]
 801f506:	e00e      	b.n	801f526 <HTTP_Read+0xca>
		}
		else if (http_response_remain > 0 && http_response_remain < (FIRMWARE_READ_SIZE_PER_TIME)){
 801f508:	4b21      	ldr	r3, [pc, #132]	; (801f590 <HTTP_Read+0x134>)
 801f50a:	681b      	ldr	r3, [r3, #0]
 801f50c:	2b00      	cmp	r3, #0
 801f50e:	d00a      	beq.n	801f526 <HTTP_Read+0xca>
 801f510:	4b1f      	ldr	r3, [pc, #124]	; (801f590 <HTTP_Read+0x134>)
 801f512:	681b      	ldr	r3, [r3, #0]
 801f514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801f518:	d205      	bcs.n	801f526 <HTTP_Read+0xca>
			read_size = http_response_remain;
 801f51a:	4b1d      	ldr	r3, [pc, #116]	; (801f590 <HTTP_Read+0x134>)
 801f51c:	681b      	ldr	r3, [r3, #0]
 801f51e:	607b      	str	r3, [r7, #4]
			http_response_remain = 0;
 801f520:	4b1b      	ldr	r3, [pc, #108]	; (801f590 <HTTP_Read+0x134>)
 801f522:	2200      	movs	r2, #0
 801f524:	601a      	str	r2, [r3, #0]
		}
	}
	if (default_atcommand) {
 801f526:	4b20      	ldr	r3, [pc, #128]	; (801f5a8 <HTTP_Read+0x14c>)
 801f528:	781b      	ldrb	r3, [r3, #0]
 801f52a:	2b00      	cmp	r3, #0
 801f52c:	d004      	beq.n	801f538 <HTTP_Read+0xdc>
		sprintf(http_at_command,"AT+HTTPREAD=0,%d\r\n",read_size);
 801f52e:	687a      	ldr	r2, [r7, #4]
 801f530:	491e      	ldr	r1, [pc, #120]	; (801f5ac <HTTP_Read+0x150>)
 801f532:	481f      	ldr	r0, [pc, #124]	; (801f5b0 <HTTP_Read+0x154>)
 801f534:	f004 ff4a 	bl	80243cc <siprintf>
	}

	sprintf(logMsg,"http_response_remain: %ld\r\n",http_response_remain);
 801f538:	4b15      	ldr	r3, [pc, #84]	; (801f590 <HTTP_Read+0x134>)
 801f53a:	681b      	ldr	r3, [r3, #0]
 801f53c:	461a      	mov	r2, r3
 801f53e:	491d      	ldr	r1, [pc, #116]	; (801f5b4 <HTTP_Read+0x158>)
 801f540:	4815      	ldr	r0, [pc, #84]	; (801f598 <HTTP_Read+0x13c>)
 801f542:	f004 ff43 	bl	80243cc <siprintf>
	LOG(logMsg);
 801f546:	4814      	ldr	r0, [pc, #80]	; (801f598 <HTTP_Read+0x13c>)
 801f548:	f7ff fd58 	bl	801effc <UART_DEBUG_Transmit>
	sprintf(logMsg,"firmware_index: %ld\r\n",firmware_index);
 801f54c:	4b1a      	ldr	r3, [pc, #104]	; (801f5b8 <HTTP_Read+0x15c>)
 801f54e:	881b      	ldrh	r3, [r3, #0]
 801f550:	461a      	mov	r2, r3
 801f552:	491a      	ldr	r1, [pc, #104]	; (801f5bc <HTTP_Read+0x160>)
 801f554:	4810      	ldr	r0, [pc, #64]	; (801f598 <HTTP_Read+0x13c>)
 801f556:	f004 ff39 	bl	80243cc <siprintf>
	LOG(logMsg);
 801f55a:	480f      	ldr	r0, [pc, #60]	; (801f598 <HTTP_Read+0x13c>)
 801f55c:	f7ff fd4e 	bl	801effc <UART_DEBUG_Transmit>
	UART_SIM7600_Transmit((uint8_t *)http_at_command);
 801f560:	4813      	ldr	r0, [pc, #76]	; (801f5b0 <HTTP_Read+0x154>)
 801f562:	f7ff fcb1 	bl	801eec8 <UART_SIM7600_Transmit>
	Clear_Http_Timeout_Flag();
 801f566:	f000 f8f1 	bl	801f74c <Clear_Http_Timeout_Flag>
	SCH_Add_Task(Set_Http_Timeout_Flag, 100, 0);
 801f56a:	2200      	movs	r2, #0
 801f56c:	2164      	movs	r1, #100	; 0x64
 801f56e:	4814      	ldr	r0, [pc, #80]	; (801f5c0 <HTTP_Read+0x164>)
 801f570:	f001 f83c 	bl	80205ec <SCH_Add_Task>
	Clear_Http_Command();
 801f574:	f000 fe1e 	bl	80201b4 <Clear_Http_Command>
	HAL_Delay(100);
 801f578:	2064      	movs	r0, #100	; 0x64
 801f57a:	f001 febb 	bl	80212f4 <HAL_Delay>
	http_state = HTTP_WAIT_FOR_READ;
 801f57e:	4b11      	ldr	r3, [pc, #68]	; (801f5c4 <HTTP_Read+0x168>)
 801f580:	2207      	movs	r2, #7
 801f582:	701a      	strb	r2, [r3, #0]
}
 801f584:	bf00      	nop
 801f586:	3708      	adds	r7, #8
 801f588:	46bd      	mov	sp, r7
 801f58a:	bd80      	pop	{r7, pc}
 801f58c:	2000007b 	.word	0x2000007b
 801f590:	200001a0 	.word	0x200001a0
 801f594:	08025010 	.word	0x08025010
 801f598:	20003f7c 	.word	0x20003f7c
 801f59c:	200001ac 	.word	0x200001ac
 801f5a0:	200001ba 	.word	0x200001ba
 801f5a4:	08025020 	.word	0x08025020
 801f5a8:	2000007a 	.word	0x2000007a
 801f5ac:	08025030 	.word	0x08025030
 801f5b0:	20003550 	.word	0x20003550
 801f5b4:	08025044 	.word	0x08025044
 801f5b8:	200001aa 	.word	0x200001aa
 801f5bc:	08025060 	.word	0x08025060
 801f5c0:	0801f735 	.word	0x0801f735
 801f5c4:	2000019b 	.word	0x2000019b

0801f5c8 <HTTP_Wait_For_Read>:
 * else if AT_Result = AT_NOT_FOUND switch to HTTP_PARA every timeout
 * else if AT_Result = AT_ERROR switch to HTTP_MAX_STATE to reset Simcom7600
 */
char log[50];
uint32_t firmware_index_end;
void HTTP_Wait_For_Read(){
 801f5c8:	b580      	push	{r7, lr}
 801f5ca:	b082      	sub	sp, #8
 801f5cc:	af00      	add	r7, sp, #0
	if(fota_check_version){
 801f5ce:	4b2f      	ldr	r3, [pc, #188]	; (801f68c <HTTP_Wait_For_Read+0xc4>)
 801f5d0:	781b      	ldrb	r3, [r3, #0]
 801f5d2:	2b00      	cmp	r3, #0
 801f5d4:	d014      	beq.n	801f600 <HTTP_Wait_For_Read+0x38>
		FlagStatus flag_ret;
		switch (Get_AT_Result()) {
 801f5d6:	f000 ffb3 	bl	8020540 <Get_AT_Result>
 801f5da:	4603      	mov	r3, r0
 801f5dc:	2b00      	cmp	r3, #0
 801f5de:	d14b      	bne.n	801f678 <HTTP_Wait_For_Read+0xb0>
			case AT_OK:
				flag_ret = HTTP_Firmware_Version();
 801f5e0:	f000 f8c0 	bl	801f764 <HTTP_Firmware_Version>
 801f5e4:	4603      	mov	r3, r0
 801f5e6:	71bb      	strb	r3, [r7, #6]
				if(flag_ret){
 801f5e8:	79bb      	ldrb	r3, [r7, #6]
 801f5ea:	2b00      	cmp	r3, #0
 801f5ec:	d046      	beq.n	801f67c <HTTP_Wait_For_Read+0xb4>
					fota_check_version = RESET;
 801f5ee:	4b27      	ldr	r3, [pc, #156]	; (801f68c <HTTP_Wait_For_Read+0xc4>)
 801f5f0:	2200      	movs	r2, #0
 801f5f2:	701a      	strb	r2, [r3, #0]
					Clear_AT_Result();
 801f5f4:	f000 ffae 	bl	8020554 <Clear_AT_Result>
					http_state = HTTP_PARA;
 801f5f8:	4b25      	ldr	r3, [pc, #148]	; (801f690 <HTTP_Wait_For_Read+0xc8>)
 801f5fa:	2202      	movs	r2, #2
 801f5fc:	701a      	strb	r2, [r3, #0]
					return;
 801f5fe:	e041      	b.n	801f684 <HTTP_Wait_For_Read+0xbc>
				break;
		}
	}
	else{
		Firmware_Data_State firmware_state;
		switch (Get_AT_Result()) {
 801f600:	f000 ff9e 	bl	8020540 <Get_AT_Result>
 801f604:	4603      	mov	r3, r0
 801f606:	2b00      	cmp	r3, #0
 801f608:	d13a      	bne.n	801f680 <HTTP_Wait_For_Read+0xb8>
			case AT_OK:
				firmware_state = HTTP_Firmware_Data();
 801f60a:	f000 f98b 	bl	801f924 <HTTP_Firmware_Data>
 801f60e:	4603      	mov	r3, r0
 801f610:	71fb      	strb	r3, [r7, #7]
				switch (firmware_state) {
 801f612:	79fb      	ldrb	r3, [r7, #7]
 801f614:	2b03      	cmp	r3, #3
 801f616:	d82d      	bhi.n	801f674 <HTTP_Wait_For_Read+0xac>
 801f618:	a201      	add	r2, pc, #4	; (adr r2, 801f620 <HTTP_Wait_For_Read+0x58>)
 801f61a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f61e:	bf00      	nop
 801f620:	0801f631 	.word	0x0801f631
 801f624:	0801f675 	.word	0x0801f675
 801f628:	0801f651 	.word	0x0801f651
 801f62c:	0801f663 	.word	0x0801f663
					case DONE:
						if(http_response_remain == 0){
 801f630:	4b18      	ldr	r3, [pc, #96]	; (801f694 <HTTP_Wait_For_Read+0xcc>)
 801f632:	681b      	ldr	r3, [r3, #0]
 801f634:	2b00      	cmp	r3, #0
 801f636:	d105      	bne.n	801f644 <HTTP_Wait_For_Read+0x7c>
							LOG("\r\nJump To Current Firmware\r\n");
 801f638:	4817      	ldr	r0, [pc, #92]	; (801f698 <HTTP_Wait_For_Read+0xd0>)
 801f63a:	f7ff fcdf 	bl	801effc <UART_DEBUG_Transmit>
							Jump_To_Current_Firmware();
 801f63e:	f001 fa5d 	bl	8020afc <Jump_To_Current_Firmware>
						}
						else{
							Clear_AT_Result();
							http_state = HTTP_READ;
						}
						break;
 801f642:	e018      	b.n	801f676 <HTTP_Wait_For_Read+0xae>
							Clear_AT_Result();
 801f644:	f000 ff86 	bl	8020554 <Clear_AT_Result>
							http_state = HTTP_READ;
 801f648:	4b11      	ldr	r3, [pc, #68]	; (801f690 <HTTP_Wait_For_Read+0xc8>)
 801f64a:	2206      	movs	r2, #6
 801f64c:	701a      	strb	r2, [r3, #0]
						break;
 801f64e:	e012      	b.n	801f676 <HTTP_Wait_For_Read+0xae>
					case PROCESSING:
						/*Continuous Firmware Process*/
						break;
					case ERR_CHECKSUM:
						LOG("\r\nChecksum Error\r\n");
 801f650:	4812      	ldr	r0, [pc, #72]	; (801f69c <HTTP_Wait_For_Read+0xd4>)
 801f652:	f7ff fcd3 	bl	801effc <UART_DEBUG_Transmit>
						LOG("\r\nJump To Factory Firmware\r\n");
 801f656:	4812      	ldr	r0, [pc, #72]	; (801f6a0 <HTTP_Wait_For_Read+0xd8>)
 801f658:	f7ff fcd0 	bl	801effc <UART_DEBUG_Transmit>
						Jump_To_Factory_Firmware();
 801f65c:	f001 fa5c 	bl	8020b18 <Jump_To_Factory_Firmware>
						break;
 801f660:	e009      	b.n	801f676 <HTTP_Wait_For_Read+0xae>

					case ERR_CURRENT_FIRMWARE_WRONG:
						LOG("\r\nCURRENT FIRMWARE ADDRESS WRONG\r\n");
 801f662:	4810      	ldr	r0, [pc, #64]	; (801f6a4 <HTTP_Wait_For_Read+0xdc>)
 801f664:	f7ff fcca 	bl	801effc <UART_DEBUG_Transmit>
						LOG("\r\nJump To Current Firmware\r\n");
 801f668:	480b      	ldr	r0, [pc, #44]	; (801f698 <HTTP_Wait_For_Read+0xd0>)
 801f66a:	f7ff fcc7 	bl	801effc <UART_DEBUG_Transmit>
						Jump_To_Current_Firmware();
 801f66e:	f001 fa45 	bl	8020afc <Jump_To_Current_Firmware>
						break;
 801f672:	e000      	b.n	801f676 <HTTP_Wait_For_Read+0xae>
					default:
						break;
 801f674:	bf00      	nop
//						Jump_To_Factory_Firmware();
//					}
//					Clear_AT_Result();
//					http_state = HTTP_READ;
//				}
				break;
 801f676:	e004      	b.n	801f682 <HTTP_Wait_For_Read+0xba>
				break;
 801f678:	bf00      	nop
 801f67a:	e002      	b.n	801f682 <HTTP_Wait_For_Read+0xba>
				break;
 801f67c:	bf00      	nop
 801f67e:	e000      	b.n	801f682 <HTTP_Wait_For_Read+0xba>
			default:
				break;
 801f680:	bf00      	nop
		}
	}
	return;
 801f682:	bf00      	nop
}
 801f684:	3708      	adds	r7, #8
 801f686:	46bd      	mov	sp, r7
 801f688:	bd80      	pop	{r7, pc}
 801f68a:	bf00      	nop
 801f68c:	2000007b 	.word	0x2000007b
 801f690:	2000019b 	.word	0x2000019b
 801f694:	200001a0 	.word	0x200001a0
 801f698:	08025078 	.word	0x08025078
 801f69c:	08025098 	.word	0x08025098
 801f6a0:	080250ac 	.word	0x080250ac
 801f6a4:	080250cc 	.word	0x080250cc

0801f6a8 <HTTP_Term>:

/**
 * HTTP_Term()
 * @brief This is function for terminaring HTTP Service
 */
void HTTP_Term(){
 801f6a8:	b580      	push	{r7, lr}
 801f6aa:	af00      	add	r7, sp, #0
//	Clear_Reiceive_Buffer();
	if (default_atcommand) {
 801f6ac:	4b08      	ldr	r3, [pc, #32]	; (801f6d0 <HTTP_Term+0x28>)
 801f6ae:	781b      	ldrb	r3, [r3, #0]
 801f6b0:	2b00      	cmp	r3, #0
 801f6b2:	d003      	beq.n	801f6bc <HTTP_Term+0x14>
		sprintf(http_at_command,"AT+HTTPTERM\r\n");
 801f6b4:	4907      	ldr	r1, [pc, #28]	; (801f6d4 <HTTP_Term+0x2c>)
 801f6b6:	4808      	ldr	r0, [pc, #32]	; (801f6d8 <HTTP_Term+0x30>)
 801f6b8:	f004 fe88 	bl	80243cc <siprintf>
	}
	UART_SIM7600_Transmit((uint8_t*)http_at_command);
 801f6bc:	4806      	ldr	r0, [pc, #24]	; (801f6d8 <HTTP_Term+0x30>)
 801f6be:	f7ff fc03 	bl	801eec8 <UART_SIM7600_Transmit>
	Clear_Http_Command();
 801f6c2:	f000 fd77 	bl	80201b4 <Clear_Http_Command>
	http_state = HTTP_WAIT_FOR_TERM;
 801f6c6:	4b05      	ldr	r3, [pc, #20]	; (801f6dc <HTTP_Term+0x34>)
 801f6c8:	2209      	movs	r2, #9
 801f6ca:	701a      	strb	r2, [r3, #0]
}
 801f6cc:	bf00      	nop
 801f6ce:	bd80      	pop	{r7, pc}
 801f6d0:	2000007a 	.word	0x2000007a
 801f6d4:	080250f0 	.word	0x080250f0
 801f6d8:	20003550 	.word	0x20003550
 801f6dc:	2000019b 	.word	0x2000019b

0801f6e0 <HTTP_Wait_For_Term>:
 * HTTP_Wait_For_Term()
 * @brief This is function for waiting HTTP_TERM state respone
 * If AT_Result is AT_OK so switch to HTTP_DONE
 * else switch to HTTP_MAX_STATE and reset Simcom7600
 */
void HTTP_Wait_For_Term(){
 801f6e0:	b580      	push	{r7, lr}
 801f6e2:	af00      	add	r7, sp, #0
//	Wait_For_Respone(AT_OK);
	switch (Get_AT_Result()){
 801f6e4:	f000 ff2c 	bl	8020540 <Get_AT_Result>
 801f6e8:	4603      	mov	r3, r0
 801f6ea:	2b00      	cmp	r3, #0
 801f6ec:	d002      	beq.n	801f6f4 <HTTP_Wait_For_Term+0x14>
 801f6ee:	2b01      	cmp	r3, #1
 801f6f0:	d006      	beq.n	801f700 <HTTP_Wait_For_Term+0x20>
		case AT_ERROR:
			Clear_AT_Result();
			http_state=HTTP_MAX_STATE;
			break;
		default:
			break;
 801f6f2:	e00b      	b.n	801f70c <HTTP_Wait_For_Term+0x2c>
			Clear_AT_Result();
 801f6f4:	f000 ff2e 	bl	8020554 <Clear_AT_Result>
			http_state=HTTP_INIT;
 801f6f8:	4b05      	ldr	r3, [pc, #20]	; (801f710 <HTTP_Wait_For_Term+0x30>)
 801f6fa:	2200      	movs	r2, #0
 801f6fc:	701a      	strb	r2, [r3, #0]
			break;
 801f6fe:	e005      	b.n	801f70c <HTTP_Wait_For_Term+0x2c>
			Clear_AT_Result();
 801f700:	f000 ff28 	bl	8020554 <Clear_AT_Result>
			http_state=HTTP_MAX_STATE;
 801f704:	4b02      	ldr	r3, [pc, #8]	; (801f710 <HTTP_Wait_For_Term+0x30>)
 801f706:	220b      	movs	r2, #11
 801f708:	701a      	strb	r2, [r3, #0]
			break;
 801f70a:	bf00      	nop
	}
}
 801f70c:	bf00      	nop
 801f70e:	bd80      	pop	{r7, pc}
 801f710:	2000019b 	.word	0x2000019b

0801f714 <HTTP_Done>:

/**
 * HTTP_Done()
 * @brief This is function for waiting FSM get out of HTTP Operation
 */
void HTTP_Done(){
 801f714:	b480      	push	{r7}
 801f716:	af00      	add	r7, sp, #0
	return;
 801f718:	bf00      	nop
}
 801f71a:	46bd      	mov	sp, r7
 801f71c:	bc80      	pop	{r7}
 801f71e:	4770      	bx	lr

0801f720 <is_Http_TimeOutFlag>:
/**
 * is_Http_TimeOutFlag()
 * @brief Get http_timeout_flag
 * @return http_timeout_flag
 */
FlagStatus is_Http_TimeOutFlag(void){
 801f720:	b480      	push	{r7}
 801f722:	af00      	add	r7, sp, #0
	return http_timeout_flag;
 801f724:	4b02      	ldr	r3, [pc, #8]	; (801f730 <is_Http_TimeOutFlag+0x10>)
 801f726:	781b      	ldrb	r3, [r3, #0]
}
 801f728:	4618      	mov	r0, r3
 801f72a:	46bd      	mov	sp, r7
 801f72c:	bc80      	pop	{r7}
 801f72e:	4770      	bx	lr
 801f730:	20000079 	.word	0x20000079

0801f734 <Set_Http_Timeout_Flag>:

/**
 * Set_Http_Timeout_Flag()
 * @brief Set http_timeout_flag to SET
 */
void Set_Http_Timeout_Flag(void){
 801f734:	b480      	push	{r7}
 801f736:	af00      	add	r7, sp, #0
	http_timeout_flag = SET;
 801f738:	4b03      	ldr	r3, [pc, #12]	; (801f748 <Set_Http_Timeout_Flag+0x14>)
 801f73a:	2201      	movs	r2, #1
 801f73c:	701a      	strb	r2, [r3, #0]
}
 801f73e:	bf00      	nop
 801f740:	46bd      	mov	sp, r7
 801f742:	bc80      	pop	{r7}
 801f744:	4770      	bx	lr
 801f746:	bf00      	nop
 801f748:	20000079 	.word	0x20000079

0801f74c <Clear_Http_Timeout_Flag>:

/**
 * Clear_Http_Timeout_Flag()
 * @brief Clear http_timeout_flag to RESET
 */
void Clear_Http_Timeout_Flag(void){
 801f74c:	b480      	push	{r7}
 801f74e:	af00      	add	r7, sp, #0
	http_timeout_flag = RESET;
 801f750:	4b03      	ldr	r3, [pc, #12]	; (801f760 <Clear_Http_Timeout_Flag+0x14>)
 801f752:	2200      	movs	r2, #0
 801f754:	701a      	strb	r2, [r3, #0]
}
 801f756:	bf00      	nop
 801f758:	46bd      	mov	sp, r7
 801f75a:	bc80      	pop	{r7}
 801f75c:	4770      	bx	lr
 801f75e:	bf00      	nop
 801f760:	20000079 	.word	0x20000079

0801f764 <HTTP_Firmware_Version>:

uint8_t temp_version_name_buffer[TEMP_VERSION_BUFFER_LENGTH];
uint8_t temp_version_name_index = 0;
FlagStatus prepare_record_version_name = RESET;
FlagStatus start_record_version_name = RESET;
FlagStatus HTTP_Firmware_Version(){
 801f764:	b598      	push	{r3, r4, r7, lr}
 801f766:	af00      	add	r7, sp, #0
	if(UART_SIM7600_Received_Buffer_Available()){
 801f768:	f7ff fbda 	bl	801ef20 <UART_SIM7600_Received_Buffer_Available>
 801f76c:	4603      	mov	r3, r0
 801f76e:	2b00      	cmp	r3, #0
 801f770:	d059      	beq.n	801f826 <HTTP_Firmware_Version+0xc2>
		temp_version_name_buffer[temp_version_name_index] = UART_SIM7600_Read_Received_Buffer();
 801f772:	4b2e      	ldr	r3, [pc, #184]	; (801f82c <HTTP_Firmware_Version+0xc8>)
 801f774:	781b      	ldrb	r3, [r3, #0]
 801f776:	461c      	mov	r4, r3
 801f778:	f7ff fbe8 	bl	801ef4c <UART_SIM7600_Read_Received_Buffer>
 801f77c:	4603      	mov	r3, r0
 801f77e:	461a      	mov	r2, r3
 801f780:	4b2b      	ldr	r3, [pc, #172]	; (801f830 <HTTP_Firmware_Version+0xcc>)
 801f782:	551a      	strb	r2, [r3, r4]
//		UART_DEBUG_Transmit_Size(temp_version_name_buffer + temp_version_name_index, 1);
		if(isReceiveData_New(temp_version_name_buffer, temp_version_name_index + 1, TEMP_VERSION_BUFFER_LENGTH, "+HTTPREAD: DATA")){
 801f784:	4b29      	ldr	r3, [pc, #164]	; (801f82c <HTTP_Firmware_Version+0xc8>)
 801f786:	781b      	ldrb	r3, [r3, #0]
 801f788:	1c59      	adds	r1, r3, #1
 801f78a:	4b2a      	ldr	r3, [pc, #168]	; (801f834 <HTTP_Firmware_Version+0xd0>)
 801f78c:	2264      	movs	r2, #100	; 0x64
 801f78e:	4828      	ldr	r0, [pc, #160]	; (801f830 <HTTP_Firmware_Version+0xcc>)
 801f790:	f000 fd5e 	bl	8020250 <isReceiveData_New>
 801f794:	4603      	mov	r3, r0
 801f796:	2b00      	cmp	r3, #0
 801f798:	d002      	beq.n	801f7a0 <HTTP_Firmware_Version+0x3c>
			prepare_record_version_name = SET;
 801f79a:	4b27      	ldr	r3, [pc, #156]	; (801f838 <HTTP_Firmware_Version+0xd4>)
 801f79c:	2201      	movs	r2, #1
 801f79e:	701a      	strb	r2, [r3, #0]
		}
		if(prepare_record_version_name){
 801f7a0:	4b25      	ldr	r3, [pc, #148]	; (801f838 <HTTP_Firmware_Version+0xd4>)
 801f7a2:	781b      	ldrb	r3, [r3, #0]
 801f7a4:	2b00      	cmp	r3, #0
 801f7a6:	d02e      	beq.n	801f806 <HTTP_Firmware_Version+0xa2>
			if(start_record_version_name){
 801f7a8:	4b24      	ldr	r3, [pc, #144]	; (801f83c <HTTP_Firmware_Version+0xd8>)
 801f7aa:	781b      	ldrb	r3, [r3, #0]
 801f7ac:	2b00      	cmp	r3, #0
 801f7ae:	d01c      	beq.n	801f7ea <HTTP_Firmware_Version+0x86>
				//Check whether stop record version name
				if(temp_version_name_buffer[temp_version_name_index]=='\r'){
 801f7b0:	4b1e      	ldr	r3, [pc, #120]	; (801f82c <HTTP_Firmware_Version+0xc8>)
 801f7b2:	781b      	ldrb	r3, [r3, #0]
 801f7b4:	461a      	mov	r2, r3
 801f7b6:	4b1e      	ldr	r3, [pc, #120]	; (801f830 <HTTP_Firmware_Version+0xcc>)
 801f7b8:	5c9b      	ldrb	r3, [r3, r2]
 801f7ba:	2b0d      	cmp	r3, #13
 801f7bc:	d107      	bne.n	801f7ce <HTTP_Firmware_Version+0x6a>
					start_record_version_name = RESET;
 801f7be:	4b1f      	ldr	r3, [pc, #124]	; (801f83c <HTTP_Firmware_Version+0xd8>)
 801f7c0:	2200      	movs	r2, #0
 801f7c2:	701a      	strb	r2, [r3, #0]
					prepare_record_version_name = RESET;
 801f7c4:	4b1c      	ldr	r3, [pc, #112]	; (801f838 <HTTP_Firmware_Version+0xd4>)
 801f7c6:	2200      	movs	r2, #0
 801f7c8:	701a      	strb	r2, [r3, #0]
					return SET;
 801f7ca:	2301      	movs	r3, #1
 801f7cc:	e02c      	b.n	801f828 <HTTP_Firmware_Version+0xc4>
				}
				else{
					version[version_index++] = temp_version_name_buffer[temp_version_name_index];
 801f7ce:	4b17      	ldr	r3, [pc, #92]	; (801f82c <HTTP_Firmware_Version+0xc8>)
 801f7d0:	781b      	ldrb	r3, [r3, #0]
 801f7d2:	4619      	mov	r1, r3
 801f7d4:	4b1a      	ldr	r3, [pc, #104]	; (801f840 <HTTP_Firmware_Version+0xdc>)
 801f7d6:	781b      	ldrb	r3, [r3, #0]
 801f7d8:	1c5a      	adds	r2, r3, #1
 801f7da:	b2d0      	uxtb	r0, r2
 801f7dc:	4a18      	ldr	r2, [pc, #96]	; (801f840 <HTTP_Firmware_Version+0xdc>)
 801f7de:	7010      	strb	r0, [r2, #0]
 801f7e0:	461a      	mov	r2, r3
 801f7e2:	4b13      	ldr	r3, [pc, #76]	; (801f830 <HTTP_Firmware_Version+0xcc>)
 801f7e4:	5c59      	ldrb	r1, [r3, r1]
 801f7e6:	4b17      	ldr	r3, [pc, #92]	; (801f844 <HTTP_Firmware_Version+0xe0>)
 801f7e8:	5499      	strb	r1, [r3, r2]
				}
			}
			if(isReceiveData_New(temp_version_name_buffer, temp_version_name_index + 1, TEMP_VERSION_BUFFER_LENGTH, "\r\n")){
 801f7ea:	4b10      	ldr	r3, [pc, #64]	; (801f82c <HTTP_Firmware_Version+0xc8>)
 801f7ec:	781b      	ldrb	r3, [r3, #0]
 801f7ee:	1c59      	adds	r1, r3, #1
 801f7f0:	4b15      	ldr	r3, [pc, #84]	; (801f848 <HTTP_Firmware_Version+0xe4>)
 801f7f2:	2264      	movs	r2, #100	; 0x64
 801f7f4:	480e      	ldr	r0, [pc, #56]	; (801f830 <HTTP_Firmware_Version+0xcc>)
 801f7f6:	f000 fd2b 	bl	8020250 <isReceiveData_New>
 801f7fa:	4603      	mov	r3, r0
 801f7fc:	2b00      	cmp	r3, #0
 801f7fe:	d002      	beq.n	801f806 <HTTP_Firmware_Version+0xa2>
				start_record_version_name = SET;
 801f800:	4b0e      	ldr	r3, [pc, #56]	; (801f83c <HTTP_Firmware_Version+0xd8>)
 801f802:	2201      	movs	r2, #1
 801f804:	701a      	strb	r2, [r3, #0]
			}

		}
		temp_version_name_index = (temp_version_name_index + 1)% TEMP_VERSION_BUFFER_LENGTH;
 801f806:	4b09      	ldr	r3, [pc, #36]	; (801f82c <HTTP_Firmware_Version+0xc8>)
 801f808:	781b      	ldrb	r3, [r3, #0]
 801f80a:	3301      	adds	r3, #1
 801f80c:	4a0f      	ldr	r2, [pc, #60]	; (801f84c <HTTP_Firmware_Version+0xe8>)
 801f80e:	fb82 1203 	smull	r1, r2, r2, r3
 801f812:	1151      	asrs	r1, r2, #5
 801f814:	17da      	asrs	r2, r3, #31
 801f816:	1a8a      	subs	r2, r1, r2
 801f818:	2164      	movs	r1, #100	; 0x64
 801f81a:	fb01 f202 	mul.w	r2, r1, r2
 801f81e:	1a9a      	subs	r2, r3, r2
 801f820:	b2d2      	uxtb	r2, r2
 801f822:	4b02      	ldr	r3, [pc, #8]	; (801f82c <HTTP_Firmware_Version+0xc8>)
 801f824:	701a      	strb	r2, [r3, #0]
	}
	return RESET;
 801f826:	2300      	movs	r3, #0
}
 801f828:	4618      	mov	r0, r3
 801f82a:	bd98      	pop	{r3, r4, r7, pc}
 801f82c:	200001b0 	.word	0x200001b0
 801f830:	20003f18 	.word	0x20003f18
 801f834:	08025114 	.word	0x08025114
 801f838:	200001b1 	.word	0x200001b1
 801f83c:	200001b2 	.word	0x200001b2
 801f840:	20000190 	.word	0x20000190
 801f844:	2000252c 	.word	0x2000252c
 801f848:	08025124 	.word	0x08025124
 801f84c:	51eb851f 	.word	0x51eb851f

0801f850 <is_Firmware_Line_Data_Correct>:

/*
 * Line is: ":0101010101010 and checksum :01, last is "\r\n""
 * We ignore ':' character and calculate checksum from 01....010 and ignore checksum value
 */
FlagStatus is_Firmware_Line_Data_Correct(uint8_t *buffer, uint16_t buffer_len){
 801f850:	b590      	push	{r4, r7, lr}
 801f852:	b085      	sub	sp, #20
 801f854:	af00      	add	r7, sp, #0
 801f856:	6078      	str	r0, [r7, #4]
 801f858:	460b      	mov	r3, r1
 801f85a:	807b      	strh	r3, [r7, #2]
	static FlagStatus ret;
	checksum = 0;
 801f85c:	4b2f      	ldr	r3, [pc, #188]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f85e:	2200      	movs	r2, #0
 801f860:	701a      	strb	r2, [r3, #0]

	for (uint16_t var = 0; var < buffer_len - 3 - 2; var=var+2) {
 801f862:	2300      	movs	r3, #0
 801f864:	81fb      	strh	r3, [r7, #14]
 801f866:	e01f      	b.n	801f8a8 <is_Firmware_Line_Data_Correct+0x58>
//		sprintf(log,"%c-%c\r\n",buffer[var],buffer[var+1]);
//		LOG(log);
		checksum = checksum + (Char2Hex(buffer[var]) << 4) + Char2Hex(buffer[var+1]);
 801f868:	89fb      	ldrh	r3, [r7, #14]
 801f86a:	687a      	ldr	r2, [r7, #4]
 801f86c:	4413      	add	r3, r2
 801f86e:	781b      	ldrb	r3, [r3, #0]
 801f870:	4618      	mov	r0, r3
 801f872:	f000 fd35 	bl	80202e0 <Char2Hex>
 801f876:	4603      	mov	r3, r0
 801f878:	b2db      	uxtb	r3, r3
 801f87a:	011b      	lsls	r3, r3, #4
 801f87c:	b2da      	uxtb	r2, r3
 801f87e:	4b27      	ldr	r3, [pc, #156]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f880:	781b      	ldrb	r3, [r3, #0]
 801f882:	4413      	add	r3, r2
 801f884:	b2dc      	uxtb	r4, r3
 801f886:	89fb      	ldrh	r3, [r7, #14]
 801f888:	3301      	adds	r3, #1
 801f88a:	687a      	ldr	r2, [r7, #4]
 801f88c:	4413      	add	r3, r2
 801f88e:	781b      	ldrb	r3, [r3, #0]
 801f890:	4618      	mov	r0, r3
 801f892:	f000 fd25 	bl	80202e0 <Char2Hex>
 801f896:	4603      	mov	r3, r0
 801f898:	b2db      	uxtb	r3, r3
 801f89a:	4423      	add	r3, r4
 801f89c:	b2da      	uxtb	r2, r3
 801f89e:	4b1f      	ldr	r3, [pc, #124]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f8a0:	701a      	strb	r2, [r3, #0]
	for (uint16_t var = 0; var < buffer_len - 3 - 2; var=var+2) {
 801f8a2:	89fb      	ldrh	r3, [r7, #14]
 801f8a4:	3302      	adds	r3, #2
 801f8a6:	81fb      	strh	r3, [r7, #14]
 801f8a8:	89fa      	ldrh	r2, [r7, #14]
 801f8aa:	887b      	ldrh	r3, [r7, #2]
 801f8ac:	3b05      	subs	r3, #5
 801f8ae:	429a      	cmp	r2, r3
 801f8b0:	dbda      	blt.n	801f868 <is_Firmware_Line_Data_Correct+0x18>
	}
	checksum =~checksum;
 801f8b2:	4b1a      	ldr	r3, [pc, #104]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f8b4:	781b      	ldrb	r3, [r3, #0]
 801f8b6:	43db      	mvns	r3, r3
 801f8b8:	b2da      	uxtb	r2, r3
 801f8ba:	4b18      	ldr	r3, [pc, #96]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f8bc:	701a      	strb	r2, [r3, #0]
	checksum += 1;
 801f8be:	4b17      	ldr	r3, [pc, #92]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f8c0:	781b      	ldrb	r3, [r3, #0]
 801f8c2:	3301      	adds	r3, #1
 801f8c4:	b2da      	uxtb	r2, r3
 801f8c6:	4b15      	ldr	r3, [pc, #84]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f8c8:	701a      	strb	r2, [r3, #0]
	uint8_t checksum_inline = (Char2Hex(buffer[buffer_len - 3 -2 ]) << 4) + Char2Hex(buffer[buffer_len -3-2 +1 ]);
 801f8ca:	887b      	ldrh	r3, [r7, #2]
 801f8cc:	3b05      	subs	r3, #5
 801f8ce:	687a      	ldr	r2, [r7, #4]
 801f8d0:	4413      	add	r3, r2
 801f8d2:	781b      	ldrb	r3, [r3, #0]
 801f8d4:	4618      	mov	r0, r3
 801f8d6:	f000 fd03 	bl	80202e0 <Char2Hex>
 801f8da:	4603      	mov	r3, r0
 801f8dc:	b2db      	uxtb	r3, r3
 801f8de:	011b      	lsls	r3, r3, #4
 801f8e0:	b2dc      	uxtb	r4, r3
 801f8e2:	887b      	ldrh	r3, [r7, #2]
 801f8e4:	3b04      	subs	r3, #4
 801f8e6:	687a      	ldr	r2, [r7, #4]
 801f8e8:	4413      	add	r3, r2
 801f8ea:	781b      	ldrb	r3, [r3, #0]
 801f8ec:	4618      	mov	r0, r3
 801f8ee:	f000 fcf7 	bl	80202e0 <Char2Hex>
 801f8f2:	4603      	mov	r3, r0
 801f8f4:	b2db      	uxtb	r3, r3
 801f8f6:	4423      	add	r3, r4
 801f8f8:	737b      	strb	r3, [r7, #13]
//	sprintf(log,"Check sum %x\r\n",checksum);
//	LOG(log);
//	sprintf(log,"Calculated Check sum %x\r\n",checksum_inline);
//	LOG(log);
	ret = (checksum == checksum_inline);
 801f8fa:	4b08      	ldr	r3, [pc, #32]	; (801f91c <is_Firmware_Line_Data_Correct+0xcc>)
 801f8fc:	781b      	ldrb	r3, [r3, #0]
 801f8fe:	7b7a      	ldrb	r2, [r7, #13]
 801f900:	429a      	cmp	r2, r3
 801f902:	bf0c      	ite	eq
 801f904:	2301      	moveq	r3, #1
 801f906:	2300      	movne	r3, #0
 801f908:	b2db      	uxtb	r3, r3
 801f90a:	461a      	mov	r2, r3
 801f90c:	4b04      	ldr	r3, [pc, #16]	; (801f920 <is_Firmware_Line_Data_Correct+0xd0>)
 801f90e:	701a      	strb	r2, [r3, #0]
	return ret;
 801f910:	4b03      	ldr	r3, [pc, #12]	; (801f920 <is_Firmware_Line_Data_Correct+0xd0>)
 801f912:	781b      	ldrb	r3, [r3, #0]
}
 801f914:	4618      	mov	r0, r3
 801f916:	3714      	adds	r7, #20
 801f918:	46bd      	mov	sp, r7
 801f91a:	bd90      	pop	{r4, r7, pc}
 801f91c:	2000019c 	.word	0x2000019c
 801f920:	200001bb 	.word	0x200001bb

0801f924 <HTTP_Firmware_Data>:
uint8_t temp_char;
char new_log[10];
FlagStatus first_http_read = SET;
uint32_t firmware_address_of_hexfile;
static FlagStatus get_2bytes_firmware_address = SET;
Firmware_Data_State HTTP_Firmware_Data(){
 801f924:	b590      	push	{r4, r7, lr}
 801f926:	b085      	sub	sp, #20
 801f928:	af00      	add	r7, sp, #0
	 *  	"data": "0ABCDGEGGASD...
	 *  			ASDB12312512412...
	 *  			01231291512925192"
	 *  So We need seperate "new_version" and "checksum" field out of "data"
	 */
	if(UART_SIM7600_Received_Buffer_Available()){
 801f92a:	f7ff faf9 	bl	801ef20 <UART_SIM7600_Received_Buffer_Available>
 801f92e:	4603      	mov	r3, r0
 801f930:	2b00      	cmp	r3, #0
 801f932:	f000 83c9 	beq.w	80200c8 <HTTP_Firmware_Data+0x7a4>
		temp_at_response_buffer[temp_at_response_index] = UART_SIM7600_Read_Received_Buffer();
 801f936:	4b8b      	ldr	r3, [pc, #556]	; (801fb64 <HTTP_Firmware_Data+0x240>)
 801f938:	881b      	ldrh	r3, [r3, #0]
 801f93a:	461c      	mov	r4, r3
 801f93c:	f7ff fb06 	bl	801ef4c <UART_SIM7600_Read_Received_Buffer>
 801f940:	4603      	mov	r3, r0
 801f942:	461a      	mov	r2, r3
 801f944:	4b88      	ldr	r3, [pc, #544]	; (801fb68 <HTTP_Firmware_Data+0x244>)
 801f946:	551a      	strb	r2, [r3, r4]
//		UART_DEBUG_Transmit_Size(temp_at_response_buffer + temp_at_response_index, 1);
		//Check if end of SIM respond
		if(isReceiveData_New(temp_at_response_buffer, temp_at_response_index+1, LINE_BUFFER_LENGTH, "\r\n+HTTPREAD: 0")||
 801f948:	4b86      	ldr	r3, [pc, #536]	; (801fb64 <HTTP_Firmware_Data+0x240>)
 801f94a:	881b      	ldrh	r3, [r3, #0]
 801f94c:	1c59      	adds	r1, r3, #1
 801f94e:	4b87      	ldr	r3, [pc, #540]	; (801fb6c <HTTP_Firmware_Data+0x248>)
 801f950:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801f954:	4884      	ldr	r0, [pc, #528]	; (801fb68 <HTTP_Firmware_Data+0x244>)
 801f956:	f000 fc7b 	bl	8020250 <isReceiveData_New>
 801f95a:	4603      	mov	r3, r0
 801f95c:	2b00      	cmp	r3, #0
 801f95e:	d10b      	bne.n	801f978 <HTTP_Firmware_Data+0x54>
				isReceiveData_New(temp_at_response_buffer, temp_at_response_index+1, LINE_BUFFER_LENGTH, "\r\n+HTTPREAD:0")){
 801f960:	4b80      	ldr	r3, [pc, #512]	; (801fb64 <HTTP_Firmware_Data+0x240>)
 801f962:	881b      	ldrh	r3, [r3, #0]
 801f964:	1c59      	adds	r1, r3, #1
 801f966:	4b82      	ldr	r3, [pc, #520]	; (801fb70 <HTTP_Firmware_Data+0x24c>)
 801f968:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801f96c:	487e      	ldr	r0, [pc, #504]	; (801fb68 <HTTP_Firmware_Data+0x244>)
 801f96e:	f000 fc6f 	bl	8020250 <isReceiveData_New>
 801f972:	4603      	mov	r3, r0
		if(isReceiveData_New(temp_at_response_buffer, temp_at_response_index+1, LINE_BUFFER_LENGTH, "\r\n+HTTPREAD: 0")||
 801f974:	2b00      	cmp	r3, #0
 801f976:	d073      	beq.n	801fa60 <HTTP_Firmware_Data+0x13c>
//			LOG("1");
			if(firmware_index >= PAGESIZE){
 801f978:	4b7e      	ldr	r3, [pc, #504]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801f97a:	881b      	ldrh	r3, [r3, #0]
 801f97c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801f980:	d331      	bcc.n	801f9e6 <HTTP_Firmware_Data+0xc2>
				Flash_Erase(firmware_address, 1);
 801f982:	4b7d      	ldr	r3, [pc, #500]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801f984:	681b      	ldr	r3, [r3, #0]
 801f986:	2101      	movs	r1, #1
 801f988:	4618      	mov	r0, r3
 801f98a:	f001 f8e9 	bl	8020b60 <Flash_Erase>
				Flash_Write_Char(firmware_address, firmware_data, PAGESIZE);
 801f98e:	4b7a      	ldr	r3, [pc, #488]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801f990:	681b      	ldr	r3, [r3, #0]
 801f992:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801f996:	4979      	ldr	r1, [pc, #484]	; (801fb7c <HTTP_Firmware_Data+0x258>)
 801f998:	4618      	mov	r0, r3
 801f99a:	f001 f933 	bl	8020c04 <Flash_Write_Char>
//				LOG("3");
				firmware_address+= PAGESIZE;
 801f99e:	4b76      	ldr	r3, [pc, #472]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801f9a0:	681b      	ldr	r3, [r3, #0]
 801f9a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801f9a6:	4a74      	ldr	r2, [pc, #464]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801f9a8:	6013      	str	r3, [r2, #0]
//				memcpy(firmware_data,firmware_data+PAGESIZE,firmware_index-PAGESIZE);
				for (int var = PAGESIZE; var < firmware_index; ++var) {
 801f9aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801f9ae:	60fb      	str	r3, [r7, #12]
 801f9b0:	e00b      	b.n	801f9ca <HTTP_Firmware_Data+0xa6>
					firmware_data[var-PAGESIZE] = firmware_data[var];
 801f9b2:	68fb      	ldr	r3, [r7, #12]
 801f9b4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 801f9b8:	4970      	ldr	r1, [pc, #448]	; (801fb7c <HTTP_Firmware_Data+0x258>)
 801f9ba:	68fa      	ldr	r2, [r7, #12]
 801f9bc:	440a      	add	r2, r1
 801f9be:	7811      	ldrb	r1, [r2, #0]
 801f9c0:	4a6e      	ldr	r2, [pc, #440]	; (801fb7c <HTTP_Firmware_Data+0x258>)
 801f9c2:	54d1      	strb	r1, [r2, r3]
				for (int var = PAGESIZE; var < firmware_index; ++var) {
 801f9c4:	68fb      	ldr	r3, [r7, #12]
 801f9c6:	3301      	adds	r3, #1
 801f9c8:	60fb      	str	r3, [r7, #12]
 801f9ca:	4b6a      	ldr	r3, [pc, #424]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801f9cc:	881b      	ldrh	r3, [r3, #0]
 801f9ce:	461a      	mov	r2, r3
 801f9d0:	68fb      	ldr	r3, [r7, #12]
 801f9d2:	4293      	cmp	r3, r2
 801f9d4:	dbed      	blt.n	801f9b2 <HTTP_Firmware_Data+0x8e>
				}
				firmware_index = firmware_index - PAGESIZE;
 801f9d6:	4b67      	ldr	r3, [pc, #412]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801f9d8:	881b      	ldrh	r3, [r3, #0]
 801f9da:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 801f9de:	b29a      	uxth	r2, r3
 801f9e0:	4b64      	ldr	r3, [pc, #400]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801f9e2:	801a      	strh	r2, [r3, #0]
 801f9e4:	e01e      	b.n	801fa24 <HTTP_Firmware_Data+0x100>
			}
			else if(http_response_remain == 0){
 801f9e6:	4b66      	ldr	r3, [pc, #408]	; (801fb80 <HTTP_Firmware_Data+0x25c>)
 801f9e8:	681b      	ldr	r3, [r3, #0]
 801f9ea:	2b00      	cmp	r3, #0
 801f9ec:	d11a      	bne.n	801fa24 <HTTP_Firmware_Data+0x100>
				Flash_Erase(firmware_address, firmware_index);
 801f9ee:	4b62      	ldr	r3, [pc, #392]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801f9f0:	681b      	ldr	r3, [r3, #0]
 801f9f2:	4a60      	ldr	r2, [pc, #384]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801f9f4:	8812      	ldrh	r2, [r2, #0]
 801f9f6:	4611      	mov	r1, r2
 801f9f8:	4618      	mov	r0, r3
 801f9fa:	f001 f8b1 	bl	8020b60 <Flash_Erase>
				Flash_Write_Char(firmware_address, firmware_data, firmware_index);
 801f9fe:	4b5e      	ldr	r3, [pc, #376]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801fa00:	681b      	ldr	r3, [r3, #0]
 801fa02:	4a5c      	ldr	r2, [pc, #368]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801fa04:	8812      	ldrh	r2, [r2, #0]
 801fa06:	495d      	ldr	r1, [pc, #372]	; (801fb7c <HTTP_Firmware_Data+0x258>)
 801fa08:	4618      	mov	r0, r3
 801fa0a:	f001 f8fb 	bl	8020c04 <Flash_Write_Char>
				firmware_address+= firmware_index;
 801fa0e:	4b59      	ldr	r3, [pc, #356]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801fa10:	881b      	ldrh	r3, [r3, #0]
 801fa12:	461a      	mov	r2, r3
 801fa14:	4b58      	ldr	r3, [pc, #352]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801fa16:	681b      	ldr	r3, [r3, #0]
 801fa18:	4413      	add	r3, r2
 801fa1a:	4a57      	ldr	r2, [pc, #348]	; (801fb78 <HTTP_Firmware_Data+0x254>)
 801fa1c:	6013      	str	r3, [r2, #0]
				firmware_index = 0;
 801fa1e:	4b55      	ldr	r3, [pc, #340]	; (801fb74 <HTTP_Firmware_Data+0x250>)
 801fa20:	2200      	movs	r2, #0
 801fa22:	801a      	strh	r2, [r3, #0]
			}
			if(isReceiveData_New(temp_at_response_buffer, temp_at_response_index+1, LINE_BUFFER_LENGTH, "\r\n+HTTPREAD: 0")){
 801fa24:	4b4f      	ldr	r3, [pc, #316]	; (801fb64 <HTTP_Firmware_Data+0x240>)
 801fa26:	881b      	ldrh	r3, [r3, #0]
 801fa28:	1c59      	adds	r1, r3, #1
 801fa2a:	4b50      	ldr	r3, [pc, #320]	; (801fb6c <HTTP_Firmware_Data+0x248>)
 801fa2c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801fa30:	484d      	ldr	r0, [pc, #308]	; (801fb68 <HTTP_Firmware_Data+0x244>)
 801fa32:	f000 fc0d 	bl	8020250 <isReceiveData_New>
 801fa36:	4603      	mov	r3, r0
 801fa38:	2b00      	cmp	r3, #0
 801fa3a:	d006      	beq.n	801fa4a <HTTP_Firmware_Data+0x126>
				line_buffer_index = line_buffer_index - strlen("\r\n+HTTPREAD: 0") + 1;
 801fa3c:	4b51      	ldr	r3, [pc, #324]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fa3e:	881b      	ldrh	r3, [r3, #0]
 801fa40:	3b0d      	subs	r3, #13
 801fa42:	b29a      	uxth	r2, r3
 801fa44:	4b4f      	ldr	r3, [pc, #316]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fa46:	801a      	strh	r2, [r3, #0]
 801fa48:	e005      	b.n	801fa56 <HTTP_Firmware_Data+0x132>
			}
			else{
				line_buffer_index = line_buffer_index - strlen("\r\n+HTTPREAD:0") + 1;
 801fa4a:	4b4e      	ldr	r3, [pc, #312]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fa4c:	881b      	ldrh	r3, [r3, #0]
 801fa4e:	3b0c      	subs	r3, #12
 801fa50:	b29a      	uxth	r2, r3
 801fa52:	4b4c      	ldr	r3, [pc, #304]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fa54:	801a      	strh	r2, [r3, #0]
			}
			start_record_firmware_data = RESET;
 801fa56:	4b4c      	ldr	r3, [pc, #304]	; (801fb88 <HTTP_Firmware_Data+0x264>)
 801fa58:	2200      	movs	r2, #0
 801fa5a:	701a      	strb	r2, [r3, #0]
			return DONE;
 801fa5c:	2300      	movs	r3, #0
 801fa5e:	e334      	b.n	80200ca <HTTP_Firmware_Data+0x7a6>
		}
		// Check whether start of SIM Respond
		else if(isReceiveData_New(temp_at_response_buffer, temp_at_response_index+1, LINE_BUFFER_LENGTH, "HTTPREAD: DATA")){
 801fa60:	4b40      	ldr	r3, [pc, #256]	; (801fb64 <HTTP_Firmware_Data+0x240>)
 801fa62:	881b      	ldrh	r3, [r3, #0]
 801fa64:	1c59      	adds	r1, r3, #1
 801fa66:	4b49      	ldr	r3, [pc, #292]	; (801fb8c <HTTP_Firmware_Data+0x268>)
 801fa68:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801fa6c:	483e      	ldr	r0, [pc, #248]	; (801fb68 <HTTP_Firmware_Data+0x244>)
 801fa6e:	f000 fbef 	bl	8020250 <isReceiveData_New>
 801fa72:	4603      	mov	r3, r0
 801fa74:	2b00      	cmp	r3, #0
 801fa76:	d004      	beq.n	801fa82 <HTTP_Firmware_Data+0x15e>
//			LOG("2");
			prepare_record_firmware_data = SET;
 801fa78:	4b45      	ldr	r3, [pc, #276]	; (801fb90 <HTTP_Firmware_Data+0x26c>)
 801fa7a:	2201      	movs	r2, #1
 801fa7c:	701a      	strb	r2, [r3, #0]
			return PROCESSING;
 801fa7e:	2301      	movs	r3, #1
 801fa80:	e323      	b.n	80200ca <HTTP_Firmware_Data+0x7a6>
		}
		else if(prepare_record_firmware_data){
 801fa82:	4b43      	ldr	r3, [pc, #268]	; (801fb90 <HTTP_Firmware_Data+0x26c>)
 801fa84:	781b      	ldrb	r3, [r3, #0]
 801fa86:	2b00      	cmp	r3, #0
 801fa88:	d014      	beq.n	801fab4 <HTTP_Firmware_Data+0x190>
//			LOG("3");
			if(isReceiveData_New(temp_at_response_buffer, temp_at_response_index+1, LINE_BUFFER_LENGTH, "\r\n")){
 801fa8a:	4b36      	ldr	r3, [pc, #216]	; (801fb64 <HTTP_Firmware_Data+0x240>)
 801fa8c:	881b      	ldrh	r3, [r3, #0]
 801fa8e:	1c59      	adds	r1, r3, #1
 801fa90:	4b40      	ldr	r3, [pc, #256]	; (801fb94 <HTTP_Firmware_Data+0x270>)
 801fa92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801fa96:	4834      	ldr	r0, [pc, #208]	; (801fb68 <HTTP_Firmware_Data+0x244>)
 801fa98:	f000 fbda 	bl	8020250 <isReceiveData_New>
 801fa9c:	4603      	mov	r3, r0
 801fa9e:	2b00      	cmp	r3, #0
 801faa0:	f000 8301 	beq.w	80200a6 <HTTP_Firmware_Data+0x782>
				start_record_firmware_data = SET;
 801faa4:	4b38      	ldr	r3, [pc, #224]	; (801fb88 <HTTP_Firmware_Data+0x264>)
 801faa6:	2201      	movs	r2, #1
 801faa8:	701a      	strb	r2, [r3, #0]
				prepare_record_firmware_data = RESET;
 801faaa:	4b39      	ldr	r3, [pc, #228]	; (801fb90 <HTTP_Firmware_Data+0x26c>)
 801faac:	2200      	movs	r2, #0
 801faae:	701a      	strb	r2, [r3, #0]
				// reset line_index
				return PROCESSING;
 801fab0:	2301      	movs	r3, #1
 801fab2:	e30a      	b.n	80200ca <HTTP_Firmware_Data+0x7a6>
			}
		}
		else if(start_record_firmware_data){
 801fab4:	4b34      	ldr	r3, [pc, #208]	; (801fb88 <HTTP_Firmware_Data+0x264>)
 801fab6:	781b      	ldrb	r3, [r3, #0]
 801fab8:	2b00      	cmp	r3, #0
 801faba:	f000 82f4 	beq.w	80200a6 <HTTP_Firmware_Data+0x782>
//			LOG("4");
			// Check whether that data is not end of HTTP READ
			line_buffer[line_buffer_index] = temp_at_response_buffer[temp_at_response_index];
 801fabe:	4b29      	ldr	r3, [pc, #164]	; (801fb64 <HTTP_Firmware_Data+0x240>)
 801fac0:	881b      	ldrh	r3, [r3, #0]
 801fac2:	4619      	mov	r1, r3
 801fac4:	4b2f      	ldr	r3, [pc, #188]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fac6:	881b      	ldrh	r3, [r3, #0]
 801fac8:	461a      	mov	r2, r3
 801faca:	4b27      	ldr	r3, [pc, #156]	; (801fb68 <HTTP_Firmware_Data+0x244>)
 801facc:	5c59      	ldrb	r1, [r3, r1]
 801face:	4b32      	ldr	r3, [pc, #200]	; (801fb98 <HTTP_Firmware_Data+0x274>)
 801fad0:	5499      	strb	r1, [r3, r2]
			line_buffer_index = (line_buffer_index +1)%LINE_BUFFER_LENGTH;
 801fad2:	4b2c      	ldr	r3, [pc, #176]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fad4:	881b      	ldrh	r3, [r3, #0]
 801fad6:	3301      	adds	r3, #1
 801fad8:	4a30      	ldr	r2, [pc, #192]	; (801fb9c <HTTP_Firmware_Data+0x278>)
 801fada:	fb82 1203 	smull	r1, r2, r2, r3
 801fade:	1151      	asrs	r1, r2, #5
 801fae0:	17da      	asrs	r2, r3, #31
 801fae2:	1a8a      	subs	r2, r1, r2
 801fae4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 801fae8:	fb01 f202 	mul.w	r2, r1, r2
 801faec:	1a9a      	subs	r2, r3, r2
 801faee:	b292      	uxth	r2, r2
 801faf0:	4b24      	ldr	r3, [pc, #144]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801faf2:	801a      	strh	r2, [r3, #0]
			if(http_response_remain == 0){
 801faf4:	4b22      	ldr	r3, [pc, #136]	; (801fb80 <HTTP_Firmware_Data+0x25c>)
 801faf6:	681b      	ldr	r3, [r3, #0]
 801faf8:	2b00      	cmp	r3, #0
 801fafa:	f040 8171 	bne.w	801fde0 <HTTP_Firmware_Data+0x4bc>
				if(isReceiveData_New(line_buffer, line_buffer_index, LINE_BUFFER_LENGTH, "\r\n+")|| isReceiveData_New(line_buffer, line_buffer_index, LINE_BUFFER_LENGTH, "\r\n:")){
 801fafe:	4b21      	ldr	r3, [pc, #132]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fb00:	881b      	ldrh	r3, [r3, #0]
 801fb02:	4619      	mov	r1, r3
 801fb04:	4b26      	ldr	r3, [pc, #152]	; (801fba0 <HTTP_Firmware_Data+0x27c>)
 801fb06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801fb0a:	4823      	ldr	r0, [pc, #140]	; (801fb98 <HTTP_Firmware_Data+0x274>)
 801fb0c:	f000 fba0 	bl	8020250 <isReceiveData_New>
 801fb10:	4603      	mov	r3, r0
 801fb12:	2b00      	cmp	r3, #0
 801fb14:	d10c      	bne.n	801fb30 <HTTP_Firmware_Data+0x20c>
 801fb16:	4b1b      	ldr	r3, [pc, #108]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fb18:	881b      	ldrh	r3, [r3, #0]
 801fb1a:	4619      	mov	r1, r3
 801fb1c:	4b21      	ldr	r3, [pc, #132]	; (801fba4 <HTTP_Firmware_Data+0x280>)
 801fb1e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801fb22:	481d      	ldr	r0, [pc, #116]	; (801fb98 <HTTP_Firmware_Data+0x274>)
 801fb24:	f000 fb94 	bl	8020250 <isReceiveData_New>
 801fb28:	4603      	mov	r3, r0
 801fb2a:	2b00      	cmp	r3, #0
 801fb2c:	f000 82bb 	beq.w	80200a6 <HTTP_Firmware_Data+0x782>
					if(isReceiveData_New(line_buffer, line_buffer_index, LINE_BUFFER_LENGTH, "\r\n+")){
 801fb30:	4b14      	ldr	r3, [pc, #80]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fb32:	881b      	ldrh	r3, [r3, #0]
 801fb34:	4619      	mov	r1, r3
 801fb36:	4b1a      	ldr	r3, [pc, #104]	; (801fba0 <HTTP_Firmware_Data+0x27c>)
 801fb38:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801fb3c:	4816      	ldr	r0, [pc, #88]	; (801fb98 <HTTP_Firmware_Data+0x274>)
 801fb3e:	f000 fb87 	bl	8020250 <isReceiveData_New>
 801fb42:	4603      	mov	r3, r0
 801fb44:	2b00      	cmp	r3, #0
 801fb46:	d005      	beq.n	801fb54 <HTTP_Firmware_Data+0x230>
						line_buffer_index-=2;
 801fb48:	4b0e      	ldr	r3, [pc, #56]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fb4a:	881b      	ldrh	r3, [r3, #0]
 801fb4c:	3b02      	subs	r3, #2
 801fb4e:	b29a      	uxth	r2, r3
 801fb50:	4b0c      	ldr	r3, [pc, #48]	; (801fb84 <HTTP_Firmware_Data+0x260>)
 801fb52:	801a      	strh	r2, [r3, #0]
//					sprintf(log,"\r\ntemp_at_response_index: %ld\r\n",temp_at_response_index);
//					LOG(log);
//					sprintf(log,"\r\nline_buffer_index: %ld\r\n",line_buffer_index);
//					LOG(log);
					// Calculator checksum
					if(first_http_read){
 801fb54:	4b14      	ldr	r3, [pc, #80]	; (801fba8 <HTTP_Firmware_Data+0x284>)
 801fb56:	781b      	ldrb	r3, [r3, #0]
 801fb58:	2b00      	cmp	r3, #0
 801fb5a:	d03f      	beq.n	801fbdc <HTTP_Firmware_Data+0x2b8>
						for (uint16_t var = 0; var < line_buffer_index; ++var) {
 801fb5c:	2300      	movs	r3, #0
 801fb5e:	817b      	strh	r3, [r7, #10]
 801fb60:	e02e      	b.n	801fbc0 <HTTP_Firmware_Data+0x29c>
 801fb62:	bf00      	nop
 801fb64:	200001b8 	.word	0x200001b8
 801fb68:	200023fc 	.word	0x200023fc
 801fb6c:	08025128 	.word	0x08025128
 801fb70:	08025138 	.word	0x08025138
 801fb74:	200001aa 	.word	0x200001aa
 801fb78:	20000080 	.word	0x20000080
 801fb7c:	20002548 	.word	0x20002548
 801fb80:	200001a0 	.word	0x200001a0
 801fb84:	200001b6 	.word	0x200001b6
 801fb88:	200001b4 	.word	0x200001b4
 801fb8c:	08025148 	.word	0x08025148
 801fb90:	200001b3 	.word	0x200001b3
 801fb94:	08025124 	.word	0x08025124
 801fb98:	200035ec 	.word	0x200035ec
 801fb9c:	1b4e81b5 	.word	0x1b4e81b5
 801fba0:	08025158 	.word	0x08025158
 801fba4:	0802515c 	.word	0x0802515c
 801fba8:	200000dc 	.word	0x200000dc
							line_buffer[var] = line_buffer[var+1];
 801fbac:	897b      	ldrh	r3, [r7, #10]
 801fbae:	1c5a      	adds	r2, r3, #1
 801fbb0:	897b      	ldrh	r3, [r7, #10]
 801fbb2:	4995      	ldr	r1, [pc, #596]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fbb4:	5c89      	ldrb	r1, [r1, r2]
 801fbb6:	4a94      	ldr	r2, [pc, #592]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fbb8:	54d1      	strb	r1, [r2, r3]
						for (uint16_t var = 0; var < line_buffer_index; ++var) {
 801fbba:	897b      	ldrh	r3, [r7, #10]
 801fbbc:	3301      	adds	r3, #1
 801fbbe:	817b      	strh	r3, [r7, #10]
 801fbc0:	4b92      	ldr	r3, [pc, #584]	; (801fe0c <HTTP_Firmware_Data+0x4e8>)
 801fbc2:	881b      	ldrh	r3, [r3, #0]
 801fbc4:	897a      	ldrh	r2, [r7, #10]
 801fbc6:	429a      	cmp	r2, r3
 801fbc8:	d3f0      	bcc.n	801fbac <HTTP_Firmware_Data+0x288>
						}
						line_buffer_index --;
 801fbca:	4b90      	ldr	r3, [pc, #576]	; (801fe0c <HTTP_Firmware_Data+0x4e8>)
 801fbcc:	881b      	ldrh	r3, [r3, #0]
 801fbce:	3b01      	subs	r3, #1
 801fbd0:	b29a      	uxth	r2, r3
 801fbd2:	4b8e      	ldr	r3, [pc, #568]	; (801fe0c <HTTP_Firmware_Data+0x4e8>)
 801fbd4:	801a      	strh	r2, [r3, #0]
						first_http_read = RESET;
 801fbd6:	4b8e      	ldr	r3, [pc, #568]	; (801fe10 <HTTP_Firmware_Data+0x4ec>)
 801fbd8:	2200      	movs	r2, #0
 801fbda:	701a      	strb	r2, [r3, #0]
					}
					if(is_Firmware_Line_Data_Correct(line_buffer, line_buffer_index)){
 801fbdc:	4b8b      	ldr	r3, [pc, #556]	; (801fe0c <HTTP_Firmware_Data+0x4e8>)
 801fbde:	881b      	ldrh	r3, [r3, #0]
 801fbe0:	4619      	mov	r1, r3
 801fbe2:	4889      	ldr	r0, [pc, #548]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fbe4:	f7ff fe34 	bl	801f850 <is_Firmware_Line_Data_Correct>
 801fbe8:	4603      	mov	r3, r0
 801fbea:	2b00      	cmp	r3, #0
 801fbec:	f000 80f3 	beq.w	801fdd6 <HTTP_Firmware_Data+0x4b2>
						// Check whether that line is the firmware data or not
						if(Char2Hex(line_buffer[7])==0){
 801fbf0:	4b85      	ldr	r3, [pc, #532]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fbf2:	79db      	ldrb	r3, [r3, #7]
 801fbf4:	4618      	mov	r0, r3
 801fbf6:	f000 fb73 	bl	80202e0 <Char2Hex>
 801fbfa:	4603      	mov	r3, r0
 801fbfc:	2b00      	cmp	r3, #0
 801fbfe:	f040 80b9 	bne.w	801fd74 <HTTP_Firmware_Data+0x450>
							firmware_address_curr_offet = ((uint16_t)(Char2Hex(line_buffer[2]))<<12) +((uint16_t)(Char2Hex(line_buffer[3]))<<8) +((uint16_t)(Char2Hex(line_buffer[4]))<<4)+(uint16_t)(Char2Hex(line_buffer[5]));
 801fc02:	4b81      	ldr	r3, [pc, #516]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fc04:	789b      	ldrb	r3, [r3, #2]
 801fc06:	4618      	mov	r0, r3
 801fc08:	f000 fb6a 	bl	80202e0 <Char2Hex>
 801fc0c:	4603      	mov	r3, r0
 801fc0e:	b29b      	uxth	r3, r3
 801fc10:	031b      	lsls	r3, r3, #12
 801fc12:	b29c      	uxth	r4, r3
 801fc14:	4b7c      	ldr	r3, [pc, #496]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fc16:	78db      	ldrb	r3, [r3, #3]
 801fc18:	4618      	mov	r0, r3
 801fc1a:	f000 fb61 	bl	80202e0 <Char2Hex>
 801fc1e:	4603      	mov	r3, r0
 801fc20:	b29b      	uxth	r3, r3
 801fc22:	021b      	lsls	r3, r3, #8
 801fc24:	b29b      	uxth	r3, r3
 801fc26:	4423      	add	r3, r4
 801fc28:	b29c      	uxth	r4, r3
 801fc2a:	4b77      	ldr	r3, [pc, #476]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fc2c:	791b      	ldrb	r3, [r3, #4]
 801fc2e:	4618      	mov	r0, r3
 801fc30:	f000 fb56 	bl	80202e0 <Char2Hex>
 801fc34:	4603      	mov	r3, r0
 801fc36:	b29b      	uxth	r3, r3
 801fc38:	011b      	lsls	r3, r3, #4
 801fc3a:	b29b      	uxth	r3, r3
 801fc3c:	4423      	add	r3, r4
 801fc3e:	b29c      	uxth	r4, r3
 801fc40:	4b71      	ldr	r3, [pc, #452]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fc42:	795b      	ldrb	r3, [r3, #5]
 801fc44:	4618      	mov	r0, r3
 801fc46:	f000 fb4b 	bl	80202e0 <Char2Hex>
 801fc4a:	4603      	mov	r3, r0
 801fc4c:	b29b      	uxth	r3, r3
 801fc4e:	4423      	add	r3, r4
 801fc50:	b29a      	uxth	r2, r3
 801fc52:	4b70      	ldr	r3, [pc, #448]	; (801fe14 <HTTP_Firmware_Data+0x4f0>)
 801fc54:	801a      	strh	r2, [r3, #0]
							if(get_2bytes_firmware_address){
 801fc56:	4b70      	ldr	r3, [pc, #448]	; (801fe18 <HTTP_Firmware_Data+0x4f4>)
 801fc58:	781b      	ldrb	r3, [r3, #0]
 801fc5a:	2b00      	cmp	r3, #0
 801fc5c:	d011      	beq.n	801fc82 <HTTP_Firmware_Data+0x35e>
								get_2bytes_firmware_address = RESET;
 801fc5e:	4b6e      	ldr	r3, [pc, #440]	; (801fe18 <HTTP_Firmware_Data+0x4f4>)
 801fc60:	2200      	movs	r2, #0
 801fc62:	701a      	strb	r2, [r3, #0]
								firmware_address_of_hexfile = (firmware_address_of_hexfile<<16) | (uint32_t)firmware_address_curr_offet;
 801fc64:	4b6d      	ldr	r3, [pc, #436]	; (801fe1c <HTTP_Firmware_Data+0x4f8>)
 801fc66:	681b      	ldr	r3, [r3, #0]
 801fc68:	041b      	lsls	r3, r3, #16
 801fc6a:	4a6a      	ldr	r2, [pc, #424]	; (801fe14 <HTTP_Firmware_Data+0x4f0>)
 801fc6c:	8812      	ldrh	r2, [r2, #0]
 801fc6e:	4313      	orrs	r3, r2
 801fc70:	4a6a      	ldr	r2, [pc, #424]	; (801fe1c <HTTP_Firmware_Data+0x4f8>)
 801fc72:	6013      	str	r3, [r2, #0]
								if(firmware_address_of_hexfile != CURRENT_FIRMWARE_ADDR){
 801fc74:	4b69      	ldr	r3, [pc, #420]	; (801fe1c <HTTP_Firmware_Data+0x4f8>)
 801fc76:	681b      	ldr	r3, [r3, #0]
 801fc78:	4a69      	ldr	r2, [pc, #420]	; (801fe20 <HTTP_Firmware_Data+0x4fc>)
 801fc7a:	4293      	cmp	r3, r2
 801fc7c:	d001      	beq.n	801fc82 <HTTP_Firmware_Data+0x35e>
									return ERR_CURRENT_FIRMWARE_WRONG;
 801fc7e:	2303      	movs	r3, #3
 801fc80:	e223      	b.n	80200ca <HTTP_Firmware_Data+0x7a6>
								}
							}
							if(firmware_address_prev_offet >= 0xFFF0){
 801fc82:	4b68      	ldr	r3, [pc, #416]	; (801fe24 <HTTP_Firmware_Data+0x500>)
 801fc84:	881b      	ldrh	r3, [r3, #0]
 801fc86:	f64f 72ef 	movw	r2, #65519	; 0xffef
 801fc8a:	4293      	cmp	r3, r2
 801fc8c:	d90d      	bls.n	801fcaa <HTTP_Firmware_Data+0x386>
								num_byte_FF_add_to_end_buffer = 0xFFFF - firmware_address_prev_offet + 1 + firmware_address_curr_offet -  (uint16_t)prev_num_byte;
 801fc8e:	4b61      	ldr	r3, [pc, #388]	; (801fe14 <HTTP_Firmware_Data+0x4f0>)
 801fc90:	881a      	ldrh	r2, [r3, #0]
 801fc92:	4b64      	ldr	r3, [pc, #400]	; (801fe24 <HTTP_Firmware_Data+0x500>)
 801fc94:	881b      	ldrh	r3, [r3, #0]
 801fc96:	1ad3      	subs	r3, r2, r3
 801fc98:	b29a      	uxth	r2, r3
 801fc9a:	4b63      	ldr	r3, [pc, #396]	; (801fe28 <HTTP_Firmware_Data+0x504>)
 801fc9c:	781b      	ldrb	r3, [r3, #0]
 801fc9e:	b29b      	uxth	r3, r3
 801fca0:	1ad3      	subs	r3, r2, r3
 801fca2:	b29a      	uxth	r2, r3
 801fca4:	4b61      	ldr	r3, [pc, #388]	; (801fe2c <HTTP_Firmware_Data+0x508>)
 801fca6:	801a      	strh	r2, [r3, #0]
 801fca8:	e00c      	b.n	801fcc4 <HTTP_Firmware_Data+0x3a0>
							}
							else{
								num_byte_FF_add_to_end_buffer = firmware_address_curr_offet - firmware_address_prev_offet - prev_num_byte;
 801fcaa:	4b5a      	ldr	r3, [pc, #360]	; (801fe14 <HTTP_Firmware_Data+0x4f0>)
 801fcac:	881a      	ldrh	r2, [r3, #0]
 801fcae:	4b5d      	ldr	r3, [pc, #372]	; (801fe24 <HTTP_Firmware_Data+0x500>)
 801fcb0:	881b      	ldrh	r3, [r3, #0]
 801fcb2:	1ad3      	subs	r3, r2, r3
 801fcb4:	b29a      	uxth	r2, r3
 801fcb6:	4b5c      	ldr	r3, [pc, #368]	; (801fe28 <HTTP_Firmware_Data+0x504>)
 801fcb8:	781b      	ldrb	r3, [r3, #0]
 801fcba:	b29b      	uxth	r3, r3
 801fcbc:	1ad3      	subs	r3, r2, r3
 801fcbe:	b29a      	uxth	r2, r3
 801fcc0:	4b5a      	ldr	r3, [pc, #360]	; (801fe2c <HTTP_Firmware_Data+0x508>)
 801fcc2:	801a      	strh	r2, [r3, #0]
							}
							for (uint16_t var = 0; var < num_byte_FF_add_to_end_buffer; var++) {
 801fcc4:	2300      	movs	r3, #0
 801fcc6:	813b      	strh	r3, [r7, #8]
 801fcc8:	e00c      	b.n	801fce4 <HTTP_Firmware_Data+0x3c0>
								firmware_data[firmware_index++] = 0xFF;
 801fcca:	4b59      	ldr	r3, [pc, #356]	; (801fe30 <HTTP_Firmware_Data+0x50c>)
 801fccc:	881b      	ldrh	r3, [r3, #0]
 801fcce:	1c5a      	adds	r2, r3, #1
 801fcd0:	b291      	uxth	r1, r2
 801fcd2:	4a57      	ldr	r2, [pc, #348]	; (801fe30 <HTTP_Firmware_Data+0x50c>)
 801fcd4:	8011      	strh	r1, [r2, #0]
 801fcd6:	461a      	mov	r2, r3
 801fcd8:	4b56      	ldr	r3, [pc, #344]	; (801fe34 <HTTP_Firmware_Data+0x510>)
 801fcda:	21ff      	movs	r1, #255	; 0xff
 801fcdc:	5499      	strb	r1, [r3, r2]
							for (uint16_t var = 0; var < num_byte_FF_add_to_end_buffer; var++) {
 801fcde:	893b      	ldrh	r3, [r7, #8]
 801fce0:	3301      	adds	r3, #1
 801fce2:	813b      	strh	r3, [r7, #8]
 801fce4:	4b51      	ldr	r3, [pc, #324]	; (801fe2c <HTTP_Firmware_Data+0x508>)
 801fce6:	881b      	ldrh	r3, [r3, #0]
 801fce8:	893a      	ldrh	r2, [r7, #8]
 801fcea:	429a      	cmp	r2, r3
 801fcec:	d3ed      	bcc.n	801fcca <HTTP_Firmware_Data+0x3a6>
							}
							prev_num_byte = (Char2Hex(line_buffer[0])<<4) + Char2Hex(line_buffer[1]);
 801fcee:	4b46      	ldr	r3, [pc, #280]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fcf0:	781b      	ldrb	r3, [r3, #0]
 801fcf2:	4618      	mov	r0, r3
 801fcf4:	f000 faf4 	bl	80202e0 <Char2Hex>
 801fcf8:	4603      	mov	r3, r0
 801fcfa:	b2db      	uxtb	r3, r3
 801fcfc:	011b      	lsls	r3, r3, #4
 801fcfe:	b2dc      	uxtb	r4, r3
 801fd00:	4b41      	ldr	r3, [pc, #260]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fd02:	785b      	ldrb	r3, [r3, #1]
 801fd04:	4618      	mov	r0, r3
 801fd06:	f000 faeb 	bl	80202e0 <Char2Hex>
 801fd0a:	4603      	mov	r3, r0
 801fd0c:	b2db      	uxtb	r3, r3
 801fd0e:	4423      	add	r3, r4
 801fd10:	b2da      	uxtb	r2, r3
 801fd12:	4b45      	ldr	r3, [pc, #276]	; (801fe28 <HTTP_Firmware_Data+0x504>)
 801fd14:	701a      	strb	r2, [r3, #0]
							firmware_address_prev_offet = firmware_address_curr_offet;
 801fd16:	4b3f      	ldr	r3, [pc, #252]	; (801fe14 <HTTP_Firmware_Data+0x4f0>)
 801fd18:	881a      	ldrh	r2, [r3, #0]
 801fd1a:	4b42      	ldr	r3, [pc, #264]	; (801fe24 <HTTP_Firmware_Data+0x500>)
 801fd1c:	801a      	strh	r2, [r3, #0]


							for (uint16_t var = 8; var < line_buffer_index - 3 -2; var=var+2) {
 801fd1e:	2308      	movs	r3, #8
 801fd20:	80fb      	strh	r3, [r7, #6]
 801fd22:	e020      	b.n	801fd66 <HTTP_Firmware_Data+0x442>
								//Save line to firmware data
								firmware_data[firmware_index++] = (Char2Hex(line_buffer[var])<<4)+ Char2Hex(line_buffer[var+1]);
 801fd24:	88fb      	ldrh	r3, [r7, #6]
 801fd26:	4a38      	ldr	r2, [pc, #224]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fd28:	5cd3      	ldrb	r3, [r2, r3]
 801fd2a:	4618      	mov	r0, r3
 801fd2c:	f000 fad8 	bl	80202e0 <Char2Hex>
 801fd30:	4603      	mov	r3, r0
 801fd32:	b2db      	uxtb	r3, r3
 801fd34:	011b      	lsls	r3, r3, #4
 801fd36:	b2dc      	uxtb	r4, r3
 801fd38:	88fb      	ldrh	r3, [r7, #6]
 801fd3a:	3301      	adds	r3, #1
 801fd3c:	4a32      	ldr	r2, [pc, #200]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fd3e:	5cd3      	ldrb	r3, [r2, r3]
 801fd40:	4618      	mov	r0, r3
 801fd42:	f000 facd 	bl	80202e0 <Char2Hex>
 801fd46:	4603      	mov	r3, r0
 801fd48:	b2da      	uxtb	r2, r3
 801fd4a:	4b39      	ldr	r3, [pc, #228]	; (801fe30 <HTTP_Firmware_Data+0x50c>)
 801fd4c:	881b      	ldrh	r3, [r3, #0]
 801fd4e:	1c59      	adds	r1, r3, #1
 801fd50:	b288      	uxth	r0, r1
 801fd52:	4937      	ldr	r1, [pc, #220]	; (801fe30 <HTTP_Firmware_Data+0x50c>)
 801fd54:	8008      	strh	r0, [r1, #0]
 801fd56:	4619      	mov	r1, r3
 801fd58:	18a3      	adds	r3, r4, r2
 801fd5a:	b2da      	uxtb	r2, r3
 801fd5c:	4b35      	ldr	r3, [pc, #212]	; (801fe34 <HTTP_Firmware_Data+0x510>)
 801fd5e:	545a      	strb	r2, [r3, r1]
							for (uint16_t var = 8; var < line_buffer_index - 3 -2; var=var+2) {
 801fd60:	88fb      	ldrh	r3, [r7, #6]
 801fd62:	3302      	adds	r3, #2
 801fd64:	80fb      	strh	r3, [r7, #6]
 801fd66:	88fa      	ldrh	r2, [r7, #6]
 801fd68:	4b28      	ldr	r3, [pc, #160]	; (801fe0c <HTTP_Firmware_Data+0x4e8>)
 801fd6a:	881b      	ldrh	r3, [r3, #0]
 801fd6c:	3b05      	subs	r3, #5
 801fd6e:	429a      	cmp	r2, r3
 801fd70:	dbd8      	blt.n	801fd24 <HTTP_Firmware_Data+0x400>
 801fd72:	e02c      	b.n	801fdce <HTTP_Firmware_Data+0x4aa>
							}
						}
						else if(Char2Hex(line_buffer[7])==4){
 801fd74:	4b24      	ldr	r3, [pc, #144]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fd76:	79db      	ldrb	r3, [r3, #7]
 801fd78:	4618      	mov	r0, r3
 801fd7a:	f000 fab1 	bl	80202e0 <Char2Hex>
 801fd7e:	4603      	mov	r3, r0
 801fd80:	2b04      	cmp	r3, #4
 801fd82:	d124      	bne.n	801fdce <HTTP_Firmware_Data+0x4aa>
							firmware_address_of_hexfile = ((uint16_t)(Char2Hex(line_buffer[8]))<<12) +((uint16_t)(Char2Hex(line_buffer[9]))<<8) + ((uint16_t)(Char2Hex(line_buffer[10]))<<4)+(uint16_t)(Char2Hex(line_buffer[11]));
 801fd84:	4b20      	ldr	r3, [pc, #128]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fd86:	7a1b      	ldrb	r3, [r3, #8]
 801fd88:	4618      	mov	r0, r3
 801fd8a:	f000 faa9 	bl	80202e0 <Char2Hex>
 801fd8e:	4603      	mov	r3, r0
 801fd90:	b29b      	uxth	r3, r3
 801fd92:	031c      	lsls	r4, r3, #12
 801fd94:	4b1c      	ldr	r3, [pc, #112]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fd96:	7a5b      	ldrb	r3, [r3, #9]
 801fd98:	4618      	mov	r0, r3
 801fd9a:	f000 faa1 	bl	80202e0 <Char2Hex>
 801fd9e:	4603      	mov	r3, r0
 801fda0:	b29b      	uxth	r3, r3
 801fda2:	021b      	lsls	r3, r3, #8
 801fda4:	441c      	add	r4, r3
 801fda6:	4b18      	ldr	r3, [pc, #96]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fda8:	7a9b      	ldrb	r3, [r3, #10]
 801fdaa:	4618      	mov	r0, r3
 801fdac:	f000 fa98 	bl	80202e0 <Char2Hex>
 801fdb0:	4603      	mov	r3, r0
 801fdb2:	b29b      	uxth	r3, r3
 801fdb4:	011b      	lsls	r3, r3, #4
 801fdb6:	441c      	add	r4, r3
 801fdb8:	4b13      	ldr	r3, [pc, #76]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fdba:	7adb      	ldrb	r3, [r3, #11]
 801fdbc:	4618      	mov	r0, r3
 801fdbe:	f000 fa8f 	bl	80202e0 <Char2Hex>
 801fdc2:	4603      	mov	r3, r0
 801fdc4:	b29b      	uxth	r3, r3
 801fdc6:	4423      	add	r3, r4
 801fdc8:	461a      	mov	r2, r3
 801fdca:	4b14      	ldr	r3, [pc, #80]	; (801fe1c <HTTP_Firmware_Data+0x4f8>)
 801fdcc:	601a      	str	r2, [r3, #0]
						}
						line_buffer_index = 0;
 801fdce:	4b0f      	ldr	r3, [pc, #60]	; (801fe0c <HTTP_Firmware_Data+0x4e8>)
 801fdd0:	2200      	movs	r2, #0
 801fdd2:	801a      	strh	r2, [r3, #0]
 801fdd4:	e167      	b.n	80200a6 <HTTP_Firmware_Data+0x782>
					}
					else{
						checksum_correct = RESET;
 801fdd6:	4b18      	ldr	r3, [pc, #96]	; (801fe38 <HTTP_Firmware_Data+0x514>)
 801fdd8:	2200      	movs	r2, #0
 801fdda:	701a      	strb	r2, [r3, #0]
						return ERR_CHECKSUM;
 801fddc:	2302      	movs	r3, #2
 801fdde:	e174      	b.n	80200ca <HTTP_Firmware_Data+0x7a6>
					}
				}
			}
			else{
				if(isReceiveData_New(line_buffer, line_buffer_index, LINE_BUFFER_LENGTH, "\r\n:")){
 801fde0:	4b0a      	ldr	r3, [pc, #40]	; (801fe0c <HTTP_Firmware_Data+0x4e8>)
 801fde2:	881b      	ldrh	r3, [r3, #0]
 801fde4:	4619      	mov	r1, r3
 801fde6:	4b15      	ldr	r3, [pc, #84]	; (801fe3c <HTTP_Firmware_Data+0x518>)
 801fde8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801fdec:	4806      	ldr	r0, [pc, #24]	; (801fe08 <HTTP_Firmware_Data+0x4e4>)
 801fdee:	f000 fa2f 	bl	8020250 <isReceiveData_New>
 801fdf2:	4603      	mov	r3, r0
 801fdf4:	2b00      	cmp	r3, #0
 801fdf6:	f000 8156 	beq.w	80200a6 <HTTP_Firmware_Data+0x782>
//					LOG(log);
//					sprintf(log,"\r\n line_buffer_index: %ld\r\n",line_buffer_index);
//					LOG(log);
					// Calculator checksum
//						LOG("7");
					if(first_http_read){
 801fdfa:	4b05      	ldr	r3, [pc, #20]	; (801fe10 <HTTP_Firmware_Data+0x4ec>)
 801fdfc:	781b      	ldrb	r3, [r3, #0]
 801fdfe:	2b00      	cmp	r3, #0
 801fe00:	d036      	beq.n	801fe70 <HTTP_Firmware_Data+0x54c>
						for (uint16_t var = 0; var < line_buffer_index; ++var) {
 801fe02:	2300      	movs	r3, #0
 801fe04:	80bb      	strh	r3, [r7, #4]
 801fe06:	e025      	b.n	801fe54 <HTTP_Firmware_Data+0x530>
 801fe08:	200035ec 	.word	0x200035ec
 801fe0c:	200001b6 	.word	0x200001b6
 801fe10:	200000dc 	.word	0x200000dc
 801fe14:	200001a6 	.word	0x200001a6
 801fe18:	200000dd 	.word	0x200000dd
 801fe1c:	2000354c 	.word	0x2000354c
 801fe20:	08040000 	.word	0x08040000
 801fe24:	200001a4 	.word	0x200001a4
 801fe28:	200001a8 	.word	0x200001a8
 801fe2c:	20000198 	.word	0x20000198
 801fe30:	200001aa 	.word	0x200001aa
 801fe34:	20002548 	.word	0x20002548
 801fe38:	2000007c 	.word	0x2000007c
 801fe3c:	0802515c 	.word	0x0802515c
							line_buffer[var] = line_buffer[var+1];
 801fe40:	88bb      	ldrh	r3, [r7, #4]
 801fe42:	1c5a      	adds	r2, r3, #1
 801fe44:	88bb      	ldrh	r3, [r7, #4]
 801fe46:	49a3      	ldr	r1, [pc, #652]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801fe48:	5c89      	ldrb	r1, [r1, r2]
 801fe4a:	4aa2      	ldr	r2, [pc, #648]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801fe4c:	54d1      	strb	r1, [r2, r3]
						for (uint16_t var = 0; var < line_buffer_index; ++var) {
 801fe4e:	88bb      	ldrh	r3, [r7, #4]
 801fe50:	3301      	adds	r3, #1
 801fe52:	80bb      	strh	r3, [r7, #4]
 801fe54:	4ba0      	ldr	r3, [pc, #640]	; (80200d8 <HTTP_Firmware_Data+0x7b4>)
 801fe56:	881b      	ldrh	r3, [r3, #0]
 801fe58:	88ba      	ldrh	r2, [r7, #4]
 801fe5a:	429a      	cmp	r2, r3
 801fe5c:	d3f0      	bcc.n	801fe40 <HTTP_Firmware_Data+0x51c>
						}
						line_buffer_index --;
 801fe5e:	4b9e      	ldr	r3, [pc, #632]	; (80200d8 <HTTP_Firmware_Data+0x7b4>)
 801fe60:	881b      	ldrh	r3, [r3, #0]
 801fe62:	3b01      	subs	r3, #1
 801fe64:	b29a      	uxth	r2, r3
 801fe66:	4b9c      	ldr	r3, [pc, #624]	; (80200d8 <HTTP_Firmware_Data+0x7b4>)
 801fe68:	801a      	strh	r2, [r3, #0]
						first_http_read = RESET;
 801fe6a:	4b9c      	ldr	r3, [pc, #624]	; (80200dc <HTTP_Firmware_Data+0x7b8>)
 801fe6c:	2200      	movs	r2, #0
 801fe6e:	701a      	strb	r2, [r3, #0]
					}
					if(is_Firmware_Line_Data_Correct(line_buffer, line_buffer_index)){
 801fe70:	4b99      	ldr	r3, [pc, #612]	; (80200d8 <HTTP_Firmware_Data+0x7b4>)
 801fe72:	881b      	ldrh	r3, [r3, #0]
 801fe74:	4619      	mov	r1, r3
 801fe76:	4897      	ldr	r0, [pc, #604]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801fe78:	f7ff fcea 	bl	801f850 <is_Firmware_Line_Data_Correct>
 801fe7c:	4603      	mov	r3, r0
 801fe7e:	2b00      	cmp	r3, #0
 801fe80:	f000 810c 	beq.w	802009c <HTTP_Firmware_Data+0x778>
						// Check whether that line is the firmware data or not
//							LOG("8");
						UART_DEBUG_Transmit_Size(line_buffer+7,1);
 801fe84:	4b96      	ldr	r3, [pc, #600]	; (80200e0 <HTTP_Firmware_Data+0x7bc>)
 801fe86:	2101      	movs	r1, #1
 801fe88:	4618      	mov	r0, r3
 801fe8a:	f7ff f8d5 	bl	801f038 <UART_DEBUG_Transmit_Size>
						if(Char2Hex(line_buffer[7])==0){
 801fe8e:	4b91      	ldr	r3, [pc, #580]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801fe90:	79db      	ldrb	r3, [r3, #7]
 801fe92:	4618      	mov	r0, r3
 801fe94:	f000 fa24 	bl	80202e0 <Char2Hex>
 801fe98:	4603      	mov	r3, r0
 801fe9a:	2b00      	cmp	r3, #0
 801fe9c:	f040 80c3 	bne.w	8020026 <HTTP_Firmware_Data+0x702>
//								LOG("9");
							firmware_address_curr_offet = ((uint16_t)(Char2Hex(line_buffer[2]))<<12) +((uint16_t)(Char2Hex(line_buffer[3]))<<8) + ((uint16_t)(Char2Hex(line_buffer[4]))<<4)+(uint16_t)(Char2Hex(line_buffer[5]));
 801fea0:	4b8c      	ldr	r3, [pc, #560]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801fea2:	789b      	ldrb	r3, [r3, #2]
 801fea4:	4618      	mov	r0, r3
 801fea6:	f000 fa1b 	bl	80202e0 <Char2Hex>
 801feaa:	4603      	mov	r3, r0
 801feac:	b29b      	uxth	r3, r3
 801feae:	031b      	lsls	r3, r3, #12
 801feb0:	b29c      	uxth	r4, r3
 801feb2:	4b88      	ldr	r3, [pc, #544]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801feb4:	78db      	ldrb	r3, [r3, #3]
 801feb6:	4618      	mov	r0, r3
 801feb8:	f000 fa12 	bl	80202e0 <Char2Hex>
 801febc:	4603      	mov	r3, r0
 801febe:	b29b      	uxth	r3, r3
 801fec0:	021b      	lsls	r3, r3, #8
 801fec2:	b29b      	uxth	r3, r3
 801fec4:	4423      	add	r3, r4
 801fec6:	b29c      	uxth	r4, r3
 801fec8:	4b82      	ldr	r3, [pc, #520]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801feca:	791b      	ldrb	r3, [r3, #4]
 801fecc:	4618      	mov	r0, r3
 801fece:	f000 fa07 	bl	80202e0 <Char2Hex>
 801fed2:	4603      	mov	r3, r0
 801fed4:	b29b      	uxth	r3, r3
 801fed6:	011b      	lsls	r3, r3, #4
 801fed8:	b29b      	uxth	r3, r3
 801feda:	4423      	add	r3, r4
 801fedc:	b29c      	uxth	r4, r3
 801fede:	4b7d      	ldr	r3, [pc, #500]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801fee0:	795b      	ldrb	r3, [r3, #5]
 801fee2:	4618      	mov	r0, r3
 801fee4:	f000 f9fc 	bl	80202e0 <Char2Hex>
 801fee8:	4603      	mov	r3, r0
 801feea:	b29b      	uxth	r3, r3
 801feec:	4423      	add	r3, r4
 801feee:	b29a      	uxth	r2, r3
 801fef0:	4b7c      	ldr	r3, [pc, #496]	; (80200e4 <HTTP_Firmware_Data+0x7c0>)
 801fef2:	801a      	strh	r2, [r3, #0]
							if(get_2bytes_firmware_address){
 801fef4:	4b7c      	ldr	r3, [pc, #496]	; (80200e8 <HTTP_Firmware_Data+0x7c4>)
 801fef6:	781b      	ldrb	r3, [r3, #0]
 801fef8:	2b00      	cmp	r3, #0
 801fefa:	d01b      	beq.n	801ff34 <HTTP_Firmware_Data+0x610>
								get_2bytes_firmware_address = RESET;
 801fefc:	4b7a      	ldr	r3, [pc, #488]	; (80200e8 <HTTP_Firmware_Data+0x7c4>)
 801fefe:	2200      	movs	r2, #0
 801ff00:	701a      	strb	r2, [r3, #0]
								firmware_address_of_hexfile = (firmware_address_of_hexfile<<16) | (uint32_t)firmware_address_curr_offet;
 801ff02:	4b7a      	ldr	r3, [pc, #488]	; (80200ec <HTTP_Firmware_Data+0x7c8>)
 801ff04:	681b      	ldr	r3, [r3, #0]
 801ff06:	041b      	lsls	r3, r3, #16
 801ff08:	4a76      	ldr	r2, [pc, #472]	; (80200e4 <HTTP_Firmware_Data+0x7c0>)
 801ff0a:	8812      	ldrh	r2, [r2, #0]
 801ff0c:	4313      	orrs	r3, r2
 801ff0e:	4a77      	ldr	r2, [pc, #476]	; (80200ec <HTTP_Firmware_Data+0x7c8>)
 801ff10:	6013      	str	r3, [r2, #0]
								sprintf(log,"\r\n2 byte total :%x\r\n",firmware_address_of_hexfile);
 801ff12:	4b76      	ldr	r3, [pc, #472]	; (80200ec <HTTP_Firmware_Data+0x7c8>)
 801ff14:	681b      	ldr	r3, [r3, #0]
 801ff16:	461a      	mov	r2, r3
 801ff18:	4975      	ldr	r1, [pc, #468]	; (80200f0 <HTTP_Firmware_Data+0x7cc>)
 801ff1a:	4876      	ldr	r0, [pc, #472]	; (80200f4 <HTTP_Firmware_Data+0x7d0>)
 801ff1c:	f004 fa56 	bl	80243cc <siprintf>
								LOG(log);
 801ff20:	4874      	ldr	r0, [pc, #464]	; (80200f4 <HTTP_Firmware_Data+0x7d0>)
 801ff22:	f7ff f86b 	bl	801effc <UART_DEBUG_Transmit>
								if(firmware_address_of_hexfile != CURRENT_FIRMWARE_ADDR){
 801ff26:	4b71      	ldr	r3, [pc, #452]	; (80200ec <HTTP_Firmware_Data+0x7c8>)
 801ff28:	681b      	ldr	r3, [r3, #0]
 801ff2a:	4a73      	ldr	r2, [pc, #460]	; (80200f8 <HTTP_Firmware_Data+0x7d4>)
 801ff2c:	4293      	cmp	r3, r2
 801ff2e:	d001      	beq.n	801ff34 <HTTP_Firmware_Data+0x610>
									return ERR_CURRENT_FIRMWARE_WRONG;
 801ff30:	2303      	movs	r3, #3
 801ff32:	e0ca      	b.n	80200ca <HTTP_Firmware_Data+0x7a6>
								}
							}
							if(firmware_address_prev_offet >= 0xFFF0){
 801ff34:	4b71      	ldr	r3, [pc, #452]	; (80200fc <HTTP_Firmware_Data+0x7d8>)
 801ff36:	881b      	ldrh	r3, [r3, #0]
 801ff38:	f64f 72ef 	movw	r2, #65519	; 0xffef
 801ff3c:	4293      	cmp	r3, r2
 801ff3e:	d90d      	bls.n	801ff5c <HTTP_Firmware_Data+0x638>
								num_byte_FF_add_to_end_buffer = 0xFFFF - firmware_address_prev_offet + 1 + firmware_address_curr_offet - prev_num_byte;
 801ff40:	4b68      	ldr	r3, [pc, #416]	; (80200e4 <HTTP_Firmware_Data+0x7c0>)
 801ff42:	881a      	ldrh	r2, [r3, #0]
 801ff44:	4b6d      	ldr	r3, [pc, #436]	; (80200fc <HTTP_Firmware_Data+0x7d8>)
 801ff46:	881b      	ldrh	r3, [r3, #0]
 801ff48:	1ad3      	subs	r3, r2, r3
 801ff4a:	b29a      	uxth	r2, r3
 801ff4c:	4b6c      	ldr	r3, [pc, #432]	; (8020100 <HTTP_Firmware_Data+0x7dc>)
 801ff4e:	781b      	ldrb	r3, [r3, #0]
 801ff50:	b29b      	uxth	r3, r3
 801ff52:	1ad3      	subs	r3, r2, r3
 801ff54:	b29a      	uxth	r2, r3
 801ff56:	4b6b      	ldr	r3, [pc, #428]	; (8020104 <HTTP_Firmware_Data+0x7e0>)
 801ff58:	801a      	strh	r2, [r3, #0]
 801ff5a:	e00c      	b.n	801ff76 <HTTP_Firmware_Data+0x652>
							}
							else{
								num_byte_FF_add_to_end_buffer = firmware_address_curr_offet - firmware_address_prev_offet - prev_num_byte;
 801ff5c:	4b61      	ldr	r3, [pc, #388]	; (80200e4 <HTTP_Firmware_Data+0x7c0>)
 801ff5e:	881a      	ldrh	r2, [r3, #0]
 801ff60:	4b66      	ldr	r3, [pc, #408]	; (80200fc <HTTP_Firmware_Data+0x7d8>)
 801ff62:	881b      	ldrh	r3, [r3, #0]
 801ff64:	1ad3      	subs	r3, r2, r3
 801ff66:	b29a      	uxth	r2, r3
 801ff68:	4b65      	ldr	r3, [pc, #404]	; (8020100 <HTTP_Firmware_Data+0x7dc>)
 801ff6a:	781b      	ldrb	r3, [r3, #0]
 801ff6c:	b29b      	uxth	r3, r3
 801ff6e:	1ad3      	subs	r3, r2, r3
 801ff70:	b29a      	uxth	r2, r3
 801ff72:	4b64      	ldr	r3, [pc, #400]	; (8020104 <HTTP_Firmware_Data+0x7e0>)
 801ff74:	801a      	strh	r2, [r3, #0]
							}
//								LOG("10");
							for (uint16_t var = 0; var < num_byte_FF_add_to_end_buffer; var++) {
 801ff76:	2300      	movs	r3, #0
 801ff78:	807b      	strh	r3, [r7, #2]
 801ff7a:	e00c      	b.n	801ff96 <HTTP_Firmware_Data+0x672>
								firmware_data[firmware_index++] = 0xFF;
 801ff7c:	4b62      	ldr	r3, [pc, #392]	; (8020108 <HTTP_Firmware_Data+0x7e4>)
 801ff7e:	881b      	ldrh	r3, [r3, #0]
 801ff80:	1c5a      	adds	r2, r3, #1
 801ff82:	b291      	uxth	r1, r2
 801ff84:	4a60      	ldr	r2, [pc, #384]	; (8020108 <HTTP_Firmware_Data+0x7e4>)
 801ff86:	8011      	strh	r1, [r2, #0]
 801ff88:	461a      	mov	r2, r3
 801ff8a:	4b60      	ldr	r3, [pc, #384]	; (802010c <HTTP_Firmware_Data+0x7e8>)
 801ff8c:	21ff      	movs	r1, #255	; 0xff
 801ff8e:	5499      	strb	r1, [r3, r2]
							for (uint16_t var = 0; var < num_byte_FF_add_to_end_buffer; var++) {
 801ff90:	887b      	ldrh	r3, [r7, #2]
 801ff92:	3301      	adds	r3, #1
 801ff94:	807b      	strh	r3, [r7, #2]
 801ff96:	4b5b      	ldr	r3, [pc, #364]	; (8020104 <HTTP_Firmware_Data+0x7e0>)
 801ff98:	881b      	ldrh	r3, [r3, #0]
 801ff9a:	887a      	ldrh	r2, [r7, #2]
 801ff9c:	429a      	cmp	r2, r3
 801ff9e:	d3ed      	bcc.n	801ff7c <HTTP_Firmware_Data+0x658>
							}
//								LOG("11");
							prev_num_byte = (Char2Hex(line_buffer[0])<<4) + Char2Hex(line_buffer[1]);
 801ffa0:	4b4c      	ldr	r3, [pc, #304]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801ffa2:	781b      	ldrb	r3, [r3, #0]
 801ffa4:	4618      	mov	r0, r3
 801ffa6:	f000 f99b 	bl	80202e0 <Char2Hex>
 801ffaa:	4603      	mov	r3, r0
 801ffac:	b2db      	uxtb	r3, r3
 801ffae:	011b      	lsls	r3, r3, #4
 801ffb0:	b2dc      	uxtb	r4, r3
 801ffb2:	4b48      	ldr	r3, [pc, #288]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801ffb4:	785b      	ldrb	r3, [r3, #1]
 801ffb6:	4618      	mov	r0, r3
 801ffb8:	f000 f992 	bl	80202e0 <Char2Hex>
 801ffbc:	4603      	mov	r3, r0
 801ffbe:	b2db      	uxtb	r3, r3
 801ffc0:	4423      	add	r3, r4
 801ffc2:	b2da      	uxtb	r2, r3
 801ffc4:	4b4e      	ldr	r3, [pc, #312]	; (8020100 <HTTP_Firmware_Data+0x7dc>)
 801ffc6:	701a      	strb	r2, [r3, #0]
							firmware_address_prev_offet = firmware_address_curr_offet;
 801ffc8:	4b46      	ldr	r3, [pc, #280]	; (80200e4 <HTTP_Firmware_Data+0x7c0>)
 801ffca:	881a      	ldrh	r2, [r3, #0]
 801ffcc:	4b4b      	ldr	r3, [pc, #300]	; (80200fc <HTTP_Firmware_Data+0x7d8>)
 801ffce:	801a      	strh	r2, [r3, #0]
//								LOG("12");
							for (uint16_t var = 8; var < line_buffer_index - 3 -2; var=var+2) {
 801ffd0:	2308      	movs	r3, #8
 801ffd2:	803b      	strh	r3, [r7, #0]
 801ffd4:	e020      	b.n	8020018 <HTTP_Firmware_Data+0x6f4>
								//Save line to firmware data
								firmware_data[firmware_index++] = (Char2Hex(line_buffer[var])<<4)+ Char2Hex(line_buffer[var+1]);
 801ffd6:	883b      	ldrh	r3, [r7, #0]
 801ffd8:	4a3e      	ldr	r2, [pc, #248]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801ffda:	5cd3      	ldrb	r3, [r2, r3]
 801ffdc:	4618      	mov	r0, r3
 801ffde:	f000 f97f 	bl	80202e0 <Char2Hex>
 801ffe2:	4603      	mov	r3, r0
 801ffe4:	b2db      	uxtb	r3, r3
 801ffe6:	011b      	lsls	r3, r3, #4
 801ffe8:	b2dc      	uxtb	r4, r3
 801ffea:	883b      	ldrh	r3, [r7, #0]
 801ffec:	3301      	adds	r3, #1
 801ffee:	4a39      	ldr	r2, [pc, #228]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 801fff0:	5cd3      	ldrb	r3, [r2, r3]
 801fff2:	4618      	mov	r0, r3
 801fff4:	f000 f974 	bl	80202e0 <Char2Hex>
 801fff8:	4603      	mov	r3, r0
 801fffa:	b2da      	uxtb	r2, r3
 801fffc:	4b42      	ldr	r3, [pc, #264]	; (8020108 <HTTP_Firmware_Data+0x7e4>)
 801fffe:	881b      	ldrh	r3, [r3, #0]
 8020000:	1c59      	adds	r1, r3, #1
 8020002:	b288      	uxth	r0, r1
 8020004:	4940      	ldr	r1, [pc, #256]	; (8020108 <HTTP_Firmware_Data+0x7e4>)
 8020006:	8008      	strh	r0, [r1, #0]
 8020008:	4619      	mov	r1, r3
 802000a:	18a3      	adds	r3, r4, r2
 802000c:	b2da      	uxtb	r2, r3
 802000e:	4b3f      	ldr	r3, [pc, #252]	; (802010c <HTTP_Firmware_Data+0x7e8>)
 8020010:	545a      	strb	r2, [r3, r1]
							for (uint16_t var = 8; var < line_buffer_index - 3 -2; var=var+2) {
 8020012:	883b      	ldrh	r3, [r7, #0]
 8020014:	3302      	adds	r3, #2
 8020016:	803b      	strh	r3, [r7, #0]
 8020018:	883a      	ldrh	r2, [r7, #0]
 802001a:	4b2f      	ldr	r3, [pc, #188]	; (80200d8 <HTTP_Firmware_Data+0x7b4>)
 802001c:	881b      	ldrh	r3, [r3, #0]
 802001e:	3b05      	subs	r3, #5
 8020020:	429a      	cmp	r2, r3
 8020022:	dbd8      	blt.n	801ffd6 <HTTP_Firmware_Data+0x6b2>
 8020024:	e036      	b.n	8020094 <HTTP_Firmware_Data+0x770>
							}
//								LOG("13");
						}
						else if(Char2Hex(line_buffer[7])==4){
 8020026:	4b2b      	ldr	r3, [pc, #172]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 8020028:	79db      	ldrb	r3, [r3, #7]
 802002a:	4618      	mov	r0, r3
 802002c:	f000 f958 	bl	80202e0 <Char2Hex>
 8020030:	4603      	mov	r3, r0
 8020032:	2b04      	cmp	r3, #4
 8020034:	d12e      	bne.n	8020094 <HTTP_Firmware_Data+0x770>
							firmware_address_of_hexfile = ((uint16_t)(Char2Hex(line_buffer[8]))<<12) +((uint16_t)(Char2Hex(line_buffer[9]))<<8) + ((uint16_t)(Char2Hex(line_buffer[10]))<<4)+(uint16_t)(Char2Hex(line_buffer[11]));
 8020036:	4b27      	ldr	r3, [pc, #156]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 8020038:	7a1b      	ldrb	r3, [r3, #8]
 802003a:	4618      	mov	r0, r3
 802003c:	f000 f950 	bl	80202e0 <Char2Hex>
 8020040:	4603      	mov	r3, r0
 8020042:	b29b      	uxth	r3, r3
 8020044:	031c      	lsls	r4, r3, #12
 8020046:	4b23      	ldr	r3, [pc, #140]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 8020048:	7a5b      	ldrb	r3, [r3, #9]
 802004a:	4618      	mov	r0, r3
 802004c:	f000 f948 	bl	80202e0 <Char2Hex>
 8020050:	4603      	mov	r3, r0
 8020052:	b29b      	uxth	r3, r3
 8020054:	021b      	lsls	r3, r3, #8
 8020056:	441c      	add	r4, r3
 8020058:	4b1e      	ldr	r3, [pc, #120]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 802005a:	7a9b      	ldrb	r3, [r3, #10]
 802005c:	4618      	mov	r0, r3
 802005e:	f000 f93f 	bl	80202e0 <Char2Hex>
 8020062:	4603      	mov	r3, r0
 8020064:	b29b      	uxth	r3, r3
 8020066:	011b      	lsls	r3, r3, #4
 8020068:	441c      	add	r4, r3
 802006a:	4b1a      	ldr	r3, [pc, #104]	; (80200d4 <HTTP_Firmware_Data+0x7b0>)
 802006c:	7adb      	ldrb	r3, [r3, #11]
 802006e:	4618      	mov	r0, r3
 8020070:	f000 f936 	bl	80202e0 <Char2Hex>
 8020074:	4603      	mov	r3, r0
 8020076:	b29b      	uxth	r3, r3
 8020078:	4423      	add	r3, r4
 802007a:	461a      	mov	r2, r3
 802007c:	4b1b      	ldr	r3, [pc, #108]	; (80200ec <HTTP_Firmware_Data+0x7c8>)
 802007e:	601a      	str	r2, [r3, #0]
							sprintf(log,"\r\n2 byte low :%x\r\n",firmware_address_of_hexfile);
 8020080:	4b1a      	ldr	r3, [pc, #104]	; (80200ec <HTTP_Firmware_Data+0x7c8>)
 8020082:	681b      	ldr	r3, [r3, #0]
 8020084:	461a      	mov	r2, r3
 8020086:	4922      	ldr	r1, [pc, #136]	; (8020110 <HTTP_Firmware_Data+0x7ec>)
 8020088:	481a      	ldr	r0, [pc, #104]	; (80200f4 <HTTP_Firmware_Data+0x7d0>)
 802008a:	f004 f99f 	bl	80243cc <siprintf>
							LOG(log);
 802008e:	4819      	ldr	r0, [pc, #100]	; (80200f4 <HTTP_Firmware_Data+0x7d0>)
 8020090:	f7fe ffb4 	bl	801effc <UART_DEBUG_Transmit>
						}
						line_buffer_index = 0;
 8020094:	4b10      	ldr	r3, [pc, #64]	; (80200d8 <HTTP_Firmware_Data+0x7b4>)
 8020096:	2200      	movs	r2, #0
 8020098:	801a      	strh	r2, [r3, #0]
 802009a:	e004      	b.n	80200a6 <HTTP_Firmware_Data+0x782>
//							LOG("14");
					}
					else{
						checksum_correct = RESET;
 802009c:	4b1d      	ldr	r3, [pc, #116]	; (8020114 <HTTP_Firmware_Data+0x7f0>)
 802009e:	2200      	movs	r2, #0
 80200a0:	701a      	strb	r2, [r3, #0]
						return ERR_CHECKSUM;
 80200a2:	2302      	movs	r3, #2
 80200a4:	e011      	b.n	80200ca <HTTP_Firmware_Data+0x7a6>
					}
				}
			}
		}
		temp_at_response_index = (temp_at_response_index +1)%LINE_BUFFER_LENGTH;
 80200a6:	4b1c      	ldr	r3, [pc, #112]	; (8020118 <HTTP_Firmware_Data+0x7f4>)
 80200a8:	881b      	ldrh	r3, [r3, #0]
 80200aa:	3301      	adds	r3, #1
 80200ac:	4a1b      	ldr	r2, [pc, #108]	; (802011c <HTTP_Firmware_Data+0x7f8>)
 80200ae:	fb82 1203 	smull	r1, r2, r2, r3
 80200b2:	1151      	asrs	r1, r2, #5
 80200b4:	17da      	asrs	r2, r3, #31
 80200b6:	1a8a      	subs	r2, r1, r2
 80200b8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80200bc:	fb01 f202 	mul.w	r2, r1, r2
 80200c0:	1a9a      	subs	r2, r3, r2
 80200c2:	b292      	uxth	r2, r2
 80200c4:	4b14      	ldr	r3, [pc, #80]	; (8020118 <HTTP_Firmware_Data+0x7f4>)
 80200c6:	801a      	strh	r2, [r3, #0]
	}
	return PROCESSING;
 80200c8:	2301      	movs	r3, #1
}
 80200ca:	4618      	mov	r0, r3
 80200cc:	3714      	adds	r7, #20
 80200ce:	46bd      	mov	sp, r7
 80200d0:	bd90      	pop	{r4, r7, pc}
 80200d2:	bf00      	nop
 80200d4:	200035ec 	.word	0x200035ec
 80200d8:	200001b6 	.word	0x200001b6
 80200dc:	200000dc 	.word	0x200000dc
 80200e0:	200035f3 	.word	0x200035f3
 80200e4:	200001a6 	.word	0x200001a6
 80200e8:	200000dd 	.word	0x200000dd
 80200ec:	2000354c 	.word	0x2000354c
 80200f0:	08025160 	.word	0x08025160
 80200f4:	200023c8 	.word	0x200023c8
 80200f8:	08040000 	.word	0x08040000
 80200fc:	200001a4 	.word	0x200001a4
 8020100:	200001a8 	.word	0x200001a8
 8020104:	20000198 	.word	0x20000198
 8020108:	200001aa 	.word	0x200001aa
 802010c:	20002548 	.word	0x20002548
 8020110:	08025178 	.word	0x08025178
 8020114:	2000007c 	.word	0x2000007c
 8020118:	200001b8 	.word	0x200001b8
 802011c:	1b4e81b5 	.word	0x1b4e81b5

08020120 <HTTP_Get_Content_Length>:



FlagStatus HTTP_Get_Content_Length(){
 8020120:	b580      	push	{r7, lr}
 8020122:	af00      	add	r7, sp, #0
	if(UART_SIM7600_Received_Buffer_Available()){
 8020124:	f7fe fefc 	bl	801ef20 <UART_SIM7600_Received_Buffer_Available>
 8020128:	4603      	mov	r3, r0
 802012a:	2b00      	cmp	r3, #0
 802012c:	d029      	beq.n	8020182 <HTTP_Get_Content_Length+0x62>
		temp = UART_SIM7600_Read_Received_Buffer();
 802012e:	f7fe ff0d 	bl	801ef4c <UART_SIM7600_Read_Received_Buffer>
 8020132:	4603      	mov	r3, r0
 8020134:	461a      	mov	r2, r3
 8020136:	4b14      	ldr	r3, [pc, #80]	; (8020188 <HTTP_Get_Content_Length+0x68>)
 8020138:	701a      	strb	r2, [r3, #0]
		if(temp == '\r'){
 802013a:	4b13      	ldr	r3, [pc, #76]	; (8020188 <HTTP_Get_Content_Length+0x68>)
 802013c:	781b      	ldrb	r3, [r3, #0]
 802013e:	2b0d      	cmp	r3, #13
 8020140:	d104      	bne.n	802014c <HTTP_Get_Content_Length+0x2c>
			http_num_ignore = 0;
 8020142:	4b12      	ldr	r3, [pc, #72]	; (802018c <HTTP_Get_Content_Length+0x6c>)
 8020144:	2200      	movs	r2, #0
 8020146:	701a      	strb	r2, [r3, #0]
			return SET;
 8020148:	2301      	movs	r3, #1
 802014a:	e01b      	b.n	8020184 <HTTP_Get_Content_Length+0x64>
		}
		if(http_num_ignore==2){
 802014c:	4b0f      	ldr	r3, [pc, #60]	; (802018c <HTTP_Get_Content_Length+0x6c>)
 802014e:	781b      	ldrb	r3, [r3, #0]
 8020150:	2b02      	cmp	r3, #2
 8020152:	d10c      	bne.n	802016e <HTTP_Get_Content_Length+0x4e>
			content_length = content_length*10 + (uint32_t)temp - (uint32_t)48;
 8020154:	4b0e      	ldr	r3, [pc, #56]	; (8020190 <HTTP_Get_Content_Length+0x70>)
 8020156:	681a      	ldr	r2, [r3, #0]
 8020158:	4613      	mov	r3, r2
 802015a:	009b      	lsls	r3, r3, #2
 802015c:	4413      	add	r3, r2
 802015e:	005b      	lsls	r3, r3, #1
 8020160:	461a      	mov	r2, r3
 8020162:	4b09      	ldr	r3, [pc, #36]	; (8020188 <HTTP_Get_Content_Length+0x68>)
 8020164:	781b      	ldrb	r3, [r3, #0]
 8020166:	4413      	add	r3, r2
 8020168:	3b30      	subs	r3, #48	; 0x30
 802016a:	4a09      	ldr	r2, [pc, #36]	; (8020190 <HTTP_Get_Content_Length+0x70>)
 802016c:	6013      	str	r3, [r2, #0]
		}
		if(temp == ','){
 802016e:	4b06      	ldr	r3, [pc, #24]	; (8020188 <HTTP_Get_Content_Length+0x68>)
 8020170:	781b      	ldrb	r3, [r3, #0]
 8020172:	2b2c      	cmp	r3, #44	; 0x2c
 8020174:	d105      	bne.n	8020182 <HTTP_Get_Content_Length+0x62>
			http_num_ignore ++;
 8020176:	4b05      	ldr	r3, [pc, #20]	; (802018c <HTTP_Get_Content_Length+0x6c>)
 8020178:	781b      	ldrb	r3, [r3, #0]
 802017a:	3301      	adds	r3, #1
 802017c:	b2da      	uxtb	r2, r3
 802017e:	4b03      	ldr	r3, [pc, #12]	; (802018c <HTTP_Get_Content_Length+0x6c>)
 8020180:	701a      	strb	r2, [r3, #0]
		}
	}
	return RESET;
 8020182:	2300      	movs	r3, #0
}
 8020184:	4618      	mov	r0, r3
 8020186:	bd80      	pop	{r7, pc}
 8020188:	20001380 	.word	0x20001380
 802018c:	20000191 	.word	0x20000191
 8020190:	20000194 	.word	0x20000194

08020194 <HTTP_Set_State>:

/**
 * HTTP_Set_State()
 * @brief This is function for setting state to HTTP State Machine
 */
void HTTP_Set_State(HTTP_State _http_state){
 8020194:	b480      	push	{r7}
 8020196:	b083      	sub	sp, #12
 8020198:	af00      	add	r7, sp, #0
 802019a:	4603      	mov	r3, r0
 802019c:	71fb      	strb	r3, [r7, #7]
	http_state = _http_state;
 802019e:	4a04      	ldr	r2, [pc, #16]	; (80201b0 <HTTP_Set_State+0x1c>)
 80201a0:	79fb      	ldrb	r3, [r7, #7]
 80201a2:	7013      	strb	r3, [r2, #0]
}
 80201a4:	bf00      	nop
 80201a6:	370c      	adds	r7, #12
 80201a8:	46bd      	mov	sp, r7
 80201aa:	bc80      	pop	{r7}
 80201ac:	4770      	bx	lr
 80201ae:	bf00      	nop
 80201b0:	2000019b 	.word	0x2000019b

080201b4 <Clear_Http_Command>:
void Reset_HttpConfiguration_State(){
	Reset_No_Board();
	HTTP_Set_State(HTTP_INIT);
}

void Clear_Http_Command(){
 80201b4:	b480      	push	{r7}
 80201b6:	af00      	add	r7, sp, #0
	default_atcommand = SET;
 80201b8:	4b03      	ldr	r3, [pc, #12]	; (80201c8 <Clear_Http_Command+0x14>)
 80201ba:	2201      	movs	r2, #1
 80201bc:	701a      	strb	r2, [r3, #0]
}
 80201be:	bf00      	nop
 80201c0:	46bd      	mov	sp, r7
 80201c2:	bc80      	pop	{r7}
 80201c4:	4770      	bx	lr
 80201c6:	bf00      	nop
 80201c8:	2000007a 	.word	0x2000007a

080201cc <HTTP_Return_Content_Length>:
void Set_Http_Command(char * atcommand){
	sprintf(http_at_command,"%s",atcommand);
	default_atcommand = RESET;
}

uint32_t HTTP_Return_Content_Length(){
 80201cc:	b480      	push	{r7}
 80201ce:	af00      	add	r7, sp, #0
	return content_length;
 80201d0:	4b02      	ldr	r3, [pc, #8]	; (80201dc <HTTP_Return_Content_Length+0x10>)
 80201d2:	681b      	ldr	r3, [r3, #0]
}
 80201d4:	4618      	mov	r0, r3
 80201d6:	46bd      	mov	sp, r7
 80201d8:	bc80      	pop	{r7}
 80201da:	4770      	bx	lr
 80201dc:	20000194 	.word	0x20000194

080201e0 <isReceiveData>:
 * 			buffer_len = 6 => It just point to "I love"
 * 			data = "love"
 *
 * 			=> return SET ~ True
 */
FlagStatus isReceiveData(char *buffer , uint16_t buffer_len , const char * data){
 80201e0:	b580      	push	{r7, lr}
 80201e2:	b086      	sub	sp, #24
 80201e4:	af00      	add	r7, sp, #0
 80201e6:	60f8      	str	r0, [r7, #12]
 80201e8:	460b      	mov	r3, r1
 80201ea:	607a      	str	r2, [r7, #4]
 80201ec:	817b      	strh	r3, [r7, #10]
	uint8_t tmpLen = strlen((char*)data);
 80201ee:	6878      	ldr	r0, [r7, #4]
 80201f0:	f7fe f818 	bl	801e224 <strlen>
 80201f4:	4603      	mov	r3, r0
 80201f6:	75bb      	strb	r3, [r7, #22]
	if(buffer_len < tmpLen ){
 80201f8:	7dbb      	ldrb	r3, [r7, #22]
 80201fa:	b29b      	uxth	r3, r3
 80201fc:	897a      	ldrh	r2, [r7, #10]
 80201fe:	429a      	cmp	r2, r3
 8020200:	d201      	bcs.n	8020206 <isReceiveData+0x26>
		return RESET;
 8020202:	2300      	movs	r3, #0
 8020204:	e020      	b.n	8020248 <isReceiveData+0x68>
	}
	else{
		uint8_t tmpLen = strlen((char*)data);
 8020206:	6878      	ldr	r0, [r7, #4]
 8020208:	f7fe f80c 	bl	801e224 <strlen>
 802020c:	4603      	mov	r3, r0
 802020e:	757b      	strb	r3, [r7, #21]
		for (uint8_t index = 0; index < tmpLen; index++) {
 8020210:	2300      	movs	r3, #0
 8020212:	75fb      	strb	r3, [r7, #23]
 8020214:	e013      	b.n	802023e <isReceiveData+0x5e>
			if(buffer[buffer_len -tmpLen + index] != data[index]){
 8020216:	897a      	ldrh	r2, [r7, #10]
 8020218:	7d7b      	ldrb	r3, [r7, #21]
 802021a:	1ad2      	subs	r2, r2, r3
 802021c:	7dfb      	ldrb	r3, [r7, #23]
 802021e:	4413      	add	r3, r2
 8020220:	461a      	mov	r2, r3
 8020222:	68fb      	ldr	r3, [r7, #12]
 8020224:	4413      	add	r3, r2
 8020226:	781a      	ldrb	r2, [r3, #0]
 8020228:	7dfb      	ldrb	r3, [r7, #23]
 802022a:	6879      	ldr	r1, [r7, #4]
 802022c:	440b      	add	r3, r1
 802022e:	781b      	ldrb	r3, [r3, #0]
 8020230:	429a      	cmp	r2, r3
 8020232:	d001      	beq.n	8020238 <isReceiveData+0x58>
				return RESET;
 8020234:	2300      	movs	r3, #0
 8020236:	e007      	b.n	8020248 <isReceiveData+0x68>
		for (uint8_t index = 0; index < tmpLen; index++) {
 8020238:	7dfb      	ldrb	r3, [r7, #23]
 802023a:	3301      	adds	r3, #1
 802023c:	75fb      	strb	r3, [r7, #23]
 802023e:	7dfa      	ldrb	r2, [r7, #23]
 8020240:	7d7b      	ldrb	r3, [r7, #21]
 8020242:	429a      	cmp	r2, r3
 8020244:	d3e7      	bcc.n	8020216 <isReceiveData+0x36>
			}
		}
	}
	return SET;
 8020246:	2301      	movs	r3, #1
}
 8020248:	4618      	mov	r0, r3
 802024a:	3718      	adds	r7, #24
 802024c:	46bd      	mov	sp, r7
 802024e:	bd80      	pop	{r7, pc}

08020250 <isReceiveData_New>:


FlagStatus isReceiveData_New(char *buffer , uint16_t buffer_len , uint16_t buffer_size , const char * data){
 8020250:	b580      	push	{r7, lr}
 8020252:	b086      	sub	sp, #24
 8020254:	af00      	add	r7, sp, #0
 8020256:	60f8      	str	r0, [r7, #12]
 8020258:	607b      	str	r3, [r7, #4]
 802025a:	460b      	mov	r3, r1
 802025c:	817b      	strh	r3, [r7, #10]
 802025e:	4613      	mov	r3, r2
 8020260:	813b      	strh	r3, [r7, #8]
	uint16_t tmpLen = strlen((char*)data);
 8020262:	6878      	ldr	r0, [r7, #4]
 8020264:	f7fd ffde 	bl	801e224 <strlen>
 8020268:	4603      	mov	r3, r0
 802026a:	82bb      	strh	r3, [r7, #20]
	for (uint16_t index = 0; index < tmpLen; index++) {
 802026c:	2300      	movs	r3, #0
 802026e:	82fb      	strh	r3, [r7, #22]
 8020270:	e02d      	b.n	80202ce <isReceiveData_New+0x7e>
		if(buffer[buffer_len -tmpLen <0 ? (buffer_size + buffer_len - tmpLen + index)%buffer_size :(buffer_len - tmpLen + index)%buffer_size ] != data[index]){
 8020272:	897a      	ldrh	r2, [r7, #10]
 8020274:	8abb      	ldrh	r3, [r7, #20]
 8020276:	1ad3      	subs	r3, r2, r3
 8020278:	2b00      	cmp	r3, #0
 802027a:	da0e      	bge.n	802029a <isReceiveData_New+0x4a>
 802027c:	893a      	ldrh	r2, [r7, #8]
 802027e:	897b      	ldrh	r3, [r7, #10]
 8020280:	441a      	add	r2, r3
 8020282:	8abb      	ldrh	r3, [r7, #20]
 8020284:	1ad2      	subs	r2, r2, r3
 8020286:	8afb      	ldrh	r3, [r7, #22]
 8020288:	4413      	add	r3, r2
 802028a:	893a      	ldrh	r2, [r7, #8]
 802028c:	fb93 f1f2 	sdiv	r1, r3, r2
 8020290:	fb02 f201 	mul.w	r2, r2, r1
 8020294:	1a9b      	subs	r3, r3, r2
 8020296:	461a      	mov	r2, r3
 8020298:	e00b      	b.n	80202b2 <isReceiveData_New+0x62>
 802029a:	897a      	ldrh	r2, [r7, #10]
 802029c:	8abb      	ldrh	r3, [r7, #20]
 802029e:	1ad2      	subs	r2, r2, r3
 80202a0:	8afb      	ldrh	r3, [r7, #22]
 80202a2:	4413      	add	r3, r2
 80202a4:	893a      	ldrh	r2, [r7, #8]
 80202a6:	fb93 f1f2 	sdiv	r1, r3, r2
 80202aa:	fb02 f201 	mul.w	r2, r2, r1
 80202ae:	1a9b      	subs	r3, r3, r2
 80202b0:	461a      	mov	r2, r3
 80202b2:	68fb      	ldr	r3, [r7, #12]
 80202b4:	4413      	add	r3, r2
 80202b6:	781a      	ldrb	r2, [r3, #0]
 80202b8:	8afb      	ldrh	r3, [r7, #22]
 80202ba:	6879      	ldr	r1, [r7, #4]
 80202bc:	440b      	add	r3, r1
 80202be:	781b      	ldrb	r3, [r3, #0]
 80202c0:	429a      	cmp	r2, r3
 80202c2:	d001      	beq.n	80202c8 <isReceiveData_New+0x78>
			return RESET;
 80202c4:	2300      	movs	r3, #0
 80202c6:	e007      	b.n	80202d8 <isReceiveData_New+0x88>
	for (uint16_t index = 0; index < tmpLen; index++) {
 80202c8:	8afb      	ldrh	r3, [r7, #22]
 80202ca:	3301      	adds	r3, #1
 80202cc:	82fb      	strh	r3, [r7, #22]
 80202ce:	8afa      	ldrh	r2, [r7, #22]
 80202d0:	8abb      	ldrh	r3, [r7, #20]
 80202d2:	429a      	cmp	r2, r3
 80202d4:	d3cd      	bcc.n	8020272 <isReceiveData_New+0x22>
		}
	}
	return SET;
 80202d6:	2301      	movs	r3, #1
}
 80202d8:	4618      	mov	r0, r3
 80202da:	3718      	adds	r7, #24
 80202dc:	46bd      	mov	sp, r7
 80202de:	bd80      	pop	{r7, pc}

080202e0 <Char2Hex>:
	}
	return result;
}


uint8_t Char2Hex(char character){
 80202e0:	b480      	push	{r7}
 80202e2:	b085      	sub	sp, #20
 80202e4:	af00      	add	r7, sp, #0
 80202e6:	4603      	mov	r3, r0
 80202e8:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	if( character >='0' && character <= '9'){
 80202ea:	79fb      	ldrb	r3, [r7, #7]
 80202ec:	2b2f      	cmp	r3, #47	; 0x2f
 80202ee:	d906      	bls.n	80202fe <Char2Hex+0x1e>
 80202f0:	79fb      	ldrb	r3, [r7, #7]
 80202f2:	2b39      	cmp	r3, #57	; 0x39
 80202f4:	d803      	bhi.n	80202fe <Char2Hex+0x1e>
		result = character - (uint8_t)('0') ;
 80202f6:	79fb      	ldrb	r3, [r7, #7]
 80202f8:	3b30      	subs	r3, #48	; 0x30
 80202fa:	73fb      	strb	r3, [r7, #15]
 80202fc:	e008      	b.n	8020310 <Char2Hex+0x30>
	}
	else if(character >='A' && character <= 'F'){
 80202fe:	79fb      	ldrb	r3, [r7, #7]
 8020300:	2b40      	cmp	r3, #64	; 0x40
 8020302:	d905      	bls.n	8020310 <Char2Hex+0x30>
 8020304:	79fb      	ldrb	r3, [r7, #7]
 8020306:	2b46      	cmp	r3, #70	; 0x46
 8020308:	d802      	bhi.n	8020310 <Char2Hex+0x30>
		result = character - (uint8_t)('A') + 10;
 802030a:	79fb      	ldrb	r3, [r7, #7]
 802030c:	3b37      	subs	r3, #55	; 0x37
 802030e:	73fb      	strb	r3, [r7, #15]
	}
	return result;
 8020310:	7bfb      	ldrb	r3, [r7, #15]
}
 8020312:	4618      	mov	r0, r3
 8020314:	3714      	adds	r7, #20
 8020316:	46bd      	mov	sp, r7
 8020318:	bc80      	pop	{r7}
 802031a:	4770      	bx	lr

0802031c <AT_Processing>:
  * If Available It will Read 1 byte and add to temp buffer.
  * Then Temp buffer will be compared to pattern being passed in isReceiveData function.
  * @param None
  * @retval None
  */
void AT_Processing(){
 802031c:	b580      	push	{r7, lr}
 802031e:	af00      	add	r7, sp, #0
	if(at_result != AT_NONE){
 8020320:	4b73      	ldr	r3, [pc, #460]	; (80204f0 <AT_Processing+0x1d4>)
 8020322:	781b      	ldrb	r3, [r3, #0]
 8020324:	2b0a      	cmp	r3, #10
 8020326:	f040 80de 	bne.w	80204e6 <AT_Processing+0x1ca>
		return;
	}
	else if(UART_SIM7600_Received_Buffer_Available()){
 802032a:	f7fe fdf9 	bl	801ef20 <UART_SIM7600_Received_Buffer_Available>
 802032e:	4603      	mov	r3, r0
 8020330:	2b00      	cmp	r3, #0
 8020332:	f000 80da 	beq.w	80204ea <AT_Processing+0x1ce>
		data_respone[data_respone_index]=UART_SIM7600_Read_Received_Buffer();
 8020336:	f7fe fe09 	bl	801ef4c <UART_SIM7600_Read_Received_Buffer>
 802033a:	4601      	mov	r1, r0
 802033c:	4b6d      	ldr	r3, [pc, #436]	; (80204f4 <AT_Processing+0x1d8>)
 802033e:	781b      	ldrb	r3, [r3, #0]
 8020340:	461a      	mov	r2, r3
 8020342:	b2c9      	uxtb	r1, r1
 8020344:	4b6c      	ldr	r3, [pc, #432]	; (80204f8 <AT_Processing+0x1dc>)
 8020346:	5499      	strb	r1, [r3, r2]
//		UART_DEBUG_Transmit_Size(data_respone + data_respone_index, 1);
//		LOG("1");
		data_respone_index++;
 8020348:	4b6a      	ldr	r3, [pc, #424]	; (80204f4 <AT_Processing+0x1d8>)
 802034a:	781b      	ldrb	r3, [r3, #0]
 802034c:	3301      	adds	r3, #1
 802034e:	b2da      	uxtb	r2, r3
 8020350:	4b68      	ldr	r3, [pc, #416]	; (80204f4 <AT_Processing+0x1d8>)
 8020352:	701a      	strb	r2, [r3, #0]

		if(isReceiveData((char*)data_respone, (uint16_t)data_respone_index, OK)){
 8020354:	4b67      	ldr	r3, [pc, #412]	; (80204f4 <AT_Processing+0x1d8>)
 8020356:	781b      	ldrb	r3, [r3, #0]
 8020358:	b29b      	uxth	r3, r3
 802035a:	4a68      	ldr	r2, [pc, #416]	; (80204fc <AT_Processing+0x1e0>)
 802035c:	6812      	ldr	r2, [r2, #0]
 802035e:	4619      	mov	r1, r3
 8020360:	4865      	ldr	r0, [pc, #404]	; (80204f8 <AT_Processing+0x1dc>)
 8020362:	f7ff ff3d 	bl	80201e0 <isReceiveData>
 8020366:	4603      	mov	r3, r0
 8020368:	2b00      	cmp	r3, #0
 802036a:	d00d      	beq.n	8020388 <AT_Processing+0x6c>
			LOG("\r\nOK\r\n");
 802036c:	4864      	ldr	r0, [pc, #400]	; (8020500 <AT_Processing+0x1e4>)
 802036e:	f7fe fe45 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 8020372:	4b60      	ldr	r3, [pc, #384]	; (80204f4 <AT_Processing+0x1d8>)
 8020374:	781a      	ldrb	r2, [r3, #0]
 8020376:	4b63      	ldr	r3, [pc, #396]	; (8020504 <AT_Processing+0x1e8>)
 8020378:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 802037a:	4b5e      	ldr	r3, [pc, #376]	; (80204f4 <AT_Processing+0x1d8>)
 802037c:	2200      	movs	r2, #0
 802037e:	701a      	strb	r2, [r3, #0]
			at_result = AT_OK;
 8020380:	4b5b      	ldr	r3, [pc, #364]	; (80204f0 <AT_Processing+0x1d4>)
 8020382:	2200      	movs	r2, #0
 8020384:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
			at_result = AT_FIRMWARE_CHECKSUM;
		}
	}
//	UART_DEBUG_Transmit_Size(aUART_RxBuffer, RXBUFFERSIZE);
	return;
 8020386:	e0b0      	b.n	80204ea <AT_Processing+0x1ce>
		else if(isReceiveData((char*)data_respone, data_respone_index, (char*)ERROR_1/*ERROR_1*/)){
 8020388:	4b5a      	ldr	r3, [pc, #360]	; (80204f4 <AT_Processing+0x1d8>)
 802038a:	781b      	ldrb	r3, [r3, #0]
 802038c:	b29b      	uxth	r3, r3
 802038e:	4a5e      	ldr	r2, [pc, #376]	; (8020508 <AT_Processing+0x1ec>)
 8020390:	4619      	mov	r1, r3
 8020392:	4859      	ldr	r0, [pc, #356]	; (80204f8 <AT_Processing+0x1dc>)
 8020394:	f7ff ff24 	bl	80201e0 <isReceiveData>
 8020398:	4603      	mov	r3, r0
 802039a:	2b00      	cmp	r3, #0
 802039c:	d00d      	beq.n	80203ba <AT_Processing+0x9e>
			LOG("\r\nERROR\r\n");
 802039e:	485b      	ldr	r0, [pc, #364]	; (802050c <AT_Processing+0x1f0>)
 80203a0:	f7fe fe2c 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 80203a4:	4b53      	ldr	r3, [pc, #332]	; (80204f4 <AT_Processing+0x1d8>)
 80203a6:	781a      	ldrb	r2, [r3, #0]
 80203a8:	4b56      	ldr	r3, [pc, #344]	; (8020504 <AT_Processing+0x1e8>)
 80203aa:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 80203ac:	4b51      	ldr	r3, [pc, #324]	; (80204f4 <AT_Processing+0x1d8>)
 80203ae:	2200      	movs	r2, #0
 80203b0:	701a      	strb	r2, [r3, #0]
			at_result = AT_ERROR;
 80203b2:	4b4f      	ldr	r3, [pc, #316]	; (80204f0 <AT_Processing+0x1d4>)
 80203b4:	2201      	movs	r2, #1
 80203b6:	701a      	strb	r2, [r3, #0]
	return;
 80203b8:	e097      	b.n	80204ea <AT_Processing+0x1ce>
		else if(isReceiveData((char*)data_respone, data_respone_index, (char*)PB_DONE /*PB_DONE*/)){
 80203ba:	4b4e      	ldr	r3, [pc, #312]	; (80204f4 <AT_Processing+0x1d8>)
 80203bc:	781b      	ldrb	r3, [r3, #0]
 80203be:	b29b      	uxth	r3, r3
 80203c0:	4a53      	ldr	r2, [pc, #332]	; (8020510 <AT_Processing+0x1f4>)
 80203c2:	4619      	mov	r1, r3
 80203c4:	484c      	ldr	r0, [pc, #304]	; (80204f8 <AT_Processing+0x1dc>)
 80203c6:	f7ff ff0b 	bl	80201e0 <isReceiveData>
 80203ca:	4603      	mov	r3, r0
 80203cc:	2b00      	cmp	r3, #0
 80203ce:	d00d      	beq.n	80203ec <AT_Processing+0xd0>
			LOG("\r\nPB DONE\r\n");
 80203d0:	4850      	ldr	r0, [pc, #320]	; (8020514 <AT_Processing+0x1f8>)
 80203d2:	f7fe fe13 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 80203d6:	4b47      	ldr	r3, [pc, #284]	; (80204f4 <AT_Processing+0x1d8>)
 80203d8:	781a      	ldrb	r2, [r3, #0]
 80203da:	4b4a      	ldr	r3, [pc, #296]	; (8020504 <AT_Processing+0x1e8>)
 80203dc:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 80203de:	4b45      	ldr	r3, [pc, #276]	; (80204f4 <AT_Processing+0x1d8>)
 80203e0:	2200      	movs	r2, #0
 80203e2:	701a      	strb	r2, [r3, #0]
			at_result = AT_PB_DONE;
 80203e4:	4b42      	ldr	r3, [pc, #264]	; (80204f0 <AT_Processing+0x1d4>)
 80203e6:	2203      	movs	r2, #3
 80203e8:	701a      	strb	r2, [r3, #0]
	return;
 80203ea:	e07e      	b.n	80204ea <AT_Processing+0x1ce>
		else if(isReceiveData((char*)data_respone, data_respone_index, (char*)IMEI_CHECK)){
 80203ec:	4b41      	ldr	r3, [pc, #260]	; (80204f4 <AT_Processing+0x1d8>)
 80203ee:	781b      	ldrb	r3, [r3, #0]
 80203f0:	b29b      	uxth	r3, r3
 80203f2:	4a49      	ldr	r2, [pc, #292]	; (8020518 <AT_Processing+0x1fc>)
 80203f4:	4619      	mov	r1, r3
 80203f6:	4840      	ldr	r0, [pc, #256]	; (80204f8 <AT_Processing+0x1dc>)
 80203f8:	f7ff fef2 	bl	80201e0 <isReceiveData>
 80203fc:	4603      	mov	r3, r0
 80203fe:	2b00      	cmp	r3, #0
 8020400:	d00d      	beq.n	802041e <AT_Processing+0x102>
			LOG("\r\nRECEIVE IMEI\r\n");
 8020402:	4846      	ldr	r0, [pc, #280]	; (802051c <AT_Processing+0x200>)
 8020404:	f7fe fdfa 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 8020408:	4b3a      	ldr	r3, [pc, #232]	; (80204f4 <AT_Processing+0x1d8>)
 802040a:	781a      	ldrb	r2, [r3, #0]
 802040c:	4b3d      	ldr	r3, [pc, #244]	; (8020504 <AT_Processing+0x1e8>)
 802040e:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 8020410:	4b38      	ldr	r3, [pc, #224]	; (80204f4 <AT_Processing+0x1d8>)
 8020412:	2200      	movs	r2, #0
 8020414:	701a      	strb	r2, [r3, #0]
			at_result = AT_IMEI;
 8020416:	4b36      	ldr	r3, [pc, #216]	; (80204f0 <AT_Processing+0x1d4>)
 8020418:	2206      	movs	r2, #6
 802041a:	701a      	strb	r2, [r3, #0]
	return;
 802041c:	e065      	b.n	80204ea <AT_Processing+0x1ce>
		else if(isReceiveData((char*)data_respone, data_respone_index, (char*)RECEIVE_RESPONSE)){
 802041e:	4b35      	ldr	r3, [pc, #212]	; (80204f4 <AT_Processing+0x1d8>)
 8020420:	781b      	ldrb	r3, [r3, #0]
 8020422:	b29b      	uxth	r3, r3
 8020424:	4a3e      	ldr	r2, [pc, #248]	; (8020520 <AT_Processing+0x204>)
 8020426:	4619      	mov	r1, r3
 8020428:	4833      	ldr	r0, [pc, #204]	; (80204f8 <AT_Processing+0x1dc>)
 802042a:	f7ff fed9 	bl	80201e0 <isReceiveData>
 802042e:	4603      	mov	r3, r0
 8020430:	2b00      	cmp	r3, #0
 8020432:	d00d      	beq.n	8020450 <AT_Processing+0x134>
			LOG("\r\nRECEIVE HTTP RESPONSE\r\n");
 8020434:	483b      	ldr	r0, [pc, #236]	; (8020524 <AT_Processing+0x208>)
 8020436:	f7fe fde1 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 802043a:	4b2e      	ldr	r3, [pc, #184]	; (80204f4 <AT_Processing+0x1d8>)
 802043c:	781a      	ldrb	r2, [r3, #0]
 802043e:	4b31      	ldr	r3, [pc, #196]	; (8020504 <AT_Processing+0x1e8>)
 8020440:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 8020442:	4b2c      	ldr	r3, [pc, #176]	; (80204f4 <AT_Processing+0x1d8>)
 8020444:	2200      	movs	r2, #0
 8020446:	701a      	strb	r2, [r3, #0]
			at_result = AT_HTTP_RESPONSE;
 8020448:	4b29      	ldr	r3, [pc, #164]	; (80204f0 <AT_Processing+0x1d4>)
 802044a:	2205      	movs	r2, #5
 802044c:	701a      	strb	r2, [r3, #0]
	return;
 802044e:	e04c      	b.n	80204ea <AT_Processing+0x1ce>
		else if(isReceiveData((char*)data_respone, data_respone_index, (char*)FIRMWARE_VERSION)){
 8020450:	4b28      	ldr	r3, [pc, #160]	; (80204f4 <AT_Processing+0x1d8>)
 8020452:	781b      	ldrb	r3, [r3, #0]
 8020454:	b29b      	uxth	r3, r3
 8020456:	4a34      	ldr	r2, [pc, #208]	; (8020528 <AT_Processing+0x20c>)
 8020458:	4619      	mov	r1, r3
 802045a:	4827      	ldr	r0, [pc, #156]	; (80204f8 <AT_Processing+0x1dc>)
 802045c:	f7ff fec0 	bl	80201e0 <isReceiveData>
 8020460:	4603      	mov	r3, r0
 8020462:	2b00      	cmp	r3, #0
 8020464:	d00d      	beq.n	8020482 <AT_Processing+0x166>
			LOG("\r\nRECEIVE VERSION RESPONSE\r\n");
 8020466:	4831      	ldr	r0, [pc, #196]	; (802052c <AT_Processing+0x210>)
 8020468:	f7fe fdc8 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 802046c:	4b21      	ldr	r3, [pc, #132]	; (80204f4 <AT_Processing+0x1d8>)
 802046e:	781a      	ldrb	r2, [r3, #0]
 8020470:	4b24      	ldr	r3, [pc, #144]	; (8020504 <AT_Processing+0x1e8>)
 8020472:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 8020474:	4b1f      	ldr	r3, [pc, #124]	; (80204f4 <AT_Processing+0x1d8>)
 8020476:	2200      	movs	r2, #0
 8020478:	701a      	strb	r2, [r3, #0]
			at_result = AT_FIRMWARE_VERSION;
 802047a:	4b1d      	ldr	r3, [pc, #116]	; (80204f0 <AT_Processing+0x1d4>)
 802047c:	2207      	movs	r2, #7
 802047e:	701a      	strb	r2, [r3, #0]
	return;
 8020480:	e033      	b.n	80204ea <AT_Processing+0x1ce>
		else if(isReceiveData((char*)data_respone, data_respone_index, (char*)FIRMWARE_DATA)){
 8020482:	4b1c      	ldr	r3, [pc, #112]	; (80204f4 <AT_Processing+0x1d8>)
 8020484:	781b      	ldrb	r3, [r3, #0]
 8020486:	b29b      	uxth	r3, r3
 8020488:	4a29      	ldr	r2, [pc, #164]	; (8020530 <AT_Processing+0x214>)
 802048a:	4619      	mov	r1, r3
 802048c:	481a      	ldr	r0, [pc, #104]	; (80204f8 <AT_Processing+0x1dc>)
 802048e:	f7ff fea7 	bl	80201e0 <isReceiveData>
 8020492:	4603      	mov	r3, r0
 8020494:	2b00      	cmp	r3, #0
 8020496:	d00d      	beq.n	80204b4 <AT_Processing+0x198>
			LOG("\r\nRECEIVE FIRMWARE DATA\r\n");
 8020498:	4826      	ldr	r0, [pc, #152]	; (8020534 <AT_Processing+0x218>)
 802049a:	f7fe fdaf 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 802049e:	4b15      	ldr	r3, [pc, #84]	; (80204f4 <AT_Processing+0x1d8>)
 80204a0:	781a      	ldrb	r2, [r3, #0]
 80204a2:	4b18      	ldr	r3, [pc, #96]	; (8020504 <AT_Processing+0x1e8>)
 80204a4:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 80204a6:	4b13      	ldr	r3, [pc, #76]	; (80204f4 <AT_Processing+0x1d8>)
 80204a8:	2200      	movs	r2, #0
 80204aa:	701a      	strb	r2, [r3, #0]
			at_result = AT_FIRMWARE_DATA;
 80204ac:	4b10      	ldr	r3, [pc, #64]	; (80204f0 <AT_Processing+0x1d4>)
 80204ae:	2208      	movs	r2, #8
 80204b0:	701a      	strb	r2, [r3, #0]
	return;
 80204b2:	e01a      	b.n	80204ea <AT_Processing+0x1ce>
		else if(isReceiveData((char*)data_respone, data_respone_index, (char*)FIRMWARE_CHECKSUM)){
 80204b4:	4b0f      	ldr	r3, [pc, #60]	; (80204f4 <AT_Processing+0x1d8>)
 80204b6:	781b      	ldrb	r3, [r3, #0]
 80204b8:	b29b      	uxth	r3, r3
 80204ba:	4a1f      	ldr	r2, [pc, #124]	; (8020538 <AT_Processing+0x21c>)
 80204bc:	4619      	mov	r1, r3
 80204be:	480e      	ldr	r0, [pc, #56]	; (80204f8 <AT_Processing+0x1dc>)
 80204c0:	f7ff fe8e 	bl	80201e0 <isReceiveData>
 80204c4:	4603      	mov	r3, r0
 80204c6:	2b00      	cmp	r3, #0
 80204c8:	d00f      	beq.n	80204ea <AT_Processing+0x1ce>
			LOG("\r\nRECEIVE FIRMWARE CHECKSUM\r\n");
 80204ca:	481c      	ldr	r0, [pc, #112]	; (802053c <AT_Processing+0x220>)
 80204cc:	f7fe fd96 	bl	801effc <UART_DEBUG_Transmit>
			data_respone_length = data_respone_index;
 80204d0:	4b08      	ldr	r3, [pc, #32]	; (80204f4 <AT_Processing+0x1d8>)
 80204d2:	781a      	ldrb	r2, [r3, #0]
 80204d4:	4b0b      	ldr	r3, [pc, #44]	; (8020504 <AT_Processing+0x1e8>)
 80204d6:	701a      	strb	r2, [r3, #0]
			data_respone_index = 0;
 80204d8:	4b06      	ldr	r3, [pc, #24]	; (80204f4 <AT_Processing+0x1d8>)
 80204da:	2200      	movs	r2, #0
 80204dc:	701a      	strb	r2, [r3, #0]
			at_result = AT_FIRMWARE_CHECKSUM;
 80204de:	4b04      	ldr	r3, [pc, #16]	; (80204f0 <AT_Processing+0x1d4>)
 80204e0:	2209      	movs	r2, #9
 80204e2:	701a      	strb	r2, [r3, #0]
	return;
 80204e4:	e001      	b.n	80204ea <AT_Processing+0x1ce>
		return;
 80204e6:	bf00      	nop
 80204e8:	e000      	b.n	80204ec <AT_Processing+0x1d0>
	return;
 80204ea:	bf00      	nop
}
 80204ec:	bd80      	pop	{r7, pc}
 80204ee:	bf00      	nop
 80204f0:	200000de 	.word	0x200000de
 80204f4:	200011bd 	.word	0x200011bd
 80204f8:	200001bc 	.word	0x200001bc
 80204fc:	200000e0 	.word	0x200000e0
 8020500:	08025194 	.word	0x08025194
 8020504:	200011bc 	.word	0x200011bc
 8020508:	08025314 	.word	0x08025314
 802050c:	0802519c 	.word	0x0802519c
 8020510:	0802530c 	.word	0x0802530c
 8020514:	080251a8 	.word	0x080251a8
 8020518:	0802531c 	.word	0x0802531c
 802051c:	080251b4 	.word	0x080251b4
 8020520:	08025328 	.word	0x08025328
 8020524:	080251c8 	.word	0x080251c8
 8020528:	08025338 	.word	0x08025338
 802052c:	080251e4 	.word	0x080251e4
 8020530:	08025350 	.word	0x08025350
 8020534:	08025204 	.word	0x08025204
 8020538:	08025344 	.word	0x08025344
 802053c:	08025220 	.word	0x08025220

08020540 <Get_AT_Result>:
/**
  * @brief Get_AT_Result Initialization Function
  * @param None
  * @retval at_result
  */
AT_Result Get_AT_Result(){
 8020540:	b480      	push	{r7}
 8020542:	af00      	add	r7, sp, #0
	return at_result;
 8020544:	4b02      	ldr	r3, [pc, #8]	; (8020550 <Get_AT_Result+0x10>)
 8020546:	781b      	ldrb	r3, [r3, #0]
}
 8020548:	4618      	mov	r0, r3
 802054a:	46bd      	mov	sp, r7
 802054c:	bc80      	pop	{r7}
 802054e:	4770      	bx	lr
 8020550:	200000de 	.word	0x200000de

08020554 <Clear_AT_Result>:
/**
  * @brief Clear_AT_Result Initialization Function
  * @param None
  * @retval None
  */
void Clear_AT_Result(){
 8020554:	b480      	push	{r7}
 8020556:	af00      	add	r7, sp, #0
	at_result = AT_NONE;
 8020558:	4b03      	ldr	r3, [pc, #12]	; (8020568 <Clear_AT_Result+0x14>)
 802055a:	220a      	movs	r2, #10
 802055c:	701a      	strb	r2, [r3, #0]
}
 802055e:	bf00      	nop
 8020560:	46bd      	mov	sp, r7
 8020562:	bc80      	pop	{r7}
 8020564:	4770      	bx	lr
 8020566:	bf00      	nop
 8020568:	200000de 	.word	0x200000de

0802056c <Get_New_Task_ID>:

uint32_t count_SCH_Update = 0;
uint8_t testFlag = 0;
uint8_t strScheduler[] = "                                                                    ";

uint32_t Get_New_Task_ID(void){
 802056c:	b480      	push	{r7}
 802056e:	af00      	add	r7, sp, #0
	newTaskID++;
 8020570:	4b09      	ldr	r3, [pc, #36]	; (8020598 <Get_New_Task_ID+0x2c>)
 8020572:	681b      	ldr	r3, [r3, #0]
 8020574:	3301      	adds	r3, #1
 8020576:	4a08      	ldr	r2, [pc, #32]	; (8020598 <Get_New_Task_ID+0x2c>)
 8020578:	6013      	str	r3, [r2, #0]
	if(newTaskID == NO_TASK_ID){
 802057a:	4b07      	ldr	r3, [pc, #28]	; (8020598 <Get_New_Task_ID+0x2c>)
 802057c:	681b      	ldr	r3, [r3, #0]
 802057e:	2b00      	cmp	r3, #0
 8020580:	d104      	bne.n	802058c <Get_New_Task_ID+0x20>
		newTaskID++;
 8020582:	4b05      	ldr	r3, [pc, #20]	; (8020598 <Get_New_Task_ID+0x2c>)
 8020584:	681b      	ldr	r3, [r3, #0]
 8020586:	3301      	adds	r3, #1
 8020588:	4a03      	ldr	r2, [pc, #12]	; (8020598 <Get_New_Task_ID+0x2c>)
 802058a:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 802058c:	4b02      	ldr	r3, [pc, #8]	; (8020598 <Get_New_Task_ID+0x2c>)
 802058e:	681b      	ldr	r3, [r3, #0]
}
 8020590:	4618      	mov	r0, r3
 8020592:	46bd      	mov	sp, r7
 8020594:	bc80      	pop	{r7}
 8020596:	4770      	bx	lr
 8020598:	200011c0 	.word	0x200011c0

0802059c <SCH_Update>:


void SCH_Update(void){
 802059c:	b480      	push	{r7}
 802059e:	af00      	add	r7, sp, #0
	// Check if there is a task at this location
	count_SCH_Update ++;
 80205a0:	4b10      	ldr	r3, [pc, #64]	; (80205e4 <SCH_Update+0x48>)
 80205a2:	681b      	ldr	r3, [r3, #0]
 80205a4:	3301      	adds	r3, #1
 80205a6:	4a0f      	ldr	r2, [pc, #60]	; (80205e4 <SCH_Update+0x48>)
 80205a8:	6013      	str	r3, [r2, #0]
	if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 80205aa:	4b0f      	ldr	r3, [pc, #60]	; (80205e8 <SCH_Update+0x4c>)
 80205ac:	681b      	ldr	r3, [r3, #0]
 80205ae:	2b00      	cmp	r3, #0
 80205b0:	d013      	beq.n	80205da <SCH_Update+0x3e>
 80205b2:	4b0d      	ldr	r3, [pc, #52]	; (80205e8 <SCH_Update+0x4c>)
 80205b4:	7b1b      	ldrb	r3, [r3, #12]
 80205b6:	2b00      	cmp	r3, #0
 80205b8:	d10f      	bne.n	80205da <SCH_Update+0x3e>
		if(SCH_tasks_G[0].Delay > 0){
 80205ba:	4b0b      	ldr	r3, [pc, #44]	; (80205e8 <SCH_Update+0x4c>)
 80205bc:	685b      	ldr	r3, [r3, #4]
 80205be:	2b00      	cmp	r3, #0
 80205c0:	d004      	beq.n	80205cc <SCH_Update+0x30>
			SCH_tasks_G[0].Delay = SCH_tasks_G[0].Delay - 1;
 80205c2:	4b09      	ldr	r3, [pc, #36]	; (80205e8 <SCH_Update+0x4c>)
 80205c4:	685b      	ldr	r3, [r3, #4]
 80205c6:	3b01      	subs	r3, #1
 80205c8:	4a07      	ldr	r2, [pc, #28]	; (80205e8 <SCH_Update+0x4c>)
 80205ca:	6053      	str	r3, [r2, #4]
		}
		if (SCH_tasks_G[0].Delay == 0) {
 80205cc:	4b06      	ldr	r3, [pc, #24]	; (80205e8 <SCH_Update+0x4c>)
 80205ce:	685b      	ldr	r3, [r3, #4]
 80205d0:	2b00      	cmp	r3, #0
 80205d2:	d102      	bne.n	80205da <SCH_Update+0x3e>
			SCH_tasks_G[0].RunMe = 1;
 80205d4:	4b04      	ldr	r3, [pc, #16]	; (80205e8 <SCH_Update+0x4c>)
 80205d6:	2201      	movs	r2, #1
 80205d8:	731a      	strb	r2, [r3, #12]
		}
	}
}
 80205da:	bf00      	nop
 80205dc:	46bd      	mov	sp, r7
 80205de:	bc80      	pop	{r7}
 80205e0:	4770      	bx	lr
 80205e2:	bf00      	nop
 80205e4:	200011c4 	.word	0x200011c4
 80205e8:	20003fd8 	.word	0x20003fd8

080205ec <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 80205ec:	b590      	push	{r4, r7, lr}
 80205ee:	b089      	sub	sp, #36	; 0x24
 80205f0:	af00      	add	r7, sp, #0
 80205f2:	60f8      	str	r0, [r7, #12]
 80205f4:	60b9      	str	r1, [r7, #8]
 80205f6:	607a      	str	r2, [r7, #4]
	uint8_t newTaskIndex = 0;
 80205f8:	2300      	movs	r3, #0
 80205fa:	77fb      	strb	r3, [r7, #31]
	uint32_t sumDelay = 0;
 80205fc:	2300      	movs	r3, #0
 80205fe:	61bb      	str	r3, [r7, #24]
	uint32_t newDelay = 0;
 8020600:	2300      	movs	r3, #0
 8020602:	613b      	str	r3, [r7, #16]

	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 8020604:	2300      	movs	r3, #0
 8020606:	77fb      	strb	r3, [r7, #31]
 8020608:	e133      	b.n	8020872 <SCH_Add_Task+0x286>
		sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 802060a:	7ffa      	ldrb	r2, [r7, #31]
 802060c:	49a1      	ldr	r1, [pc, #644]	; (8020894 <SCH_Add_Task+0x2a8>)
 802060e:	4613      	mov	r3, r2
 8020610:	009b      	lsls	r3, r3, #2
 8020612:	4413      	add	r3, r2
 8020614:	009b      	lsls	r3, r3, #2
 8020616:	440b      	add	r3, r1
 8020618:	3304      	adds	r3, #4
 802061a:	681b      	ldr	r3, [r3, #0]
 802061c:	69ba      	ldr	r2, [r7, #24]
 802061e:	4413      	add	r3, r2
 8020620:	61bb      	str	r3, [r7, #24]
		if(sumDelay > DELAY){
 8020622:	69ba      	ldr	r2, [r7, #24]
 8020624:	68bb      	ldr	r3, [r7, #8]
 8020626:	429a      	cmp	r2, r3
 8020628:	f240 80c1 	bls.w	80207ae <SCH_Add_Task+0x1c2>
			newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 802062c:	7ffa      	ldrb	r2, [r7, #31]
 802062e:	4999      	ldr	r1, [pc, #612]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020630:	4613      	mov	r3, r2
 8020632:	009b      	lsls	r3, r3, #2
 8020634:	4413      	add	r3, r2
 8020636:	009b      	lsls	r3, r3, #2
 8020638:	440b      	add	r3, r1
 802063a:	3304      	adds	r3, #4
 802063c:	681a      	ldr	r2, [r3, #0]
 802063e:	69bb      	ldr	r3, [r7, #24]
 8020640:	1ad3      	subs	r3, r2, r3
 8020642:	68ba      	ldr	r2, [r7, #8]
 8020644:	4413      	add	r3, r2
 8020646:	613b      	str	r3, [r7, #16]
			SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 8020648:	7ffa      	ldrb	r2, [r7, #31]
 802064a:	69b9      	ldr	r1, [r7, #24]
 802064c:	68bb      	ldr	r3, [r7, #8]
 802064e:	1ac9      	subs	r1, r1, r3
 8020650:	4890      	ldr	r0, [pc, #576]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020652:	4613      	mov	r3, r2
 8020654:	009b      	lsls	r3, r3, #2
 8020656:	4413      	add	r3, r2
 8020658:	009b      	lsls	r3, r3, #2
 802065a:	4403      	add	r3, r0
 802065c:	3304      	adds	r3, #4
 802065e:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 8020660:	2327      	movs	r3, #39	; 0x27
 8020662:	75fb      	strb	r3, [r7, #23]
 8020664:	e04c      	b.n	8020700 <SCH_Add_Task+0x114>
//				if(SCH_tasks_G[i - 1].pTask != 0)
				{
					SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 8020666:	7dfb      	ldrb	r3, [r7, #23]
 8020668:	1e59      	subs	r1, r3, #1
 802066a:	7dfa      	ldrb	r2, [r7, #23]
 802066c:	4889      	ldr	r0, [pc, #548]	; (8020894 <SCH_Add_Task+0x2a8>)
 802066e:	460b      	mov	r3, r1
 8020670:	009b      	lsls	r3, r3, #2
 8020672:	440b      	add	r3, r1
 8020674:	009b      	lsls	r3, r3, #2
 8020676:	4403      	add	r3, r0
 8020678:	6819      	ldr	r1, [r3, #0]
 802067a:	4886      	ldr	r0, [pc, #536]	; (8020894 <SCH_Add_Task+0x2a8>)
 802067c:	4613      	mov	r3, r2
 802067e:	009b      	lsls	r3, r3, #2
 8020680:	4413      	add	r3, r2
 8020682:	009b      	lsls	r3, r3, #2
 8020684:	4403      	add	r3, r0
 8020686:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 8020688:	7dfb      	ldrb	r3, [r7, #23]
 802068a:	1e59      	subs	r1, r3, #1
 802068c:	7dfa      	ldrb	r2, [r7, #23]
 802068e:	4881      	ldr	r0, [pc, #516]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020690:	460b      	mov	r3, r1
 8020692:	009b      	lsls	r3, r3, #2
 8020694:	440b      	add	r3, r1
 8020696:	009b      	lsls	r3, r3, #2
 8020698:	4403      	add	r3, r0
 802069a:	3308      	adds	r3, #8
 802069c:	6819      	ldr	r1, [r3, #0]
 802069e:	487d      	ldr	r0, [pc, #500]	; (8020894 <SCH_Add_Task+0x2a8>)
 80206a0:	4613      	mov	r3, r2
 80206a2:	009b      	lsls	r3, r3, #2
 80206a4:	4413      	add	r3, r2
 80206a6:	009b      	lsls	r3, r3, #2
 80206a8:	4403      	add	r3, r0
 80206aa:	3308      	adds	r3, #8
 80206ac:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 80206ae:	7dfb      	ldrb	r3, [r7, #23]
 80206b0:	1e59      	subs	r1, r3, #1
 80206b2:	7dfa      	ldrb	r2, [r7, #23]
 80206b4:	4877      	ldr	r0, [pc, #476]	; (8020894 <SCH_Add_Task+0x2a8>)
 80206b6:	460b      	mov	r3, r1
 80206b8:	009b      	lsls	r3, r3, #2
 80206ba:	440b      	add	r3, r1
 80206bc:	009b      	lsls	r3, r3, #2
 80206be:	4403      	add	r3, r0
 80206c0:	3304      	adds	r3, #4
 80206c2:	6819      	ldr	r1, [r3, #0]
 80206c4:	4873      	ldr	r0, [pc, #460]	; (8020894 <SCH_Add_Task+0x2a8>)
 80206c6:	4613      	mov	r3, r2
 80206c8:	009b      	lsls	r3, r3, #2
 80206ca:	4413      	add	r3, r2
 80206cc:	009b      	lsls	r3, r3, #2
 80206ce:	4403      	add	r3, r0
 80206d0:	3304      	adds	r3, #4
 80206d2:	6019      	str	r1, [r3, #0]
//					SCH_tasks_G[i].RunMe = SCH_tasks_G[i - 1].RunMe;
					SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 80206d4:	7dfb      	ldrb	r3, [r7, #23]
 80206d6:	1e59      	subs	r1, r3, #1
 80206d8:	7dfa      	ldrb	r2, [r7, #23]
 80206da:	486e      	ldr	r0, [pc, #440]	; (8020894 <SCH_Add_Task+0x2a8>)
 80206dc:	460b      	mov	r3, r1
 80206de:	009b      	lsls	r3, r3, #2
 80206e0:	440b      	add	r3, r1
 80206e2:	009b      	lsls	r3, r3, #2
 80206e4:	4403      	add	r3, r0
 80206e6:	3310      	adds	r3, #16
 80206e8:	6819      	ldr	r1, [r3, #0]
 80206ea:	486a      	ldr	r0, [pc, #424]	; (8020894 <SCH_Add_Task+0x2a8>)
 80206ec:	4613      	mov	r3, r2
 80206ee:	009b      	lsls	r3, r3, #2
 80206f0:	4413      	add	r3, r2
 80206f2:	009b      	lsls	r3, r3, #2
 80206f4:	4403      	add	r3, r0
 80206f6:	3310      	adds	r3, #16
 80206f8:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 80206fa:	7dfb      	ldrb	r3, [r7, #23]
 80206fc:	3b01      	subs	r3, #1
 80206fe:	75fb      	strb	r3, [r7, #23]
 8020700:	7dfa      	ldrb	r2, [r7, #23]
 8020702:	7ffb      	ldrb	r3, [r7, #31]
 8020704:	429a      	cmp	r2, r3
 8020706:	d8ae      	bhi.n	8020666 <SCH_Add_Task+0x7a>
				}
			}
			SCH_tasks_G[newTaskIndex].pTask = pFunction;
 8020708:	7ffa      	ldrb	r2, [r7, #31]
 802070a:	4962      	ldr	r1, [pc, #392]	; (8020894 <SCH_Add_Task+0x2a8>)
 802070c:	4613      	mov	r3, r2
 802070e:	009b      	lsls	r3, r3, #2
 8020710:	4413      	add	r3, r2
 8020712:	009b      	lsls	r3, r3, #2
 8020714:	440b      	add	r3, r1
 8020716:	68fa      	ldr	r2, [r7, #12]
 8020718:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Delay = newDelay;
 802071a:	7ffa      	ldrb	r2, [r7, #31]
 802071c:	495d      	ldr	r1, [pc, #372]	; (8020894 <SCH_Add_Task+0x2a8>)
 802071e:	4613      	mov	r3, r2
 8020720:	009b      	lsls	r3, r3, #2
 8020722:	4413      	add	r3, r2
 8020724:	009b      	lsls	r3, r3, #2
 8020726:	440b      	add	r3, r1
 8020728:	3304      	adds	r3, #4
 802072a:	693a      	ldr	r2, [r7, #16]
 802072c:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Period = PERIOD;
 802072e:	7ffa      	ldrb	r2, [r7, #31]
 8020730:	4958      	ldr	r1, [pc, #352]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020732:	4613      	mov	r3, r2
 8020734:	009b      	lsls	r3, r3, #2
 8020736:	4413      	add	r3, r2
 8020738:	009b      	lsls	r3, r3, #2
 802073a:	440b      	add	r3, r1
 802073c:	3308      	adds	r3, #8
 802073e:	687a      	ldr	r2, [r7, #4]
 8020740:	601a      	str	r2, [r3, #0]
			if(SCH_tasks_G[newTaskIndex].Delay == 0){
 8020742:	7ffa      	ldrb	r2, [r7, #31]
 8020744:	4953      	ldr	r1, [pc, #332]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020746:	4613      	mov	r3, r2
 8020748:	009b      	lsls	r3, r3, #2
 802074a:	4413      	add	r3, r2
 802074c:	009b      	lsls	r3, r3, #2
 802074e:	440b      	add	r3, r1
 8020750:	3304      	adds	r3, #4
 8020752:	681b      	ldr	r3, [r3, #0]
 8020754:	2b00      	cmp	r3, #0
 8020756:	d10a      	bne.n	802076e <SCH_Add_Task+0x182>
				SCH_tasks_G[newTaskIndex].RunMe = 1;
 8020758:	7ffa      	ldrb	r2, [r7, #31]
 802075a:	494e      	ldr	r1, [pc, #312]	; (8020894 <SCH_Add_Task+0x2a8>)
 802075c:	4613      	mov	r3, r2
 802075e:	009b      	lsls	r3, r3, #2
 8020760:	4413      	add	r3, r2
 8020762:	009b      	lsls	r3, r3, #2
 8020764:	440b      	add	r3, r1
 8020766:	330c      	adds	r3, #12
 8020768:	2201      	movs	r2, #1
 802076a:	701a      	strb	r2, [r3, #0]
 802076c:	e009      	b.n	8020782 <SCH_Add_Task+0x196>
			} else {
				SCH_tasks_G[newTaskIndex].RunMe = 0;
 802076e:	7ffa      	ldrb	r2, [r7, #31]
 8020770:	4948      	ldr	r1, [pc, #288]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020772:	4613      	mov	r3, r2
 8020774:	009b      	lsls	r3, r3, #2
 8020776:	4413      	add	r3, r2
 8020778:	009b      	lsls	r3, r3, #2
 802077a:	440b      	add	r3, r1
 802077c:	330c      	adds	r3, #12
 802077e:	2200      	movs	r2, #0
 8020780:	701a      	strb	r2, [r3, #0]
			}
			SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 8020782:	7ffc      	ldrb	r4, [r7, #31]
 8020784:	f7ff fef2 	bl	802056c <Get_New_Task_ID>
 8020788:	4602      	mov	r2, r0
 802078a:	4942      	ldr	r1, [pc, #264]	; (8020894 <SCH_Add_Task+0x2a8>)
 802078c:	4623      	mov	r3, r4
 802078e:	009b      	lsls	r3, r3, #2
 8020790:	4423      	add	r3, r4
 8020792:	009b      	lsls	r3, r3, #2
 8020794:	440b      	add	r3, r1
 8020796:	3310      	adds	r3, #16
 8020798:	601a      	str	r2, [r3, #0]
			return SCH_tasks_G[newTaskIndex].TaskID;
 802079a:	7ffa      	ldrb	r2, [r7, #31]
 802079c:	493d      	ldr	r1, [pc, #244]	; (8020894 <SCH_Add_Task+0x2a8>)
 802079e:	4613      	mov	r3, r2
 80207a0:	009b      	lsls	r3, r3, #2
 80207a2:	4413      	add	r3, r2
 80207a4:	009b      	lsls	r3, r3, #2
 80207a6:	440b      	add	r3, r1
 80207a8:	3310      	adds	r3, #16
 80207aa:	681b      	ldr	r3, [r3, #0]
 80207ac:	e06e      	b.n	802088c <SCH_Add_Task+0x2a0>
		} else {
			if(SCH_tasks_G[newTaskIndex].pTask == 0x0000){
 80207ae:	7ffa      	ldrb	r2, [r7, #31]
 80207b0:	4938      	ldr	r1, [pc, #224]	; (8020894 <SCH_Add_Task+0x2a8>)
 80207b2:	4613      	mov	r3, r2
 80207b4:	009b      	lsls	r3, r3, #2
 80207b6:	4413      	add	r3, r2
 80207b8:	009b      	lsls	r3, r3, #2
 80207ba:	440b      	add	r3, r1
 80207bc:	681b      	ldr	r3, [r3, #0]
 80207be:	2b00      	cmp	r3, #0
 80207c0:	d154      	bne.n	802086c <SCH_Add_Task+0x280>
				SCH_tasks_G[newTaskIndex].pTask = pFunction;
 80207c2:	7ffa      	ldrb	r2, [r7, #31]
 80207c4:	4933      	ldr	r1, [pc, #204]	; (8020894 <SCH_Add_Task+0x2a8>)
 80207c6:	4613      	mov	r3, r2
 80207c8:	009b      	lsls	r3, r3, #2
 80207ca:	4413      	add	r3, r2
 80207cc:	009b      	lsls	r3, r3, #2
 80207ce:	440b      	add	r3, r1
 80207d0:	68fa      	ldr	r2, [r7, #12]
 80207d2:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 80207d4:	7ffa      	ldrb	r2, [r7, #31]
 80207d6:	68b9      	ldr	r1, [r7, #8]
 80207d8:	69bb      	ldr	r3, [r7, #24]
 80207da:	1ac9      	subs	r1, r1, r3
 80207dc:	482d      	ldr	r0, [pc, #180]	; (8020894 <SCH_Add_Task+0x2a8>)
 80207de:	4613      	mov	r3, r2
 80207e0:	009b      	lsls	r3, r3, #2
 80207e2:	4413      	add	r3, r2
 80207e4:	009b      	lsls	r3, r3, #2
 80207e6:	4403      	add	r3, r0
 80207e8:	3304      	adds	r3, #4
 80207ea:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[newTaskIndex].Period = PERIOD;
 80207ec:	7ffa      	ldrb	r2, [r7, #31]
 80207ee:	4929      	ldr	r1, [pc, #164]	; (8020894 <SCH_Add_Task+0x2a8>)
 80207f0:	4613      	mov	r3, r2
 80207f2:	009b      	lsls	r3, r3, #2
 80207f4:	4413      	add	r3, r2
 80207f6:	009b      	lsls	r3, r3, #2
 80207f8:	440b      	add	r3, r1
 80207fa:	3308      	adds	r3, #8
 80207fc:	687a      	ldr	r2, [r7, #4]
 80207fe:	601a      	str	r2, [r3, #0]
				if(SCH_tasks_G[newTaskIndex].Delay == 0){
 8020800:	7ffa      	ldrb	r2, [r7, #31]
 8020802:	4924      	ldr	r1, [pc, #144]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020804:	4613      	mov	r3, r2
 8020806:	009b      	lsls	r3, r3, #2
 8020808:	4413      	add	r3, r2
 802080a:	009b      	lsls	r3, r3, #2
 802080c:	440b      	add	r3, r1
 802080e:	3304      	adds	r3, #4
 8020810:	681b      	ldr	r3, [r3, #0]
 8020812:	2b00      	cmp	r3, #0
 8020814:	d10a      	bne.n	802082c <SCH_Add_Task+0x240>
					SCH_tasks_G[newTaskIndex].RunMe = 1;
 8020816:	7ffa      	ldrb	r2, [r7, #31]
 8020818:	491e      	ldr	r1, [pc, #120]	; (8020894 <SCH_Add_Task+0x2a8>)
 802081a:	4613      	mov	r3, r2
 802081c:	009b      	lsls	r3, r3, #2
 802081e:	4413      	add	r3, r2
 8020820:	009b      	lsls	r3, r3, #2
 8020822:	440b      	add	r3, r1
 8020824:	330c      	adds	r3, #12
 8020826:	2201      	movs	r2, #1
 8020828:	701a      	strb	r2, [r3, #0]
 802082a:	e009      	b.n	8020840 <SCH_Add_Task+0x254>
				} else {
					SCH_tasks_G[newTaskIndex].RunMe = 0;
 802082c:	7ffa      	ldrb	r2, [r7, #31]
 802082e:	4919      	ldr	r1, [pc, #100]	; (8020894 <SCH_Add_Task+0x2a8>)
 8020830:	4613      	mov	r3, r2
 8020832:	009b      	lsls	r3, r3, #2
 8020834:	4413      	add	r3, r2
 8020836:	009b      	lsls	r3, r3, #2
 8020838:	440b      	add	r3, r1
 802083a:	330c      	adds	r3, #12
 802083c:	2200      	movs	r2, #0
 802083e:	701a      	strb	r2, [r3, #0]
				}
				SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 8020840:	7ffc      	ldrb	r4, [r7, #31]
 8020842:	f7ff fe93 	bl	802056c <Get_New_Task_ID>
 8020846:	4602      	mov	r2, r0
 8020848:	4912      	ldr	r1, [pc, #72]	; (8020894 <SCH_Add_Task+0x2a8>)
 802084a:	4623      	mov	r3, r4
 802084c:	009b      	lsls	r3, r3, #2
 802084e:	4423      	add	r3, r4
 8020850:	009b      	lsls	r3, r3, #2
 8020852:	440b      	add	r3, r1
 8020854:	3310      	adds	r3, #16
 8020856:	601a      	str	r2, [r3, #0]
				return SCH_tasks_G[newTaskIndex].TaskID;
 8020858:	7ffa      	ldrb	r2, [r7, #31]
 802085a:	490e      	ldr	r1, [pc, #56]	; (8020894 <SCH_Add_Task+0x2a8>)
 802085c:	4613      	mov	r3, r2
 802085e:	009b      	lsls	r3, r3, #2
 8020860:	4413      	add	r3, r2
 8020862:	009b      	lsls	r3, r3, #2
 8020864:	440b      	add	r3, r1
 8020866:	3310      	adds	r3, #16
 8020868:	681b      	ldr	r3, [r3, #0]
 802086a:	e00f      	b.n	802088c <SCH_Add_Task+0x2a0>
	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 802086c:	7ffb      	ldrb	r3, [r7, #31]
 802086e:	3301      	adds	r3, #1
 8020870:	77fb      	strb	r3, [r7, #31]
 8020872:	7ffb      	ldrb	r3, [r7, #31]
 8020874:	2b27      	cmp	r3, #39	; 0x27
 8020876:	f67f aec8 	bls.w	802060a <SCH_Add_Task+0x1e>
			}
		}
	}
	return SCH_tasks_G[newTaskIndex].TaskID;
 802087a:	7ffa      	ldrb	r2, [r7, #31]
 802087c:	4905      	ldr	r1, [pc, #20]	; (8020894 <SCH_Add_Task+0x2a8>)
 802087e:	4613      	mov	r3, r2
 8020880:	009b      	lsls	r3, r3, #2
 8020882:	4413      	add	r3, r2
 8020884:	009b      	lsls	r3, r3, #2
 8020886:	440b      	add	r3, r1
 8020888:	3310      	adds	r3, #16
 802088a:	681b      	ldr	r3, [r3, #0]
}
 802088c:	4618      	mov	r0, r3
 802088e:	3724      	adds	r7, #36	; 0x24
 8020890:	46bd      	mov	sp, r7
 8020892:	bd90      	pop	{r4, r7, pc}
 8020894:	20003fd8 	.word	0x20003fd8

08020898 <SCH_Delete_Task>:


uint8_t SCH_Delete_Task(uint32_t taskID){
 8020898:	b480      	push	{r7}
 802089a:	b085      	sub	sp, #20
 802089c:	af00      	add	r7, sp, #0
 802089e:	6078      	str	r0, [r7, #4]
	uint8_t Return_code  = 0;
 80208a0:	2300      	movs	r3, #0
 80208a2:	737b      	strb	r3, [r7, #13]
	uint8_t taskIndex;
	uint8_t j;
	if(taskID != NO_TASK_ID){
 80208a4:	687b      	ldr	r3, [r7, #4]
 80208a6:	2b00      	cmp	r3, #0
 80208a8:	f000 80e2 	beq.w	8020a70 <SCH_Delete_Task+0x1d8>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 80208ac:	2300      	movs	r3, #0
 80208ae:	73fb      	strb	r3, [r7, #15]
 80208b0:	e0da      	b.n	8020a68 <SCH_Delete_Task+0x1d0>
			if(SCH_tasks_G[taskIndex].TaskID == taskID){
 80208b2:	7bfa      	ldrb	r2, [r7, #15]
 80208b4:	4971      	ldr	r1, [pc, #452]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 80208b6:	4613      	mov	r3, r2
 80208b8:	009b      	lsls	r3, r3, #2
 80208ba:	4413      	add	r3, r2
 80208bc:	009b      	lsls	r3, r3, #2
 80208be:	440b      	add	r3, r1
 80208c0:	3310      	adds	r3, #16
 80208c2:	681b      	ldr	r3, [r3, #0]
 80208c4:	687a      	ldr	r2, [r7, #4]
 80208c6:	429a      	cmp	r2, r3
 80208c8:	f040 80cb 	bne.w	8020a62 <SCH_Delete_Task+0x1ca>
				Return_code = 1;
 80208cc:	2301      	movs	r3, #1
 80208ce:	737b      	strb	r3, [r7, #13]
				if(taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1){
 80208d0:	7bfb      	ldrb	r3, [r7, #15]
 80208d2:	2b00      	cmp	r3, #0
 80208d4:	d02b      	beq.n	802092e <SCH_Delete_Task+0x96>
 80208d6:	7bfb      	ldrb	r3, [r7, #15]
 80208d8:	2b26      	cmp	r3, #38	; 0x26
 80208da:	d828      	bhi.n	802092e <SCH_Delete_Task+0x96>
					if(SCH_tasks_G[taskIndex+1].pTask != 0x0000){
 80208dc:	7bfb      	ldrb	r3, [r7, #15]
 80208de:	1c5a      	adds	r2, r3, #1
 80208e0:	4966      	ldr	r1, [pc, #408]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 80208e2:	4613      	mov	r3, r2
 80208e4:	009b      	lsls	r3, r3, #2
 80208e6:	4413      	add	r3, r2
 80208e8:	009b      	lsls	r3, r3, #2
 80208ea:	440b      	add	r3, r1
 80208ec:	681b      	ldr	r3, [r3, #0]
 80208ee:	2b00      	cmp	r3, #0
 80208f0:	d01d      	beq.n	802092e <SCH_Delete_Task+0x96>
						SCH_tasks_G[taskIndex+1].Delay += SCH_tasks_G[taskIndex].Delay;
 80208f2:	7bfb      	ldrb	r3, [r7, #15]
 80208f4:	1c5a      	adds	r2, r3, #1
 80208f6:	4961      	ldr	r1, [pc, #388]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 80208f8:	4613      	mov	r3, r2
 80208fa:	009b      	lsls	r3, r3, #2
 80208fc:	4413      	add	r3, r2
 80208fe:	009b      	lsls	r3, r3, #2
 8020900:	440b      	add	r3, r1
 8020902:	3304      	adds	r3, #4
 8020904:	6819      	ldr	r1, [r3, #0]
 8020906:	7bfa      	ldrb	r2, [r7, #15]
 8020908:	485c      	ldr	r0, [pc, #368]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 802090a:	4613      	mov	r3, r2
 802090c:	009b      	lsls	r3, r3, #2
 802090e:	4413      	add	r3, r2
 8020910:	009b      	lsls	r3, r3, #2
 8020912:	4403      	add	r3, r0
 8020914:	3304      	adds	r3, #4
 8020916:	681b      	ldr	r3, [r3, #0]
 8020918:	7bfa      	ldrb	r2, [r7, #15]
 802091a:	3201      	adds	r2, #1
 802091c:	4419      	add	r1, r3
 802091e:	4857      	ldr	r0, [pc, #348]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020920:	4613      	mov	r3, r2
 8020922:	009b      	lsls	r3, r3, #2
 8020924:	4413      	add	r3, r2
 8020926:	009b      	lsls	r3, r3, #2
 8020928:	4403      	add	r3, r0
 802092a:	3304      	adds	r3, #4
 802092c:	6019      	str	r1, [r3, #0]
					}
				}

				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 802092e:	7bfb      	ldrb	r3, [r7, #15]
 8020930:	73bb      	strb	r3, [r7, #14]
 8020932:	e060      	b.n	80209f6 <SCH_Delete_Task+0x15e>
					SCH_tasks_G[j].pTask = SCH_tasks_G[j+1].pTask;
 8020934:	7bbb      	ldrb	r3, [r7, #14]
 8020936:	1c59      	adds	r1, r3, #1
 8020938:	7bba      	ldrb	r2, [r7, #14]
 802093a:	4850      	ldr	r0, [pc, #320]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 802093c:	460b      	mov	r3, r1
 802093e:	009b      	lsls	r3, r3, #2
 8020940:	440b      	add	r3, r1
 8020942:	009b      	lsls	r3, r3, #2
 8020944:	4403      	add	r3, r0
 8020946:	6819      	ldr	r1, [r3, #0]
 8020948:	484c      	ldr	r0, [pc, #304]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 802094a:	4613      	mov	r3, r2
 802094c:	009b      	lsls	r3, r3, #2
 802094e:	4413      	add	r3, r2
 8020950:	009b      	lsls	r3, r3, #2
 8020952:	4403      	add	r3, r0
 8020954:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Period = SCH_tasks_G[j+1].Period;
 8020956:	7bbb      	ldrb	r3, [r7, #14]
 8020958:	1c59      	adds	r1, r3, #1
 802095a:	7bba      	ldrb	r2, [r7, #14]
 802095c:	4847      	ldr	r0, [pc, #284]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 802095e:	460b      	mov	r3, r1
 8020960:	009b      	lsls	r3, r3, #2
 8020962:	440b      	add	r3, r1
 8020964:	009b      	lsls	r3, r3, #2
 8020966:	4403      	add	r3, r0
 8020968:	3308      	adds	r3, #8
 802096a:	6819      	ldr	r1, [r3, #0]
 802096c:	4843      	ldr	r0, [pc, #268]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 802096e:	4613      	mov	r3, r2
 8020970:	009b      	lsls	r3, r3, #2
 8020972:	4413      	add	r3, r2
 8020974:	009b      	lsls	r3, r3, #2
 8020976:	4403      	add	r3, r0
 8020978:	3308      	adds	r3, #8
 802097a:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Delay = SCH_tasks_G[j+1].Delay;
 802097c:	7bbb      	ldrb	r3, [r7, #14]
 802097e:	1c59      	adds	r1, r3, #1
 8020980:	7bba      	ldrb	r2, [r7, #14]
 8020982:	483e      	ldr	r0, [pc, #248]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020984:	460b      	mov	r3, r1
 8020986:	009b      	lsls	r3, r3, #2
 8020988:	440b      	add	r3, r1
 802098a:	009b      	lsls	r3, r3, #2
 802098c:	4403      	add	r3, r0
 802098e:	3304      	adds	r3, #4
 8020990:	6819      	ldr	r1, [r3, #0]
 8020992:	483a      	ldr	r0, [pc, #232]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020994:	4613      	mov	r3, r2
 8020996:	009b      	lsls	r3, r3, #2
 8020998:	4413      	add	r3, r2
 802099a:	009b      	lsls	r3, r3, #2
 802099c:	4403      	add	r3, r0
 802099e:	3304      	adds	r3, #4
 80209a0:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].RunMe = SCH_tasks_G[j+1].RunMe;
 80209a2:	7bbb      	ldrb	r3, [r7, #14]
 80209a4:	1c59      	adds	r1, r3, #1
 80209a6:	7bba      	ldrb	r2, [r7, #14]
 80209a8:	4834      	ldr	r0, [pc, #208]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 80209aa:	460b      	mov	r3, r1
 80209ac:	009b      	lsls	r3, r3, #2
 80209ae:	440b      	add	r3, r1
 80209b0:	009b      	lsls	r3, r3, #2
 80209b2:	4403      	add	r3, r0
 80209b4:	330c      	adds	r3, #12
 80209b6:	7818      	ldrb	r0, [r3, #0]
 80209b8:	4930      	ldr	r1, [pc, #192]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 80209ba:	4613      	mov	r3, r2
 80209bc:	009b      	lsls	r3, r3, #2
 80209be:	4413      	add	r3, r2
 80209c0:	009b      	lsls	r3, r3, #2
 80209c2:	440b      	add	r3, r1
 80209c4:	330c      	adds	r3, #12
 80209c6:	4602      	mov	r2, r0
 80209c8:	701a      	strb	r2, [r3, #0]
					SCH_tasks_G[j].TaskID = SCH_tasks_G[j+1].TaskID;
 80209ca:	7bbb      	ldrb	r3, [r7, #14]
 80209cc:	1c59      	adds	r1, r3, #1
 80209ce:	7bba      	ldrb	r2, [r7, #14]
 80209d0:	482a      	ldr	r0, [pc, #168]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 80209d2:	460b      	mov	r3, r1
 80209d4:	009b      	lsls	r3, r3, #2
 80209d6:	440b      	add	r3, r1
 80209d8:	009b      	lsls	r3, r3, #2
 80209da:	4403      	add	r3, r0
 80209dc:	3310      	adds	r3, #16
 80209de:	6819      	ldr	r1, [r3, #0]
 80209e0:	4826      	ldr	r0, [pc, #152]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 80209e2:	4613      	mov	r3, r2
 80209e4:	009b      	lsls	r3, r3, #2
 80209e6:	4413      	add	r3, r2
 80209e8:	009b      	lsls	r3, r3, #2
 80209ea:	4403      	add	r3, r0
 80209ec:	3310      	adds	r3, #16
 80209ee:	6019      	str	r1, [r3, #0]
				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 80209f0:	7bbb      	ldrb	r3, [r7, #14]
 80209f2:	3301      	adds	r3, #1
 80209f4:	73bb      	strb	r3, [r7, #14]
 80209f6:	7bbb      	ldrb	r3, [r7, #14]
 80209f8:	2b26      	cmp	r3, #38	; 0x26
 80209fa:	d99b      	bls.n	8020934 <SCH_Delete_Task+0x9c>
				}
				SCH_tasks_G[j].pTask = 0;
 80209fc:	7bba      	ldrb	r2, [r7, #14]
 80209fe:	491f      	ldr	r1, [pc, #124]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020a00:	4613      	mov	r3, r2
 8020a02:	009b      	lsls	r3, r3, #2
 8020a04:	4413      	add	r3, r2
 8020a06:	009b      	lsls	r3, r3, #2
 8020a08:	440b      	add	r3, r1
 8020a0a:	2200      	movs	r2, #0
 8020a0c:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Period = 0;
 8020a0e:	7bba      	ldrb	r2, [r7, #14]
 8020a10:	491a      	ldr	r1, [pc, #104]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020a12:	4613      	mov	r3, r2
 8020a14:	009b      	lsls	r3, r3, #2
 8020a16:	4413      	add	r3, r2
 8020a18:	009b      	lsls	r3, r3, #2
 8020a1a:	440b      	add	r3, r1
 8020a1c:	3308      	adds	r3, #8
 8020a1e:	2200      	movs	r2, #0
 8020a20:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Delay = 0;
 8020a22:	7bba      	ldrb	r2, [r7, #14]
 8020a24:	4915      	ldr	r1, [pc, #84]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020a26:	4613      	mov	r3, r2
 8020a28:	009b      	lsls	r3, r3, #2
 8020a2a:	4413      	add	r3, r2
 8020a2c:	009b      	lsls	r3, r3, #2
 8020a2e:	440b      	add	r3, r1
 8020a30:	3304      	adds	r3, #4
 8020a32:	2200      	movs	r2, #0
 8020a34:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].RunMe = 0;
 8020a36:	7bba      	ldrb	r2, [r7, #14]
 8020a38:	4910      	ldr	r1, [pc, #64]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020a3a:	4613      	mov	r3, r2
 8020a3c:	009b      	lsls	r3, r3, #2
 8020a3e:	4413      	add	r3, r2
 8020a40:	009b      	lsls	r3, r3, #2
 8020a42:	440b      	add	r3, r1
 8020a44:	330c      	adds	r3, #12
 8020a46:	2200      	movs	r2, #0
 8020a48:	701a      	strb	r2, [r3, #0]
				SCH_tasks_G[j].TaskID = 0;
 8020a4a:	7bba      	ldrb	r2, [r7, #14]
 8020a4c:	490b      	ldr	r1, [pc, #44]	; (8020a7c <SCH_Delete_Task+0x1e4>)
 8020a4e:	4613      	mov	r3, r2
 8020a50:	009b      	lsls	r3, r3, #2
 8020a52:	4413      	add	r3, r2
 8020a54:	009b      	lsls	r3, r3, #2
 8020a56:	440b      	add	r3, r1
 8020a58:	3310      	adds	r3, #16
 8020a5a:	2200      	movs	r2, #0
 8020a5c:	601a      	str	r2, [r3, #0]
				return Return_code;
 8020a5e:	7b7b      	ldrb	r3, [r7, #13]
 8020a60:	e007      	b.n	8020a72 <SCH_Delete_Task+0x1da>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 8020a62:	7bfb      	ldrb	r3, [r7, #15]
 8020a64:	3301      	adds	r3, #1
 8020a66:	73fb      	strb	r3, [r7, #15]
 8020a68:	7bfb      	ldrb	r3, [r7, #15]
 8020a6a:	2b27      	cmp	r3, #39	; 0x27
 8020a6c:	f67f af21 	bls.w	80208b2 <SCH_Delete_Task+0x1a>
			}
		}
	}
	return Return_code; // return status
 8020a70:	7b7b      	ldrb	r3, [r7, #13]
}
 8020a72:	4618      	mov	r0, r3
 8020a74:	3714      	adds	r7, #20
 8020a76:	46bd      	mov	sp, r7
 8020a78:	bc80      	pop	{r7}
 8020a7a:	4770      	bx	lr
 8020a7c:	20003fd8 	.word	0x20003fd8

08020a80 <SCH_Dispatch_Tasks>:



void SCH_Dispatch_Tasks(void){
 8020a80:	b5b0      	push	{r4, r5, r7, lr}
 8020a82:	b086      	sub	sp, #24
 8020a84:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].RunMe > 0) {
 8020a86:	4b11      	ldr	r3, [pc, #68]	; (8020acc <SCH_Dispatch_Tasks+0x4c>)
 8020a88:	7b1b      	ldrb	r3, [r3, #12]
 8020a8a:	2b00      	cmp	r3, #0
 8020a8c:	d019      	beq.n	8020ac2 <SCH_Dispatch_Tasks+0x42>
//		sprintf((char*) strScheduler, "count=%d\r\n", (int) count_SCH_Update);
//		UART3_SendToHost((uint8_t *)strScheduler);
		(*SCH_tasks_G[0].pTask)(); // Run the task
 8020a8e:	4b0f      	ldr	r3, [pc, #60]	; (8020acc <SCH_Dispatch_Tasks+0x4c>)
 8020a90:	681b      	ldr	r3, [r3, #0]
 8020a92:	4798      	blx	r3
		SCH_tasks_G[0].RunMe = 0; // Reset / reduce RunMe flag
 8020a94:	4b0d      	ldr	r3, [pc, #52]	; (8020acc <SCH_Dispatch_Tasks+0x4c>)
 8020a96:	2200      	movs	r2, #0
 8020a98:	731a      	strb	r2, [r3, #12]
		sTask temtask = SCH_tasks_G[0];
 8020a9a:	4b0c      	ldr	r3, [pc, #48]	; (8020acc <SCH_Dispatch_Tasks+0x4c>)
 8020a9c:	1d3c      	adds	r4, r7, #4
 8020a9e:	461d      	mov	r5, r3
 8020aa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8020aa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8020aa4:	682b      	ldr	r3, [r5, #0]
 8020aa6:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(temtask.TaskID);
 8020aa8:	697b      	ldr	r3, [r7, #20]
 8020aaa:	4618      	mov	r0, r3
 8020aac:	f7ff fef4 	bl	8020898 <SCH_Delete_Task>
		if (temtask.Period != 0) {
 8020ab0:	68fb      	ldr	r3, [r7, #12]
 8020ab2:	2b00      	cmp	r3, #0
 8020ab4:	d005      	beq.n	8020ac2 <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 8020ab6:	687b      	ldr	r3, [r7, #4]
 8020ab8:	68f9      	ldr	r1, [r7, #12]
 8020aba:	68fa      	ldr	r2, [r7, #12]
 8020abc:	4618      	mov	r0, r3
 8020abe:	f7ff fd95 	bl	80205ec <SCH_Add_Task>
		}
	}
}
 8020ac2:	bf00      	nop
 8020ac4:	3718      	adds	r7, #24
 8020ac6:	46bd      	mov	sp, r7
 8020ac8:	bdb0      	pop	{r4, r5, r7, pc}
 8020aca:	bf00      	nop
 8020acc:	20003fd8 	.word	0x20003fd8

08020ad0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8020ad0:	b480      	push	{r7}
 8020ad2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8020ad4:	f3bf 8f4f 	dsb	sy
}
 8020ad8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8020ada:	4b06      	ldr	r3, [pc, #24]	; (8020af4 <__NVIC_SystemReset+0x24>)
 8020adc:	68db      	ldr	r3, [r3, #12]
 8020ade:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8020ae2:	4904      	ldr	r1, [pc, #16]	; (8020af4 <__NVIC_SystemReset+0x24>)
 8020ae4:	4b04      	ldr	r3, [pc, #16]	; (8020af8 <__NVIC_SystemReset+0x28>)
 8020ae6:	4313      	orrs	r3, r2
 8020ae8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8020aea:	f3bf 8f4f 	dsb	sy
}
 8020aee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8020af0:	bf00      	nop
 8020af2:	e7fd      	b.n	8020af0 <__NVIC_SystemReset+0x20>
 8020af4:	e000ed00 	.word	0xe000ed00
 8020af8:	05fa0004 	.word	0x05fa0004

08020afc <Jump_To_Current_Firmware>:
	Flash_Erase(CURRENT_VERSION_ADDR,1);
	Flash_Write_Char(CURRENT_VERSION_ADDR, version,strlen(VERSION));
}


void Jump_To_Current_Firmware(){
 8020afc:	b580      	push	{r7, lr}
 8020afe:	af00      	add	r7, sp, #0
	Flash_Erase(FIRMWARE_CHOOSEN,1);
 8020b00:	2101      	movs	r1, #1
 8020b02:	4804      	ldr	r0, [pc, #16]	; (8020b14 <Jump_To_Current_Firmware+0x18>)
 8020b04:	f000 f82c 	bl	8020b60 <Flash_Erase>
    Flash_Write_Int(FIRMWARE_CHOOSEN, CURRENT_FIRMWARE_CHOOSEN);
 8020b08:	2102      	movs	r1, #2
 8020b0a:	4802      	ldr	r0, [pc, #8]	; (8020b14 <Jump_To_Current_Firmware+0x18>)
 8020b0c:	f000 f84c 	bl	8020ba8 <Flash_Write_Int>
//	void (*app_reset_handler)(void) = (void*)(*(volatile uint32_t*) (CURRENT_FIRMWARE_ADDR + 4));
//	app_reset_handler();
	NVIC_SystemReset();
 8020b10:	f7ff ffde 	bl	8020ad0 <__NVIC_SystemReset>
 8020b14:	08060000 	.word	0x08060000

08020b18 <Jump_To_Factory_Firmware>:
}

void Jump_To_Factory_Firmware(){
 8020b18:	b580      	push	{r7, lr}
 8020b1a:	af00      	add	r7, sp, #0
	Flash_Erase(FIRMWARE_CHOOSEN,1);
 8020b1c:	2101      	movs	r1, #1
 8020b1e:	4804      	ldr	r0, [pc, #16]	; (8020b30 <Jump_To_Factory_Firmware+0x18>)
 8020b20:	f000 f81e 	bl	8020b60 <Flash_Erase>
    Flash_Write_Int(FIRMWARE_CHOOSEN, FACTORY_FIRMWARE_CHOOSEN);
 8020b24:	2101      	movs	r1, #1
 8020b26:	4802      	ldr	r0, [pc, #8]	; (8020b30 <Jump_To_Factory_Firmware+0x18>)
 8020b28:	f000 f83e 	bl	8020ba8 <Flash_Write_Int>
//	void (*app_reset_handler)(void) = (void*)(*(volatile uint32_t*) (FOTA_FIRMWARE_ADDR + 4));
//	app_reset_handler();
	NVIC_SystemReset();
 8020b2c:	f7ff ffd0 	bl	8020ad0 <__NVIC_SystemReset>
 8020b30:	08060000 	.word	0x08060000

08020b34 <Get_Update_Firmware_Status>:
void Update_Firmware_Success(){
	Flash_Erase(UPDATE_STATUS_ADDR,1);
    Flash_Write_Int(UPDATE_STATUS_ADDR, UPDATE_SUCCESS);
}

uint8_t Get_Update_Firmware_Status(){
 8020b34:	b480      	push	{r7}
 8020b36:	af00      	add	r7, sp, #0
	return update_status;
 8020b38:	4b02      	ldr	r3, [pc, #8]	; (8020b44 <Get_Update_Firmware_Status+0x10>)
 8020b3a:	781b      	ldrb	r3, [r3, #0]
}
 8020b3c:	4618      	mov	r0, r3
 8020b3e:	46bd      	mov	sp, r7
 8020b40:	bc80      	pop	{r7}
 8020b42:	4770      	bx	lr
 8020b44:	20002528 	.word	0x20002528

08020b48 <Flash_Lock>:
		data[i] = 0;
	}
}

void Flash_Lock()
{
 8020b48:	b580      	push	{r7, lr}
 8020b4a:	af00      	add	r7, sp, #0
	HAL_FLASH_Lock();
 8020b4c:	f000 fe6c 	bl	8021828 <HAL_FLASH_Lock>
}
 8020b50:	bf00      	nop
 8020b52:	bd80      	pop	{r7, pc}

08020b54 <Flash_Unlock>:

void Flash_Unlock()
{
 8020b54:	b580      	push	{r7, lr}
 8020b56:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8020b58:	f000 fe40 	bl	80217dc <HAL_FLASH_Unlock>
}
 8020b5c:	bf00      	nop
 8020b5e:	bd80      	pop	{r7, pc}

08020b60 <Flash_Erase>:

void Flash_Erase(uint32_t addr,uint32_t num_bytes)
{
 8020b60:	b580      	push	{r7, lr}
 8020b62:	b088      	sub	sp, #32
 8020b64:	af00      	add	r7, sp, #0
 8020b66:	6078      	str	r0, [r7, #4]
 8020b68:	6039      	str	r1, [r7, #0]
	uint32_t num_page = (uint32_t)(num_bytes/FLASH_PAGE_SIZE)+1;
 8020b6a:	683b      	ldr	r3, [r7, #0]
 8020b6c:	0adb      	lsrs	r3, r3, #11
 8020b6e:	3301      	adds	r3, #1
 8020b70:	61fb      	str	r3, [r7, #28]
	uint32_t page_error;
	Flash_Unlock();
 8020b72:	f7ff ffef 	bl	8020b54 <Flash_Unlock>
	FLASH_EraseInitTypeDef erase_instance;
	erase_instance.TypeErase = FLASH_TYPEERASE_PAGES;
 8020b76:	2300      	movs	r3, #0
 8020b78:	60bb      	str	r3, [r7, #8]
	erase_instance.NbPages = num_page;
 8020b7a:	69fb      	ldr	r3, [r7, #28]
 8020b7c:	617b      	str	r3, [r7, #20]
	erase_instance.PageAddress = addr;
 8020b7e:	687b      	ldr	r3, [r7, #4]
 8020b80:	613b      	str	r3, [r7, #16]
	HAL_FLASHEx_Erase(&erase_instance, &page_error);
 8020b82:	f107 0218 	add.w	r2, r7, #24
 8020b86:	f107 0308 	add.w	r3, r7, #8
 8020b8a:	4611      	mov	r1, r2
 8020b8c:	4618      	mov	r0, r3
 8020b8e:	f000 fef1 	bl	8021974 <HAL_FLASHEx_Erase>
	Flash_Lock();
 8020b92:	f7ff ffd9 	bl	8020b48 <Flash_Lock>
	LOG("Erase done\r\n");
 8020b96:	4803      	ldr	r0, [pc, #12]	; (8020ba4 <Flash_Erase+0x44>)
 8020b98:	f7fe fa30 	bl	801effc <UART_DEBUG_Transmit>
}
 8020b9c:	bf00      	nop
 8020b9e:	3720      	adds	r7, #32
 8020ba0:	46bd      	mov	sp, r7
 8020ba2:	bd80      	pop	{r7, pc}
 8020ba4:	08025240 	.word	0x08025240

08020ba8 <Flash_Write_Int>:

void Flash_Write_Int(uint32_t addr, int data)
{
 8020ba8:	b580      	push	{r7, lr}
 8020baa:	b082      	sub	sp, #8
 8020bac:	af00      	add	r7, sp, #0
 8020bae:	6078      	str	r0, [r7, #4]
 8020bb0:	6039      	str	r1, [r7, #0]
	Flash_Unlock();
 8020bb2:	f7ff ffcf 	bl	8020b54 <Flash_Unlock>
	FLASH->CR |= FLASH_CR_PG;				/*!< Programming */
 8020bb6:	4b12      	ldr	r3, [pc, #72]	; (8020c00 <Flash_Write_Int+0x58>)
 8020bb8:	691b      	ldr	r3, [r3, #16]
 8020bba:	4a11      	ldr	r2, [pc, #68]	; (8020c00 <Flash_Write_Int+0x58>)
 8020bbc:	f043 0301 	orr.w	r3, r3, #1
 8020bc0:	6113      	str	r3, [r2, #16]
	while((FLASH->SR&FLASH_SR_BSY));
 8020bc2:	bf00      	nop
 8020bc4:	4b0e      	ldr	r3, [pc, #56]	; (8020c00 <Flash_Write_Int+0x58>)
 8020bc6:	68db      	ldr	r3, [r3, #12]
 8020bc8:	f003 0301 	and.w	r3, r3, #1
 8020bcc:	2b00      	cmp	r3, #0
 8020bce:	d1f9      	bne.n	8020bc4 <Flash_Write_Int+0x1c>
	*(__IO uint16_t*)addr = data;
 8020bd0:	687b      	ldr	r3, [r7, #4]
 8020bd2:	683a      	ldr	r2, [r7, #0]
 8020bd4:	b292      	uxth	r2, r2
 8020bd6:	801a      	strh	r2, [r3, #0]
	while((FLASH->SR&FLASH_SR_BSY));
 8020bd8:	bf00      	nop
 8020bda:	4b09      	ldr	r3, [pc, #36]	; (8020c00 <Flash_Write_Int+0x58>)
 8020bdc:	68db      	ldr	r3, [r3, #12]
 8020bde:	f003 0301 	and.w	r3, r3, #1
 8020be2:	2b00      	cmp	r3, #0
 8020be4:	d1f9      	bne.n	8020bda <Flash_Write_Int+0x32>
	FLASH->CR &= ~FLASH_CR_PG;
 8020be6:	4b06      	ldr	r3, [pc, #24]	; (8020c00 <Flash_Write_Int+0x58>)
 8020be8:	691b      	ldr	r3, [r3, #16]
 8020bea:	4a05      	ldr	r2, [pc, #20]	; (8020c00 <Flash_Write_Int+0x58>)
 8020bec:	f023 0301 	bic.w	r3, r3, #1
 8020bf0:	6113      	str	r3, [r2, #16]
	Flash_Lock();
 8020bf2:	f7ff ffa9 	bl	8020b48 <Flash_Lock>
}
 8020bf6:	bf00      	nop
 8020bf8:	3708      	adds	r7, #8
 8020bfa:	46bd      	mov	sp, r7
 8020bfc:	bd80      	pop	{r7, pc}
 8020bfe:	bf00      	nop
 8020c00:	40022000 	.word	0x40022000

08020c04 <Flash_Write_Char>:
	return *val;
}


void Flash_Write_Char(uint32_t addr, uint8_t* data ,uint32_t data_len)
{
 8020c04:	b580      	push	{r7, lr}
 8020c06:	b08a      	sub	sp, #40	; 0x28
 8020c08:	af00      	add	r7, sp, #0
 8020c0a:	60f8      	str	r0, [r7, #12]
 8020c0c:	60b9      	str	r1, [r7, #8]
 8020c0e:	607a      	str	r2, [r7, #4]
	char log[20];
	sprintf(log,"leng_char: %d\r\n",data_len);
 8020c10:	f107 0310 	add.w	r3, r7, #16
 8020c14:	687a      	ldr	r2, [r7, #4]
 8020c16:	4920      	ldr	r1, [pc, #128]	; (8020c98 <Flash_Write_Char+0x94>)
 8020c18:	4618      	mov	r0, r3
 8020c1a:	f003 fbd7 	bl	80243cc <siprintf>
	LOG(log);
 8020c1e:	f107 0310 	add.w	r3, r7, #16
 8020c22:	4618      	mov	r0, r3
 8020c24:	f7fe f9ea 	bl	801effc <UART_DEBUG_Transmit>
	int i;
	uint16_t temp;
	Flash_Unlock();
 8020c28:	f7ff ff94 	bl	8020b54 <Flash_Unlock>
	FLASH->CR |= FLASH_CR_PG;
 8020c2c:	4b1b      	ldr	r3, [pc, #108]	; (8020c9c <Flash_Write_Char+0x98>)
 8020c2e:	691b      	ldr	r3, [r3, #16]
 8020c30:	4a1a      	ldr	r2, [pc, #104]	; (8020c9c <Flash_Write_Char+0x98>)
 8020c32:	f043 0301 	orr.w	r3, r3, #1
 8020c36:	6113      	str	r3, [r2, #16]
	for(i=0; i<data_len; i+=2)
 8020c38:	2300      	movs	r3, #0
 8020c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8020c3c:	e011      	b.n	8020c62 <Flash_Write_Char+0x5e>
	{
	  while((FLASH->SR&FLASH_SR_BSY));
 8020c3e:	bf00      	nop
 8020c40:	4b16      	ldr	r3, [pc, #88]	; (8020c9c <Flash_Write_Char+0x98>)
 8020c42:	68db      	ldr	r3, [r3, #12]
 8020c44:	f003 0301 	and.w	r3, r3, #1
 8020c48:	2b00      	cmp	r3, #0
 8020c4a:	d1f9      	bne.n	8020c40 <Flash_Write_Char+0x3c>
	  *(__IO uint16_t*)(addr + i) = *(uint16_t*)(data+i);
 8020c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c4e:	68ba      	ldr	r2, [r7, #8]
 8020c50:	4413      	add	r3, r2
 8020c52:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8020c54:	68fa      	ldr	r2, [r7, #12]
 8020c56:	440a      	add	r2, r1
 8020c58:	881b      	ldrh	r3, [r3, #0]
 8020c5a:	8013      	strh	r3, [r2, #0]
	for(i=0; i<data_len; i+=2)
 8020c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c5e:	3302      	adds	r3, #2
 8020c60:	627b      	str	r3, [r7, #36]	; 0x24
 8020c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c64:	687a      	ldr	r2, [r7, #4]
 8020c66:	429a      	cmp	r2, r3
 8020c68:	d8e9      	bhi.n	8020c3e <Flash_Write_Char+0x3a>
	}
	while((FLASH->SR&FLASH_SR_BSY));
 8020c6a:	bf00      	nop
 8020c6c:	4b0b      	ldr	r3, [pc, #44]	; (8020c9c <Flash_Write_Char+0x98>)
 8020c6e:	68db      	ldr	r3, [r3, #12]
 8020c70:	f003 0301 	and.w	r3, r3, #1
 8020c74:	2b00      	cmp	r3, #0
 8020c76:	d1f9      	bne.n	8020c6c <Flash_Write_Char+0x68>
	FLASH->CR &= ~FLASH_CR_PG;
 8020c78:	4b08      	ldr	r3, [pc, #32]	; (8020c9c <Flash_Write_Char+0x98>)
 8020c7a:	691b      	ldr	r3, [r3, #16]
 8020c7c:	4a07      	ldr	r2, [pc, #28]	; (8020c9c <Flash_Write_Char+0x98>)
 8020c7e:	f023 0301 	bic.w	r3, r3, #1
 8020c82:	6113      	str	r3, [r2, #16]
	Flash_Lock();
 8020c84:	f7ff ff60 	bl	8020b48 <Flash_Lock>
	LOG("Write DOne");
 8020c88:	4805      	ldr	r0, [pc, #20]	; (8020ca0 <Flash_Write_Char+0x9c>)
 8020c8a:	f7fe f9b7 	bl	801effc <UART_DEBUG_Transmit>
}
 8020c8e:	bf00      	nop
 8020c90:	3728      	adds	r7, #40	; 0x28
 8020c92:	46bd      	mov	sp, r7
 8020c94:	bd80      	pop	{r7, pc}
 8020c96:	bf00      	nop
 8020c98:	08025250 	.word	0x08025250
 8020c9c:	40022000 	.word	0x40022000
 8020ca0:	08025260 	.word	0x08025260

08020ca4 <FSM_Display_State>:

/**
 * HTTP_Display_State()
 * @brief This is function for display state of State Machine. It only show State when having a state changation.
 */
void FSM_Display_State(void){
 8020ca4:	b580      	push	{r7, lr}
 8020ca6:	af00      	add	r7, sp, #0
	if(fsm_curr_state!=fsm_prev_state){
 8020ca8:	4b0d      	ldr	r3, [pc, #52]	; (8020ce0 <FSM_Display_State+0x3c>)
 8020caa:	781a      	ldrb	r2, [r3, #0]
 8020cac:	4b0d      	ldr	r3, [pc, #52]	; (8020ce4 <FSM_Display_State+0x40>)
 8020cae:	781b      	ldrb	r3, [r3, #0]
 8020cb0:	429a      	cmp	r2, r3
 8020cb2:	d012      	beq.n	8020cda <FSM_Display_State+0x36>
		fsm_prev_state = fsm_curr_state;
 8020cb4:	4b0a      	ldr	r3, [pc, #40]	; (8020ce0 <FSM_Display_State+0x3c>)
 8020cb6:	781a      	ldrb	r2, [r3, #0]
 8020cb8:	4b0a      	ldr	r3, [pc, #40]	; (8020ce4 <FSM_Display_State+0x40>)
 8020cba:	701a      	strb	r2, [r3, #0]
		switch (fsm_curr_state) {
 8020cbc:	4b08      	ldr	r3, [pc, #32]	; (8020ce0 <FSM_Display_State+0x3c>)
 8020cbe:	781b      	ldrb	r3, [r3, #0]
 8020cc0:	2b00      	cmp	r3, #0
 8020cc2:	d002      	beq.n	8020cca <FSM_Display_State+0x26>
 8020cc4:	2b01      	cmp	r3, #1
 8020cc6:	d004      	beq.n	8020cd2 <FSM_Display_State+0x2e>
				break;
			case VERSION_CHECKING_HTTP:
				LOG("\r\nVERSION CHECKING HTTP\r\n");
				break;
			default:
				break;
 8020cc8:	e008      	b.n	8020cdc <FSM_Display_State+0x38>
				LOG("\r\nSTART SIMCOM\r\n");
 8020cca:	4807      	ldr	r0, [pc, #28]	; (8020ce8 <FSM_Display_State+0x44>)
 8020ccc:	f7fe f996 	bl	801effc <UART_DEBUG_Transmit>
				break;
 8020cd0:	e004      	b.n	8020cdc <FSM_Display_State+0x38>
				LOG("\r\nVERSION CHECKING HTTP\r\n");
 8020cd2:	4806      	ldr	r0, [pc, #24]	; (8020cec <FSM_Display_State+0x48>)
 8020cd4:	f7fe f992 	bl	801effc <UART_DEBUG_Transmit>
				break;
 8020cd8:	e000      	b.n	8020cdc <FSM_Display_State+0x38>
		}
	}
 8020cda:	bf00      	nop

}
 8020cdc:	bf00      	nop
 8020cde:	bd80      	pop	{r7, pc}
 8020ce0:	200011c8 	.word	0x200011c8
 8020ce4:	200011c9 	.word	0x200011c9
 8020ce8:	0802526c 	.word	0x0802526c
 8020cec:	08025280 	.word	0x08025280

08020cf0 <FSM_Run>:

/**
 * HTTP_Run()
 * @brief This is function can be called from external file. It run follow state machine method. Not have param.
 */
uint8_t FSM_Run(void){
 8020cf0:	b580      	push	{r7, lr}
 8020cf2:	af00      	add	r7, sp, #0
	FSM_Display_State();
 8020cf4:	f7ff ffd6 	bl	8020ca4 <FSM_Display_State>
	if(fsm_curr_state < FSM_MAX_STATE){
 8020cf8:	4b07      	ldr	r3, [pc, #28]	; (8020d18 <FSM_Run+0x28>)
 8020cfa:	781b      	ldrb	r3, [r3, #0]
 8020cfc:	2b02      	cmp	r3, #2
 8020cfe:	d808      	bhi.n	8020d12 <FSM_Run+0x22>
		(*fsm_state_machine[fsm_curr_state].func)();
 8020d00:	4b05      	ldr	r3, [pc, #20]	; (8020d18 <FSM_Run+0x28>)
 8020d02:	781b      	ldrb	r3, [r3, #0]
 8020d04:	4a05      	ldr	r2, [pc, #20]	; (8020d1c <FSM_Run+0x2c>)
 8020d06:	00db      	lsls	r3, r3, #3
 8020d08:	4413      	add	r3, r2
 8020d0a:	685b      	ldr	r3, [r3, #4]
 8020d0c:	4798      	blx	r3
		return 0;
 8020d0e:	2300      	movs	r3, #0
 8020d10:	e000      	b.n	8020d14 <FSM_Run+0x24>
	}
	else{
		return 1;
 8020d12:	2301      	movs	r3, #1
	}
}
 8020d14:	4618      	mov	r0, r3
 8020d16:	bd80      	pop	{r7, pc}
 8020d18:	200011c8 	.word	0x200011c8
 8020d1c:	200000e4 	.word	0x200000e4

08020d20 <Start_Simcom>:


void Start_Simcom(){
 8020d20:	b580      	push	{r7, lr}
 8020d22:	af00      	add	r7, sp, #0
	if(Sim7600_Run()){
 8020d24:	f7fd fd76 	bl	801e814 <Sim7600_Run>
 8020d28:	4603      	mov	r3, r0
 8020d2a:	2b00      	cmp	r3, #0
 8020d2c:	d002      	beq.n	8020d34 <Start_Simcom+0x14>
		fsm_curr_state = VERSION_CHECKING_HTTP;
 8020d2e:	4b02      	ldr	r3, [pc, #8]	; (8020d38 <Start_Simcom+0x18>)
 8020d30:	2201      	movs	r2, #1
 8020d32:	701a      	strb	r2, [r3, #0]
	}
}
 8020d34:	bf00      	nop
 8020d36:	bd80      	pop	{r7, pc}
 8020d38:	200011c8 	.word	0x200011c8

08020d3c <Version_Checking_Http>:
void Version_Checking_Http(){
 8020d3c:	b580      	push	{r7, lr}
 8020d3e:	af00      	add	r7, sp, #0
	ret = HTTP_Run();
 8020d40:	f7fe fa6e 	bl	801f220 <HTTP_Run>
 8020d44:	4603      	mov	r3, r0
 8020d46:	461a      	mov	r2, r3
 8020d48:	4b15      	ldr	r3, [pc, #84]	; (8020da0 <Version_Checking_Http+0x64>)
 8020d4a:	701a      	strb	r2, [r3, #0]
	if(ret == 1){
 8020d4c:	4b14      	ldr	r3, [pc, #80]	; (8020da0 <Version_Checking_Http+0x64>)
 8020d4e:	781b      	ldrb	r3, [r3, #0]
 8020d50:	2b01      	cmp	r3, #1
 8020d52:	d116      	bne.n	8020d82 <Version_Checking_Http+0x46>
		LOG("Get into\r\n");
 8020d54:	4813      	ldr	r0, [pc, #76]	; (8020da4 <Version_Checking_Http+0x68>)
 8020d56:	f7fe f951 	bl	801effc <UART_DEBUG_Transmit>
		if(Get_Update_Firmware_Status() == UPDATE_FAILED){
 8020d5a:	f7ff feeb 	bl	8020b34 <Get_Update_Firmware_Status>
 8020d5e:	4603      	mov	r3, r0
 8020d60:	2b01      	cmp	r3, #1
 8020d62:	d105      	bne.n	8020d70 <Version_Checking_Http+0x34>
			LOG("Get into Update Failed\r\n");
 8020d64:	4810      	ldr	r0, [pc, #64]	; (8020da8 <Version_Checking_Http+0x6c>)
 8020d66:	f7fe f949 	bl	801effc <UART_DEBUG_Transmit>
			Jump_To_Factory_Firmware();
 8020d6a:	f7ff fed5 	bl	8020b18 <Jump_To_Factory_Firmware>
	else if(ret == 2){
		Reset_SimConfiguration_State();
		HTTP_Set_State(HTTP_INIT);
		fsm_curr_state = START_SIMCOM;
	}
}
 8020d6e:	e014      	b.n	8020d9a <Version_Checking_Http+0x5e>
			LOG("Get into Update Success\r\n");
 8020d70:	480e      	ldr	r0, [pc, #56]	; (8020dac <Version_Checking_Http+0x70>)
 8020d72:	f7fe f943 	bl	801effc <UART_DEBUG_Transmit>
			fsm_curr_state = COPY_NEW_FIRMWARE;
 8020d76:	4b0e      	ldr	r3, [pc, #56]	; (8020db0 <Version_Checking_Http+0x74>)
 8020d78:	2202      	movs	r2, #2
 8020d7a:	701a      	strb	r2, [r3, #0]
			Jump_To_Current_Firmware();
 8020d7c:	f7ff febe 	bl	8020afc <Jump_To_Current_Firmware>
}
 8020d80:	e00b      	b.n	8020d9a <Version_Checking_Http+0x5e>
	else if(ret == 2){
 8020d82:	4b07      	ldr	r3, [pc, #28]	; (8020da0 <Version_Checking_Http+0x64>)
 8020d84:	781b      	ldrb	r3, [r3, #0]
 8020d86:	2b02      	cmp	r3, #2
 8020d88:	d107      	bne.n	8020d9a <Version_Checking_Http+0x5e>
		Reset_SimConfiguration_State();
 8020d8a:	f7fd fee3 	bl	801eb54 <Reset_SimConfiguration_State>
		HTTP_Set_State(HTTP_INIT);
 8020d8e:	2000      	movs	r0, #0
 8020d90:	f7ff fa00 	bl	8020194 <HTTP_Set_State>
		fsm_curr_state = START_SIMCOM;
 8020d94:	4b06      	ldr	r3, [pc, #24]	; (8020db0 <Version_Checking_Http+0x74>)
 8020d96:	2200      	movs	r2, #0
 8020d98:	701a      	strb	r2, [r3, #0]
}
 8020d9a:	bf00      	nop
 8020d9c:	bd80      	pop	{r7, pc}
 8020d9e:	bf00      	nop
 8020da0:	200011ca 	.word	0x200011ca
 8020da4:	0802529c 	.word	0x0802529c
 8020da8:	080252a8 	.word	0x080252a8
 8020dac:	080252c4 	.word	0x080252c4
 8020db0:	200011c8 	.word	0x200011c8

08020db4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8020db4:	b580      	push	{r7, lr}
 8020db6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8020db8:	f000 fa3a 	bl	8021230 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8020dbc:	f7fd ffca 	bl	801ed54 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  UART_SIM7600_Init();
 8020dc0:	f7fe f856 	bl	801ee70 <UART_SIM7600_Init>
  UART_DEBUG_Init();
 8020dc4:	f7fe f8f0 	bl	801efa8 <UART_DEBUG_Init>
  I2C_Init();
 8020dc8:	f7fd ff3a 	bl	801ec40 <I2C_Init>
  Lcd_Initialization();
 8020dcc:	f7fd fc2e 	bl	801e62c <Lcd_Initialization>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  /* USER CODE BEGIN 2 */
  GPIO_Init();
 8020dd0:	f7fd fec8 	bl	801eb64 <GPIO_Init>
  Timer_Init();
 8020dd4:	f7fe f804 	bl	801ede0 <Timer_Init>
  SPI2_Init();
 8020dd8:	f7fd ff62 	bl	801eca0 <SPI2_Init>
  MC25LC512_Initialize();
 8020ddc:	f7fd fa70 	bl	801e2c0 <MC25LC512_Initialize>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  UART_DEBUG_Transmit("Fota Start\r\n");
 8020de0:	4808      	ldr	r0, [pc, #32]	; (8020e04 <main+0x50>)
 8020de2:	f7fe f90b 	bl	801effc <UART_DEBUG_Transmit>
  Lcd_Clear_Display();
 8020de6:	f7fd fc57 	bl	801e698 <Lcd_Clear_Display>
  Lcd_Show_String("FOTA START", 0, 0);
 8020dea:	2200      	movs	r2, #0
 8020dec:	2100      	movs	r1, #0
 8020dee:	4806      	ldr	r0, [pc, #24]	; (8020e08 <main+0x54>)
 8020df0:	f7fd fc6a 	bl	801e6c8 <Lcd_Show_String>
  while (1)
  {
    /* USER CODE END WHILE */
	  FSM_Run();
 8020df4:	f7ff ff7c 	bl	8020cf0 <FSM_Run>
	  SCH_Dispatch_Tasks();
 8020df8:	f7ff fe42 	bl	8020a80 <SCH_Dispatch_Tasks>
	  AT_Processing();
 8020dfc:	f7ff fa8e 	bl	802031c <AT_Processing>
  {
 8020e00:	e7f8      	b.n	8020df4 <main+0x40>
 8020e02:	bf00      	nop
 8020e04:	080252e0 	.word	0x080252e0
 8020e08:	080252f0 	.word	0x080252f0

08020e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8020e0c:	b480      	push	{r7}
 8020e0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8020e10:	b672      	cpsid	i
}
 8020e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8020e14:	e7fe      	b.n	8020e14 <Error_Handler+0x8>
	...

08020e18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8020e18:	b480      	push	{r7}
 8020e1a:	b085      	sub	sp, #20
 8020e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8020e1e:	4b15      	ldr	r3, [pc, #84]	; (8020e74 <HAL_MspInit+0x5c>)
 8020e20:	699b      	ldr	r3, [r3, #24]
 8020e22:	4a14      	ldr	r2, [pc, #80]	; (8020e74 <HAL_MspInit+0x5c>)
 8020e24:	f043 0301 	orr.w	r3, r3, #1
 8020e28:	6193      	str	r3, [r2, #24]
 8020e2a:	4b12      	ldr	r3, [pc, #72]	; (8020e74 <HAL_MspInit+0x5c>)
 8020e2c:	699b      	ldr	r3, [r3, #24]
 8020e2e:	f003 0301 	and.w	r3, r3, #1
 8020e32:	60bb      	str	r3, [r7, #8]
 8020e34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8020e36:	4b0f      	ldr	r3, [pc, #60]	; (8020e74 <HAL_MspInit+0x5c>)
 8020e38:	69db      	ldr	r3, [r3, #28]
 8020e3a:	4a0e      	ldr	r2, [pc, #56]	; (8020e74 <HAL_MspInit+0x5c>)
 8020e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8020e40:	61d3      	str	r3, [r2, #28]
 8020e42:	4b0c      	ldr	r3, [pc, #48]	; (8020e74 <HAL_MspInit+0x5c>)
 8020e44:	69db      	ldr	r3, [r3, #28]
 8020e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8020e4a:	607b      	str	r3, [r7, #4]
 8020e4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8020e4e:	4b0a      	ldr	r3, [pc, #40]	; (8020e78 <HAL_MspInit+0x60>)
 8020e50:	685b      	ldr	r3, [r3, #4]
 8020e52:	60fb      	str	r3, [r7, #12]
 8020e54:	68fb      	ldr	r3, [r7, #12]
 8020e56:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8020e5a:	60fb      	str	r3, [r7, #12]
 8020e5c:	68fb      	ldr	r3, [r7, #12]
 8020e5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8020e62:	60fb      	str	r3, [r7, #12]
 8020e64:	4a04      	ldr	r2, [pc, #16]	; (8020e78 <HAL_MspInit+0x60>)
 8020e66:	68fb      	ldr	r3, [r7, #12]
 8020e68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8020e6a:	bf00      	nop
 8020e6c:	3714      	adds	r7, #20
 8020e6e:	46bd      	mov	sp, r7
 8020e70:	bc80      	pop	{r7}
 8020e72:	4770      	bx	lr
 8020e74:	40021000 	.word	0x40021000
 8020e78:	40010000 	.word	0x40010000

08020e7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8020e7c:	b580      	push	{r7, lr}
 8020e7e:	b088      	sub	sp, #32
 8020e80:	af00      	add	r7, sp, #0
 8020e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8020e84:	f107 0310 	add.w	r3, r7, #16
 8020e88:	2200      	movs	r2, #0
 8020e8a:	601a      	str	r2, [r3, #0]
 8020e8c:	605a      	str	r2, [r3, #4]
 8020e8e:	609a      	str	r2, [r3, #8]
 8020e90:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8020e92:	687b      	ldr	r3, [r7, #4]
 8020e94:	681b      	ldr	r3, [r3, #0]
 8020e96:	4a15      	ldr	r2, [pc, #84]	; (8020eec <HAL_I2C_MspInit+0x70>)
 8020e98:	4293      	cmp	r3, r2
 8020e9a:	d123      	bne.n	8020ee4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8020e9c:	4b14      	ldr	r3, [pc, #80]	; (8020ef0 <HAL_I2C_MspInit+0x74>)
 8020e9e:	699b      	ldr	r3, [r3, #24]
 8020ea0:	4a13      	ldr	r2, [pc, #76]	; (8020ef0 <HAL_I2C_MspInit+0x74>)
 8020ea2:	f043 0308 	orr.w	r3, r3, #8
 8020ea6:	6193      	str	r3, [r2, #24]
 8020ea8:	4b11      	ldr	r3, [pc, #68]	; (8020ef0 <HAL_I2C_MspInit+0x74>)
 8020eaa:	699b      	ldr	r3, [r3, #24]
 8020eac:	f003 0308 	and.w	r3, r3, #8
 8020eb0:	60fb      	str	r3, [r7, #12]
 8020eb2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8020eb4:	23c0      	movs	r3, #192	; 0xc0
 8020eb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8020eb8:	2312      	movs	r3, #18
 8020eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8020ebc:	2303      	movs	r3, #3
 8020ebe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8020ec0:	f107 0310 	add.w	r3, r7, #16
 8020ec4:	4619      	mov	r1, r3
 8020ec6:	480b      	ldr	r0, [pc, #44]	; (8020ef4 <HAL_I2C_MspInit+0x78>)
 8020ec8:	f000 fdfc 	bl	8021ac4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8020ecc:	4b08      	ldr	r3, [pc, #32]	; (8020ef0 <HAL_I2C_MspInit+0x74>)
 8020ece:	69db      	ldr	r3, [r3, #28]
 8020ed0:	4a07      	ldr	r2, [pc, #28]	; (8020ef0 <HAL_I2C_MspInit+0x74>)
 8020ed2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8020ed6:	61d3      	str	r3, [r2, #28]
 8020ed8:	4b05      	ldr	r3, [pc, #20]	; (8020ef0 <HAL_I2C_MspInit+0x74>)
 8020eda:	69db      	ldr	r3, [r3, #28]
 8020edc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8020ee0:	60bb      	str	r3, [r7, #8]
 8020ee2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8020ee4:	bf00      	nop
 8020ee6:	3720      	adds	r7, #32
 8020ee8:	46bd      	mov	sp, r7
 8020eea:	bd80      	pop	{r7, pc}
 8020eec:	40005400 	.word	0x40005400
 8020ef0:	40021000 	.word	0x40021000
 8020ef4:	40010c00 	.word	0x40010c00

08020ef8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8020ef8:	b580      	push	{r7, lr}
 8020efa:	b088      	sub	sp, #32
 8020efc:	af00      	add	r7, sp, #0
 8020efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8020f00:	f107 0310 	add.w	r3, r7, #16
 8020f04:	2200      	movs	r2, #0
 8020f06:	601a      	str	r2, [r3, #0]
 8020f08:	605a      	str	r2, [r3, #4]
 8020f0a:	609a      	str	r2, [r3, #8]
 8020f0c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8020f0e:	687b      	ldr	r3, [r7, #4]
 8020f10:	681b      	ldr	r3, [r3, #0]
 8020f12:	4a16      	ldr	r2, [pc, #88]	; (8020f6c <HAL_SPI_MspInit+0x74>)
 8020f14:	4293      	cmp	r3, r2
 8020f16:	d124      	bne.n	8020f62 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8020f18:	4b15      	ldr	r3, [pc, #84]	; (8020f70 <HAL_SPI_MspInit+0x78>)
 8020f1a:	69db      	ldr	r3, [r3, #28]
 8020f1c:	4a14      	ldr	r2, [pc, #80]	; (8020f70 <HAL_SPI_MspInit+0x78>)
 8020f1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8020f22:	61d3      	str	r3, [r2, #28]
 8020f24:	4b12      	ldr	r3, [pc, #72]	; (8020f70 <HAL_SPI_MspInit+0x78>)
 8020f26:	69db      	ldr	r3, [r3, #28]
 8020f28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8020f2c:	60fb      	str	r3, [r7, #12]
 8020f2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8020f30:	4b0f      	ldr	r3, [pc, #60]	; (8020f70 <HAL_SPI_MspInit+0x78>)
 8020f32:	699b      	ldr	r3, [r3, #24]
 8020f34:	4a0e      	ldr	r2, [pc, #56]	; (8020f70 <HAL_SPI_MspInit+0x78>)
 8020f36:	f043 0308 	orr.w	r3, r3, #8
 8020f3a:	6193      	str	r3, [r2, #24]
 8020f3c:	4b0c      	ldr	r3, [pc, #48]	; (8020f70 <HAL_SPI_MspInit+0x78>)
 8020f3e:	699b      	ldr	r3, [r3, #24]
 8020f40:	f003 0308 	and.w	r3, r3, #8
 8020f44:	60bb      	str	r3, [r7, #8]
 8020f46:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8020f48:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8020f4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020f4e:	2302      	movs	r3, #2
 8020f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8020f52:	2303      	movs	r3, #3
 8020f54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8020f56:	f107 0310 	add.w	r3, r7, #16
 8020f5a:	4619      	mov	r1, r3
 8020f5c:	4805      	ldr	r0, [pc, #20]	; (8020f74 <HAL_SPI_MspInit+0x7c>)
 8020f5e:	f000 fdb1 	bl	8021ac4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8020f62:	bf00      	nop
 8020f64:	3720      	adds	r7, #32
 8020f66:	46bd      	mov	sp, r7
 8020f68:	bd80      	pop	{r7, pc}
 8020f6a:	bf00      	nop
 8020f6c:	40003800 	.word	0x40003800
 8020f70:	40021000 	.word	0x40021000
 8020f74:	40010c00 	.word	0x40010c00

08020f78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8020f78:	b580      	push	{r7, lr}
 8020f7a:	b084      	sub	sp, #16
 8020f7c:	af00      	add	r7, sp, #0
 8020f7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8020f80:	687b      	ldr	r3, [r7, #4]
 8020f82:	681b      	ldr	r3, [r3, #0]
 8020f84:	4a0d      	ldr	r2, [pc, #52]	; (8020fbc <HAL_TIM_Base_MspInit+0x44>)
 8020f86:	4293      	cmp	r3, r2
 8020f88:	d113      	bne.n	8020fb2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8020f8a:	4b0d      	ldr	r3, [pc, #52]	; (8020fc0 <HAL_TIM_Base_MspInit+0x48>)
 8020f8c:	69db      	ldr	r3, [r3, #28]
 8020f8e:	4a0c      	ldr	r2, [pc, #48]	; (8020fc0 <HAL_TIM_Base_MspInit+0x48>)
 8020f90:	f043 0302 	orr.w	r3, r3, #2
 8020f94:	61d3      	str	r3, [r2, #28]
 8020f96:	4b0a      	ldr	r3, [pc, #40]	; (8020fc0 <HAL_TIM_Base_MspInit+0x48>)
 8020f98:	69db      	ldr	r3, [r3, #28]
 8020f9a:	f003 0302 	and.w	r3, r3, #2
 8020f9e:	60fb      	str	r3, [r7, #12]
 8020fa0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8020fa2:	2200      	movs	r2, #0
 8020fa4:	2100      	movs	r1, #0
 8020fa6:	201d      	movs	r0, #29
 8020fa8:	f000 fa9f 	bl	80214ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8020fac:	201d      	movs	r0, #29
 8020fae:	f000 fab8 	bl	8021522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8020fb2:	bf00      	nop
 8020fb4:	3710      	adds	r7, #16
 8020fb6:	46bd      	mov	sp, r7
 8020fb8:	bd80      	pop	{r7, pc}
 8020fba:	bf00      	nop
 8020fbc:	40000400 	.word	0x40000400
 8020fc0:	40021000 	.word	0x40021000

08020fc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8020fc4:	b580      	push	{r7, lr}
 8020fc6:	b08a      	sub	sp, #40	; 0x28
 8020fc8:	af00      	add	r7, sp, #0
 8020fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8020fcc:	f107 0318 	add.w	r3, r7, #24
 8020fd0:	2200      	movs	r2, #0
 8020fd2:	601a      	str	r2, [r3, #0]
 8020fd4:	605a      	str	r2, [r3, #4]
 8020fd6:	609a      	str	r2, [r3, #8]
 8020fd8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8020fda:	687b      	ldr	r3, [r7, #4]
 8020fdc:	681b      	ldr	r3, [r3, #0]
 8020fde:	4a3c      	ldr	r2, [pc, #240]	; (80210d0 <HAL_UART_MspInit+0x10c>)
 8020fe0:	4293      	cmp	r3, r2
 8020fe2:	d13a      	bne.n	802105a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8020fe4:	4b3b      	ldr	r3, [pc, #236]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8020fe6:	699b      	ldr	r3, [r3, #24]
 8020fe8:	4a3a      	ldr	r2, [pc, #232]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8020fea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8020fee:	6193      	str	r3, [r2, #24]
 8020ff0:	4b38      	ldr	r3, [pc, #224]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8020ff2:	699b      	ldr	r3, [r3, #24]
 8020ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8020ff8:	617b      	str	r3, [r7, #20]
 8020ffa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8020ffc:	4b35      	ldr	r3, [pc, #212]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8020ffe:	699b      	ldr	r3, [r3, #24]
 8021000:	4a34      	ldr	r2, [pc, #208]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8021002:	f043 0304 	orr.w	r3, r3, #4
 8021006:	6193      	str	r3, [r2, #24]
 8021008:	4b32      	ldr	r3, [pc, #200]	; (80210d4 <HAL_UART_MspInit+0x110>)
 802100a:	699b      	ldr	r3, [r3, #24]
 802100c:	f003 0304 	and.w	r3, r3, #4
 8021010:	613b      	str	r3, [r7, #16]
 8021012:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8021014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8021018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802101a:	2302      	movs	r3, #2
 802101c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 802101e:	2303      	movs	r3, #3
 8021020:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021022:	f107 0318 	add.w	r3, r7, #24
 8021026:	4619      	mov	r1, r3
 8021028:	482b      	ldr	r0, [pc, #172]	; (80210d8 <HAL_UART_MspInit+0x114>)
 802102a:	f000 fd4b 	bl	8021ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 802102e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021034:	2300      	movs	r3, #0
 8021036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021038:	2300      	movs	r3, #0
 802103a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802103c:	f107 0318 	add.w	r3, r7, #24
 8021040:	4619      	mov	r1, r3
 8021042:	4825      	ldr	r0, [pc, #148]	; (80210d8 <HAL_UART_MspInit+0x114>)
 8021044:	f000 fd3e 	bl	8021ac4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8021048:	2200      	movs	r2, #0
 802104a:	2100      	movs	r1, #0
 802104c:	2025      	movs	r0, #37	; 0x25
 802104e:	f000 fa4c 	bl	80214ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8021052:	2025      	movs	r0, #37	; 0x25
 8021054:	f000 fa65 	bl	8021522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8021058:	e036      	b.n	80210c8 <HAL_UART_MspInit+0x104>
  else if(huart->Instance==USART3)
 802105a:	687b      	ldr	r3, [r7, #4]
 802105c:	681b      	ldr	r3, [r3, #0]
 802105e:	4a1f      	ldr	r2, [pc, #124]	; (80210dc <HAL_UART_MspInit+0x118>)
 8021060:	4293      	cmp	r3, r2
 8021062:	d131      	bne.n	80210c8 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8021064:	4b1b      	ldr	r3, [pc, #108]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8021066:	69db      	ldr	r3, [r3, #28]
 8021068:	4a1a      	ldr	r2, [pc, #104]	; (80210d4 <HAL_UART_MspInit+0x110>)
 802106a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 802106e:	61d3      	str	r3, [r2, #28]
 8021070:	4b18      	ldr	r3, [pc, #96]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8021072:	69db      	ldr	r3, [r3, #28]
 8021074:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8021078:	60fb      	str	r3, [r7, #12]
 802107a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802107c:	4b15      	ldr	r3, [pc, #84]	; (80210d4 <HAL_UART_MspInit+0x110>)
 802107e:	699b      	ldr	r3, [r3, #24]
 8021080:	4a14      	ldr	r2, [pc, #80]	; (80210d4 <HAL_UART_MspInit+0x110>)
 8021082:	f043 0308 	orr.w	r3, r3, #8
 8021086:	6193      	str	r3, [r2, #24]
 8021088:	4b12      	ldr	r3, [pc, #72]	; (80210d4 <HAL_UART_MspInit+0x110>)
 802108a:	699b      	ldr	r3, [r3, #24]
 802108c:	f003 0308 	and.w	r3, r3, #8
 8021090:	60bb      	str	r3, [r7, #8]
 8021092:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8021094:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802109a:	2302      	movs	r3, #2
 802109c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 802109e:	2303      	movs	r3, #3
 80210a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80210a2:	f107 0318 	add.w	r3, r7, #24
 80210a6:	4619      	mov	r1, r3
 80210a8:	480d      	ldr	r0, [pc, #52]	; (80210e0 <HAL_UART_MspInit+0x11c>)
 80210aa:	f000 fd0b 	bl	8021ac4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80210ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80210b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80210b4:	2300      	movs	r3, #0
 80210b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80210b8:	2300      	movs	r3, #0
 80210ba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80210bc:	f107 0318 	add.w	r3, r7, #24
 80210c0:	4619      	mov	r1, r3
 80210c2:	4807      	ldr	r0, [pc, #28]	; (80210e0 <HAL_UART_MspInit+0x11c>)
 80210c4:	f000 fcfe 	bl	8021ac4 <HAL_GPIO_Init>
}
 80210c8:	bf00      	nop
 80210ca:	3728      	adds	r7, #40	; 0x28
 80210cc:	46bd      	mov	sp, r7
 80210ce:	bd80      	pop	{r7, pc}
 80210d0:	40013800 	.word	0x40013800
 80210d4:	40021000 	.word	0x40021000
 80210d8:	40010800 	.word	0x40010800
 80210dc:	40004800 	.word	0x40004800
 80210e0:	40010c00 	.word	0x40010c00

080210e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80210e4:	b480      	push	{r7}
 80210e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80210e8:	e7fe      	b.n	80210e8 <NMI_Handler+0x4>

080210ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80210ea:	b480      	push	{r7}
 80210ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80210ee:	e7fe      	b.n	80210ee <HardFault_Handler+0x4>

080210f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80210f0:	b480      	push	{r7}
 80210f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80210f4:	e7fe      	b.n	80210f4 <MemManage_Handler+0x4>

080210f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80210f6:	b480      	push	{r7}
 80210f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80210fa:	e7fe      	b.n	80210fa <BusFault_Handler+0x4>

080210fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80210fc:	b480      	push	{r7}
 80210fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8021100:	e7fe      	b.n	8021100 <UsageFault_Handler+0x4>

08021102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8021102:	b480      	push	{r7}
 8021104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8021106:	bf00      	nop
 8021108:	46bd      	mov	sp, r7
 802110a:	bc80      	pop	{r7}
 802110c:	4770      	bx	lr

0802110e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 802110e:	b480      	push	{r7}
 8021110:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8021112:	bf00      	nop
 8021114:	46bd      	mov	sp, r7
 8021116:	bc80      	pop	{r7}
 8021118:	4770      	bx	lr

0802111a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 802111a:	b480      	push	{r7}
 802111c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 802111e:	bf00      	nop
 8021120:	46bd      	mov	sp, r7
 8021122:	bc80      	pop	{r7}
 8021124:	4770      	bx	lr

08021126 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8021126:	b580      	push	{r7, lr}
 8021128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 802112a:	f000 f8c7 	bl	80212bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 802112e:	bf00      	nop
 8021130:	bd80      	pop	{r7, pc}
	...

08021134 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8021134:	b580      	push	{r7, lr}
 8021136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8021138:	4802      	ldr	r0, [pc, #8]	; (8021144 <TIM3_IRQHandler+0x10>)
 802113a:	f002 f9e9 	bl	8023510 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 802113e:	bf00      	nop
 8021140:	bd80      	pop	{r7, pc}
 8021142:	bf00      	nop
 8021144:	200012f4 	.word	0x200012f4

08021148 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8021148:	b580      	push	{r7, lr}
 802114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 802114c:	4802      	ldr	r0, [pc, #8]	; (8021158 <USART1_IRQHandler+0x10>)
 802114e:	f002 fceb 	bl	8023b28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8021152:	bf00      	nop
 8021154:	bd80      	pop	{r7, pc}
 8021156:	bf00      	nop
 8021158:	20002384 	.word	0x20002384

0802115c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 802115c:	b580      	push	{r7, lr}
 802115e:	b086      	sub	sp, #24
 8021160:	af00      	add	r7, sp, #0
 8021162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8021164:	4a14      	ldr	r2, [pc, #80]	; (80211b8 <_sbrk+0x5c>)
 8021166:	4b15      	ldr	r3, [pc, #84]	; (80211bc <_sbrk+0x60>)
 8021168:	1ad3      	subs	r3, r2, r3
 802116a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 802116c:	697b      	ldr	r3, [r7, #20]
 802116e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8021170:	4b13      	ldr	r3, [pc, #76]	; (80211c0 <_sbrk+0x64>)
 8021172:	681b      	ldr	r3, [r3, #0]
 8021174:	2b00      	cmp	r3, #0
 8021176:	d102      	bne.n	802117e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8021178:	4b11      	ldr	r3, [pc, #68]	; (80211c0 <_sbrk+0x64>)
 802117a:	4a12      	ldr	r2, [pc, #72]	; (80211c4 <_sbrk+0x68>)
 802117c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 802117e:	4b10      	ldr	r3, [pc, #64]	; (80211c0 <_sbrk+0x64>)
 8021180:	681a      	ldr	r2, [r3, #0]
 8021182:	687b      	ldr	r3, [r7, #4]
 8021184:	4413      	add	r3, r2
 8021186:	693a      	ldr	r2, [r7, #16]
 8021188:	429a      	cmp	r2, r3
 802118a:	d207      	bcs.n	802119c <_sbrk+0x40>
  {
    errno = ENOMEM;
 802118c:	f003 f8ec 	bl	8024368 <__errno>
 8021190:	4603      	mov	r3, r0
 8021192:	220c      	movs	r2, #12
 8021194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8021196:	f04f 33ff 	mov.w	r3, #4294967295
 802119a:	e009      	b.n	80211b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 802119c:	4b08      	ldr	r3, [pc, #32]	; (80211c0 <_sbrk+0x64>)
 802119e:	681b      	ldr	r3, [r3, #0]
 80211a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80211a2:	4b07      	ldr	r3, [pc, #28]	; (80211c0 <_sbrk+0x64>)
 80211a4:	681a      	ldr	r2, [r3, #0]
 80211a6:	687b      	ldr	r3, [r7, #4]
 80211a8:	4413      	add	r3, r2
 80211aa:	4a05      	ldr	r2, [pc, #20]	; (80211c0 <_sbrk+0x64>)
 80211ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80211ae:	68fb      	ldr	r3, [r7, #12]
}
 80211b0:	4618      	mov	r0, r3
 80211b2:	3718      	adds	r7, #24
 80211b4:	46bd      	mov	sp, r7
 80211b6:	bd80      	pop	{r7, pc}
 80211b8:	20010000 	.word	0x20010000
 80211bc:	00000400 	.word	0x00000400
 80211c0:	200011cc 	.word	0x200011cc
 80211c4:	20004330 	.word	0x20004330

080211c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80211c8:	b480      	push	{r7}
 80211ca:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 80211cc:	4b03      	ldr	r3, [pc, #12]	; (80211dc <SystemInit+0x14>)
 80211ce:	4a04      	ldr	r2, [pc, #16]	; (80211e0 <SystemInit+0x18>)
 80211d0:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80211d2:	bf00      	nop
 80211d4:	46bd      	mov	sp, r7
 80211d6:	bc80      	pop	{r7}
 80211d8:	4770      	bx	lr
 80211da:	bf00      	nop
 80211dc:	e000ed00 	.word	0xe000ed00
 80211e0:	0801e000 	.word	0x0801e000

080211e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80211e4:	480c      	ldr	r0, [pc, #48]	; (8021218 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80211e6:	490d      	ldr	r1, [pc, #52]	; (802121c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80211e8:	4a0d      	ldr	r2, [pc, #52]	; (8021220 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80211ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80211ec:	e002      	b.n	80211f4 <LoopCopyDataInit>

080211ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80211ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80211f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80211f2:	3304      	adds	r3, #4

080211f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80211f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80211f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80211f8:	d3f9      	bcc.n	80211ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80211fa:	4a0a      	ldr	r2, [pc, #40]	; (8021224 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80211fc:	4c0a      	ldr	r4, [pc, #40]	; (8021228 <LoopFillZerobss+0x22>)
  movs r3, #0
 80211fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8021200:	e001      	b.n	8021206 <LoopFillZerobss>

08021202 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8021202:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8021204:	3204      	adds	r2, #4

08021206 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8021206:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8021208:	d3fb      	bcc.n	8021202 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 802120a:	f7ff ffdd 	bl	80211c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802120e:	f003 f8b1 	bl	8024374 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8021212:	f7ff fdcf 	bl	8020db4 <main>
  bx lr
 8021216:	4770      	bx	lr
  ldr r0, =_sdata
 8021218:	20000000 	.word	0x20000000
  ldr r1, =_edata
 802121c:	20000164 	.word	0x20000164
  ldr r2, =_sidata
 8021220:	080253ac 	.word	0x080253ac
  ldr r2, =_sbss
 8021224:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8021228:	20004330 	.word	0x20004330

0802122c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 802122c:	e7fe      	b.n	802122c <ADC1_2_IRQHandler>
	...

08021230 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8021230:	b580      	push	{r7, lr}
 8021232:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8021234:	4b08      	ldr	r3, [pc, #32]	; (8021258 <HAL_Init+0x28>)
 8021236:	681b      	ldr	r3, [r3, #0]
 8021238:	4a07      	ldr	r2, [pc, #28]	; (8021258 <HAL_Init+0x28>)
 802123a:	f043 0310 	orr.w	r3, r3, #16
 802123e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8021240:	2003      	movs	r0, #3
 8021242:	f000 f947 	bl	80214d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8021246:	200f      	movs	r0, #15
 8021248:	f000 f808 	bl	802125c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 802124c:	f7ff fde4 	bl	8020e18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8021250:	2300      	movs	r3, #0
}
 8021252:	4618      	mov	r0, r3
 8021254:	bd80      	pop	{r7, pc}
 8021256:	bf00      	nop
 8021258:	40022000 	.word	0x40022000

0802125c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 802125c:	b580      	push	{r7, lr}
 802125e:	b082      	sub	sp, #8
 8021260:	af00      	add	r7, sp, #0
 8021262:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8021264:	4b12      	ldr	r3, [pc, #72]	; (80212b0 <HAL_InitTick+0x54>)
 8021266:	681a      	ldr	r2, [r3, #0]
 8021268:	4b12      	ldr	r3, [pc, #72]	; (80212b4 <HAL_InitTick+0x58>)
 802126a:	781b      	ldrb	r3, [r3, #0]
 802126c:	4619      	mov	r1, r3
 802126e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8021272:	fbb3 f3f1 	udiv	r3, r3, r1
 8021276:	fbb2 f3f3 	udiv	r3, r2, r3
 802127a:	4618      	mov	r0, r3
 802127c:	f000 f95f 	bl	802153e <HAL_SYSTICK_Config>
 8021280:	4603      	mov	r3, r0
 8021282:	2b00      	cmp	r3, #0
 8021284:	d001      	beq.n	802128a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8021286:	2301      	movs	r3, #1
 8021288:	e00e      	b.n	80212a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 802128a:	687b      	ldr	r3, [r7, #4]
 802128c:	2b0f      	cmp	r3, #15
 802128e:	d80a      	bhi.n	80212a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8021290:	2200      	movs	r2, #0
 8021292:	6879      	ldr	r1, [r7, #4]
 8021294:	f04f 30ff 	mov.w	r0, #4294967295
 8021298:	f000 f927 	bl	80214ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 802129c:	4a06      	ldr	r2, [pc, #24]	; (80212b8 <HAL_InitTick+0x5c>)
 802129e:	687b      	ldr	r3, [r7, #4]
 80212a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80212a2:	2300      	movs	r3, #0
 80212a4:	e000      	b.n	80212a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80212a6:	2301      	movs	r3, #1
}
 80212a8:	4618      	mov	r0, r3
 80212aa:	3708      	adds	r7, #8
 80212ac:	46bd      	mov	sp, r7
 80212ae:	bd80      	pop	{r7, pc}
 80212b0:	200000f4 	.word	0x200000f4
 80212b4:	200000fc 	.word	0x200000fc
 80212b8:	200000f8 	.word	0x200000f8

080212bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80212bc:	b480      	push	{r7}
 80212be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80212c0:	4b05      	ldr	r3, [pc, #20]	; (80212d8 <HAL_IncTick+0x1c>)
 80212c2:	781b      	ldrb	r3, [r3, #0]
 80212c4:	461a      	mov	r2, r3
 80212c6:	4b05      	ldr	r3, [pc, #20]	; (80212dc <HAL_IncTick+0x20>)
 80212c8:	681b      	ldr	r3, [r3, #0]
 80212ca:	4413      	add	r3, r2
 80212cc:	4a03      	ldr	r2, [pc, #12]	; (80212dc <HAL_IncTick+0x20>)
 80212ce:	6013      	str	r3, [r2, #0]
}
 80212d0:	bf00      	nop
 80212d2:	46bd      	mov	sp, r7
 80212d4:	bc80      	pop	{r7}
 80212d6:	4770      	bx	lr
 80212d8:	200000fc 	.word	0x200000fc
 80212dc:	200042f8 	.word	0x200042f8

080212e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80212e0:	b480      	push	{r7}
 80212e2:	af00      	add	r7, sp, #0
  return uwTick;
 80212e4:	4b02      	ldr	r3, [pc, #8]	; (80212f0 <HAL_GetTick+0x10>)
 80212e6:	681b      	ldr	r3, [r3, #0]
}
 80212e8:	4618      	mov	r0, r3
 80212ea:	46bd      	mov	sp, r7
 80212ec:	bc80      	pop	{r7}
 80212ee:	4770      	bx	lr
 80212f0:	200042f8 	.word	0x200042f8

080212f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80212f4:	b580      	push	{r7, lr}
 80212f6:	b084      	sub	sp, #16
 80212f8:	af00      	add	r7, sp, #0
 80212fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80212fc:	f7ff fff0 	bl	80212e0 <HAL_GetTick>
 8021300:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8021302:	687b      	ldr	r3, [r7, #4]
 8021304:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8021306:	68fb      	ldr	r3, [r7, #12]
 8021308:	f1b3 3fff 	cmp.w	r3, #4294967295
 802130c:	d005      	beq.n	802131a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802130e:	4b0a      	ldr	r3, [pc, #40]	; (8021338 <HAL_Delay+0x44>)
 8021310:	781b      	ldrb	r3, [r3, #0]
 8021312:	461a      	mov	r2, r3
 8021314:	68fb      	ldr	r3, [r7, #12]
 8021316:	4413      	add	r3, r2
 8021318:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 802131a:	bf00      	nop
 802131c:	f7ff ffe0 	bl	80212e0 <HAL_GetTick>
 8021320:	4602      	mov	r2, r0
 8021322:	68bb      	ldr	r3, [r7, #8]
 8021324:	1ad3      	subs	r3, r2, r3
 8021326:	68fa      	ldr	r2, [r7, #12]
 8021328:	429a      	cmp	r2, r3
 802132a:	d8f7      	bhi.n	802131c <HAL_Delay+0x28>
  {
  }
}
 802132c:	bf00      	nop
 802132e:	bf00      	nop
 8021330:	3710      	adds	r7, #16
 8021332:	46bd      	mov	sp, r7
 8021334:	bd80      	pop	{r7, pc}
 8021336:	bf00      	nop
 8021338:	200000fc 	.word	0x200000fc

0802133c <__NVIC_SetPriorityGrouping>:
{
 802133c:	b480      	push	{r7}
 802133e:	b085      	sub	sp, #20
 8021340:	af00      	add	r7, sp, #0
 8021342:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8021344:	687b      	ldr	r3, [r7, #4]
 8021346:	f003 0307 	and.w	r3, r3, #7
 802134a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802134c:	4b0c      	ldr	r3, [pc, #48]	; (8021380 <__NVIC_SetPriorityGrouping+0x44>)
 802134e:	68db      	ldr	r3, [r3, #12]
 8021350:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8021352:	68ba      	ldr	r2, [r7, #8]
 8021354:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8021358:	4013      	ands	r3, r2
 802135a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 802135c:	68fb      	ldr	r3, [r7, #12]
 802135e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8021360:	68bb      	ldr	r3, [r7, #8]
 8021362:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8021364:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8021368:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802136c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 802136e:	4a04      	ldr	r2, [pc, #16]	; (8021380 <__NVIC_SetPriorityGrouping+0x44>)
 8021370:	68bb      	ldr	r3, [r7, #8]
 8021372:	60d3      	str	r3, [r2, #12]
}
 8021374:	bf00      	nop
 8021376:	3714      	adds	r7, #20
 8021378:	46bd      	mov	sp, r7
 802137a:	bc80      	pop	{r7}
 802137c:	4770      	bx	lr
 802137e:	bf00      	nop
 8021380:	e000ed00 	.word	0xe000ed00

08021384 <__NVIC_GetPriorityGrouping>:
{
 8021384:	b480      	push	{r7}
 8021386:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8021388:	4b04      	ldr	r3, [pc, #16]	; (802139c <__NVIC_GetPriorityGrouping+0x18>)
 802138a:	68db      	ldr	r3, [r3, #12]
 802138c:	0a1b      	lsrs	r3, r3, #8
 802138e:	f003 0307 	and.w	r3, r3, #7
}
 8021392:	4618      	mov	r0, r3
 8021394:	46bd      	mov	sp, r7
 8021396:	bc80      	pop	{r7}
 8021398:	4770      	bx	lr
 802139a:	bf00      	nop
 802139c:	e000ed00 	.word	0xe000ed00

080213a0 <__NVIC_EnableIRQ>:
{
 80213a0:	b480      	push	{r7}
 80213a2:	b083      	sub	sp, #12
 80213a4:	af00      	add	r7, sp, #0
 80213a6:	4603      	mov	r3, r0
 80213a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80213aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80213ae:	2b00      	cmp	r3, #0
 80213b0:	db0b      	blt.n	80213ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80213b2:	79fb      	ldrb	r3, [r7, #7]
 80213b4:	f003 021f 	and.w	r2, r3, #31
 80213b8:	4906      	ldr	r1, [pc, #24]	; (80213d4 <__NVIC_EnableIRQ+0x34>)
 80213ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80213be:	095b      	lsrs	r3, r3, #5
 80213c0:	2001      	movs	r0, #1
 80213c2:	fa00 f202 	lsl.w	r2, r0, r2
 80213c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80213ca:	bf00      	nop
 80213cc:	370c      	adds	r7, #12
 80213ce:	46bd      	mov	sp, r7
 80213d0:	bc80      	pop	{r7}
 80213d2:	4770      	bx	lr
 80213d4:	e000e100 	.word	0xe000e100

080213d8 <__NVIC_SetPriority>:
{
 80213d8:	b480      	push	{r7}
 80213da:	b083      	sub	sp, #12
 80213dc:	af00      	add	r7, sp, #0
 80213de:	4603      	mov	r3, r0
 80213e0:	6039      	str	r1, [r7, #0]
 80213e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80213e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80213e8:	2b00      	cmp	r3, #0
 80213ea:	db0a      	blt.n	8021402 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80213ec:	683b      	ldr	r3, [r7, #0]
 80213ee:	b2da      	uxtb	r2, r3
 80213f0:	490c      	ldr	r1, [pc, #48]	; (8021424 <__NVIC_SetPriority+0x4c>)
 80213f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80213f6:	0112      	lsls	r2, r2, #4
 80213f8:	b2d2      	uxtb	r2, r2
 80213fa:	440b      	add	r3, r1
 80213fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8021400:	e00a      	b.n	8021418 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021402:	683b      	ldr	r3, [r7, #0]
 8021404:	b2da      	uxtb	r2, r3
 8021406:	4908      	ldr	r1, [pc, #32]	; (8021428 <__NVIC_SetPriority+0x50>)
 8021408:	79fb      	ldrb	r3, [r7, #7]
 802140a:	f003 030f 	and.w	r3, r3, #15
 802140e:	3b04      	subs	r3, #4
 8021410:	0112      	lsls	r2, r2, #4
 8021412:	b2d2      	uxtb	r2, r2
 8021414:	440b      	add	r3, r1
 8021416:	761a      	strb	r2, [r3, #24]
}
 8021418:	bf00      	nop
 802141a:	370c      	adds	r7, #12
 802141c:	46bd      	mov	sp, r7
 802141e:	bc80      	pop	{r7}
 8021420:	4770      	bx	lr
 8021422:	bf00      	nop
 8021424:	e000e100 	.word	0xe000e100
 8021428:	e000ed00 	.word	0xe000ed00

0802142c <NVIC_EncodePriority>:
{
 802142c:	b480      	push	{r7}
 802142e:	b089      	sub	sp, #36	; 0x24
 8021430:	af00      	add	r7, sp, #0
 8021432:	60f8      	str	r0, [r7, #12]
 8021434:	60b9      	str	r1, [r7, #8]
 8021436:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8021438:	68fb      	ldr	r3, [r7, #12]
 802143a:	f003 0307 	and.w	r3, r3, #7
 802143e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8021440:	69fb      	ldr	r3, [r7, #28]
 8021442:	f1c3 0307 	rsb	r3, r3, #7
 8021446:	2b04      	cmp	r3, #4
 8021448:	bf28      	it	cs
 802144a:	2304      	movcs	r3, #4
 802144c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802144e:	69fb      	ldr	r3, [r7, #28]
 8021450:	3304      	adds	r3, #4
 8021452:	2b06      	cmp	r3, #6
 8021454:	d902      	bls.n	802145c <NVIC_EncodePriority+0x30>
 8021456:	69fb      	ldr	r3, [r7, #28]
 8021458:	3b03      	subs	r3, #3
 802145a:	e000      	b.n	802145e <NVIC_EncodePriority+0x32>
 802145c:	2300      	movs	r3, #0
 802145e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8021460:	f04f 32ff 	mov.w	r2, #4294967295
 8021464:	69bb      	ldr	r3, [r7, #24]
 8021466:	fa02 f303 	lsl.w	r3, r2, r3
 802146a:	43da      	mvns	r2, r3
 802146c:	68bb      	ldr	r3, [r7, #8]
 802146e:	401a      	ands	r2, r3
 8021470:	697b      	ldr	r3, [r7, #20]
 8021472:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8021474:	f04f 31ff 	mov.w	r1, #4294967295
 8021478:	697b      	ldr	r3, [r7, #20]
 802147a:	fa01 f303 	lsl.w	r3, r1, r3
 802147e:	43d9      	mvns	r1, r3
 8021480:	687b      	ldr	r3, [r7, #4]
 8021482:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8021484:	4313      	orrs	r3, r2
}
 8021486:	4618      	mov	r0, r3
 8021488:	3724      	adds	r7, #36	; 0x24
 802148a:	46bd      	mov	sp, r7
 802148c:	bc80      	pop	{r7}
 802148e:	4770      	bx	lr

08021490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8021490:	b580      	push	{r7, lr}
 8021492:	b082      	sub	sp, #8
 8021494:	af00      	add	r7, sp, #0
 8021496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8021498:	687b      	ldr	r3, [r7, #4]
 802149a:	3b01      	subs	r3, #1
 802149c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80214a0:	d301      	bcc.n	80214a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80214a2:	2301      	movs	r3, #1
 80214a4:	e00f      	b.n	80214c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80214a6:	4a0a      	ldr	r2, [pc, #40]	; (80214d0 <SysTick_Config+0x40>)
 80214a8:	687b      	ldr	r3, [r7, #4]
 80214aa:	3b01      	subs	r3, #1
 80214ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80214ae:	210f      	movs	r1, #15
 80214b0:	f04f 30ff 	mov.w	r0, #4294967295
 80214b4:	f7ff ff90 	bl	80213d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80214b8:	4b05      	ldr	r3, [pc, #20]	; (80214d0 <SysTick_Config+0x40>)
 80214ba:	2200      	movs	r2, #0
 80214bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80214be:	4b04      	ldr	r3, [pc, #16]	; (80214d0 <SysTick_Config+0x40>)
 80214c0:	2207      	movs	r2, #7
 80214c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80214c4:	2300      	movs	r3, #0
}
 80214c6:	4618      	mov	r0, r3
 80214c8:	3708      	adds	r7, #8
 80214ca:	46bd      	mov	sp, r7
 80214cc:	bd80      	pop	{r7, pc}
 80214ce:	bf00      	nop
 80214d0:	e000e010 	.word	0xe000e010

080214d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80214d4:	b580      	push	{r7, lr}
 80214d6:	b082      	sub	sp, #8
 80214d8:	af00      	add	r7, sp, #0
 80214da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80214dc:	6878      	ldr	r0, [r7, #4]
 80214de:	f7ff ff2d 	bl	802133c <__NVIC_SetPriorityGrouping>
}
 80214e2:	bf00      	nop
 80214e4:	3708      	adds	r7, #8
 80214e6:	46bd      	mov	sp, r7
 80214e8:	bd80      	pop	{r7, pc}

080214ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80214ea:	b580      	push	{r7, lr}
 80214ec:	b086      	sub	sp, #24
 80214ee:	af00      	add	r7, sp, #0
 80214f0:	4603      	mov	r3, r0
 80214f2:	60b9      	str	r1, [r7, #8]
 80214f4:	607a      	str	r2, [r7, #4]
 80214f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80214f8:	2300      	movs	r3, #0
 80214fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80214fc:	f7ff ff42 	bl	8021384 <__NVIC_GetPriorityGrouping>
 8021500:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8021502:	687a      	ldr	r2, [r7, #4]
 8021504:	68b9      	ldr	r1, [r7, #8]
 8021506:	6978      	ldr	r0, [r7, #20]
 8021508:	f7ff ff90 	bl	802142c <NVIC_EncodePriority>
 802150c:	4602      	mov	r2, r0
 802150e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8021512:	4611      	mov	r1, r2
 8021514:	4618      	mov	r0, r3
 8021516:	f7ff ff5f 	bl	80213d8 <__NVIC_SetPriority>
}
 802151a:	bf00      	nop
 802151c:	3718      	adds	r7, #24
 802151e:	46bd      	mov	sp, r7
 8021520:	bd80      	pop	{r7, pc}

08021522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8021522:	b580      	push	{r7, lr}
 8021524:	b082      	sub	sp, #8
 8021526:	af00      	add	r7, sp, #0
 8021528:	4603      	mov	r3, r0
 802152a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 802152c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8021530:	4618      	mov	r0, r3
 8021532:	f7ff ff35 	bl	80213a0 <__NVIC_EnableIRQ>
}
 8021536:	bf00      	nop
 8021538:	3708      	adds	r7, #8
 802153a:	46bd      	mov	sp, r7
 802153c:	bd80      	pop	{r7, pc}

0802153e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 802153e:	b580      	push	{r7, lr}
 8021540:	b082      	sub	sp, #8
 8021542:	af00      	add	r7, sp, #0
 8021544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8021546:	6878      	ldr	r0, [r7, #4]
 8021548:	f7ff ffa2 	bl	8021490 <SysTick_Config>
 802154c:	4603      	mov	r3, r0
}
 802154e:	4618      	mov	r0, r3
 8021550:	3708      	adds	r7, #8
 8021552:	46bd      	mov	sp, r7
 8021554:	bd80      	pop	{r7, pc}

08021556 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8021556:	b480      	push	{r7}
 8021558:	b085      	sub	sp, #20
 802155a:	af00      	add	r7, sp, #0
 802155c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802155e:	2300      	movs	r3, #0
 8021560:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8021562:	687b      	ldr	r3, [r7, #4]
 8021564:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8021568:	2b02      	cmp	r3, #2
 802156a:	d008      	beq.n	802157e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 802156c:	687b      	ldr	r3, [r7, #4]
 802156e:	2204      	movs	r2, #4
 8021570:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8021572:	687b      	ldr	r3, [r7, #4]
 8021574:	2200      	movs	r2, #0
 8021576:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 802157a:	2301      	movs	r3, #1
 802157c:	e020      	b.n	80215c0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 802157e:	687b      	ldr	r3, [r7, #4]
 8021580:	681b      	ldr	r3, [r3, #0]
 8021582:	681a      	ldr	r2, [r3, #0]
 8021584:	687b      	ldr	r3, [r7, #4]
 8021586:	681b      	ldr	r3, [r3, #0]
 8021588:	f022 020e 	bic.w	r2, r2, #14
 802158c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 802158e:	687b      	ldr	r3, [r7, #4]
 8021590:	681b      	ldr	r3, [r3, #0]
 8021592:	681a      	ldr	r2, [r3, #0]
 8021594:	687b      	ldr	r3, [r7, #4]
 8021596:	681b      	ldr	r3, [r3, #0]
 8021598:	f022 0201 	bic.w	r2, r2, #1
 802159c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 802159e:	687b      	ldr	r3, [r7, #4]
 80215a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80215a2:	687b      	ldr	r3, [r7, #4]
 80215a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80215a6:	2101      	movs	r1, #1
 80215a8:	fa01 f202 	lsl.w	r2, r1, r2
 80215ac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80215ae:	687b      	ldr	r3, [r7, #4]
 80215b0:	2201      	movs	r2, #1
 80215b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80215b6:	687b      	ldr	r3, [r7, #4]
 80215b8:	2200      	movs	r2, #0
 80215ba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80215be:	7bfb      	ldrb	r3, [r7, #15]
}
 80215c0:	4618      	mov	r0, r3
 80215c2:	3714      	adds	r7, #20
 80215c4:	46bd      	mov	sp, r7
 80215c6:	bc80      	pop	{r7}
 80215c8:	4770      	bx	lr
	...

080215cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80215cc:	b580      	push	{r7, lr}
 80215ce:	b084      	sub	sp, #16
 80215d0:	af00      	add	r7, sp, #0
 80215d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80215d4:	2300      	movs	r3, #0
 80215d6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80215d8:	687b      	ldr	r3, [r7, #4]
 80215da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80215de:	2b02      	cmp	r3, #2
 80215e0:	d005      	beq.n	80215ee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80215e2:	687b      	ldr	r3, [r7, #4]
 80215e4:	2204      	movs	r2, #4
 80215e6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80215e8:	2301      	movs	r3, #1
 80215ea:	73fb      	strb	r3, [r7, #15]
 80215ec:	e0d6      	b.n	802179c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80215ee:	687b      	ldr	r3, [r7, #4]
 80215f0:	681b      	ldr	r3, [r3, #0]
 80215f2:	681a      	ldr	r2, [r3, #0]
 80215f4:	687b      	ldr	r3, [r7, #4]
 80215f6:	681b      	ldr	r3, [r3, #0]
 80215f8:	f022 020e 	bic.w	r2, r2, #14
 80215fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80215fe:	687b      	ldr	r3, [r7, #4]
 8021600:	681b      	ldr	r3, [r3, #0]
 8021602:	681a      	ldr	r2, [r3, #0]
 8021604:	687b      	ldr	r3, [r7, #4]
 8021606:	681b      	ldr	r3, [r3, #0]
 8021608:	f022 0201 	bic.w	r2, r2, #1
 802160c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 802160e:	687b      	ldr	r3, [r7, #4]
 8021610:	681b      	ldr	r3, [r3, #0]
 8021612:	461a      	mov	r2, r3
 8021614:	4b64      	ldr	r3, [pc, #400]	; (80217a8 <HAL_DMA_Abort_IT+0x1dc>)
 8021616:	429a      	cmp	r2, r3
 8021618:	d958      	bls.n	80216cc <HAL_DMA_Abort_IT+0x100>
 802161a:	687b      	ldr	r3, [r7, #4]
 802161c:	681b      	ldr	r3, [r3, #0]
 802161e:	4a63      	ldr	r2, [pc, #396]	; (80217ac <HAL_DMA_Abort_IT+0x1e0>)
 8021620:	4293      	cmp	r3, r2
 8021622:	d04f      	beq.n	80216c4 <HAL_DMA_Abort_IT+0xf8>
 8021624:	687b      	ldr	r3, [r7, #4]
 8021626:	681b      	ldr	r3, [r3, #0]
 8021628:	4a61      	ldr	r2, [pc, #388]	; (80217b0 <HAL_DMA_Abort_IT+0x1e4>)
 802162a:	4293      	cmp	r3, r2
 802162c:	d048      	beq.n	80216c0 <HAL_DMA_Abort_IT+0xf4>
 802162e:	687b      	ldr	r3, [r7, #4]
 8021630:	681b      	ldr	r3, [r3, #0]
 8021632:	4a60      	ldr	r2, [pc, #384]	; (80217b4 <HAL_DMA_Abort_IT+0x1e8>)
 8021634:	4293      	cmp	r3, r2
 8021636:	d040      	beq.n	80216ba <HAL_DMA_Abort_IT+0xee>
 8021638:	687b      	ldr	r3, [r7, #4]
 802163a:	681b      	ldr	r3, [r3, #0]
 802163c:	4a5e      	ldr	r2, [pc, #376]	; (80217b8 <HAL_DMA_Abort_IT+0x1ec>)
 802163e:	4293      	cmp	r3, r2
 8021640:	d038      	beq.n	80216b4 <HAL_DMA_Abort_IT+0xe8>
 8021642:	687b      	ldr	r3, [r7, #4]
 8021644:	681b      	ldr	r3, [r3, #0]
 8021646:	4a5d      	ldr	r2, [pc, #372]	; (80217bc <HAL_DMA_Abort_IT+0x1f0>)
 8021648:	4293      	cmp	r3, r2
 802164a:	d030      	beq.n	80216ae <HAL_DMA_Abort_IT+0xe2>
 802164c:	687b      	ldr	r3, [r7, #4]
 802164e:	681b      	ldr	r3, [r3, #0]
 8021650:	4a5b      	ldr	r2, [pc, #364]	; (80217c0 <HAL_DMA_Abort_IT+0x1f4>)
 8021652:	4293      	cmp	r3, r2
 8021654:	d028      	beq.n	80216a8 <HAL_DMA_Abort_IT+0xdc>
 8021656:	687b      	ldr	r3, [r7, #4]
 8021658:	681b      	ldr	r3, [r3, #0]
 802165a:	4a53      	ldr	r2, [pc, #332]	; (80217a8 <HAL_DMA_Abort_IT+0x1dc>)
 802165c:	4293      	cmp	r3, r2
 802165e:	d020      	beq.n	80216a2 <HAL_DMA_Abort_IT+0xd6>
 8021660:	687b      	ldr	r3, [r7, #4]
 8021662:	681b      	ldr	r3, [r3, #0]
 8021664:	4a57      	ldr	r2, [pc, #348]	; (80217c4 <HAL_DMA_Abort_IT+0x1f8>)
 8021666:	4293      	cmp	r3, r2
 8021668:	d019      	beq.n	802169e <HAL_DMA_Abort_IT+0xd2>
 802166a:	687b      	ldr	r3, [r7, #4]
 802166c:	681b      	ldr	r3, [r3, #0]
 802166e:	4a56      	ldr	r2, [pc, #344]	; (80217c8 <HAL_DMA_Abort_IT+0x1fc>)
 8021670:	4293      	cmp	r3, r2
 8021672:	d012      	beq.n	802169a <HAL_DMA_Abort_IT+0xce>
 8021674:	687b      	ldr	r3, [r7, #4]
 8021676:	681b      	ldr	r3, [r3, #0]
 8021678:	4a54      	ldr	r2, [pc, #336]	; (80217cc <HAL_DMA_Abort_IT+0x200>)
 802167a:	4293      	cmp	r3, r2
 802167c:	d00a      	beq.n	8021694 <HAL_DMA_Abort_IT+0xc8>
 802167e:	687b      	ldr	r3, [r7, #4]
 8021680:	681b      	ldr	r3, [r3, #0]
 8021682:	4a53      	ldr	r2, [pc, #332]	; (80217d0 <HAL_DMA_Abort_IT+0x204>)
 8021684:	4293      	cmp	r3, r2
 8021686:	d102      	bne.n	802168e <HAL_DMA_Abort_IT+0xc2>
 8021688:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802168c:	e01b      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 802168e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021692:	e018      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 8021694:	f44f 7380 	mov.w	r3, #256	; 0x100
 8021698:	e015      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 802169a:	2310      	movs	r3, #16
 802169c:	e013      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 802169e:	2301      	movs	r3, #1
 80216a0:	e011      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 80216a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80216a6:	e00e      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 80216a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80216ac:	e00b      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 80216ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80216b2:	e008      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 80216b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80216b8:	e005      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 80216ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80216be:	e002      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 80216c0:	2310      	movs	r3, #16
 80216c2:	e000      	b.n	80216c6 <HAL_DMA_Abort_IT+0xfa>
 80216c4:	2301      	movs	r3, #1
 80216c6:	4a43      	ldr	r2, [pc, #268]	; (80217d4 <HAL_DMA_Abort_IT+0x208>)
 80216c8:	6053      	str	r3, [r2, #4]
 80216ca:	e057      	b.n	802177c <HAL_DMA_Abort_IT+0x1b0>
 80216cc:	687b      	ldr	r3, [r7, #4]
 80216ce:	681b      	ldr	r3, [r3, #0]
 80216d0:	4a36      	ldr	r2, [pc, #216]	; (80217ac <HAL_DMA_Abort_IT+0x1e0>)
 80216d2:	4293      	cmp	r3, r2
 80216d4:	d04f      	beq.n	8021776 <HAL_DMA_Abort_IT+0x1aa>
 80216d6:	687b      	ldr	r3, [r7, #4]
 80216d8:	681b      	ldr	r3, [r3, #0]
 80216da:	4a35      	ldr	r2, [pc, #212]	; (80217b0 <HAL_DMA_Abort_IT+0x1e4>)
 80216dc:	4293      	cmp	r3, r2
 80216de:	d048      	beq.n	8021772 <HAL_DMA_Abort_IT+0x1a6>
 80216e0:	687b      	ldr	r3, [r7, #4]
 80216e2:	681b      	ldr	r3, [r3, #0]
 80216e4:	4a33      	ldr	r2, [pc, #204]	; (80217b4 <HAL_DMA_Abort_IT+0x1e8>)
 80216e6:	4293      	cmp	r3, r2
 80216e8:	d040      	beq.n	802176c <HAL_DMA_Abort_IT+0x1a0>
 80216ea:	687b      	ldr	r3, [r7, #4]
 80216ec:	681b      	ldr	r3, [r3, #0]
 80216ee:	4a32      	ldr	r2, [pc, #200]	; (80217b8 <HAL_DMA_Abort_IT+0x1ec>)
 80216f0:	4293      	cmp	r3, r2
 80216f2:	d038      	beq.n	8021766 <HAL_DMA_Abort_IT+0x19a>
 80216f4:	687b      	ldr	r3, [r7, #4]
 80216f6:	681b      	ldr	r3, [r3, #0]
 80216f8:	4a30      	ldr	r2, [pc, #192]	; (80217bc <HAL_DMA_Abort_IT+0x1f0>)
 80216fa:	4293      	cmp	r3, r2
 80216fc:	d030      	beq.n	8021760 <HAL_DMA_Abort_IT+0x194>
 80216fe:	687b      	ldr	r3, [r7, #4]
 8021700:	681b      	ldr	r3, [r3, #0]
 8021702:	4a2f      	ldr	r2, [pc, #188]	; (80217c0 <HAL_DMA_Abort_IT+0x1f4>)
 8021704:	4293      	cmp	r3, r2
 8021706:	d028      	beq.n	802175a <HAL_DMA_Abort_IT+0x18e>
 8021708:	687b      	ldr	r3, [r7, #4]
 802170a:	681b      	ldr	r3, [r3, #0]
 802170c:	4a26      	ldr	r2, [pc, #152]	; (80217a8 <HAL_DMA_Abort_IT+0x1dc>)
 802170e:	4293      	cmp	r3, r2
 8021710:	d020      	beq.n	8021754 <HAL_DMA_Abort_IT+0x188>
 8021712:	687b      	ldr	r3, [r7, #4]
 8021714:	681b      	ldr	r3, [r3, #0]
 8021716:	4a2b      	ldr	r2, [pc, #172]	; (80217c4 <HAL_DMA_Abort_IT+0x1f8>)
 8021718:	4293      	cmp	r3, r2
 802171a:	d019      	beq.n	8021750 <HAL_DMA_Abort_IT+0x184>
 802171c:	687b      	ldr	r3, [r7, #4]
 802171e:	681b      	ldr	r3, [r3, #0]
 8021720:	4a29      	ldr	r2, [pc, #164]	; (80217c8 <HAL_DMA_Abort_IT+0x1fc>)
 8021722:	4293      	cmp	r3, r2
 8021724:	d012      	beq.n	802174c <HAL_DMA_Abort_IT+0x180>
 8021726:	687b      	ldr	r3, [r7, #4]
 8021728:	681b      	ldr	r3, [r3, #0]
 802172a:	4a28      	ldr	r2, [pc, #160]	; (80217cc <HAL_DMA_Abort_IT+0x200>)
 802172c:	4293      	cmp	r3, r2
 802172e:	d00a      	beq.n	8021746 <HAL_DMA_Abort_IT+0x17a>
 8021730:	687b      	ldr	r3, [r7, #4]
 8021732:	681b      	ldr	r3, [r3, #0]
 8021734:	4a26      	ldr	r2, [pc, #152]	; (80217d0 <HAL_DMA_Abort_IT+0x204>)
 8021736:	4293      	cmp	r3, r2
 8021738:	d102      	bne.n	8021740 <HAL_DMA_Abort_IT+0x174>
 802173a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802173e:	e01b      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021740:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021744:	e018      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021746:	f44f 7380 	mov.w	r3, #256	; 0x100
 802174a:	e015      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 802174c:	2310      	movs	r3, #16
 802174e:	e013      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021750:	2301      	movs	r3, #1
 8021752:	e011      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021754:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8021758:	e00e      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 802175a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 802175e:	e00b      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8021764:	e008      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021766:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802176a:	e005      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 802176c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8021770:	e002      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021772:	2310      	movs	r3, #16
 8021774:	e000      	b.n	8021778 <HAL_DMA_Abort_IT+0x1ac>
 8021776:	2301      	movs	r3, #1
 8021778:	4a17      	ldr	r2, [pc, #92]	; (80217d8 <HAL_DMA_Abort_IT+0x20c>)
 802177a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 802177c:	687b      	ldr	r3, [r7, #4]
 802177e:	2201      	movs	r2, #1
 8021780:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8021784:	687b      	ldr	r3, [r7, #4]
 8021786:	2200      	movs	r2, #0
 8021788:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 802178c:	687b      	ldr	r3, [r7, #4]
 802178e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8021790:	2b00      	cmp	r3, #0
 8021792:	d003      	beq.n	802179c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8021794:	687b      	ldr	r3, [r7, #4]
 8021796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8021798:	6878      	ldr	r0, [r7, #4]
 802179a:	4798      	blx	r3
    } 
  }
  return status;
 802179c:	7bfb      	ldrb	r3, [r7, #15]
}
 802179e:	4618      	mov	r0, r3
 80217a0:	3710      	adds	r7, #16
 80217a2:	46bd      	mov	sp, r7
 80217a4:	bd80      	pop	{r7, pc}
 80217a6:	bf00      	nop
 80217a8:	40020080 	.word	0x40020080
 80217ac:	40020008 	.word	0x40020008
 80217b0:	4002001c 	.word	0x4002001c
 80217b4:	40020030 	.word	0x40020030
 80217b8:	40020044 	.word	0x40020044
 80217bc:	40020058 	.word	0x40020058
 80217c0:	4002006c 	.word	0x4002006c
 80217c4:	40020408 	.word	0x40020408
 80217c8:	4002041c 	.word	0x4002041c
 80217cc:	40020430 	.word	0x40020430
 80217d0:	40020444 	.word	0x40020444
 80217d4:	40020400 	.word	0x40020400
 80217d8:	40020000 	.word	0x40020000

080217dc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80217dc:	b480      	push	{r7}
 80217de:	b083      	sub	sp, #12
 80217e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80217e2:	2300      	movs	r3, #0
 80217e4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80217e6:	4b0d      	ldr	r3, [pc, #52]	; (802181c <HAL_FLASH_Unlock+0x40>)
 80217e8:	691b      	ldr	r3, [r3, #16]
 80217ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80217ee:	2b00      	cmp	r3, #0
 80217f0:	d00d      	beq.n	802180e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80217f2:	4b0a      	ldr	r3, [pc, #40]	; (802181c <HAL_FLASH_Unlock+0x40>)
 80217f4:	4a0a      	ldr	r2, [pc, #40]	; (8021820 <HAL_FLASH_Unlock+0x44>)
 80217f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80217f8:	4b08      	ldr	r3, [pc, #32]	; (802181c <HAL_FLASH_Unlock+0x40>)
 80217fa:	4a0a      	ldr	r2, [pc, #40]	; (8021824 <HAL_FLASH_Unlock+0x48>)
 80217fc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80217fe:	4b07      	ldr	r3, [pc, #28]	; (802181c <HAL_FLASH_Unlock+0x40>)
 8021800:	691b      	ldr	r3, [r3, #16]
 8021802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021806:	2b00      	cmp	r3, #0
 8021808:	d001      	beq.n	802180e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 802180a:	2301      	movs	r3, #1
 802180c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 802180e:	79fb      	ldrb	r3, [r7, #7]
}
 8021810:	4618      	mov	r0, r3
 8021812:	370c      	adds	r7, #12
 8021814:	46bd      	mov	sp, r7
 8021816:	bc80      	pop	{r7}
 8021818:	4770      	bx	lr
 802181a:	bf00      	nop
 802181c:	40022000 	.word	0x40022000
 8021820:	45670123 	.word	0x45670123
 8021824:	cdef89ab 	.word	0xcdef89ab

08021828 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8021828:	b480      	push	{r7}
 802182a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 802182c:	4b05      	ldr	r3, [pc, #20]	; (8021844 <HAL_FLASH_Lock+0x1c>)
 802182e:	691b      	ldr	r3, [r3, #16]
 8021830:	4a04      	ldr	r2, [pc, #16]	; (8021844 <HAL_FLASH_Lock+0x1c>)
 8021832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8021836:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8021838:	2300      	movs	r3, #0
}
 802183a:	4618      	mov	r0, r3
 802183c:	46bd      	mov	sp, r7
 802183e:	bc80      	pop	{r7}
 8021840:	4770      	bx	lr
 8021842:	bf00      	nop
 8021844:	40022000 	.word	0x40022000

08021848 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8021848:	b580      	push	{r7, lr}
 802184a:	b084      	sub	sp, #16
 802184c:	af00      	add	r7, sp, #0
 802184e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8021850:	f7ff fd46 	bl	80212e0 <HAL_GetTick>
 8021854:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8021856:	e010      	b.n	802187a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8021858:	687b      	ldr	r3, [r7, #4]
 802185a:	f1b3 3fff 	cmp.w	r3, #4294967295
 802185e:	d00c      	beq.n	802187a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8021860:	687b      	ldr	r3, [r7, #4]
 8021862:	2b00      	cmp	r3, #0
 8021864:	d007      	beq.n	8021876 <FLASH_WaitForLastOperation+0x2e>
 8021866:	f7ff fd3b 	bl	80212e0 <HAL_GetTick>
 802186a:	4602      	mov	r2, r0
 802186c:	68fb      	ldr	r3, [r7, #12]
 802186e:	1ad3      	subs	r3, r2, r3
 8021870:	687a      	ldr	r2, [r7, #4]
 8021872:	429a      	cmp	r2, r3
 8021874:	d201      	bcs.n	802187a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8021876:	2303      	movs	r3, #3
 8021878:	e025      	b.n	80218c6 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 802187a:	4b15      	ldr	r3, [pc, #84]	; (80218d0 <FLASH_WaitForLastOperation+0x88>)
 802187c:	68db      	ldr	r3, [r3, #12]
 802187e:	f003 0301 	and.w	r3, r3, #1
 8021882:	2b00      	cmp	r3, #0
 8021884:	d1e8      	bne.n	8021858 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8021886:	4b12      	ldr	r3, [pc, #72]	; (80218d0 <FLASH_WaitForLastOperation+0x88>)
 8021888:	68db      	ldr	r3, [r3, #12]
 802188a:	f003 0320 	and.w	r3, r3, #32
 802188e:	2b00      	cmp	r3, #0
 8021890:	d002      	beq.n	8021898 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8021892:	4b0f      	ldr	r3, [pc, #60]	; (80218d0 <FLASH_WaitForLastOperation+0x88>)
 8021894:	2220      	movs	r2, #32
 8021896:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8021898:	4b0d      	ldr	r3, [pc, #52]	; (80218d0 <FLASH_WaitForLastOperation+0x88>)
 802189a:	68db      	ldr	r3, [r3, #12]
 802189c:	f003 0310 	and.w	r3, r3, #16
 80218a0:	2b00      	cmp	r3, #0
 80218a2:	d10b      	bne.n	80218bc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80218a4:	4b0a      	ldr	r3, [pc, #40]	; (80218d0 <FLASH_WaitForLastOperation+0x88>)
 80218a6:	69db      	ldr	r3, [r3, #28]
 80218a8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80218ac:	2b00      	cmp	r3, #0
 80218ae:	d105      	bne.n	80218bc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80218b0:	4b07      	ldr	r3, [pc, #28]	; (80218d0 <FLASH_WaitForLastOperation+0x88>)
 80218b2:	68db      	ldr	r3, [r3, #12]
 80218b4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80218b8:	2b00      	cmp	r3, #0
 80218ba:	d003      	beq.n	80218c4 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80218bc:	f000 f80a 	bl	80218d4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80218c0:	2301      	movs	r3, #1
 80218c2:	e000      	b.n	80218c6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80218c4:	2300      	movs	r3, #0
}
 80218c6:	4618      	mov	r0, r3
 80218c8:	3710      	adds	r7, #16
 80218ca:	46bd      	mov	sp, r7
 80218cc:	bd80      	pop	{r7, pc}
 80218ce:	bf00      	nop
 80218d0:	40022000 	.word	0x40022000

080218d4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80218d4:	b480      	push	{r7}
 80218d6:	b083      	sub	sp, #12
 80218d8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80218da:	2300      	movs	r3, #0
 80218dc:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80218de:	4b23      	ldr	r3, [pc, #140]	; (802196c <FLASH_SetErrorCode+0x98>)
 80218e0:	68db      	ldr	r3, [r3, #12]
 80218e2:	f003 0310 	and.w	r3, r3, #16
 80218e6:	2b00      	cmp	r3, #0
 80218e8:	d009      	beq.n	80218fe <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80218ea:	4b21      	ldr	r3, [pc, #132]	; (8021970 <FLASH_SetErrorCode+0x9c>)
 80218ec:	69db      	ldr	r3, [r3, #28]
 80218ee:	f043 0302 	orr.w	r3, r3, #2
 80218f2:	4a1f      	ldr	r2, [pc, #124]	; (8021970 <FLASH_SetErrorCode+0x9c>)
 80218f4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80218f6:	687b      	ldr	r3, [r7, #4]
 80218f8:	f043 0310 	orr.w	r3, r3, #16
 80218fc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80218fe:	4b1b      	ldr	r3, [pc, #108]	; (802196c <FLASH_SetErrorCode+0x98>)
 8021900:	68db      	ldr	r3, [r3, #12]
 8021902:	f003 0304 	and.w	r3, r3, #4
 8021906:	2b00      	cmp	r3, #0
 8021908:	d009      	beq.n	802191e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 802190a:	4b19      	ldr	r3, [pc, #100]	; (8021970 <FLASH_SetErrorCode+0x9c>)
 802190c:	69db      	ldr	r3, [r3, #28]
 802190e:	f043 0301 	orr.w	r3, r3, #1
 8021912:	4a17      	ldr	r2, [pc, #92]	; (8021970 <FLASH_SetErrorCode+0x9c>)
 8021914:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8021916:	687b      	ldr	r3, [r7, #4]
 8021918:	f043 0304 	orr.w	r3, r3, #4
 802191c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 802191e:	4b13      	ldr	r3, [pc, #76]	; (802196c <FLASH_SetErrorCode+0x98>)
 8021920:	69db      	ldr	r3, [r3, #28]
 8021922:	f003 0301 	and.w	r3, r3, #1
 8021926:	2b00      	cmp	r3, #0
 8021928:	d00b      	beq.n	8021942 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 802192a:	4b11      	ldr	r3, [pc, #68]	; (8021970 <FLASH_SetErrorCode+0x9c>)
 802192c:	69db      	ldr	r3, [r3, #28]
 802192e:	f043 0304 	orr.w	r3, r3, #4
 8021932:	4a0f      	ldr	r2, [pc, #60]	; (8021970 <FLASH_SetErrorCode+0x9c>)
 8021934:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8021936:	4b0d      	ldr	r3, [pc, #52]	; (802196c <FLASH_SetErrorCode+0x98>)
 8021938:	69db      	ldr	r3, [r3, #28]
 802193a:	4a0c      	ldr	r2, [pc, #48]	; (802196c <FLASH_SetErrorCode+0x98>)
 802193c:	f023 0301 	bic.w	r3, r3, #1
 8021940:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8021942:	687b      	ldr	r3, [r7, #4]
 8021944:	f240 1201 	movw	r2, #257	; 0x101
 8021948:	4293      	cmp	r3, r2
 802194a:	d106      	bne.n	802195a <FLASH_SetErrorCode+0x86>
 802194c:	4b07      	ldr	r3, [pc, #28]	; (802196c <FLASH_SetErrorCode+0x98>)
 802194e:	69db      	ldr	r3, [r3, #28]
 8021950:	4a06      	ldr	r2, [pc, #24]	; (802196c <FLASH_SetErrorCode+0x98>)
 8021952:	f023 0301 	bic.w	r3, r3, #1
 8021956:	61d3      	str	r3, [r2, #28]
}  
 8021958:	e002      	b.n	8021960 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 802195a:	4a04      	ldr	r2, [pc, #16]	; (802196c <FLASH_SetErrorCode+0x98>)
 802195c:	687b      	ldr	r3, [r7, #4]
 802195e:	60d3      	str	r3, [r2, #12]
}  
 8021960:	bf00      	nop
 8021962:	370c      	adds	r7, #12
 8021964:	46bd      	mov	sp, r7
 8021966:	bc80      	pop	{r7}
 8021968:	4770      	bx	lr
 802196a:	bf00      	nop
 802196c:	40022000 	.word	0x40022000
 8021970:	20004300 	.word	0x20004300

08021974 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8021974:	b580      	push	{r7, lr}
 8021976:	b084      	sub	sp, #16
 8021978:	af00      	add	r7, sp, #0
 802197a:	6078      	str	r0, [r7, #4]
 802197c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 802197e:	2301      	movs	r3, #1
 8021980:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8021982:	2300      	movs	r3, #0
 8021984:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8021986:	4b2f      	ldr	r3, [pc, #188]	; (8021a44 <HAL_FLASHEx_Erase+0xd0>)
 8021988:	7e1b      	ldrb	r3, [r3, #24]
 802198a:	2b01      	cmp	r3, #1
 802198c:	d101      	bne.n	8021992 <HAL_FLASHEx_Erase+0x1e>
 802198e:	2302      	movs	r3, #2
 8021990:	e053      	b.n	8021a3a <HAL_FLASHEx_Erase+0xc6>
 8021992:	4b2c      	ldr	r3, [pc, #176]	; (8021a44 <HAL_FLASHEx_Erase+0xd0>)
 8021994:	2201      	movs	r2, #1
 8021996:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8021998:	687b      	ldr	r3, [r7, #4]
 802199a:	681b      	ldr	r3, [r3, #0]
 802199c:	2b02      	cmp	r3, #2
 802199e:	d116      	bne.n	80219ce <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80219a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80219a4:	f7ff ff50 	bl	8021848 <FLASH_WaitForLastOperation>
 80219a8:	4603      	mov	r3, r0
 80219aa:	2b00      	cmp	r3, #0
 80219ac:	d141      	bne.n	8021a32 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80219ae:	2001      	movs	r0, #1
 80219b0:	f000 f84c 	bl	8021a4c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80219b4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80219b8:	f7ff ff46 	bl	8021848 <FLASH_WaitForLastOperation>
 80219bc:	4603      	mov	r3, r0
 80219be:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80219c0:	4b21      	ldr	r3, [pc, #132]	; (8021a48 <HAL_FLASHEx_Erase+0xd4>)
 80219c2:	691b      	ldr	r3, [r3, #16]
 80219c4:	4a20      	ldr	r2, [pc, #128]	; (8021a48 <HAL_FLASHEx_Erase+0xd4>)
 80219c6:	f023 0304 	bic.w	r3, r3, #4
 80219ca:	6113      	str	r3, [r2, #16]
 80219cc:	e031      	b.n	8021a32 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80219ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80219d2:	f7ff ff39 	bl	8021848 <FLASH_WaitForLastOperation>
 80219d6:	4603      	mov	r3, r0
 80219d8:	2b00      	cmp	r3, #0
 80219da:	d12a      	bne.n	8021a32 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80219dc:	683b      	ldr	r3, [r7, #0]
 80219de:	f04f 32ff 	mov.w	r2, #4294967295
 80219e2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80219e4:	687b      	ldr	r3, [r7, #4]
 80219e6:	689b      	ldr	r3, [r3, #8]
 80219e8:	60bb      	str	r3, [r7, #8]
 80219ea:	e019      	b.n	8021a20 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80219ec:	68b8      	ldr	r0, [r7, #8]
 80219ee:	f000 f849 	bl	8021a84 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80219f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80219f6:	f7ff ff27 	bl	8021848 <FLASH_WaitForLastOperation>
 80219fa:	4603      	mov	r3, r0
 80219fc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80219fe:	4b12      	ldr	r3, [pc, #72]	; (8021a48 <HAL_FLASHEx_Erase+0xd4>)
 8021a00:	691b      	ldr	r3, [r3, #16]
 8021a02:	4a11      	ldr	r2, [pc, #68]	; (8021a48 <HAL_FLASHEx_Erase+0xd4>)
 8021a04:	f023 0302 	bic.w	r3, r3, #2
 8021a08:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8021a0a:	7bfb      	ldrb	r3, [r7, #15]
 8021a0c:	2b00      	cmp	r3, #0
 8021a0e:	d003      	beq.n	8021a18 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8021a10:	683b      	ldr	r3, [r7, #0]
 8021a12:	68ba      	ldr	r2, [r7, #8]
 8021a14:	601a      	str	r2, [r3, #0]
            break;
 8021a16:	e00c      	b.n	8021a32 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8021a18:	68bb      	ldr	r3, [r7, #8]
 8021a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021a1e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8021a20:	687b      	ldr	r3, [r7, #4]
 8021a22:	68db      	ldr	r3, [r3, #12]
 8021a24:	02da      	lsls	r2, r3, #11
 8021a26:	687b      	ldr	r3, [r7, #4]
 8021a28:	689b      	ldr	r3, [r3, #8]
 8021a2a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8021a2c:	68ba      	ldr	r2, [r7, #8]
 8021a2e:	429a      	cmp	r2, r3
 8021a30:	d3dc      	bcc.n	80219ec <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8021a32:	4b04      	ldr	r3, [pc, #16]	; (8021a44 <HAL_FLASHEx_Erase+0xd0>)
 8021a34:	2200      	movs	r2, #0
 8021a36:	761a      	strb	r2, [r3, #24]

  return status;
 8021a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8021a3a:	4618      	mov	r0, r3
 8021a3c:	3710      	adds	r7, #16
 8021a3e:	46bd      	mov	sp, r7
 8021a40:	bd80      	pop	{r7, pc}
 8021a42:	bf00      	nop
 8021a44:	20004300 	.word	0x20004300
 8021a48:	40022000 	.word	0x40022000

08021a4c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8021a4c:	b480      	push	{r7}
 8021a4e:	b083      	sub	sp, #12
 8021a50:	af00      	add	r7, sp, #0
 8021a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8021a54:	4b09      	ldr	r3, [pc, #36]	; (8021a7c <FLASH_MassErase+0x30>)
 8021a56:	2200      	movs	r2, #0
 8021a58:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8021a5a:	4b09      	ldr	r3, [pc, #36]	; (8021a80 <FLASH_MassErase+0x34>)
 8021a5c:	691b      	ldr	r3, [r3, #16]
 8021a5e:	4a08      	ldr	r2, [pc, #32]	; (8021a80 <FLASH_MassErase+0x34>)
 8021a60:	f043 0304 	orr.w	r3, r3, #4
 8021a64:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8021a66:	4b06      	ldr	r3, [pc, #24]	; (8021a80 <FLASH_MassErase+0x34>)
 8021a68:	691b      	ldr	r3, [r3, #16]
 8021a6a:	4a05      	ldr	r2, [pc, #20]	; (8021a80 <FLASH_MassErase+0x34>)
 8021a6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021a70:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8021a72:	bf00      	nop
 8021a74:	370c      	adds	r7, #12
 8021a76:	46bd      	mov	sp, r7
 8021a78:	bc80      	pop	{r7}
 8021a7a:	4770      	bx	lr
 8021a7c:	20004300 	.word	0x20004300
 8021a80:	40022000 	.word	0x40022000

08021a84 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8021a84:	b480      	push	{r7}
 8021a86:	b083      	sub	sp, #12
 8021a88:	af00      	add	r7, sp, #0
 8021a8a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8021a8c:	4b0b      	ldr	r3, [pc, #44]	; (8021abc <FLASH_PageErase+0x38>)
 8021a8e:	2200      	movs	r2, #0
 8021a90:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8021a92:	4b0b      	ldr	r3, [pc, #44]	; (8021ac0 <FLASH_PageErase+0x3c>)
 8021a94:	691b      	ldr	r3, [r3, #16]
 8021a96:	4a0a      	ldr	r2, [pc, #40]	; (8021ac0 <FLASH_PageErase+0x3c>)
 8021a98:	f043 0302 	orr.w	r3, r3, #2
 8021a9c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8021a9e:	4a08      	ldr	r2, [pc, #32]	; (8021ac0 <FLASH_PageErase+0x3c>)
 8021aa0:	687b      	ldr	r3, [r7, #4]
 8021aa2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8021aa4:	4b06      	ldr	r3, [pc, #24]	; (8021ac0 <FLASH_PageErase+0x3c>)
 8021aa6:	691b      	ldr	r3, [r3, #16]
 8021aa8:	4a05      	ldr	r2, [pc, #20]	; (8021ac0 <FLASH_PageErase+0x3c>)
 8021aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021aae:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8021ab0:	bf00      	nop
 8021ab2:	370c      	adds	r7, #12
 8021ab4:	46bd      	mov	sp, r7
 8021ab6:	bc80      	pop	{r7}
 8021ab8:	4770      	bx	lr
 8021aba:	bf00      	nop
 8021abc:	20004300 	.word	0x20004300
 8021ac0:	40022000 	.word	0x40022000

08021ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8021ac4:	b480      	push	{r7}
 8021ac6:	b08b      	sub	sp, #44	; 0x2c
 8021ac8:	af00      	add	r7, sp, #0
 8021aca:	6078      	str	r0, [r7, #4]
 8021acc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8021ace:	2300      	movs	r3, #0
 8021ad0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8021ad2:	2300      	movs	r3, #0
 8021ad4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8021ad6:	e179      	b.n	8021dcc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8021ad8:	2201      	movs	r2, #1
 8021ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021adc:	fa02 f303 	lsl.w	r3, r2, r3
 8021ae0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8021ae2:	683b      	ldr	r3, [r7, #0]
 8021ae4:	681b      	ldr	r3, [r3, #0]
 8021ae6:	69fa      	ldr	r2, [r7, #28]
 8021ae8:	4013      	ands	r3, r2
 8021aea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8021aec:	69ba      	ldr	r2, [r7, #24]
 8021aee:	69fb      	ldr	r3, [r7, #28]
 8021af0:	429a      	cmp	r2, r3
 8021af2:	f040 8168 	bne.w	8021dc6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8021af6:	683b      	ldr	r3, [r7, #0]
 8021af8:	685b      	ldr	r3, [r3, #4]
 8021afa:	4aa0      	ldr	r2, [pc, #640]	; (8021d7c <HAL_GPIO_Init+0x2b8>)
 8021afc:	4293      	cmp	r3, r2
 8021afe:	d05e      	beq.n	8021bbe <HAL_GPIO_Init+0xfa>
 8021b00:	4a9e      	ldr	r2, [pc, #632]	; (8021d7c <HAL_GPIO_Init+0x2b8>)
 8021b02:	4293      	cmp	r3, r2
 8021b04:	d875      	bhi.n	8021bf2 <HAL_GPIO_Init+0x12e>
 8021b06:	4a9e      	ldr	r2, [pc, #632]	; (8021d80 <HAL_GPIO_Init+0x2bc>)
 8021b08:	4293      	cmp	r3, r2
 8021b0a:	d058      	beq.n	8021bbe <HAL_GPIO_Init+0xfa>
 8021b0c:	4a9c      	ldr	r2, [pc, #624]	; (8021d80 <HAL_GPIO_Init+0x2bc>)
 8021b0e:	4293      	cmp	r3, r2
 8021b10:	d86f      	bhi.n	8021bf2 <HAL_GPIO_Init+0x12e>
 8021b12:	4a9c      	ldr	r2, [pc, #624]	; (8021d84 <HAL_GPIO_Init+0x2c0>)
 8021b14:	4293      	cmp	r3, r2
 8021b16:	d052      	beq.n	8021bbe <HAL_GPIO_Init+0xfa>
 8021b18:	4a9a      	ldr	r2, [pc, #616]	; (8021d84 <HAL_GPIO_Init+0x2c0>)
 8021b1a:	4293      	cmp	r3, r2
 8021b1c:	d869      	bhi.n	8021bf2 <HAL_GPIO_Init+0x12e>
 8021b1e:	4a9a      	ldr	r2, [pc, #616]	; (8021d88 <HAL_GPIO_Init+0x2c4>)
 8021b20:	4293      	cmp	r3, r2
 8021b22:	d04c      	beq.n	8021bbe <HAL_GPIO_Init+0xfa>
 8021b24:	4a98      	ldr	r2, [pc, #608]	; (8021d88 <HAL_GPIO_Init+0x2c4>)
 8021b26:	4293      	cmp	r3, r2
 8021b28:	d863      	bhi.n	8021bf2 <HAL_GPIO_Init+0x12e>
 8021b2a:	4a98      	ldr	r2, [pc, #608]	; (8021d8c <HAL_GPIO_Init+0x2c8>)
 8021b2c:	4293      	cmp	r3, r2
 8021b2e:	d046      	beq.n	8021bbe <HAL_GPIO_Init+0xfa>
 8021b30:	4a96      	ldr	r2, [pc, #600]	; (8021d8c <HAL_GPIO_Init+0x2c8>)
 8021b32:	4293      	cmp	r3, r2
 8021b34:	d85d      	bhi.n	8021bf2 <HAL_GPIO_Init+0x12e>
 8021b36:	2b12      	cmp	r3, #18
 8021b38:	d82a      	bhi.n	8021b90 <HAL_GPIO_Init+0xcc>
 8021b3a:	2b12      	cmp	r3, #18
 8021b3c:	d859      	bhi.n	8021bf2 <HAL_GPIO_Init+0x12e>
 8021b3e:	a201      	add	r2, pc, #4	; (adr r2, 8021b44 <HAL_GPIO_Init+0x80>)
 8021b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021b44:	08021bbf 	.word	0x08021bbf
 8021b48:	08021b99 	.word	0x08021b99
 8021b4c:	08021bab 	.word	0x08021bab
 8021b50:	08021bed 	.word	0x08021bed
 8021b54:	08021bf3 	.word	0x08021bf3
 8021b58:	08021bf3 	.word	0x08021bf3
 8021b5c:	08021bf3 	.word	0x08021bf3
 8021b60:	08021bf3 	.word	0x08021bf3
 8021b64:	08021bf3 	.word	0x08021bf3
 8021b68:	08021bf3 	.word	0x08021bf3
 8021b6c:	08021bf3 	.word	0x08021bf3
 8021b70:	08021bf3 	.word	0x08021bf3
 8021b74:	08021bf3 	.word	0x08021bf3
 8021b78:	08021bf3 	.word	0x08021bf3
 8021b7c:	08021bf3 	.word	0x08021bf3
 8021b80:	08021bf3 	.word	0x08021bf3
 8021b84:	08021bf3 	.word	0x08021bf3
 8021b88:	08021ba1 	.word	0x08021ba1
 8021b8c:	08021bb5 	.word	0x08021bb5
 8021b90:	4a7f      	ldr	r2, [pc, #508]	; (8021d90 <HAL_GPIO_Init+0x2cc>)
 8021b92:	4293      	cmp	r3, r2
 8021b94:	d013      	beq.n	8021bbe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8021b96:	e02c      	b.n	8021bf2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8021b98:	683b      	ldr	r3, [r7, #0]
 8021b9a:	68db      	ldr	r3, [r3, #12]
 8021b9c:	623b      	str	r3, [r7, #32]
          break;
 8021b9e:	e029      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8021ba0:	683b      	ldr	r3, [r7, #0]
 8021ba2:	68db      	ldr	r3, [r3, #12]
 8021ba4:	3304      	adds	r3, #4
 8021ba6:	623b      	str	r3, [r7, #32]
          break;
 8021ba8:	e024      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8021baa:	683b      	ldr	r3, [r7, #0]
 8021bac:	68db      	ldr	r3, [r3, #12]
 8021bae:	3308      	adds	r3, #8
 8021bb0:	623b      	str	r3, [r7, #32]
          break;
 8021bb2:	e01f      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8021bb4:	683b      	ldr	r3, [r7, #0]
 8021bb6:	68db      	ldr	r3, [r3, #12]
 8021bb8:	330c      	adds	r3, #12
 8021bba:	623b      	str	r3, [r7, #32]
          break;
 8021bbc:	e01a      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8021bbe:	683b      	ldr	r3, [r7, #0]
 8021bc0:	689b      	ldr	r3, [r3, #8]
 8021bc2:	2b00      	cmp	r3, #0
 8021bc4:	d102      	bne.n	8021bcc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8021bc6:	2304      	movs	r3, #4
 8021bc8:	623b      	str	r3, [r7, #32]
          break;
 8021bca:	e013      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8021bcc:	683b      	ldr	r3, [r7, #0]
 8021bce:	689b      	ldr	r3, [r3, #8]
 8021bd0:	2b01      	cmp	r3, #1
 8021bd2:	d105      	bne.n	8021be0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8021bd4:	2308      	movs	r3, #8
 8021bd6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8021bd8:	687b      	ldr	r3, [r7, #4]
 8021bda:	69fa      	ldr	r2, [r7, #28]
 8021bdc:	611a      	str	r2, [r3, #16]
          break;
 8021bde:	e009      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8021be0:	2308      	movs	r3, #8
 8021be2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8021be4:	687b      	ldr	r3, [r7, #4]
 8021be6:	69fa      	ldr	r2, [r7, #28]
 8021be8:	615a      	str	r2, [r3, #20]
          break;
 8021bea:	e003      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8021bec:	2300      	movs	r3, #0
 8021bee:	623b      	str	r3, [r7, #32]
          break;
 8021bf0:	e000      	b.n	8021bf4 <HAL_GPIO_Init+0x130>
          break;
 8021bf2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8021bf4:	69bb      	ldr	r3, [r7, #24]
 8021bf6:	2bff      	cmp	r3, #255	; 0xff
 8021bf8:	d801      	bhi.n	8021bfe <HAL_GPIO_Init+0x13a>
 8021bfa:	687b      	ldr	r3, [r7, #4]
 8021bfc:	e001      	b.n	8021c02 <HAL_GPIO_Init+0x13e>
 8021bfe:	687b      	ldr	r3, [r7, #4]
 8021c00:	3304      	adds	r3, #4
 8021c02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8021c04:	69bb      	ldr	r3, [r7, #24]
 8021c06:	2bff      	cmp	r3, #255	; 0xff
 8021c08:	d802      	bhi.n	8021c10 <HAL_GPIO_Init+0x14c>
 8021c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c0c:	009b      	lsls	r3, r3, #2
 8021c0e:	e002      	b.n	8021c16 <HAL_GPIO_Init+0x152>
 8021c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c12:	3b08      	subs	r3, #8
 8021c14:	009b      	lsls	r3, r3, #2
 8021c16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8021c18:	697b      	ldr	r3, [r7, #20]
 8021c1a:	681a      	ldr	r2, [r3, #0]
 8021c1c:	210f      	movs	r1, #15
 8021c1e:	693b      	ldr	r3, [r7, #16]
 8021c20:	fa01 f303 	lsl.w	r3, r1, r3
 8021c24:	43db      	mvns	r3, r3
 8021c26:	401a      	ands	r2, r3
 8021c28:	6a39      	ldr	r1, [r7, #32]
 8021c2a:	693b      	ldr	r3, [r7, #16]
 8021c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8021c30:	431a      	orrs	r2, r3
 8021c32:	697b      	ldr	r3, [r7, #20]
 8021c34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8021c36:	683b      	ldr	r3, [r7, #0]
 8021c38:	685b      	ldr	r3, [r3, #4]
 8021c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8021c3e:	2b00      	cmp	r3, #0
 8021c40:	f000 80c1 	beq.w	8021dc6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8021c44:	4b53      	ldr	r3, [pc, #332]	; (8021d94 <HAL_GPIO_Init+0x2d0>)
 8021c46:	699b      	ldr	r3, [r3, #24]
 8021c48:	4a52      	ldr	r2, [pc, #328]	; (8021d94 <HAL_GPIO_Init+0x2d0>)
 8021c4a:	f043 0301 	orr.w	r3, r3, #1
 8021c4e:	6193      	str	r3, [r2, #24]
 8021c50:	4b50      	ldr	r3, [pc, #320]	; (8021d94 <HAL_GPIO_Init+0x2d0>)
 8021c52:	699b      	ldr	r3, [r3, #24]
 8021c54:	f003 0301 	and.w	r3, r3, #1
 8021c58:	60bb      	str	r3, [r7, #8]
 8021c5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8021c5c:	4a4e      	ldr	r2, [pc, #312]	; (8021d98 <HAL_GPIO_Init+0x2d4>)
 8021c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c60:	089b      	lsrs	r3, r3, #2
 8021c62:	3302      	adds	r3, #2
 8021c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8021c68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8021c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c6c:	f003 0303 	and.w	r3, r3, #3
 8021c70:	009b      	lsls	r3, r3, #2
 8021c72:	220f      	movs	r2, #15
 8021c74:	fa02 f303 	lsl.w	r3, r2, r3
 8021c78:	43db      	mvns	r3, r3
 8021c7a:	68fa      	ldr	r2, [r7, #12]
 8021c7c:	4013      	ands	r3, r2
 8021c7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8021c80:	687b      	ldr	r3, [r7, #4]
 8021c82:	4a46      	ldr	r2, [pc, #280]	; (8021d9c <HAL_GPIO_Init+0x2d8>)
 8021c84:	4293      	cmp	r3, r2
 8021c86:	d01f      	beq.n	8021cc8 <HAL_GPIO_Init+0x204>
 8021c88:	687b      	ldr	r3, [r7, #4]
 8021c8a:	4a45      	ldr	r2, [pc, #276]	; (8021da0 <HAL_GPIO_Init+0x2dc>)
 8021c8c:	4293      	cmp	r3, r2
 8021c8e:	d019      	beq.n	8021cc4 <HAL_GPIO_Init+0x200>
 8021c90:	687b      	ldr	r3, [r7, #4]
 8021c92:	4a44      	ldr	r2, [pc, #272]	; (8021da4 <HAL_GPIO_Init+0x2e0>)
 8021c94:	4293      	cmp	r3, r2
 8021c96:	d013      	beq.n	8021cc0 <HAL_GPIO_Init+0x1fc>
 8021c98:	687b      	ldr	r3, [r7, #4]
 8021c9a:	4a43      	ldr	r2, [pc, #268]	; (8021da8 <HAL_GPIO_Init+0x2e4>)
 8021c9c:	4293      	cmp	r3, r2
 8021c9e:	d00d      	beq.n	8021cbc <HAL_GPIO_Init+0x1f8>
 8021ca0:	687b      	ldr	r3, [r7, #4]
 8021ca2:	4a42      	ldr	r2, [pc, #264]	; (8021dac <HAL_GPIO_Init+0x2e8>)
 8021ca4:	4293      	cmp	r3, r2
 8021ca6:	d007      	beq.n	8021cb8 <HAL_GPIO_Init+0x1f4>
 8021ca8:	687b      	ldr	r3, [r7, #4]
 8021caa:	4a41      	ldr	r2, [pc, #260]	; (8021db0 <HAL_GPIO_Init+0x2ec>)
 8021cac:	4293      	cmp	r3, r2
 8021cae:	d101      	bne.n	8021cb4 <HAL_GPIO_Init+0x1f0>
 8021cb0:	2305      	movs	r3, #5
 8021cb2:	e00a      	b.n	8021cca <HAL_GPIO_Init+0x206>
 8021cb4:	2306      	movs	r3, #6
 8021cb6:	e008      	b.n	8021cca <HAL_GPIO_Init+0x206>
 8021cb8:	2304      	movs	r3, #4
 8021cba:	e006      	b.n	8021cca <HAL_GPIO_Init+0x206>
 8021cbc:	2303      	movs	r3, #3
 8021cbe:	e004      	b.n	8021cca <HAL_GPIO_Init+0x206>
 8021cc0:	2302      	movs	r3, #2
 8021cc2:	e002      	b.n	8021cca <HAL_GPIO_Init+0x206>
 8021cc4:	2301      	movs	r3, #1
 8021cc6:	e000      	b.n	8021cca <HAL_GPIO_Init+0x206>
 8021cc8:	2300      	movs	r3, #0
 8021cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021ccc:	f002 0203 	and.w	r2, r2, #3
 8021cd0:	0092      	lsls	r2, r2, #2
 8021cd2:	4093      	lsls	r3, r2
 8021cd4:	68fa      	ldr	r2, [r7, #12]
 8021cd6:	4313      	orrs	r3, r2
 8021cd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8021cda:	492f      	ldr	r1, [pc, #188]	; (8021d98 <HAL_GPIO_Init+0x2d4>)
 8021cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021cde:	089b      	lsrs	r3, r3, #2
 8021ce0:	3302      	adds	r3, #2
 8021ce2:	68fa      	ldr	r2, [r7, #12]
 8021ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8021ce8:	683b      	ldr	r3, [r7, #0]
 8021cea:	685b      	ldr	r3, [r3, #4]
 8021cec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8021cf0:	2b00      	cmp	r3, #0
 8021cf2:	d006      	beq.n	8021d02 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8021cf4:	4b2f      	ldr	r3, [pc, #188]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021cf6:	681a      	ldr	r2, [r3, #0]
 8021cf8:	492e      	ldr	r1, [pc, #184]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021cfa:	69bb      	ldr	r3, [r7, #24]
 8021cfc:	4313      	orrs	r3, r2
 8021cfe:	600b      	str	r3, [r1, #0]
 8021d00:	e006      	b.n	8021d10 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8021d02:	4b2c      	ldr	r3, [pc, #176]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d04:	681a      	ldr	r2, [r3, #0]
 8021d06:	69bb      	ldr	r3, [r7, #24]
 8021d08:	43db      	mvns	r3, r3
 8021d0a:	492a      	ldr	r1, [pc, #168]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d0c:	4013      	ands	r3, r2
 8021d0e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8021d10:	683b      	ldr	r3, [r7, #0]
 8021d12:	685b      	ldr	r3, [r3, #4]
 8021d14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8021d18:	2b00      	cmp	r3, #0
 8021d1a:	d006      	beq.n	8021d2a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8021d1c:	4b25      	ldr	r3, [pc, #148]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d1e:	685a      	ldr	r2, [r3, #4]
 8021d20:	4924      	ldr	r1, [pc, #144]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d22:	69bb      	ldr	r3, [r7, #24]
 8021d24:	4313      	orrs	r3, r2
 8021d26:	604b      	str	r3, [r1, #4]
 8021d28:	e006      	b.n	8021d38 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8021d2a:	4b22      	ldr	r3, [pc, #136]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d2c:	685a      	ldr	r2, [r3, #4]
 8021d2e:	69bb      	ldr	r3, [r7, #24]
 8021d30:	43db      	mvns	r3, r3
 8021d32:	4920      	ldr	r1, [pc, #128]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d34:	4013      	ands	r3, r2
 8021d36:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8021d38:	683b      	ldr	r3, [r7, #0]
 8021d3a:	685b      	ldr	r3, [r3, #4]
 8021d3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8021d40:	2b00      	cmp	r3, #0
 8021d42:	d006      	beq.n	8021d52 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8021d44:	4b1b      	ldr	r3, [pc, #108]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d46:	689a      	ldr	r2, [r3, #8]
 8021d48:	491a      	ldr	r1, [pc, #104]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d4a:	69bb      	ldr	r3, [r7, #24]
 8021d4c:	4313      	orrs	r3, r2
 8021d4e:	608b      	str	r3, [r1, #8]
 8021d50:	e006      	b.n	8021d60 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8021d52:	4b18      	ldr	r3, [pc, #96]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d54:	689a      	ldr	r2, [r3, #8]
 8021d56:	69bb      	ldr	r3, [r7, #24]
 8021d58:	43db      	mvns	r3, r3
 8021d5a:	4916      	ldr	r1, [pc, #88]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d5c:	4013      	ands	r3, r2
 8021d5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8021d60:	683b      	ldr	r3, [r7, #0]
 8021d62:	685b      	ldr	r3, [r3, #4]
 8021d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8021d68:	2b00      	cmp	r3, #0
 8021d6a:	d025      	beq.n	8021db8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8021d6c:	4b11      	ldr	r3, [pc, #68]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d6e:	68da      	ldr	r2, [r3, #12]
 8021d70:	4910      	ldr	r1, [pc, #64]	; (8021db4 <HAL_GPIO_Init+0x2f0>)
 8021d72:	69bb      	ldr	r3, [r7, #24]
 8021d74:	4313      	orrs	r3, r2
 8021d76:	60cb      	str	r3, [r1, #12]
 8021d78:	e025      	b.n	8021dc6 <HAL_GPIO_Init+0x302>
 8021d7a:	bf00      	nop
 8021d7c:	10320000 	.word	0x10320000
 8021d80:	10310000 	.word	0x10310000
 8021d84:	10220000 	.word	0x10220000
 8021d88:	10210000 	.word	0x10210000
 8021d8c:	10120000 	.word	0x10120000
 8021d90:	10110000 	.word	0x10110000
 8021d94:	40021000 	.word	0x40021000
 8021d98:	40010000 	.word	0x40010000
 8021d9c:	40010800 	.word	0x40010800
 8021da0:	40010c00 	.word	0x40010c00
 8021da4:	40011000 	.word	0x40011000
 8021da8:	40011400 	.word	0x40011400
 8021dac:	40011800 	.word	0x40011800
 8021db0:	40011c00 	.word	0x40011c00
 8021db4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8021db8:	4b0b      	ldr	r3, [pc, #44]	; (8021de8 <HAL_GPIO_Init+0x324>)
 8021dba:	68da      	ldr	r2, [r3, #12]
 8021dbc:	69bb      	ldr	r3, [r7, #24]
 8021dbe:	43db      	mvns	r3, r3
 8021dc0:	4909      	ldr	r1, [pc, #36]	; (8021de8 <HAL_GPIO_Init+0x324>)
 8021dc2:	4013      	ands	r3, r2
 8021dc4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8021dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021dc8:	3301      	adds	r3, #1
 8021dca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8021dcc:	683b      	ldr	r3, [r7, #0]
 8021dce:	681a      	ldr	r2, [r3, #0]
 8021dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8021dd6:	2b00      	cmp	r3, #0
 8021dd8:	f47f ae7e 	bne.w	8021ad8 <HAL_GPIO_Init+0x14>
  }
}
 8021ddc:	bf00      	nop
 8021dde:	bf00      	nop
 8021de0:	372c      	adds	r7, #44	; 0x2c
 8021de2:	46bd      	mov	sp, r7
 8021de4:	bc80      	pop	{r7}
 8021de6:	4770      	bx	lr
 8021de8:	40010400 	.word	0x40010400

08021dec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8021dec:	b480      	push	{r7}
 8021dee:	b083      	sub	sp, #12
 8021df0:	af00      	add	r7, sp, #0
 8021df2:	6078      	str	r0, [r7, #4]
 8021df4:	460b      	mov	r3, r1
 8021df6:	807b      	strh	r3, [r7, #2]
 8021df8:	4613      	mov	r3, r2
 8021dfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8021dfc:	787b      	ldrb	r3, [r7, #1]
 8021dfe:	2b00      	cmp	r3, #0
 8021e00:	d003      	beq.n	8021e0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8021e02:	887a      	ldrh	r2, [r7, #2]
 8021e04:	687b      	ldr	r3, [r7, #4]
 8021e06:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8021e08:	e003      	b.n	8021e12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8021e0a:	887b      	ldrh	r3, [r7, #2]
 8021e0c:	041a      	lsls	r2, r3, #16
 8021e0e:	687b      	ldr	r3, [r7, #4]
 8021e10:	611a      	str	r2, [r3, #16]
}
 8021e12:	bf00      	nop
 8021e14:	370c      	adds	r7, #12
 8021e16:	46bd      	mov	sp, r7
 8021e18:	bc80      	pop	{r7}
 8021e1a:	4770      	bx	lr

08021e1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8021e1c:	b580      	push	{r7, lr}
 8021e1e:	b084      	sub	sp, #16
 8021e20:	af00      	add	r7, sp, #0
 8021e22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8021e24:	687b      	ldr	r3, [r7, #4]
 8021e26:	2b00      	cmp	r3, #0
 8021e28:	d101      	bne.n	8021e2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8021e2a:	2301      	movs	r3, #1
 8021e2c:	e12b      	b.n	8022086 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8021e2e:	687b      	ldr	r3, [r7, #4]
 8021e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8021e34:	b2db      	uxtb	r3, r3
 8021e36:	2b00      	cmp	r3, #0
 8021e38:	d106      	bne.n	8021e48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8021e3a:	687b      	ldr	r3, [r7, #4]
 8021e3c:	2200      	movs	r2, #0
 8021e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8021e42:	6878      	ldr	r0, [r7, #4]
 8021e44:	f7ff f81a 	bl	8020e7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8021e48:	687b      	ldr	r3, [r7, #4]
 8021e4a:	2224      	movs	r2, #36	; 0x24
 8021e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8021e50:	687b      	ldr	r3, [r7, #4]
 8021e52:	681b      	ldr	r3, [r3, #0]
 8021e54:	681a      	ldr	r2, [r3, #0]
 8021e56:	687b      	ldr	r3, [r7, #4]
 8021e58:	681b      	ldr	r3, [r3, #0]
 8021e5a:	f022 0201 	bic.w	r2, r2, #1
 8021e5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8021e60:	687b      	ldr	r3, [r7, #4]
 8021e62:	681b      	ldr	r3, [r3, #0]
 8021e64:	681a      	ldr	r2, [r3, #0]
 8021e66:	687b      	ldr	r3, [r7, #4]
 8021e68:	681b      	ldr	r3, [r3, #0]
 8021e6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8021e6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8021e70:	687b      	ldr	r3, [r7, #4]
 8021e72:	681b      	ldr	r3, [r3, #0]
 8021e74:	681a      	ldr	r2, [r3, #0]
 8021e76:	687b      	ldr	r3, [r7, #4]
 8021e78:	681b      	ldr	r3, [r3, #0]
 8021e7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8021e7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8021e80:	f000 ffea 	bl	8022e58 <HAL_RCC_GetPCLK1Freq>
 8021e84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8021e86:	687b      	ldr	r3, [r7, #4]
 8021e88:	685b      	ldr	r3, [r3, #4]
 8021e8a:	4a81      	ldr	r2, [pc, #516]	; (8022090 <HAL_I2C_Init+0x274>)
 8021e8c:	4293      	cmp	r3, r2
 8021e8e:	d807      	bhi.n	8021ea0 <HAL_I2C_Init+0x84>
 8021e90:	68fb      	ldr	r3, [r7, #12]
 8021e92:	4a80      	ldr	r2, [pc, #512]	; (8022094 <HAL_I2C_Init+0x278>)
 8021e94:	4293      	cmp	r3, r2
 8021e96:	bf94      	ite	ls
 8021e98:	2301      	movls	r3, #1
 8021e9a:	2300      	movhi	r3, #0
 8021e9c:	b2db      	uxtb	r3, r3
 8021e9e:	e006      	b.n	8021eae <HAL_I2C_Init+0x92>
 8021ea0:	68fb      	ldr	r3, [r7, #12]
 8021ea2:	4a7d      	ldr	r2, [pc, #500]	; (8022098 <HAL_I2C_Init+0x27c>)
 8021ea4:	4293      	cmp	r3, r2
 8021ea6:	bf94      	ite	ls
 8021ea8:	2301      	movls	r3, #1
 8021eaa:	2300      	movhi	r3, #0
 8021eac:	b2db      	uxtb	r3, r3
 8021eae:	2b00      	cmp	r3, #0
 8021eb0:	d001      	beq.n	8021eb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8021eb2:	2301      	movs	r3, #1
 8021eb4:	e0e7      	b.n	8022086 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8021eb6:	68fb      	ldr	r3, [r7, #12]
 8021eb8:	4a78      	ldr	r2, [pc, #480]	; (802209c <HAL_I2C_Init+0x280>)
 8021eba:	fba2 2303 	umull	r2, r3, r2, r3
 8021ebe:	0c9b      	lsrs	r3, r3, #18
 8021ec0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8021ec2:	687b      	ldr	r3, [r7, #4]
 8021ec4:	681b      	ldr	r3, [r3, #0]
 8021ec6:	685b      	ldr	r3, [r3, #4]
 8021ec8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8021ecc:	687b      	ldr	r3, [r7, #4]
 8021ece:	681b      	ldr	r3, [r3, #0]
 8021ed0:	68ba      	ldr	r2, [r7, #8]
 8021ed2:	430a      	orrs	r2, r1
 8021ed4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8021ed6:	687b      	ldr	r3, [r7, #4]
 8021ed8:	681b      	ldr	r3, [r3, #0]
 8021eda:	6a1b      	ldr	r3, [r3, #32]
 8021edc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8021ee0:	687b      	ldr	r3, [r7, #4]
 8021ee2:	685b      	ldr	r3, [r3, #4]
 8021ee4:	4a6a      	ldr	r2, [pc, #424]	; (8022090 <HAL_I2C_Init+0x274>)
 8021ee6:	4293      	cmp	r3, r2
 8021ee8:	d802      	bhi.n	8021ef0 <HAL_I2C_Init+0xd4>
 8021eea:	68bb      	ldr	r3, [r7, #8]
 8021eec:	3301      	adds	r3, #1
 8021eee:	e009      	b.n	8021f04 <HAL_I2C_Init+0xe8>
 8021ef0:	68bb      	ldr	r3, [r7, #8]
 8021ef2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8021ef6:	fb02 f303 	mul.w	r3, r2, r3
 8021efa:	4a69      	ldr	r2, [pc, #420]	; (80220a0 <HAL_I2C_Init+0x284>)
 8021efc:	fba2 2303 	umull	r2, r3, r2, r3
 8021f00:	099b      	lsrs	r3, r3, #6
 8021f02:	3301      	adds	r3, #1
 8021f04:	687a      	ldr	r2, [r7, #4]
 8021f06:	6812      	ldr	r2, [r2, #0]
 8021f08:	430b      	orrs	r3, r1
 8021f0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8021f0c:	687b      	ldr	r3, [r7, #4]
 8021f0e:	681b      	ldr	r3, [r3, #0]
 8021f10:	69db      	ldr	r3, [r3, #28]
 8021f12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8021f16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8021f1a:	687b      	ldr	r3, [r7, #4]
 8021f1c:	685b      	ldr	r3, [r3, #4]
 8021f1e:	495c      	ldr	r1, [pc, #368]	; (8022090 <HAL_I2C_Init+0x274>)
 8021f20:	428b      	cmp	r3, r1
 8021f22:	d819      	bhi.n	8021f58 <HAL_I2C_Init+0x13c>
 8021f24:	68fb      	ldr	r3, [r7, #12]
 8021f26:	1e59      	subs	r1, r3, #1
 8021f28:	687b      	ldr	r3, [r7, #4]
 8021f2a:	685b      	ldr	r3, [r3, #4]
 8021f2c:	005b      	lsls	r3, r3, #1
 8021f2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8021f32:	1c59      	adds	r1, r3, #1
 8021f34:	f640 73fc 	movw	r3, #4092	; 0xffc
 8021f38:	400b      	ands	r3, r1
 8021f3a:	2b00      	cmp	r3, #0
 8021f3c:	d00a      	beq.n	8021f54 <HAL_I2C_Init+0x138>
 8021f3e:	68fb      	ldr	r3, [r7, #12]
 8021f40:	1e59      	subs	r1, r3, #1
 8021f42:	687b      	ldr	r3, [r7, #4]
 8021f44:	685b      	ldr	r3, [r3, #4]
 8021f46:	005b      	lsls	r3, r3, #1
 8021f48:	fbb1 f3f3 	udiv	r3, r1, r3
 8021f4c:	3301      	adds	r3, #1
 8021f4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8021f52:	e051      	b.n	8021ff8 <HAL_I2C_Init+0x1dc>
 8021f54:	2304      	movs	r3, #4
 8021f56:	e04f      	b.n	8021ff8 <HAL_I2C_Init+0x1dc>
 8021f58:	687b      	ldr	r3, [r7, #4]
 8021f5a:	689b      	ldr	r3, [r3, #8]
 8021f5c:	2b00      	cmp	r3, #0
 8021f5e:	d111      	bne.n	8021f84 <HAL_I2C_Init+0x168>
 8021f60:	68fb      	ldr	r3, [r7, #12]
 8021f62:	1e58      	subs	r0, r3, #1
 8021f64:	687b      	ldr	r3, [r7, #4]
 8021f66:	6859      	ldr	r1, [r3, #4]
 8021f68:	460b      	mov	r3, r1
 8021f6a:	005b      	lsls	r3, r3, #1
 8021f6c:	440b      	add	r3, r1
 8021f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8021f72:	3301      	adds	r3, #1
 8021f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8021f78:	2b00      	cmp	r3, #0
 8021f7a:	bf0c      	ite	eq
 8021f7c:	2301      	moveq	r3, #1
 8021f7e:	2300      	movne	r3, #0
 8021f80:	b2db      	uxtb	r3, r3
 8021f82:	e012      	b.n	8021faa <HAL_I2C_Init+0x18e>
 8021f84:	68fb      	ldr	r3, [r7, #12]
 8021f86:	1e58      	subs	r0, r3, #1
 8021f88:	687b      	ldr	r3, [r7, #4]
 8021f8a:	6859      	ldr	r1, [r3, #4]
 8021f8c:	460b      	mov	r3, r1
 8021f8e:	009b      	lsls	r3, r3, #2
 8021f90:	440b      	add	r3, r1
 8021f92:	0099      	lsls	r1, r3, #2
 8021f94:	440b      	add	r3, r1
 8021f96:	fbb0 f3f3 	udiv	r3, r0, r3
 8021f9a:	3301      	adds	r3, #1
 8021f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8021fa0:	2b00      	cmp	r3, #0
 8021fa2:	bf0c      	ite	eq
 8021fa4:	2301      	moveq	r3, #1
 8021fa6:	2300      	movne	r3, #0
 8021fa8:	b2db      	uxtb	r3, r3
 8021faa:	2b00      	cmp	r3, #0
 8021fac:	d001      	beq.n	8021fb2 <HAL_I2C_Init+0x196>
 8021fae:	2301      	movs	r3, #1
 8021fb0:	e022      	b.n	8021ff8 <HAL_I2C_Init+0x1dc>
 8021fb2:	687b      	ldr	r3, [r7, #4]
 8021fb4:	689b      	ldr	r3, [r3, #8]
 8021fb6:	2b00      	cmp	r3, #0
 8021fb8:	d10e      	bne.n	8021fd8 <HAL_I2C_Init+0x1bc>
 8021fba:	68fb      	ldr	r3, [r7, #12]
 8021fbc:	1e58      	subs	r0, r3, #1
 8021fbe:	687b      	ldr	r3, [r7, #4]
 8021fc0:	6859      	ldr	r1, [r3, #4]
 8021fc2:	460b      	mov	r3, r1
 8021fc4:	005b      	lsls	r3, r3, #1
 8021fc6:	440b      	add	r3, r1
 8021fc8:	fbb0 f3f3 	udiv	r3, r0, r3
 8021fcc:	3301      	adds	r3, #1
 8021fce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8021fd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8021fd6:	e00f      	b.n	8021ff8 <HAL_I2C_Init+0x1dc>
 8021fd8:	68fb      	ldr	r3, [r7, #12]
 8021fda:	1e58      	subs	r0, r3, #1
 8021fdc:	687b      	ldr	r3, [r7, #4]
 8021fde:	6859      	ldr	r1, [r3, #4]
 8021fe0:	460b      	mov	r3, r1
 8021fe2:	009b      	lsls	r3, r3, #2
 8021fe4:	440b      	add	r3, r1
 8021fe6:	0099      	lsls	r1, r3, #2
 8021fe8:	440b      	add	r3, r1
 8021fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8021fee:	3301      	adds	r3, #1
 8021ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8021ff4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8021ff8:	6879      	ldr	r1, [r7, #4]
 8021ffa:	6809      	ldr	r1, [r1, #0]
 8021ffc:	4313      	orrs	r3, r2
 8021ffe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8022000:	687b      	ldr	r3, [r7, #4]
 8022002:	681b      	ldr	r3, [r3, #0]
 8022004:	681b      	ldr	r3, [r3, #0]
 8022006:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 802200a:	687b      	ldr	r3, [r7, #4]
 802200c:	69da      	ldr	r2, [r3, #28]
 802200e:	687b      	ldr	r3, [r7, #4]
 8022010:	6a1b      	ldr	r3, [r3, #32]
 8022012:	431a      	orrs	r2, r3
 8022014:	687b      	ldr	r3, [r7, #4]
 8022016:	681b      	ldr	r3, [r3, #0]
 8022018:	430a      	orrs	r2, r1
 802201a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 802201c:	687b      	ldr	r3, [r7, #4]
 802201e:	681b      	ldr	r3, [r3, #0]
 8022020:	689b      	ldr	r3, [r3, #8]
 8022022:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8022026:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 802202a:	687a      	ldr	r2, [r7, #4]
 802202c:	6911      	ldr	r1, [r2, #16]
 802202e:	687a      	ldr	r2, [r7, #4]
 8022030:	68d2      	ldr	r2, [r2, #12]
 8022032:	4311      	orrs	r1, r2
 8022034:	687a      	ldr	r2, [r7, #4]
 8022036:	6812      	ldr	r2, [r2, #0]
 8022038:	430b      	orrs	r3, r1
 802203a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 802203c:	687b      	ldr	r3, [r7, #4]
 802203e:	681b      	ldr	r3, [r3, #0]
 8022040:	68db      	ldr	r3, [r3, #12]
 8022042:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8022046:	687b      	ldr	r3, [r7, #4]
 8022048:	695a      	ldr	r2, [r3, #20]
 802204a:	687b      	ldr	r3, [r7, #4]
 802204c:	699b      	ldr	r3, [r3, #24]
 802204e:	431a      	orrs	r2, r3
 8022050:	687b      	ldr	r3, [r7, #4]
 8022052:	681b      	ldr	r3, [r3, #0]
 8022054:	430a      	orrs	r2, r1
 8022056:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8022058:	687b      	ldr	r3, [r7, #4]
 802205a:	681b      	ldr	r3, [r3, #0]
 802205c:	681a      	ldr	r2, [r3, #0]
 802205e:	687b      	ldr	r3, [r7, #4]
 8022060:	681b      	ldr	r3, [r3, #0]
 8022062:	f042 0201 	orr.w	r2, r2, #1
 8022066:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8022068:	687b      	ldr	r3, [r7, #4]
 802206a:	2200      	movs	r2, #0
 802206c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 802206e:	687b      	ldr	r3, [r7, #4]
 8022070:	2220      	movs	r2, #32
 8022072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8022076:	687b      	ldr	r3, [r7, #4]
 8022078:	2200      	movs	r2, #0
 802207a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 802207c:	687b      	ldr	r3, [r7, #4]
 802207e:	2200      	movs	r2, #0
 8022080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8022084:	2300      	movs	r3, #0
}
 8022086:	4618      	mov	r0, r3
 8022088:	3710      	adds	r7, #16
 802208a:	46bd      	mov	sp, r7
 802208c:	bd80      	pop	{r7, pc}
 802208e:	bf00      	nop
 8022090:	000186a0 	.word	0x000186a0
 8022094:	001e847f 	.word	0x001e847f
 8022098:	003d08ff 	.word	0x003d08ff
 802209c:	431bde83 	.word	0x431bde83
 80220a0:	10624dd3 	.word	0x10624dd3

080220a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80220a4:	b580      	push	{r7, lr}
 80220a6:	b088      	sub	sp, #32
 80220a8:	af02      	add	r7, sp, #8
 80220aa:	60f8      	str	r0, [r7, #12]
 80220ac:	607a      	str	r2, [r7, #4]
 80220ae:	461a      	mov	r2, r3
 80220b0:	460b      	mov	r3, r1
 80220b2:	817b      	strh	r3, [r7, #10]
 80220b4:	4613      	mov	r3, r2
 80220b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80220b8:	f7ff f912 	bl	80212e0 <HAL_GetTick>
 80220bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80220be:	68fb      	ldr	r3, [r7, #12]
 80220c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80220c4:	b2db      	uxtb	r3, r3
 80220c6:	2b20      	cmp	r3, #32
 80220c8:	f040 80e0 	bne.w	802228c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80220cc:	697b      	ldr	r3, [r7, #20]
 80220ce:	9300      	str	r3, [sp, #0]
 80220d0:	2319      	movs	r3, #25
 80220d2:	2201      	movs	r2, #1
 80220d4:	4970      	ldr	r1, [pc, #448]	; (8022298 <HAL_I2C_Master_Transmit+0x1f4>)
 80220d6:	68f8      	ldr	r0, [r7, #12]
 80220d8:	f000 f964 	bl	80223a4 <I2C_WaitOnFlagUntilTimeout>
 80220dc:	4603      	mov	r3, r0
 80220de:	2b00      	cmp	r3, #0
 80220e0:	d001      	beq.n	80220e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80220e2:	2302      	movs	r3, #2
 80220e4:	e0d3      	b.n	802228e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80220e6:	68fb      	ldr	r3, [r7, #12]
 80220e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80220ec:	2b01      	cmp	r3, #1
 80220ee:	d101      	bne.n	80220f4 <HAL_I2C_Master_Transmit+0x50>
 80220f0:	2302      	movs	r3, #2
 80220f2:	e0cc      	b.n	802228e <HAL_I2C_Master_Transmit+0x1ea>
 80220f4:	68fb      	ldr	r3, [r7, #12]
 80220f6:	2201      	movs	r2, #1
 80220f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80220fc:	68fb      	ldr	r3, [r7, #12]
 80220fe:	681b      	ldr	r3, [r3, #0]
 8022100:	681b      	ldr	r3, [r3, #0]
 8022102:	f003 0301 	and.w	r3, r3, #1
 8022106:	2b01      	cmp	r3, #1
 8022108:	d007      	beq.n	802211a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 802210a:	68fb      	ldr	r3, [r7, #12]
 802210c:	681b      	ldr	r3, [r3, #0]
 802210e:	681a      	ldr	r2, [r3, #0]
 8022110:	68fb      	ldr	r3, [r7, #12]
 8022112:	681b      	ldr	r3, [r3, #0]
 8022114:	f042 0201 	orr.w	r2, r2, #1
 8022118:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 802211a:	68fb      	ldr	r3, [r7, #12]
 802211c:	681b      	ldr	r3, [r3, #0]
 802211e:	681a      	ldr	r2, [r3, #0]
 8022120:	68fb      	ldr	r3, [r7, #12]
 8022122:	681b      	ldr	r3, [r3, #0]
 8022124:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8022128:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 802212a:	68fb      	ldr	r3, [r7, #12]
 802212c:	2221      	movs	r2, #33	; 0x21
 802212e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8022132:	68fb      	ldr	r3, [r7, #12]
 8022134:	2210      	movs	r2, #16
 8022136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 802213a:	68fb      	ldr	r3, [r7, #12]
 802213c:	2200      	movs	r2, #0
 802213e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8022140:	68fb      	ldr	r3, [r7, #12]
 8022142:	687a      	ldr	r2, [r7, #4]
 8022144:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8022146:	68fb      	ldr	r3, [r7, #12]
 8022148:	893a      	ldrh	r2, [r7, #8]
 802214a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 802214c:	68fb      	ldr	r3, [r7, #12]
 802214e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8022150:	b29a      	uxth	r2, r3
 8022152:	68fb      	ldr	r3, [r7, #12]
 8022154:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8022156:	68fb      	ldr	r3, [r7, #12]
 8022158:	4a50      	ldr	r2, [pc, #320]	; (802229c <HAL_I2C_Master_Transmit+0x1f8>)
 802215a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 802215c:	8979      	ldrh	r1, [r7, #10]
 802215e:	697b      	ldr	r3, [r7, #20]
 8022160:	6a3a      	ldr	r2, [r7, #32]
 8022162:	68f8      	ldr	r0, [r7, #12]
 8022164:	f000 f89c 	bl	80222a0 <I2C_MasterRequestWrite>
 8022168:	4603      	mov	r3, r0
 802216a:	2b00      	cmp	r3, #0
 802216c:	d001      	beq.n	8022172 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 802216e:	2301      	movs	r3, #1
 8022170:	e08d      	b.n	802228e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8022172:	2300      	movs	r3, #0
 8022174:	613b      	str	r3, [r7, #16]
 8022176:	68fb      	ldr	r3, [r7, #12]
 8022178:	681b      	ldr	r3, [r3, #0]
 802217a:	695b      	ldr	r3, [r3, #20]
 802217c:	613b      	str	r3, [r7, #16]
 802217e:	68fb      	ldr	r3, [r7, #12]
 8022180:	681b      	ldr	r3, [r3, #0]
 8022182:	699b      	ldr	r3, [r3, #24]
 8022184:	613b      	str	r3, [r7, #16]
 8022186:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8022188:	e066      	b.n	8022258 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 802218a:	697a      	ldr	r2, [r7, #20]
 802218c:	6a39      	ldr	r1, [r7, #32]
 802218e:	68f8      	ldr	r0, [r7, #12]
 8022190:	f000 f9de 	bl	8022550 <I2C_WaitOnTXEFlagUntilTimeout>
 8022194:	4603      	mov	r3, r0
 8022196:	2b00      	cmp	r3, #0
 8022198:	d00d      	beq.n	80221b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 802219a:	68fb      	ldr	r3, [r7, #12]
 802219c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802219e:	2b04      	cmp	r3, #4
 80221a0:	d107      	bne.n	80221b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80221a2:	68fb      	ldr	r3, [r7, #12]
 80221a4:	681b      	ldr	r3, [r3, #0]
 80221a6:	681a      	ldr	r2, [r3, #0]
 80221a8:	68fb      	ldr	r3, [r7, #12]
 80221aa:	681b      	ldr	r3, [r3, #0]
 80221ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80221b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80221b2:	2301      	movs	r3, #1
 80221b4:	e06b      	b.n	802228e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80221b6:	68fb      	ldr	r3, [r7, #12]
 80221b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80221ba:	781a      	ldrb	r2, [r3, #0]
 80221bc:	68fb      	ldr	r3, [r7, #12]
 80221be:	681b      	ldr	r3, [r3, #0]
 80221c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80221c2:	68fb      	ldr	r3, [r7, #12]
 80221c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80221c6:	1c5a      	adds	r2, r3, #1
 80221c8:	68fb      	ldr	r3, [r7, #12]
 80221ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80221cc:	68fb      	ldr	r3, [r7, #12]
 80221ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80221d0:	b29b      	uxth	r3, r3
 80221d2:	3b01      	subs	r3, #1
 80221d4:	b29a      	uxth	r2, r3
 80221d6:	68fb      	ldr	r3, [r7, #12]
 80221d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80221da:	68fb      	ldr	r3, [r7, #12]
 80221dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80221de:	3b01      	subs	r3, #1
 80221e0:	b29a      	uxth	r2, r3
 80221e2:	68fb      	ldr	r3, [r7, #12]
 80221e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80221e6:	68fb      	ldr	r3, [r7, #12]
 80221e8:	681b      	ldr	r3, [r3, #0]
 80221ea:	695b      	ldr	r3, [r3, #20]
 80221ec:	f003 0304 	and.w	r3, r3, #4
 80221f0:	2b04      	cmp	r3, #4
 80221f2:	d11b      	bne.n	802222c <HAL_I2C_Master_Transmit+0x188>
 80221f4:	68fb      	ldr	r3, [r7, #12]
 80221f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80221f8:	2b00      	cmp	r3, #0
 80221fa:	d017      	beq.n	802222c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80221fc:	68fb      	ldr	r3, [r7, #12]
 80221fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022200:	781a      	ldrb	r2, [r3, #0]
 8022202:	68fb      	ldr	r3, [r7, #12]
 8022204:	681b      	ldr	r3, [r3, #0]
 8022206:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8022208:	68fb      	ldr	r3, [r7, #12]
 802220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802220c:	1c5a      	adds	r2, r3, #1
 802220e:	68fb      	ldr	r3, [r7, #12]
 8022210:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8022212:	68fb      	ldr	r3, [r7, #12]
 8022214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8022216:	b29b      	uxth	r3, r3
 8022218:	3b01      	subs	r3, #1
 802221a:	b29a      	uxth	r2, r3
 802221c:	68fb      	ldr	r3, [r7, #12]
 802221e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8022220:	68fb      	ldr	r3, [r7, #12]
 8022222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8022224:	3b01      	subs	r3, #1
 8022226:	b29a      	uxth	r2, r3
 8022228:	68fb      	ldr	r3, [r7, #12]
 802222a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 802222c:	697a      	ldr	r2, [r7, #20]
 802222e:	6a39      	ldr	r1, [r7, #32]
 8022230:	68f8      	ldr	r0, [r7, #12]
 8022232:	f000 f9ce 	bl	80225d2 <I2C_WaitOnBTFFlagUntilTimeout>
 8022236:	4603      	mov	r3, r0
 8022238:	2b00      	cmp	r3, #0
 802223a:	d00d      	beq.n	8022258 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 802223c:	68fb      	ldr	r3, [r7, #12]
 802223e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022240:	2b04      	cmp	r3, #4
 8022242:	d107      	bne.n	8022254 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8022244:	68fb      	ldr	r3, [r7, #12]
 8022246:	681b      	ldr	r3, [r3, #0]
 8022248:	681a      	ldr	r2, [r3, #0]
 802224a:	68fb      	ldr	r3, [r7, #12]
 802224c:	681b      	ldr	r3, [r3, #0]
 802224e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8022252:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8022254:	2301      	movs	r3, #1
 8022256:	e01a      	b.n	802228e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8022258:	68fb      	ldr	r3, [r7, #12]
 802225a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 802225c:	2b00      	cmp	r3, #0
 802225e:	d194      	bne.n	802218a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8022260:	68fb      	ldr	r3, [r7, #12]
 8022262:	681b      	ldr	r3, [r3, #0]
 8022264:	681a      	ldr	r2, [r3, #0]
 8022266:	68fb      	ldr	r3, [r7, #12]
 8022268:	681b      	ldr	r3, [r3, #0]
 802226a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 802226e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8022270:	68fb      	ldr	r3, [r7, #12]
 8022272:	2220      	movs	r2, #32
 8022274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8022278:	68fb      	ldr	r3, [r7, #12]
 802227a:	2200      	movs	r2, #0
 802227c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8022280:	68fb      	ldr	r3, [r7, #12]
 8022282:	2200      	movs	r2, #0
 8022284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8022288:	2300      	movs	r3, #0
 802228a:	e000      	b.n	802228e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 802228c:	2302      	movs	r3, #2
  }
}
 802228e:	4618      	mov	r0, r3
 8022290:	3718      	adds	r7, #24
 8022292:	46bd      	mov	sp, r7
 8022294:	bd80      	pop	{r7, pc}
 8022296:	bf00      	nop
 8022298:	00100002 	.word	0x00100002
 802229c:	ffff0000 	.word	0xffff0000

080222a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80222a0:	b580      	push	{r7, lr}
 80222a2:	b088      	sub	sp, #32
 80222a4:	af02      	add	r7, sp, #8
 80222a6:	60f8      	str	r0, [r7, #12]
 80222a8:	607a      	str	r2, [r7, #4]
 80222aa:	603b      	str	r3, [r7, #0]
 80222ac:	460b      	mov	r3, r1
 80222ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80222b0:	68fb      	ldr	r3, [r7, #12]
 80222b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80222b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80222b6:	697b      	ldr	r3, [r7, #20]
 80222b8:	2b08      	cmp	r3, #8
 80222ba:	d006      	beq.n	80222ca <I2C_MasterRequestWrite+0x2a>
 80222bc:	697b      	ldr	r3, [r7, #20]
 80222be:	2b01      	cmp	r3, #1
 80222c0:	d003      	beq.n	80222ca <I2C_MasterRequestWrite+0x2a>
 80222c2:	697b      	ldr	r3, [r7, #20]
 80222c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80222c8:	d108      	bne.n	80222dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80222ca:	68fb      	ldr	r3, [r7, #12]
 80222cc:	681b      	ldr	r3, [r3, #0]
 80222ce:	681a      	ldr	r2, [r3, #0]
 80222d0:	68fb      	ldr	r3, [r7, #12]
 80222d2:	681b      	ldr	r3, [r3, #0]
 80222d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80222d8:	601a      	str	r2, [r3, #0]
 80222da:	e00b      	b.n	80222f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80222dc:	68fb      	ldr	r3, [r7, #12]
 80222de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80222e0:	2b12      	cmp	r3, #18
 80222e2:	d107      	bne.n	80222f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80222e4:	68fb      	ldr	r3, [r7, #12]
 80222e6:	681b      	ldr	r3, [r3, #0]
 80222e8:	681a      	ldr	r2, [r3, #0]
 80222ea:	68fb      	ldr	r3, [r7, #12]
 80222ec:	681b      	ldr	r3, [r3, #0]
 80222ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80222f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80222f4:	683b      	ldr	r3, [r7, #0]
 80222f6:	9300      	str	r3, [sp, #0]
 80222f8:	687b      	ldr	r3, [r7, #4]
 80222fa:	2200      	movs	r2, #0
 80222fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8022300:	68f8      	ldr	r0, [r7, #12]
 8022302:	f000 f84f 	bl	80223a4 <I2C_WaitOnFlagUntilTimeout>
 8022306:	4603      	mov	r3, r0
 8022308:	2b00      	cmp	r3, #0
 802230a:	d00d      	beq.n	8022328 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 802230c:	68fb      	ldr	r3, [r7, #12]
 802230e:	681b      	ldr	r3, [r3, #0]
 8022310:	681b      	ldr	r3, [r3, #0]
 8022312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802231a:	d103      	bne.n	8022324 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 802231c:	68fb      	ldr	r3, [r7, #12]
 802231e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8022322:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8022324:	2303      	movs	r3, #3
 8022326:	e035      	b.n	8022394 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8022328:	68fb      	ldr	r3, [r7, #12]
 802232a:	691b      	ldr	r3, [r3, #16]
 802232c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8022330:	d108      	bne.n	8022344 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8022332:	897b      	ldrh	r3, [r7, #10]
 8022334:	b2db      	uxtb	r3, r3
 8022336:	461a      	mov	r2, r3
 8022338:	68fb      	ldr	r3, [r7, #12]
 802233a:	681b      	ldr	r3, [r3, #0]
 802233c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8022340:	611a      	str	r2, [r3, #16]
 8022342:	e01b      	b.n	802237c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8022344:	897b      	ldrh	r3, [r7, #10]
 8022346:	11db      	asrs	r3, r3, #7
 8022348:	b2db      	uxtb	r3, r3
 802234a:	f003 0306 	and.w	r3, r3, #6
 802234e:	b2db      	uxtb	r3, r3
 8022350:	f063 030f 	orn	r3, r3, #15
 8022354:	b2da      	uxtb	r2, r3
 8022356:	68fb      	ldr	r3, [r7, #12]
 8022358:	681b      	ldr	r3, [r3, #0]
 802235a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 802235c:	683b      	ldr	r3, [r7, #0]
 802235e:	687a      	ldr	r2, [r7, #4]
 8022360:	490e      	ldr	r1, [pc, #56]	; (802239c <I2C_MasterRequestWrite+0xfc>)
 8022362:	68f8      	ldr	r0, [r7, #12]
 8022364:	f000 f875 	bl	8022452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8022368:	4603      	mov	r3, r0
 802236a:	2b00      	cmp	r3, #0
 802236c:	d001      	beq.n	8022372 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 802236e:	2301      	movs	r3, #1
 8022370:	e010      	b.n	8022394 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8022372:	897b      	ldrh	r3, [r7, #10]
 8022374:	b2da      	uxtb	r2, r3
 8022376:	68fb      	ldr	r3, [r7, #12]
 8022378:	681b      	ldr	r3, [r3, #0]
 802237a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 802237c:	683b      	ldr	r3, [r7, #0]
 802237e:	687a      	ldr	r2, [r7, #4]
 8022380:	4907      	ldr	r1, [pc, #28]	; (80223a0 <I2C_MasterRequestWrite+0x100>)
 8022382:	68f8      	ldr	r0, [r7, #12]
 8022384:	f000 f865 	bl	8022452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8022388:	4603      	mov	r3, r0
 802238a:	2b00      	cmp	r3, #0
 802238c:	d001      	beq.n	8022392 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 802238e:	2301      	movs	r3, #1
 8022390:	e000      	b.n	8022394 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8022392:	2300      	movs	r3, #0
}
 8022394:	4618      	mov	r0, r3
 8022396:	3718      	adds	r7, #24
 8022398:	46bd      	mov	sp, r7
 802239a:	bd80      	pop	{r7, pc}
 802239c:	00010008 	.word	0x00010008
 80223a0:	00010002 	.word	0x00010002

080223a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80223a4:	b580      	push	{r7, lr}
 80223a6:	b084      	sub	sp, #16
 80223a8:	af00      	add	r7, sp, #0
 80223aa:	60f8      	str	r0, [r7, #12]
 80223ac:	60b9      	str	r1, [r7, #8]
 80223ae:	603b      	str	r3, [r7, #0]
 80223b0:	4613      	mov	r3, r2
 80223b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80223b4:	e025      	b.n	8022402 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80223b6:	683b      	ldr	r3, [r7, #0]
 80223b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80223bc:	d021      	beq.n	8022402 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80223be:	f7fe ff8f 	bl	80212e0 <HAL_GetTick>
 80223c2:	4602      	mov	r2, r0
 80223c4:	69bb      	ldr	r3, [r7, #24]
 80223c6:	1ad3      	subs	r3, r2, r3
 80223c8:	683a      	ldr	r2, [r7, #0]
 80223ca:	429a      	cmp	r2, r3
 80223cc:	d302      	bcc.n	80223d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80223ce:	683b      	ldr	r3, [r7, #0]
 80223d0:	2b00      	cmp	r3, #0
 80223d2:	d116      	bne.n	8022402 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80223d4:	68fb      	ldr	r3, [r7, #12]
 80223d6:	2200      	movs	r2, #0
 80223d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80223da:	68fb      	ldr	r3, [r7, #12]
 80223dc:	2220      	movs	r2, #32
 80223de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80223e2:	68fb      	ldr	r3, [r7, #12]
 80223e4:	2200      	movs	r2, #0
 80223e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80223ea:	68fb      	ldr	r3, [r7, #12]
 80223ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80223ee:	f043 0220 	orr.w	r2, r3, #32
 80223f2:	68fb      	ldr	r3, [r7, #12]
 80223f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80223f6:	68fb      	ldr	r3, [r7, #12]
 80223f8:	2200      	movs	r2, #0
 80223fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80223fe:	2301      	movs	r3, #1
 8022400:	e023      	b.n	802244a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8022402:	68bb      	ldr	r3, [r7, #8]
 8022404:	0c1b      	lsrs	r3, r3, #16
 8022406:	b2db      	uxtb	r3, r3
 8022408:	2b01      	cmp	r3, #1
 802240a:	d10d      	bne.n	8022428 <I2C_WaitOnFlagUntilTimeout+0x84>
 802240c:	68fb      	ldr	r3, [r7, #12]
 802240e:	681b      	ldr	r3, [r3, #0]
 8022410:	695b      	ldr	r3, [r3, #20]
 8022412:	43da      	mvns	r2, r3
 8022414:	68bb      	ldr	r3, [r7, #8]
 8022416:	4013      	ands	r3, r2
 8022418:	b29b      	uxth	r3, r3
 802241a:	2b00      	cmp	r3, #0
 802241c:	bf0c      	ite	eq
 802241e:	2301      	moveq	r3, #1
 8022420:	2300      	movne	r3, #0
 8022422:	b2db      	uxtb	r3, r3
 8022424:	461a      	mov	r2, r3
 8022426:	e00c      	b.n	8022442 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8022428:	68fb      	ldr	r3, [r7, #12]
 802242a:	681b      	ldr	r3, [r3, #0]
 802242c:	699b      	ldr	r3, [r3, #24]
 802242e:	43da      	mvns	r2, r3
 8022430:	68bb      	ldr	r3, [r7, #8]
 8022432:	4013      	ands	r3, r2
 8022434:	b29b      	uxth	r3, r3
 8022436:	2b00      	cmp	r3, #0
 8022438:	bf0c      	ite	eq
 802243a:	2301      	moveq	r3, #1
 802243c:	2300      	movne	r3, #0
 802243e:	b2db      	uxtb	r3, r3
 8022440:	461a      	mov	r2, r3
 8022442:	79fb      	ldrb	r3, [r7, #7]
 8022444:	429a      	cmp	r2, r3
 8022446:	d0b6      	beq.n	80223b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8022448:	2300      	movs	r3, #0
}
 802244a:	4618      	mov	r0, r3
 802244c:	3710      	adds	r7, #16
 802244e:	46bd      	mov	sp, r7
 8022450:	bd80      	pop	{r7, pc}

08022452 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8022452:	b580      	push	{r7, lr}
 8022454:	b084      	sub	sp, #16
 8022456:	af00      	add	r7, sp, #0
 8022458:	60f8      	str	r0, [r7, #12]
 802245a:	60b9      	str	r1, [r7, #8]
 802245c:	607a      	str	r2, [r7, #4]
 802245e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8022460:	e051      	b.n	8022506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8022462:	68fb      	ldr	r3, [r7, #12]
 8022464:	681b      	ldr	r3, [r3, #0]
 8022466:	695b      	ldr	r3, [r3, #20]
 8022468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802246c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8022470:	d123      	bne.n	80224ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8022472:	68fb      	ldr	r3, [r7, #12]
 8022474:	681b      	ldr	r3, [r3, #0]
 8022476:	681a      	ldr	r2, [r3, #0]
 8022478:	68fb      	ldr	r3, [r7, #12]
 802247a:	681b      	ldr	r3, [r3, #0]
 802247c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8022480:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8022482:	68fb      	ldr	r3, [r7, #12]
 8022484:	681b      	ldr	r3, [r3, #0]
 8022486:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 802248a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 802248c:	68fb      	ldr	r3, [r7, #12]
 802248e:	2200      	movs	r2, #0
 8022490:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8022492:	68fb      	ldr	r3, [r7, #12]
 8022494:	2220      	movs	r2, #32
 8022496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 802249a:	68fb      	ldr	r3, [r7, #12]
 802249c:	2200      	movs	r2, #0
 802249e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80224a2:	68fb      	ldr	r3, [r7, #12]
 80224a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80224a6:	f043 0204 	orr.w	r2, r3, #4
 80224aa:	68fb      	ldr	r3, [r7, #12]
 80224ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80224ae:	68fb      	ldr	r3, [r7, #12]
 80224b0:	2200      	movs	r2, #0
 80224b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80224b6:	2301      	movs	r3, #1
 80224b8:	e046      	b.n	8022548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80224ba:	687b      	ldr	r3, [r7, #4]
 80224bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80224c0:	d021      	beq.n	8022506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80224c2:	f7fe ff0d 	bl	80212e0 <HAL_GetTick>
 80224c6:	4602      	mov	r2, r0
 80224c8:	683b      	ldr	r3, [r7, #0]
 80224ca:	1ad3      	subs	r3, r2, r3
 80224cc:	687a      	ldr	r2, [r7, #4]
 80224ce:	429a      	cmp	r2, r3
 80224d0:	d302      	bcc.n	80224d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80224d2:	687b      	ldr	r3, [r7, #4]
 80224d4:	2b00      	cmp	r3, #0
 80224d6:	d116      	bne.n	8022506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80224d8:	68fb      	ldr	r3, [r7, #12]
 80224da:	2200      	movs	r2, #0
 80224dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80224de:	68fb      	ldr	r3, [r7, #12]
 80224e0:	2220      	movs	r2, #32
 80224e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80224e6:	68fb      	ldr	r3, [r7, #12]
 80224e8:	2200      	movs	r2, #0
 80224ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80224ee:	68fb      	ldr	r3, [r7, #12]
 80224f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80224f2:	f043 0220 	orr.w	r2, r3, #32
 80224f6:	68fb      	ldr	r3, [r7, #12]
 80224f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80224fa:	68fb      	ldr	r3, [r7, #12]
 80224fc:	2200      	movs	r2, #0
 80224fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8022502:	2301      	movs	r3, #1
 8022504:	e020      	b.n	8022548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8022506:	68bb      	ldr	r3, [r7, #8]
 8022508:	0c1b      	lsrs	r3, r3, #16
 802250a:	b2db      	uxtb	r3, r3
 802250c:	2b01      	cmp	r3, #1
 802250e:	d10c      	bne.n	802252a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8022510:	68fb      	ldr	r3, [r7, #12]
 8022512:	681b      	ldr	r3, [r3, #0]
 8022514:	695b      	ldr	r3, [r3, #20]
 8022516:	43da      	mvns	r2, r3
 8022518:	68bb      	ldr	r3, [r7, #8]
 802251a:	4013      	ands	r3, r2
 802251c:	b29b      	uxth	r3, r3
 802251e:	2b00      	cmp	r3, #0
 8022520:	bf14      	ite	ne
 8022522:	2301      	movne	r3, #1
 8022524:	2300      	moveq	r3, #0
 8022526:	b2db      	uxtb	r3, r3
 8022528:	e00b      	b.n	8022542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 802252a:	68fb      	ldr	r3, [r7, #12]
 802252c:	681b      	ldr	r3, [r3, #0]
 802252e:	699b      	ldr	r3, [r3, #24]
 8022530:	43da      	mvns	r2, r3
 8022532:	68bb      	ldr	r3, [r7, #8]
 8022534:	4013      	ands	r3, r2
 8022536:	b29b      	uxth	r3, r3
 8022538:	2b00      	cmp	r3, #0
 802253a:	bf14      	ite	ne
 802253c:	2301      	movne	r3, #1
 802253e:	2300      	moveq	r3, #0
 8022540:	b2db      	uxtb	r3, r3
 8022542:	2b00      	cmp	r3, #0
 8022544:	d18d      	bne.n	8022462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8022546:	2300      	movs	r3, #0
}
 8022548:	4618      	mov	r0, r3
 802254a:	3710      	adds	r7, #16
 802254c:	46bd      	mov	sp, r7
 802254e:	bd80      	pop	{r7, pc}

08022550 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8022550:	b580      	push	{r7, lr}
 8022552:	b084      	sub	sp, #16
 8022554:	af00      	add	r7, sp, #0
 8022556:	60f8      	str	r0, [r7, #12]
 8022558:	60b9      	str	r1, [r7, #8]
 802255a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 802255c:	e02d      	b.n	80225ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 802255e:	68f8      	ldr	r0, [r7, #12]
 8022560:	f000 f878 	bl	8022654 <I2C_IsAcknowledgeFailed>
 8022564:	4603      	mov	r3, r0
 8022566:	2b00      	cmp	r3, #0
 8022568:	d001      	beq.n	802256e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 802256a:	2301      	movs	r3, #1
 802256c:	e02d      	b.n	80225ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802256e:	68bb      	ldr	r3, [r7, #8]
 8022570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022574:	d021      	beq.n	80225ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8022576:	f7fe feb3 	bl	80212e0 <HAL_GetTick>
 802257a:	4602      	mov	r2, r0
 802257c:	687b      	ldr	r3, [r7, #4]
 802257e:	1ad3      	subs	r3, r2, r3
 8022580:	68ba      	ldr	r2, [r7, #8]
 8022582:	429a      	cmp	r2, r3
 8022584:	d302      	bcc.n	802258c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8022586:	68bb      	ldr	r3, [r7, #8]
 8022588:	2b00      	cmp	r3, #0
 802258a:	d116      	bne.n	80225ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 802258c:	68fb      	ldr	r3, [r7, #12]
 802258e:	2200      	movs	r2, #0
 8022590:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8022592:	68fb      	ldr	r3, [r7, #12]
 8022594:	2220      	movs	r2, #32
 8022596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 802259a:	68fb      	ldr	r3, [r7, #12]
 802259c:	2200      	movs	r2, #0
 802259e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80225a2:	68fb      	ldr	r3, [r7, #12]
 80225a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80225a6:	f043 0220 	orr.w	r2, r3, #32
 80225aa:	68fb      	ldr	r3, [r7, #12]
 80225ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80225ae:	68fb      	ldr	r3, [r7, #12]
 80225b0:	2200      	movs	r2, #0
 80225b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80225b6:	2301      	movs	r3, #1
 80225b8:	e007      	b.n	80225ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80225ba:	68fb      	ldr	r3, [r7, #12]
 80225bc:	681b      	ldr	r3, [r3, #0]
 80225be:	695b      	ldr	r3, [r3, #20]
 80225c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80225c4:	2b80      	cmp	r3, #128	; 0x80
 80225c6:	d1ca      	bne.n	802255e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80225c8:	2300      	movs	r3, #0
}
 80225ca:	4618      	mov	r0, r3
 80225cc:	3710      	adds	r7, #16
 80225ce:	46bd      	mov	sp, r7
 80225d0:	bd80      	pop	{r7, pc}

080225d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80225d2:	b580      	push	{r7, lr}
 80225d4:	b084      	sub	sp, #16
 80225d6:	af00      	add	r7, sp, #0
 80225d8:	60f8      	str	r0, [r7, #12]
 80225da:	60b9      	str	r1, [r7, #8]
 80225dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80225de:	e02d      	b.n	802263c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80225e0:	68f8      	ldr	r0, [r7, #12]
 80225e2:	f000 f837 	bl	8022654 <I2C_IsAcknowledgeFailed>
 80225e6:	4603      	mov	r3, r0
 80225e8:	2b00      	cmp	r3, #0
 80225ea:	d001      	beq.n	80225f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80225ec:	2301      	movs	r3, #1
 80225ee:	e02d      	b.n	802264c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80225f0:	68bb      	ldr	r3, [r7, #8]
 80225f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80225f6:	d021      	beq.n	802263c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80225f8:	f7fe fe72 	bl	80212e0 <HAL_GetTick>
 80225fc:	4602      	mov	r2, r0
 80225fe:	687b      	ldr	r3, [r7, #4]
 8022600:	1ad3      	subs	r3, r2, r3
 8022602:	68ba      	ldr	r2, [r7, #8]
 8022604:	429a      	cmp	r2, r3
 8022606:	d302      	bcc.n	802260e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8022608:	68bb      	ldr	r3, [r7, #8]
 802260a:	2b00      	cmp	r3, #0
 802260c:	d116      	bne.n	802263c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 802260e:	68fb      	ldr	r3, [r7, #12]
 8022610:	2200      	movs	r2, #0
 8022612:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8022614:	68fb      	ldr	r3, [r7, #12]
 8022616:	2220      	movs	r2, #32
 8022618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 802261c:	68fb      	ldr	r3, [r7, #12]
 802261e:	2200      	movs	r2, #0
 8022620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8022624:	68fb      	ldr	r3, [r7, #12]
 8022626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022628:	f043 0220 	orr.w	r2, r3, #32
 802262c:	68fb      	ldr	r3, [r7, #12]
 802262e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8022630:	68fb      	ldr	r3, [r7, #12]
 8022632:	2200      	movs	r2, #0
 8022634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8022638:	2301      	movs	r3, #1
 802263a:	e007      	b.n	802264c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 802263c:	68fb      	ldr	r3, [r7, #12]
 802263e:	681b      	ldr	r3, [r3, #0]
 8022640:	695b      	ldr	r3, [r3, #20]
 8022642:	f003 0304 	and.w	r3, r3, #4
 8022646:	2b04      	cmp	r3, #4
 8022648:	d1ca      	bne.n	80225e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 802264a:	2300      	movs	r3, #0
}
 802264c:	4618      	mov	r0, r3
 802264e:	3710      	adds	r7, #16
 8022650:	46bd      	mov	sp, r7
 8022652:	bd80      	pop	{r7, pc}

08022654 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8022654:	b480      	push	{r7}
 8022656:	b083      	sub	sp, #12
 8022658:	af00      	add	r7, sp, #0
 802265a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 802265c:	687b      	ldr	r3, [r7, #4]
 802265e:	681b      	ldr	r3, [r3, #0]
 8022660:	695b      	ldr	r3, [r3, #20]
 8022662:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8022666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 802266a:	d11b      	bne.n	80226a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 802266c:	687b      	ldr	r3, [r7, #4]
 802266e:	681b      	ldr	r3, [r3, #0]
 8022670:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8022674:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8022676:	687b      	ldr	r3, [r7, #4]
 8022678:	2200      	movs	r2, #0
 802267a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 802267c:	687b      	ldr	r3, [r7, #4]
 802267e:	2220      	movs	r2, #32
 8022680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8022684:	687b      	ldr	r3, [r7, #4]
 8022686:	2200      	movs	r2, #0
 8022688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 802268c:	687b      	ldr	r3, [r7, #4]
 802268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022690:	f043 0204 	orr.w	r2, r3, #4
 8022694:	687b      	ldr	r3, [r7, #4]
 8022696:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8022698:	687b      	ldr	r3, [r7, #4]
 802269a:	2200      	movs	r2, #0
 802269c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80226a0:	2301      	movs	r3, #1
 80226a2:	e000      	b.n	80226a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80226a4:	2300      	movs	r3, #0
}
 80226a6:	4618      	mov	r0, r3
 80226a8:	370c      	adds	r7, #12
 80226aa:	46bd      	mov	sp, r7
 80226ac:	bc80      	pop	{r7}
 80226ae:	4770      	bx	lr

080226b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80226b0:	b580      	push	{r7, lr}
 80226b2:	b086      	sub	sp, #24
 80226b4:	af00      	add	r7, sp, #0
 80226b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80226b8:	687b      	ldr	r3, [r7, #4]
 80226ba:	2b00      	cmp	r3, #0
 80226bc:	d101      	bne.n	80226c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80226be:	2301      	movs	r3, #1
 80226c0:	e26c      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80226c2:	687b      	ldr	r3, [r7, #4]
 80226c4:	681b      	ldr	r3, [r3, #0]
 80226c6:	f003 0301 	and.w	r3, r3, #1
 80226ca:	2b00      	cmp	r3, #0
 80226cc:	f000 8087 	beq.w	80227de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80226d0:	4b92      	ldr	r3, [pc, #584]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80226d2:	685b      	ldr	r3, [r3, #4]
 80226d4:	f003 030c 	and.w	r3, r3, #12
 80226d8:	2b04      	cmp	r3, #4
 80226da:	d00c      	beq.n	80226f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80226dc:	4b8f      	ldr	r3, [pc, #572]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80226de:	685b      	ldr	r3, [r3, #4]
 80226e0:	f003 030c 	and.w	r3, r3, #12
 80226e4:	2b08      	cmp	r3, #8
 80226e6:	d112      	bne.n	802270e <HAL_RCC_OscConfig+0x5e>
 80226e8:	4b8c      	ldr	r3, [pc, #560]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80226ea:	685b      	ldr	r3, [r3, #4]
 80226ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80226f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80226f4:	d10b      	bne.n	802270e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80226f6:	4b89      	ldr	r3, [pc, #548]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80226f8:	681b      	ldr	r3, [r3, #0]
 80226fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80226fe:	2b00      	cmp	r3, #0
 8022700:	d06c      	beq.n	80227dc <HAL_RCC_OscConfig+0x12c>
 8022702:	687b      	ldr	r3, [r7, #4]
 8022704:	685b      	ldr	r3, [r3, #4]
 8022706:	2b00      	cmp	r3, #0
 8022708:	d168      	bne.n	80227dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 802270a:	2301      	movs	r3, #1
 802270c:	e246      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 802270e:	687b      	ldr	r3, [r7, #4]
 8022710:	685b      	ldr	r3, [r3, #4]
 8022712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8022716:	d106      	bne.n	8022726 <HAL_RCC_OscConfig+0x76>
 8022718:	4b80      	ldr	r3, [pc, #512]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 802271a:	681b      	ldr	r3, [r3, #0]
 802271c:	4a7f      	ldr	r2, [pc, #508]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 802271e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8022722:	6013      	str	r3, [r2, #0]
 8022724:	e02e      	b.n	8022784 <HAL_RCC_OscConfig+0xd4>
 8022726:	687b      	ldr	r3, [r7, #4]
 8022728:	685b      	ldr	r3, [r3, #4]
 802272a:	2b00      	cmp	r3, #0
 802272c:	d10c      	bne.n	8022748 <HAL_RCC_OscConfig+0x98>
 802272e:	4b7b      	ldr	r3, [pc, #492]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022730:	681b      	ldr	r3, [r3, #0]
 8022732:	4a7a      	ldr	r2, [pc, #488]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022734:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8022738:	6013      	str	r3, [r2, #0]
 802273a:	4b78      	ldr	r3, [pc, #480]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 802273c:	681b      	ldr	r3, [r3, #0]
 802273e:	4a77      	ldr	r2, [pc, #476]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022740:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8022744:	6013      	str	r3, [r2, #0]
 8022746:	e01d      	b.n	8022784 <HAL_RCC_OscConfig+0xd4>
 8022748:	687b      	ldr	r3, [r7, #4]
 802274a:	685b      	ldr	r3, [r3, #4]
 802274c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8022750:	d10c      	bne.n	802276c <HAL_RCC_OscConfig+0xbc>
 8022752:	4b72      	ldr	r3, [pc, #456]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022754:	681b      	ldr	r3, [r3, #0]
 8022756:	4a71      	ldr	r2, [pc, #452]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 802275c:	6013      	str	r3, [r2, #0]
 802275e:	4b6f      	ldr	r3, [pc, #444]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022760:	681b      	ldr	r3, [r3, #0]
 8022762:	4a6e      	ldr	r2, [pc, #440]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8022768:	6013      	str	r3, [r2, #0]
 802276a:	e00b      	b.n	8022784 <HAL_RCC_OscConfig+0xd4>
 802276c:	4b6b      	ldr	r3, [pc, #428]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 802276e:	681b      	ldr	r3, [r3, #0]
 8022770:	4a6a      	ldr	r2, [pc, #424]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022772:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8022776:	6013      	str	r3, [r2, #0]
 8022778:	4b68      	ldr	r3, [pc, #416]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 802277a:	681b      	ldr	r3, [r3, #0]
 802277c:	4a67      	ldr	r2, [pc, #412]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 802277e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8022782:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8022784:	687b      	ldr	r3, [r7, #4]
 8022786:	685b      	ldr	r3, [r3, #4]
 8022788:	2b00      	cmp	r3, #0
 802278a:	d013      	beq.n	80227b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802278c:	f7fe fda8 	bl	80212e0 <HAL_GetTick>
 8022790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8022792:	e008      	b.n	80227a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8022794:	f7fe fda4 	bl	80212e0 <HAL_GetTick>
 8022798:	4602      	mov	r2, r0
 802279a:	693b      	ldr	r3, [r7, #16]
 802279c:	1ad3      	subs	r3, r2, r3
 802279e:	2b64      	cmp	r3, #100	; 0x64
 80227a0:	d901      	bls.n	80227a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80227a2:	2303      	movs	r3, #3
 80227a4:	e1fa      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80227a6:	4b5d      	ldr	r3, [pc, #372]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80227a8:	681b      	ldr	r3, [r3, #0]
 80227aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80227ae:	2b00      	cmp	r3, #0
 80227b0:	d0f0      	beq.n	8022794 <HAL_RCC_OscConfig+0xe4>
 80227b2:	e014      	b.n	80227de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80227b4:	f7fe fd94 	bl	80212e0 <HAL_GetTick>
 80227b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80227ba:	e008      	b.n	80227ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80227bc:	f7fe fd90 	bl	80212e0 <HAL_GetTick>
 80227c0:	4602      	mov	r2, r0
 80227c2:	693b      	ldr	r3, [r7, #16]
 80227c4:	1ad3      	subs	r3, r2, r3
 80227c6:	2b64      	cmp	r3, #100	; 0x64
 80227c8:	d901      	bls.n	80227ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80227ca:	2303      	movs	r3, #3
 80227cc:	e1e6      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80227ce:	4b53      	ldr	r3, [pc, #332]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80227d0:	681b      	ldr	r3, [r3, #0]
 80227d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80227d6:	2b00      	cmp	r3, #0
 80227d8:	d1f0      	bne.n	80227bc <HAL_RCC_OscConfig+0x10c>
 80227da:	e000      	b.n	80227de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80227dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80227de:	687b      	ldr	r3, [r7, #4]
 80227e0:	681b      	ldr	r3, [r3, #0]
 80227e2:	f003 0302 	and.w	r3, r3, #2
 80227e6:	2b00      	cmp	r3, #0
 80227e8:	d063      	beq.n	80228b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80227ea:	4b4c      	ldr	r3, [pc, #304]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80227ec:	685b      	ldr	r3, [r3, #4]
 80227ee:	f003 030c 	and.w	r3, r3, #12
 80227f2:	2b00      	cmp	r3, #0
 80227f4:	d00b      	beq.n	802280e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80227f6:	4b49      	ldr	r3, [pc, #292]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80227f8:	685b      	ldr	r3, [r3, #4]
 80227fa:	f003 030c 	and.w	r3, r3, #12
 80227fe:	2b08      	cmp	r3, #8
 8022800:	d11c      	bne.n	802283c <HAL_RCC_OscConfig+0x18c>
 8022802:	4b46      	ldr	r3, [pc, #280]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022804:	685b      	ldr	r3, [r3, #4]
 8022806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802280a:	2b00      	cmp	r3, #0
 802280c:	d116      	bne.n	802283c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 802280e:	4b43      	ldr	r3, [pc, #268]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022810:	681b      	ldr	r3, [r3, #0]
 8022812:	f003 0302 	and.w	r3, r3, #2
 8022816:	2b00      	cmp	r3, #0
 8022818:	d005      	beq.n	8022826 <HAL_RCC_OscConfig+0x176>
 802281a:	687b      	ldr	r3, [r7, #4]
 802281c:	691b      	ldr	r3, [r3, #16]
 802281e:	2b01      	cmp	r3, #1
 8022820:	d001      	beq.n	8022826 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8022822:	2301      	movs	r3, #1
 8022824:	e1ba      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022826:	4b3d      	ldr	r3, [pc, #244]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022828:	681b      	ldr	r3, [r3, #0]
 802282a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 802282e:	687b      	ldr	r3, [r7, #4]
 8022830:	695b      	ldr	r3, [r3, #20]
 8022832:	00db      	lsls	r3, r3, #3
 8022834:	4939      	ldr	r1, [pc, #228]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022836:	4313      	orrs	r3, r2
 8022838:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 802283a:	e03a      	b.n	80228b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 802283c:	687b      	ldr	r3, [r7, #4]
 802283e:	691b      	ldr	r3, [r3, #16]
 8022840:	2b00      	cmp	r3, #0
 8022842:	d020      	beq.n	8022886 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8022844:	4b36      	ldr	r3, [pc, #216]	; (8022920 <HAL_RCC_OscConfig+0x270>)
 8022846:	2201      	movs	r2, #1
 8022848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802284a:	f7fe fd49 	bl	80212e0 <HAL_GetTick>
 802284e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022850:	e008      	b.n	8022864 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8022852:	f7fe fd45 	bl	80212e0 <HAL_GetTick>
 8022856:	4602      	mov	r2, r0
 8022858:	693b      	ldr	r3, [r7, #16]
 802285a:	1ad3      	subs	r3, r2, r3
 802285c:	2b02      	cmp	r3, #2
 802285e:	d901      	bls.n	8022864 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8022860:	2303      	movs	r3, #3
 8022862:	e19b      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022864:	4b2d      	ldr	r3, [pc, #180]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022866:	681b      	ldr	r3, [r3, #0]
 8022868:	f003 0302 	and.w	r3, r3, #2
 802286c:	2b00      	cmp	r3, #0
 802286e:	d0f0      	beq.n	8022852 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022870:	4b2a      	ldr	r3, [pc, #168]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022872:	681b      	ldr	r3, [r3, #0]
 8022874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8022878:	687b      	ldr	r3, [r7, #4]
 802287a:	695b      	ldr	r3, [r3, #20]
 802287c:	00db      	lsls	r3, r3, #3
 802287e:	4927      	ldr	r1, [pc, #156]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 8022880:	4313      	orrs	r3, r2
 8022882:	600b      	str	r3, [r1, #0]
 8022884:	e015      	b.n	80228b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8022886:	4b26      	ldr	r3, [pc, #152]	; (8022920 <HAL_RCC_OscConfig+0x270>)
 8022888:	2200      	movs	r2, #0
 802288a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802288c:	f7fe fd28 	bl	80212e0 <HAL_GetTick>
 8022890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8022892:	e008      	b.n	80228a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8022894:	f7fe fd24 	bl	80212e0 <HAL_GetTick>
 8022898:	4602      	mov	r2, r0
 802289a:	693b      	ldr	r3, [r7, #16]
 802289c:	1ad3      	subs	r3, r2, r3
 802289e:	2b02      	cmp	r3, #2
 80228a0:	d901      	bls.n	80228a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80228a2:	2303      	movs	r3, #3
 80228a4:	e17a      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80228a6:	4b1d      	ldr	r3, [pc, #116]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80228a8:	681b      	ldr	r3, [r3, #0]
 80228aa:	f003 0302 	and.w	r3, r3, #2
 80228ae:	2b00      	cmp	r3, #0
 80228b0:	d1f0      	bne.n	8022894 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80228b2:	687b      	ldr	r3, [r7, #4]
 80228b4:	681b      	ldr	r3, [r3, #0]
 80228b6:	f003 0308 	and.w	r3, r3, #8
 80228ba:	2b00      	cmp	r3, #0
 80228bc:	d03a      	beq.n	8022934 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80228be:	687b      	ldr	r3, [r7, #4]
 80228c0:	699b      	ldr	r3, [r3, #24]
 80228c2:	2b00      	cmp	r3, #0
 80228c4:	d019      	beq.n	80228fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80228c6:	4b17      	ldr	r3, [pc, #92]	; (8022924 <HAL_RCC_OscConfig+0x274>)
 80228c8:	2201      	movs	r2, #1
 80228ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80228cc:	f7fe fd08 	bl	80212e0 <HAL_GetTick>
 80228d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80228d2:	e008      	b.n	80228e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80228d4:	f7fe fd04 	bl	80212e0 <HAL_GetTick>
 80228d8:	4602      	mov	r2, r0
 80228da:	693b      	ldr	r3, [r7, #16]
 80228dc:	1ad3      	subs	r3, r2, r3
 80228de:	2b02      	cmp	r3, #2
 80228e0:	d901      	bls.n	80228e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80228e2:	2303      	movs	r3, #3
 80228e4:	e15a      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80228e6:	4b0d      	ldr	r3, [pc, #52]	; (802291c <HAL_RCC_OscConfig+0x26c>)
 80228e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80228ea:	f003 0302 	and.w	r3, r3, #2
 80228ee:	2b00      	cmp	r3, #0
 80228f0:	d0f0      	beq.n	80228d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80228f2:	2001      	movs	r0, #1
 80228f4:	f000 fad8 	bl	8022ea8 <RCC_Delay>
 80228f8:	e01c      	b.n	8022934 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80228fa:	4b0a      	ldr	r3, [pc, #40]	; (8022924 <HAL_RCC_OscConfig+0x274>)
 80228fc:	2200      	movs	r2, #0
 80228fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8022900:	f7fe fcee 	bl	80212e0 <HAL_GetTick>
 8022904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8022906:	e00f      	b.n	8022928 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8022908:	f7fe fcea 	bl	80212e0 <HAL_GetTick>
 802290c:	4602      	mov	r2, r0
 802290e:	693b      	ldr	r3, [r7, #16]
 8022910:	1ad3      	subs	r3, r2, r3
 8022912:	2b02      	cmp	r3, #2
 8022914:	d908      	bls.n	8022928 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8022916:	2303      	movs	r3, #3
 8022918:	e140      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
 802291a:	bf00      	nop
 802291c:	40021000 	.word	0x40021000
 8022920:	42420000 	.word	0x42420000
 8022924:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8022928:	4b9e      	ldr	r3, [pc, #632]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 802292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802292c:	f003 0302 	and.w	r3, r3, #2
 8022930:	2b00      	cmp	r3, #0
 8022932:	d1e9      	bne.n	8022908 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8022934:	687b      	ldr	r3, [r7, #4]
 8022936:	681b      	ldr	r3, [r3, #0]
 8022938:	f003 0304 	and.w	r3, r3, #4
 802293c:	2b00      	cmp	r3, #0
 802293e:	f000 80a6 	beq.w	8022a8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8022942:	2300      	movs	r3, #0
 8022944:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8022946:	4b97      	ldr	r3, [pc, #604]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022948:	69db      	ldr	r3, [r3, #28]
 802294a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802294e:	2b00      	cmp	r3, #0
 8022950:	d10d      	bne.n	802296e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8022952:	4b94      	ldr	r3, [pc, #592]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022954:	69db      	ldr	r3, [r3, #28]
 8022956:	4a93      	ldr	r2, [pc, #588]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802295c:	61d3      	str	r3, [r2, #28]
 802295e:	4b91      	ldr	r3, [pc, #580]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022960:	69db      	ldr	r3, [r3, #28]
 8022962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8022966:	60bb      	str	r3, [r7, #8]
 8022968:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 802296a:	2301      	movs	r3, #1
 802296c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802296e:	4b8e      	ldr	r3, [pc, #568]	; (8022ba8 <HAL_RCC_OscConfig+0x4f8>)
 8022970:	681b      	ldr	r3, [r3, #0]
 8022972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022976:	2b00      	cmp	r3, #0
 8022978:	d118      	bne.n	80229ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 802297a:	4b8b      	ldr	r3, [pc, #556]	; (8022ba8 <HAL_RCC_OscConfig+0x4f8>)
 802297c:	681b      	ldr	r3, [r3, #0]
 802297e:	4a8a      	ldr	r2, [pc, #552]	; (8022ba8 <HAL_RCC_OscConfig+0x4f8>)
 8022980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8022984:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8022986:	f7fe fcab 	bl	80212e0 <HAL_GetTick>
 802298a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802298c:	e008      	b.n	80229a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802298e:	f7fe fca7 	bl	80212e0 <HAL_GetTick>
 8022992:	4602      	mov	r2, r0
 8022994:	693b      	ldr	r3, [r7, #16]
 8022996:	1ad3      	subs	r3, r2, r3
 8022998:	2b64      	cmp	r3, #100	; 0x64
 802299a:	d901      	bls.n	80229a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 802299c:	2303      	movs	r3, #3
 802299e:	e0fd      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80229a0:	4b81      	ldr	r3, [pc, #516]	; (8022ba8 <HAL_RCC_OscConfig+0x4f8>)
 80229a2:	681b      	ldr	r3, [r3, #0]
 80229a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80229a8:	2b00      	cmp	r3, #0
 80229aa:	d0f0      	beq.n	802298e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80229ac:	687b      	ldr	r3, [r7, #4]
 80229ae:	68db      	ldr	r3, [r3, #12]
 80229b0:	2b01      	cmp	r3, #1
 80229b2:	d106      	bne.n	80229c2 <HAL_RCC_OscConfig+0x312>
 80229b4:	4b7b      	ldr	r3, [pc, #492]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229b6:	6a1b      	ldr	r3, [r3, #32]
 80229b8:	4a7a      	ldr	r2, [pc, #488]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229ba:	f043 0301 	orr.w	r3, r3, #1
 80229be:	6213      	str	r3, [r2, #32]
 80229c0:	e02d      	b.n	8022a1e <HAL_RCC_OscConfig+0x36e>
 80229c2:	687b      	ldr	r3, [r7, #4]
 80229c4:	68db      	ldr	r3, [r3, #12]
 80229c6:	2b00      	cmp	r3, #0
 80229c8:	d10c      	bne.n	80229e4 <HAL_RCC_OscConfig+0x334>
 80229ca:	4b76      	ldr	r3, [pc, #472]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229cc:	6a1b      	ldr	r3, [r3, #32]
 80229ce:	4a75      	ldr	r2, [pc, #468]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229d0:	f023 0301 	bic.w	r3, r3, #1
 80229d4:	6213      	str	r3, [r2, #32]
 80229d6:	4b73      	ldr	r3, [pc, #460]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229d8:	6a1b      	ldr	r3, [r3, #32]
 80229da:	4a72      	ldr	r2, [pc, #456]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229dc:	f023 0304 	bic.w	r3, r3, #4
 80229e0:	6213      	str	r3, [r2, #32]
 80229e2:	e01c      	b.n	8022a1e <HAL_RCC_OscConfig+0x36e>
 80229e4:	687b      	ldr	r3, [r7, #4]
 80229e6:	68db      	ldr	r3, [r3, #12]
 80229e8:	2b05      	cmp	r3, #5
 80229ea:	d10c      	bne.n	8022a06 <HAL_RCC_OscConfig+0x356>
 80229ec:	4b6d      	ldr	r3, [pc, #436]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229ee:	6a1b      	ldr	r3, [r3, #32]
 80229f0:	4a6c      	ldr	r2, [pc, #432]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229f2:	f043 0304 	orr.w	r3, r3, #4
 80229f6:	6213      	str	r3, [r2, #32]
 80229f8:	4b6a      	ldr	r3, [pc, #424]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229fa:	6a1b      	ldr	r3, [r3, #32]
 80229fc:	4a69      	ldr	r2, [pc, #420]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 80229fe:	f043 0301 	orr.w	r3, r3, #1
 8022a02:	6213      	str	r3, [r2, #32]
 8022a04:	e00b      	b.n	8022a1e <HAL_RCC_OscConfig+0x36e>
 8022a06:	4b67      	ldr	r3, [pc, #412]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a08:	6a1b      	ldr	r3, [r3, #32]
 8022a0a:	4a66      	ldr	r2, [pc, #408]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a0c:	f023 0301 	bic.w	r3, r3, #1
 8022a10:	6213      	str	r3, [r2, #32]
 8022a12:	4b64      	ldr	r3, [pc, #400]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a14:	6a1b      	ldr	r3, [r3, #32]
 8022a16:	4a63      	ldr	r2, [pc, #396]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a18:	f023 0304 	bic.w	r3, r3, #4
 8022a1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8022a1e:	687b      	ldr	r3, [r7, #4]
 8022a20:	68db      	ldr	r3, [r3, #12]
 8022a22:	2b00      	cmp	r3, #0
 8022a24:	d015      	beq.n	8022a52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8022a26:	f7fe fc5b 	bl	80212e0 <HAL_GetTick>
 8022a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8022a2c:	e00a      	b.n	8022a44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022a2e:	f7fe fc57 	bl	80212e0 <HAL_GetTick>
 8022a32:	4602      	mov	r2, r0
 8022a34:	693b      	ldr	r3, [r7, #16]
 8022a36:	1ad3      	subs	r3, r2, r3
 8022a38:	f241 3288 	movw	r2, #5000	; 0x1388
 8022a3c:	4293      	cmp	r3, r2
 8022a3e:	d901      	bls.n	8022a44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8022a40:	2303      	movs	r3, #3
 8022a42:	e0ab      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8022a44:	4b57      	ldr	r3, [pc, #348]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a46:	6a1b      	ldr	r3, [r3, #32]
 8022a48:	f003 0302 	and.w	r3, r3, #2
 8022a4c:	2b00      	cmp	r3, #0
 8022a4e:	d0ee      	beq.n	8022a2e <HAL_RCC_OscConfig+0x37e>
 8022a50:	e014      	b.n	8022a7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8022a52:	f7fe fc45 	bl	80212e0 <HAL_GetTick>
 8022a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8022a58:	e00a      	b.n	8022a70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022a5a:	f7fe fc41 	bl	80212e0 <HAL_GetTick>
 8022a5e:	4602      	mov	r2, r0
 8022a60:	693b      	ldr	r3, [r7, #16]
 8022a62:	1ad3      	subs	r3, r2, r3
 8022a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8022a68:	4293      	cmp	r3, r2
 8022a6a:	d901      	bls.n	8022a70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8022a6c:	2303      	movs	r3, #3
 8022a6e:	e095      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8022a70:	4b4c      	ldr	r3, [pc, #304]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a72:	6a1b      	ldr	r3, [r3, #32]
 8022a74:	f003 0302 	and.w	r3, r3, #2
 8022a78:	2b00      	cmp	r3, #0
 8022a7a:	d1ee      	bne.n	8022a5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8022a7c:	7dfb      	ldrb	r3, [r7, #23]
 8022a7e:	2b01      	cmp	r3, #1
 8022a80:	d105      	bne.n	8022a8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8022a82:	4b48      	ldr	r3, [pc, #288]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a84:	69db      	ldr	r3, [r3, #28]
 8022a86:	4a47      	ldr	r2, [pc, #284]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8022a8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8022a8e:	687b      	ldr	r3, [r7, #4]
 8022a90:	69db      	ldr	r3, [r3, #28]
 8022a92:	2b00      	cmp	r3, #0
 8022a94:	f000 8081 	beq.w	8022b9a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8022a98:	4b42      	ldr	r3, [pc, #264]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022a9a:	685b      	ldr	r3, [r3, #4]
 8022a9c:	f003 030c 	and.w	r3, r3, #12
 8022aa0:	2b08      	cmp	r3, #8
 8022aa2:	d061      	beq.n	8022b68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8022aa4:	687b      	ldr	r3, [r7, #4]
 8022aa6:	69db      	ldr	r3, [r3, #28]
 8022aa8:	2b02      	cmp	r3, #2
 8022aaa:	d146      	bne.n	8022b3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8022aac:	4b3f      	ldr	r3, [pc, #252]	; (8022bac <HAL_RCC_OscConfig+0x4fc>)
 8022aae:	2200      	movs	r2, #0
 8022ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8022ab2:	f7fe fc15 	bl	80212e0 <HAL_GetTick>
 8022ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8022ab8:	e008      	b.n	8022acc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022aba:	f7fe fc11 	bl	80212e0 <HAL_GetTick>
 8022abe:	4602      	mov	r2, r0
 8022ac0:	693b      	ldr	r3, [r7, #16]
 8022ac2:	1ad3      	subs	r3, r2, r3
 8022ac4:	2b02      	cmp	r3, #2
 8022ac6:	d901      	bls.n	8022acc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8022ac8:	2303      	movs	r3, #3
 8022aca:	e067      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8022acc:	4b35      	ldr	r3, [pc, #212]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022ace:	681b      	ldr	r3, [r3, #0]
 8022ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8022ad4:	2b00      	cmp	r3, #0
 8022ad6:	d1f0      	bne.n	8022aba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8022ad8:	687b      	ldr	r3, [r7, #4]
 8022ada:	6a1b      	ldr	r3, [r3, #32]
 8022adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8022ae0:	d108      	bne.n	8022af4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8022ae2:	4b30      	ldr	r3, [pc, #192]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022ae4:	685b      	ldr	r3, [r3, #4]
 8022ae6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8022aea:	687b      	ldr	r3, [r7, #4]
 8022aec:	689b      	ldr	r3, [r3, #8]
 8022aee:	492d      	ldr	r1, [pc, #180]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022af0:	4313      	orrs	r3, r2
 8022af2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8022af4:	4b2b      	ldr	r3, [pc, #172]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022af6:	685b      	ldr	r3, [r3, #4]
 8022af8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8022afc:	687b      	ldr	r3, [r7, #4]
 8022afe:	6a19      	ldr	r1, [r3, #32]
 8022b00:	687b      	ldr	r3, [r7, #4]
 8022b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022b04:	430b      	orrs	r3, r1
 8022b06:	4927      	ldr	r1, [pc, #156]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022b08:	4313      	orrs	r3, r2
 8022b0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8022b0c:	4b27      	ldr	r3, [pc, #156]	; (8022bac <HAL_RCC_OscConfig+0x4fc>)
 8022b0e:	2201      	movs	r2, #1
 8022b10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8022b12:	f7fe fbe5 	bl	80212e0 <HAL_GetTick>
 8022b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8022b18:	e008      	b.n	8022b2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022b1a:	f7fe fbe1 	bl	80212e0 <HAL_GetTick>
 8022b1e:	4602      	mov	r2, r0
 8022b20:	693b      	ldr	r3, [r7, #16]
 8022b22:	1ad3      	subs	r3, r2, r3
 8022b24:	2b02      	cmp	r3, #2
 8022b26:	d901      	bls.n	8022b2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8022b28:	2303      	movs	r3, #3
 8022b2a:	e037      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8022b2c:	4b1d      	ldr	r3, [pc, #116]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022b2e:	681b      	ldr	r3, [r3, #0]
 8022b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8022b34:	2b00      	cmp	r3, #0
 8022b36:	d0f0      	beq.n	8022b1a <HAL_RCC_OscConfig+0x46a>
 8022b38:	e02f      	b.n	8022b9a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8022b3a:	4b1c      	ldr	r3, [pc, #112]	; (8022bac <HAL_RCC_OscConfig+0x4fc>)
 8022b3c:	2200      	movs	r2, #0
 8022b3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8022b40:	f7fe fbce 	bl	80212e0 <HAL_GetTick>
 8022b44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8022b46:	e008      	b.n	8022b5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022b48:	f7fe fbca 	bl	80212e0 <HAL_GetTick>
 8022b4c:	4602      	mov	r2, r0
 8022b4e:	693b      	ldr	r3, [r7, #16]
 8022b50:	1ad3      	subs	r3, r2, r3
 8022b52:	2b02      	cmp	r3, #2
 8022b54:	d901      	bls.n	8022b5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8022b56:	2303      	movs	r3, #3
 8022b58:	e020      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8022b5a:	4b12      	ldr	r3, [pc, #72]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022b5c:	681b      	ldr	r3, [r3, #0]
 8022b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8022b62:	2b00      	cmp	r3, #0
 8022b64:	d1f0      	bne.n	8022b48 <HAL_RCC_OscConfig+0x498>
 8022b66:	e018      	b.n	8022b9a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8022b68:	687b      	ldr	r3, [r7, #4]
 8022b6a:	69db      	ldr	r3, [r3, #28]
 8022b6c:	2b01      	cmp	r3, #1
 8022b6e:	d101      	bne.n	8022b74 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8022b70:	2301      	movs	r3, #1
 8022b72:	e013      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8022b74:	4b0b      	ldr	r3, [pc, #44]	; (8022ba4 <HAL_RCC_OscConfig+0x4f4>)
 8022b76:	685b      	ldr	r3, [r3, #4]
 8022b78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8022b7a:	68fb      	ldr	r3, [r7, #12]
 8022b7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8022b80:	687b      	ldr	r3, [r7, #4]
 8022b82:	6a1b      	ldr	r3, [r3, #32]
 8022b84:	429a      	cmp	r2, r3
 8022b86:	d106      	bne.n	8022b96 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8022b88:	68fb      	ldr	r3, [r7, #12]
 8022b8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8022b8e:	687b      	ldr	r3, [r7, #4]
 8022b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8022b92:	429a      	cmp	r2, r3
 8022b94:	d001      	beq.n	8022b9a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8022b96:	2301      	movs	r3, #1
 8022b98:	e000      	b.n	8022b9c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8022b9a:	2300      	movs	r3, #0
}
 8022b9c:	4618      	mov	r0, r3
 8022b9e:	3718      	adds	r7, #24
 8022ba0:	46bd      	mov	sp, r7
 8022ba2:	bd80      	pop	{r7, pc}
 8022ba4:	40021000 	.word	0x40021000
 8022ba8:	40007000 	.word	0x40007000
 8022bac:	42420060 	.word	0x42420060

08022bb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8022bb0:	b580      	push	{r7, lr}
 8022bb2:	b084      	sub	sp, #16
 8022bb4:	af00      	add	r7, sp, #0
 8022bb6:	6078      	str	r0, [r7, #4]
 8022bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8022bba:	687b      	ldr	r3, [r7, #4]
 8022bbc:	2b00      	cmp	r3, #0
 8022bbe:	d101      	bne.n	8022bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8022bc0:	2301      	movs	r3, #1
 8022bc2:	e0d0      	b.n	8022d66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8022bc4:	4b6a      	ldr	r3, [pc, #424]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022bc6:	681b      	ldr	r3, [r3, #0]
 8022bc8:	f003 0307 	and.w	r3, r3, #7
 8022bcc:	683a      	ldr	r2, [r7, #0]
 8022bce:	429a      	cmp	r2, r3
 8022bd0:	d910      	bls.n	8022bf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022bd2:	4b67      	ldr	r3, [pc, #412]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022bd4:	681b      	ldr	r3, [r3, #0]
 8022bd6:	f023 0207 	bic.w	r2, r3, #7
 8022bda:	4965      	ldr	r1, [pc, #404]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022bdc:	683b      	ldr	r3, [r7, #0]
 8022bde:	4313      	orrs	r3, r2
 8022be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8022be2:	4b63      	ldr	r3, [pc, #396]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022be4:	681b      	ldr	r3, [r3, #0]
 8022be6:	f003 0307 	and.w	r3, r3, #7
 8022bea:	683a      	ldr	r2, [r7, #0]
 8022bec:	429a      	cmp	r2, r3
 8022bee:	d001      	beq.n	8022bf4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8022bf0:	2301      	movs	r3, #1
 8022bf2:	e0b8      	b.n	8022d66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8022bf4:	687b      	ldr	r3, [r7, #4]
 8022bf6:	681b      	ldr	r3, [r3, #0]
 8022bf8:	f003 0302 	and.w	r3, r3, #2
 8022bfc:	2b00      	cmp	r3, #0
 8022bfe:	d020      	beq.n	8022c42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8022c00:	687b      	ldr	r3, [r7, #4]
 8022c02:	681b      	ldr	r3, [r3, #0]
 8022c04:	f003 0304 	and.w	r3, r3, #4
 8022c08:	2b00      	cmp	r3, #0
 8022c0a:	d005      	beq.n	8022c18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8022c0c:	4b59      	ldr	r3, [pc, #356]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c0e:	685b      	ldr	r3, [r3, #4]
 8022c10:	4a58      	ldr	r2, [pc, #352]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8022c16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8022c18:	687b      	ldr	r3, [r7, #4]
 8022c1a:	681b      	ldr	r3, [r3, #0]
 8022c1c:	f003 0308 	and.w	r3, r3, #8
 8022c20:	2b00      	cmp	r3, #0
 8022c22:	d005      	beq.n	8022c30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8022c24:	4b53      	ldr	r3, [pc, #332]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c26:	685b      	ldr	r3, [r3, #4]
 8022c28:	4a52      	ldr	r2, [pc, #328]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8022c2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8022c30:	4b50      	ldr	r3, [pc, #320]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c32:	685b      	ldr	r3, [r3, #4]
 8022c34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8022c38:	687b      	ldr	r3, [r7, #4]
 8022c3a:	689b      	ldr	r3, [r3, #8]
 8022c3c:	494d      	ldr	r1, [pc, #308]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c3e:	4313      	orrs	r3, r2
 8022c40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8022c42:	687b      	ldr	r3, [r7, #4]
 8022c44:	681b      	ldr	r3, [r3, #0]
 8022c46:	f003 0301 	and.w	r3, r3, #1
 8022c4a:	2b00      	cmp	r3, #0
 8022c4c:	d040      	beq.n	8022cd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8022c4e:	687b      	ldr	r3, [r7, #4]
 8022c50:	685b      	ldr	r3, [r3, #4]
 8022c52:	2b01      	cmp	r3, #1
 8022c54:	d107      	bne.n	8022c66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8022c56:	4b47      	ldr	r3, [pc, #284]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c58:	681b      	ldr	r3, [r3, #0]
 8022c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8022c5e:	2b00      	cmp	r3, #0
 8022c60:	d115      	bne.n	8022c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022c62:	2301      	movs	r3, #1
 8022c64:	e07f      	b.n	8022d66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8022c66:	687b      	ldr	r3, [r7, #4]
 8022c68:	685b      	ldr	r3, [r3, #4]
 8022c6a:	2b02      	cmp	r3, #2
 8022c6c:	d107      	bne.n	8022c7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8022c6e:	4b41      	ldr	r3, [pc, #260]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c70:	681b      	ldr	r3, [r3, #0]
 8022c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8022c76:	2b00      	cmp	r3, #0
 8022c78:	d109      	bne.n	8022c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022c7a:	2301      	movs	r3, #1
 8022c7c:	e073      	b.n	8022d66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022c7e:	4b3d      	ldr	r3, [pc, #244]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c80:	681b      	ldr	r3, [r3, #0]
 8022c82:	f003 0302 	and.w	r3, r3, #2
 8022c86:	2b00      	cmp	r3, #0
 8022c88:	d101      	bne.n	8022c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022c8a:	2301      	movs	r3, #1
 8022c8c:	e06b      	b.n	8022d66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8022c8e:	4b39      	ldr	r3, [pc, #228]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c90:	685b      	ldr	r3, [r3, #4]
 8022c92:	f023 0203 	bic.w	r2, r3, #3
 8022c96:	687b      	ldr	r3, [r7, #4]
 8022c98:	685b      	ldr	r3, [r3, #4]
 8022c9a:	4936      	ldr	r1, [pc, #216]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022c9c:	4313      	orrs	r3, r2
 8022c9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8022ca0:	f7fe fb1e 	bl	80212e0 <HAL_GetTick>
 8022ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8022ca6:	e00a      	b.n	8022cbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8022ca8:	f7fe fb1a 	bl	80212e0 <HAL_GetTick>
 8022cac:	4602      	mov	r2, r0
 8022cae:	68fb      	ldr	r3, [r7, #12]
 8022cb0:	1ad3      	subs	r3, r2, r3
 8022cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8022cb6:	4293      	cmp	r3, r2
 8022cb8:	d901      	bls.n	8022cbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8022cba:	2303      	movs	r3, #3
 8022cbc:	e053      	b.n	8022d66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8022cbe:	4b2d      	ldr	r3, [pc, #180]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022cc0:	685b      	ldr	r3, [r3, #4]
 8022cc2:	f003 020c 	and.w	r2, r3, #12
 8022cc6:	687b      	ldr	r3, [r7, #4]
 8022cc8:	685b      	ldr	r3, [r3, #4]
 8022cca:	009b      	lsls	r3, r3, #2
 8022ccc:	429a      	cmp	r2, r3
 8022cce:	d1eb      	bne.n	8022ca8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8022cd0:	4b27      	ldr	r3, [pc, #156]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022cd2:	681b      	ldr	r3, [r3, #0]
 8022cd4:	f003 0307 	and.w	r3, r3, #7
 8022cd8:	683a      	ldr	r2, [r7, #0]
 8022cda:	429a      	cmp	r2, r3
 8022cdc:	d210      	bcs.n	8022d00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022cde:	4b24      	ldr	r3, [pc, #144]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022ce0:	681b      	ldr	r3, [r3, #0]
 8022ce2:	f023 0207 	bic.w	r2, r3, #7
 8022ce6:	4922      	ldr	r1, [pc, #136]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022ce8:	683b      	ldr	r3, [r7, #0]
 8022cea:	4313      	orrs	r3, r2
 8022cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8022cee:	4b20      	ldr	r3, [pc, #128]	; (8022d70 <HAL_RCC_ClockConfig+0x1c0>)
 8022cf0:	681b      	ldr	r3, [r3, #0]
 8022cf2:	f003 0307 	and.w	r3, r3, #7
 8022cf6:	683a      	ldr	r2, [r7, #0]
 8022cf8:	429a      	cmp	r2, r3
 8022cfa:	d001      	beq.n	8022d00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8022cfc:	2301      	movs	r3, #1
 8022cfe:	e032      	b.n	8022d66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8022d00:	687b      	ldr	r3, [r7, #4]
 8022d02:	681b      	ldr	r3, [r3, #0]
 8022d04:	f003 0304 	and.w	r3, r3, #4
 8022d08:	2b00      	cmp	r3, #0
 8022d0a:	d008      	beq.n	8022d1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8022d0c:	4b19      	ldr	r3, [pc, #100]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022d0e:	685b      	ldr	r3, [r3, #4]
 8022d10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8022d14:	687b      	ldr	r3, [r7, #4]
 8022d16:	68db      	ldr	r3, [r3, #12]
 8022d18:	4916      	ldr	r1, [pc, #88]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022d1a:	4313      	orrs	r3, r2
 8022d1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8022d1e:	687b      	ldr	r3, [r7, #4]
 8022d20:	681b      	ldr	r3, [r3, #0]
 8022d22:	f003 0308 	and.w	r3, r3, #8
 8022d26:	2b00      	cmp	r3, #0
 8022d28:	d009      	beq.n	8022d3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8022d2a:	4b12      	ldr	r3, [pc, #72]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022d2c:	685b      	ldr	r3, [r3, #4]
 8022d2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8022d32:	687b      	ldr	r3, [r7, #4]
 8022d34:	691b      	ldr	r3, [r3, #16]
 8022d36:	00db      	lsls	r3, r3, #3
 8022d38:	490e      	ldr	r1, [pc, #56]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022d3a:	4313      	orrs	r3, r2
 8022d3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8022d3e:	f000 f821 	bl	8022d84 <HAL_RCC_GetSysClockFreq>
 8022d42:	4602      	mov	r2, r0
 8022d44:	4b0b      	ldr	r3, [pc, #44]	; (8022d74 <HAL_RCC_ClockConfig+0x1c4>)
 8022d46:	685b      	ldr	r3, [r3, #4]
 8022d48:	091b      	lsrs	r3, r3, #4
 8022d4a:	f003 030f 	and.w	r3, r3, #15
 8022d4e:	490a      	ldr	r1, [pc, #40]	; (8022d78 <HAL_RCC_ClockConfig+0x1c8>)
 8022d50:	5ccb      	ldrb	r3, [r1, r3]
 8022d52:	fa22 f303 	lsr.w	r3, r2, r3
 8022d56:	4a09      	ldr	r2, [pc, #36]	; (8022d7c <HAL_RCC_ClockConfig+0x1cc>)
 8022d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8022d5a:	4b09      	ldr	r3, [pc, #36]	; (8022d80 <HAL_RCC_ClockConfig+0x1d0>)
 8022d5c:	681b      	ldr	r3, [r3, #0]
 8022d5e:	4618      	mov	r0, r3
 8022d60:	f7fe fa7c 	bl	802125c <HAL_InitTick>

  return HAL_OK;
 8022d64:	2300      	movs	r3, #0
}
 8022d66:	4618      	mov	r0, r3
 8022d68:	3710      	adds	r7, #16
 8022d6a:	46bd      	mov	sp, r7
 8022d6c:	bd80      	pop	{r7, pc}
 8022d6e:	bf00      	nop
 8022d70:	40022000 	.word	0x40022000
 8022d74:	40021000 	.word	0x40021000
 8022d78:	08025358 	.word	0x08025358
 8022d7c:	200000f4 	.word	0x200000f4
 8022d80:	200000f8 	.word	0x200000f8

08022d84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8022d84:	b490      	push	{r4, r7}
 8022d86:	b08a      	sub	sp, #40	; 0x28
 8022d88:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8022d8a:	4b2a      	ldr	r3, [pc, #168]	; (8022e34 <HAL_RCC_GetSysClockFreq+0xb0>)
 8022d8c:	1d3c      	adds	r4, r7, #4
 8022d8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8022d90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8022d94:	f240 2301 	movw	r3, #513	; 0x201
 8022d98:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8022d9a:	2300      	movs	r3, #0
 8022d9c:	61fb      	str	r3, [r7, #28]
 8022d9e:	2300      	movs	r3, #0
 8022da0:	61bb      	str	r3, [r7, #24]
 8022da2:	2300      	movs	r3, #0
 8022da4:	627b      	str	r3, [r7, #36]	; 0x24
 8022da6:	2300      	movs	r3, #0
 8022da8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8022daa:	2300      	movs	r3, #0
 8022dac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8022dae:	4b22      	ldr	r3, [pc, #136]	; (8022e38 <HAL_RCC_GetSysClockFreq+0xb4>)
 8022db0:	685b      	ldr	r3, [r3, #4]
 8022db2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8022db4:	69fb      	ldr	r3, [r7, #28]
 8022db6:	f003 030c 	and.w	r3, r3, #12
 8022dba:	2b04      	cmp	r3, #4
 8022dbc:	d002      	beq.n	8022dc4 <HAL_RCC_GetSysClockFreq+0x40>
 8022dbe:	2b08      	cmp	r3, #8
 8022dc0:	d003      	beq.n	8022dca <HAL_RCC_GetSysClockFreq+0x46>
 8022dc2:	e02d      	b.n	8022e20 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8022dc4:	4b1d      	ldr	r3, [pc, #116]	; (8022e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8022dc6:	623b      	str	r3, [r7, #32]
      break;
 8022dc8:	e02d      	b.n	8022e26 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8022dca:	69fb      	ldr	r3, [r7, #28]
 8022dcc:	0c9b      	lsrs	r3, r3, #18
 8022dce:	f003 030f 	and.w	r3, r3, #15
 8022dd2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8022dd6:	4413      	add	r3, r2
 8022dd8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8022ddc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8022dde:	69fb      	ldr	r3, [r7, #28]
 8022de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8022de4:	2b00      	cmp	r3, #0
 8022de6:	d013      	beq.n	8022e10 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8022de8:	4b13      	ldr	r3, [pc, #76]	; (8022e38 <HAL_RCC_GetSysClockFreq+0xb4>)
 8022dea:	685b      	ldr	r3, [r3, #4]
 8022dec:	0c5b      	lsrs	r3, r3, #17
 8022dee:	f003 0301 	and.w	r3, r3, #1
 8022df2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8022df6:	4413      	add	r3, r2
 8022df8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8022dfc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8022dfe:	697b      	ldr	r3, [r7, #20]
 8022e00:	4a0e      	ldr	r2, [pc, #56]	; (8022e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8022e02:	fb02 f203 	mul.w	r2, r2, r3
 8022e06:	69bb      	ldr	r3, [r7, #24]
 8022e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8022e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8022e0e:	e004      	b.n	8022e1a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8022e10:	697b      	ldr	r3, [r7, #20]
 8022e12:	4a0b      	ldr	r2, [pc, #44]	; (8022e40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8022e14:	fb02 f303 	mul.w	r3, r2, r3
 8022e18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8022e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022e1c:	623b      	str	r3, [r7, #32]
      break;
 8022e1e:	e002      	b.n	8022e26 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8022e20:	4b06      	ldr	r3, [pc, #24]	; (8022e3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8022e22:	623b      	str	r3, [r7, #32]
      break;
 8022e24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8022e26:	6a3b      	ldr	r3, [r7, #32]
}
 8022e28:	4618      	mov	r0, r3
 8022e2a:	3728      	adds	r7, #40	; 0x28
 8022e2c:	46bd      	mov	sp, r7
 8022e2e:	bc90      	pop	{r4, r7}
 8022e30:	4770      	bx	lr
 8022e32:	bf00      	nop
 8022e34:	080252fc 	.word	0x080252fc
 8022e38:	40021000 	.word	0x40021000
 8022e3c:	007a1200 	.word	0x007a1200
 8022e40:	003d0900 	.word	0x003d0900

08022e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8022e44:	b480      	push	{r7}
 8022e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8022e48:	4b02      	ldr	r3, [pc, #8]	; (8022e54 <HAL_RCC_GetHCLKFreq+0x10>)
 8022e4a:	681b      	ldr	r3, [r3, #0]
}
 8022e4c:	4618      	mov	r0, r3
 8022e4e:	46bd      	mov	sp, r7
 8022e50:	bc80      	pop	{r7}
 8022e52:	4770      	bx	lr
 8022e54:	200000f4 	.word	0x200000f4

08022e58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8022e58:	b580      	push	{r7, lr}
 8022e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8022e5c:	f7ff fff2 	bl	8022e44 <HAL_RCC_GetHCLKFreq>
 8022e60:	4602      	mov	r2, r0
 8022e62:	4b05      	ldr	r3, [pc, #20]	; (8022e78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8022e64:	685b      	ldr	r3, [r3, #4]
 8022e66:	0a1b      	lsrs	r3, r3, #8
 8022e68:	f003 0307 	and.w	r3, r3, #7
 8022e6c:	4903      	ldr	r1, [pc, #12]	; (8022e7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8022e6e:	5ccb      	ldrb	r3, [r1, r3]
 8022e70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8022e74:	4618      	mov	r0, r3
 8022e76:	bd80      	pop	{r7, pc}
 8022e78:	40021000 	.word	0x40021000
 8022e7c:	08025368 	.word	0x08025368

08022e80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8022e80:	b580      	push	{r7, lr}
 8022e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8022e84:	f7ff ffde 	bl	8022e44 <HAL_RCC_GetHCLKFreq>
 8022e88:	4602      	mov	r2, r0
 8022e8a:	4b05      	ldr	r3, [pc, #20]	; (8022ea0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8022e8c:	685b      	ldr	r3, [r3, #4]
 8022e8e:	0adb      	lsrs	r3, r3, #11
 8022e90:	f003 0307 	and.w	r3, r3, #7
 8022e94:	4903      	ldr	r1, [pc, #12]	; (8022ea4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8022e96:	5ccb      	ldrb	r3, [r1, r3]
 8022e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8022e9c:	4618      	mov	r0, r3
 8022e9e:	bd80      	pop	{r7, pc}
 8022ea0:	40021000 	.word	0x40021000
 8022ea4:	08025368 	.word	0x08025368

08022ea8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8022ea8:	b480      	push	{r7}
 8022eaa:	b085      	sub	sp, #20
 8022eac:	af00      	add	r7, sp, #0
 8022eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8022eb0:	4b0a      	ldr	r3, [pc, #40]	; (8022edc <RCC_Delay+0x34>)
 8022eb2:	681b      	ldr	r3, [r3, #0]
 8022eb4:	4a0a      	ldr	r2, [pc, #40]	; (8022ee0 <RCC_Delay+0x38>)
 8022eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8022eba:	0a5b      	lsrs	r3, r3, #9
 8022ebc:	687a      	ldr	r2, [r7, #4]
 8022ebe:	fb02 f303 	mul.w	r3, r2, r3
 8022ec2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8022ec4:	bf00      	nop
  }
  while (Delay --);
 8022ec6:	68fb      	ldr	r3, [r7, #12]
 8022ec8:	1e5a      	subs	r2, r3, #1
 8022eca:	60fa      	str	r2, [r7, #12]
 8022ecc:	2b00      	cmp	r3, #0
 8022ece:	d1f9      	bne.n	8022ec4 <RCC_Delay+0x1c>
}
 8022ed0:	bf00      	nop
 8022ed2:	bf00      	nop
 8022ed4:	3714      	adds	r7, #20
 8022ed6:	46bd      	mov	sp, r7
 8022ed8:	bc80      	pop	{r7}
 8022eda:	4770      	bx	lr
 8022edc:	200000f4 	.word	0x200000f4
 8022ee0:	10624dd3 	.word	0x10624dd3

08022ee4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8022ee4:	b580      	push	{r7, lr}
 8022ee6:	b082      	sub	sp, #8
 8022ee8:	af00      	add	r7, sp, #0
 8022eea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8022eec:	687b      	ldr	r3, [r7, #4]
 8022eee:	2b00      	cmp	r3, #0
 8022ef0:	d101      	bne.n	8022ef6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8022ef2:	2301      	movs	r3, #1
 8022ef4:	e076      	b.n	8022fe4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8022ef6:	687b      	ldr	r3, [r7, #4]
 8022ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022efa:	2b00      	cmp	r3, #0
 8022efc:	d108      	bne.n	8022f10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8022efe:	687b      	ldr	r3, [r7, #4]
 8022f00:	685b      	ldr	r3, [r3, #4]
 8022f02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8022f06:	d009      	beq.n	8022f1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8022f08:	687b      	ldr	r3, [r7, #4]
 8022f0a:	2200      	movs	r2, #0
 8022f0c:	61da      	str	r2, [r3, #28]
 8022f0e:	e005      	b.n	8022f1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8022f10:	687b      	ldr	r3, [r7, #4]
 8022f12:	2200      	movs	r2, #0
 8022f14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8022f16:	687b      	ldr	r3, [r7, #4]
 8022f18:	2200      	movs	r2, #0
 8022f1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8022f1c:	687b      	ldr	r3, [r7, #4]
 8022f1e:	2200      	movs	r2, #0
 8022f20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8022f22:	687b      	ldr	r3, [r7, #4]
 8022f24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8022f28:	b2db      	uxtb	r3, r3
 8022f2a:	2b00      	cmp	r3, #0
 8022f2c:	d106      	bne.n	8022f3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8022f2e:	687b      	ldr	r3, [r7, #4]
 8022f30:	2200      	movs	r2, #0
 8022f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8022f36:	6878      	ldr	r0, [r7, #4]
 8022f38:	f7fd ffde 	bl	8020ef8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8022f3c:	687b      	ldr	r3, [r7, #4]
 8022f3e:	2202      	movs	r2, #2
 8022f40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8022f44:	687b      	ldr	r3, [r7, #4]
 8022f46:	681b      	ldr	r3, [r3, #0]
 8022f48:	681a      	ldr	r2, [r3, #0]
 8022f4a:	687b      	ldr	r3, [r7, #4]
 8022f4c:	681b      	ldr	r3, [r3, #0]
 8022f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8022f52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8022f54:	687b      	ldr	r3, [r7, #4]
 8022f56:	685b      	ldr	r3, [r3, #4]
 8022f58:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8022f5c:	687b      	ldr	r3, [r7, #4]
 8022f5e:	689b      	ldr	r3, [r3, #8]
 8022f60:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8022f64:	431a      	orrs	r2, r3
 8022f66:	687b      	ldr	r3, [r7, #4]
 8022f68:	68db      	ldr	r3, [r3, #12]
 8022f6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8022f6e:	431a      	orrs	r2, r3
 8022f70:	687b      	ldr	r3, [r7, #4]
 8022f72:	691b      	ldr	r3, [r3, #16]
 8022f74:	f003 0302 	and.w	r3, r3, #2
 8022f78:	431a      	orrs	r2, r3
 8022f7a:	687b      	ldr	r3, [r7, #4]
 8022f7c:	695b      	ldr	r3, [r3, #20]
 8022f7e:	f003 0301 	and.w	r3, r3, #1
 8022f82:	431a      	orrs	r2, r3
 8022f84:	687b      	ldr	r3, [r7, #4]
 8022f86:	699b      	ldr	r3, [r3, #24]
 8022f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8022f8c:	431a      	orrs	r2, r3
 8022f8e:	687b      	ldr	r3, [r7, #4]
 8022f90:	69db      	ldr	r3, [r3, #28]
 8022f92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8022f96:	431a      	orrs	r2, r3
 8022f98:	687b      	ldr	r3, [r7, #4]
 8022f9a:	6a1b      	ldr	r3, [r3, #32]
 8022f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8022fa0:	ea42 0103 	orr.w	r1, r2, r3
 8022fa4:	687b      	ldr	r3, [r7, #4]
 8022fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022fa8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8022fac:	687b      	ldr	r3, [r7, #4]
 8022fae:	681b      	ldr	r3, [r3, #0]
 8022fb0:	430a      	orrs	r2, r1
 8022fb2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8022fb4:	687b      	ldr	r3, [r7, #4]
 8022fb6:	699b      	ldr	r3, [r3, #24]
 8022fb8:	0c1a      	lsrs	r2, r3, #16
 8022fba:	687b      	ldr	r3, [r7, #4]
 8022fbc:	681b      	ldr	r3, [r3, #0]
 8022fbe:	f002 0204 	and.w	r2, r2, #4
 8022fc2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8022fc4:	687b      	ldr	r3, [r7, #4]
 8022fc6:	681b      	ldr	r3, [r3, #0]
 8022fc8:	69da      	ldr	r2, [r3, #28]
 8022fca:	687b      	ldr	r3, [r7, #4]
 8022fcc:	681b      	ldr	r3, [r3, #0]
 8022fce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8022fd2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8022fd4:	687b      	ldr	r3, [r7, #4]
 8022fd6:	2200      	movs	r2, #0
 8022fd8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8022fda:	687b      	ldr	r3, [r7, #4]
 8022fdc:	2201      	movs	r2, #1
 8022fde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8022fe2:	2300      	movs	r3, #0
}
 8022fe4:	4618      	mov	r0, r3
 8022fe6:	3708      	adds	r7, #8
 8022fe8:	46bd      	mov	sp, r7
 8022fea:	bd80      	pop	{r7, pc}

08022fec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8022fec:	b580      	push	{r7, lr}
 8022fee:	b088      	sub	sp, #32
 8022ff0:	af00      	add	r7, sp, #0
 8022ff2:	60f8      	str	r0, [r7, #12]
 8022ff4:	60b9      	str	r1, [r7, #8]
 8022ff6:	603b      	str	r3, [r7, #0]
 8022ff8:	4613      	mov	r3, r2
 8022ffa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8022ffc:	2300      	movs	r3, #0
 8022ffe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8023000:	68fb      	ldr	r3, [r7, #12]
 8023002:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8023006:	2b01      	cmp	r3, #1
 8023008:	d101      	bne.n	802300e <HAL_SPI_Transmit+0x22>
 802300a:	2302      	movs	r3, #2
 802300c:	e126      	b.n	802325c <HAL_SPI_Transmit+0x270>
 802300e:	68fb      	ldr	r3, [r7, #12]
 8023010:	2201      	movs	r2, #1
 8023012:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8023016:	f7fe f963 	bl	80212e0 <HAL_GetTick>
 802301a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 802301c:	88fb      	ldrh	r3, [r7, #6]
 802301e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8023020:	68fb      	ldr	r3, [r7, #12]
 8023022:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8023026:	b2db      	uxtb	r3, r3
 8023028:	2b01      	cmp	r3, #1
 802302a:	d002      	beq.n	8023032 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 802302c:	2302      	movs	r3, #2
 802302e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8023030:	e10b      	b.n	802324a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8023032:	68bb      	ldr	r3, [r7, #8]
 8023034:	2b00      	cmp	r3, #0
 8023036:	d002      	beq.n	802303e <HAL_SPI_Transmit+0x52>
 8023038:	88fb      	ldrh	r3, [r7, #6]
 802303a:	2b00      	cmp	r3, #0
 802303c:	d102      	bne.n	8023044 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 802303e:	2301      	movs	r3, #1
 8023040:	77fb      	strb	r3, [r7, #31]
    goto error;
 8023042:	e102      	b.n	802324a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8023044:	68fb      	ldr	r3, [r7, #12]
 8023046:	2203      	movs	r2, #3
 8023048:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802304c:	68fb      	ldr	r3, [r7, #12]
 802304e:	2200      	movs	r2, #0
 8023050:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8023052:	68fb      	ldr	r3, [r7, #12]
 8023054:	68ba      	ldr	r2, [r7, #8]
 8023056:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8023058:	68fb      	ldr	r3, [r7, #12]
 802305a:	88fa      	ldrh	r2, [r7, #6]
 802305c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 802305e:	68fb      	ldr	r3, [r7, #12]
 8023060:	88fa      	ldrh	r2, [r7, #6]
 8023062:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8023064:	68fb      	ldr	r3, [r7, #12]
 8023066:	2200      	movs	r2, #0
 8023068:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 802306a:	68fb      	ldr	r3, [r7, #12]
 802306c:	2200      	movs	r2, #0
 802306e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8023070:	68fb      	ldr	r3, [r7, #12]
 8023072:	2200      	movs	r2, #0
 8023074:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8023076:	68fb      	ldr	r3, [r7, #12]
 8023078:	2200      	movs	r2, #0
 802307a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 802307c:	68fb      	ldr	r3, [r7, #12]
 802307e:	2200      	movs	r2, #0
 8023080:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8023082:	68fb      	ldr	r3, [r7, #12]
 8023084:	689b      	ldr	r3, [r3, #8]
 8023086:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802308a:	d10f      	bne.n	80230ac <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 802308c:	68fb      	ldr	r3, [r7, #12]
 802308e:	681b      	ldr	r3, [r3, #0]
 8023090:	681a      	ldr	r2, [r3, #0]
 8023092:	68fb      	ldr	r3, [r7, #12]
 8023094:	681b      	ldr	r3, [r3, #0]
 8023096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802309a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 802309c:	68fb      	ldr	r3, [r7, #12]
 802309e:	681b      	ldr	r3, [r3, #0]
 80230a0:	681a      	ldr	r2, [r3, #0]
 80230a2:	68fb      	ldr	r3, [r7, #12]
 80230a4:	681b      	ldr	r3, [r3, #0]
 80230a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80230aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80230ac:	68fb      	ldr	r3, [r7, #12]
 80230ae:	681b      	ldr	r3, [r3, #0]
 80230b0:	681b      	ldr	r3, [r3, #0]
 80230b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80230b6:	2b40      	cmp	r3, #64	; 0x40
 80230b8:	d007      	beq.n	80230ca <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80230ba:	68fb      	ldr	r3, [r7, #12]
 80230bc:	681b      	ldr	r3, [r3, #0]
 80230be:	681a      	ldr	r2, [r3, #0]
 80230c0:	68fb      	ldr	r3, [r7, #12]
 80230c2:	681b      	ldr	r3, [r3, #0]
 80230c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80230c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80230ca:	68fb      	ldr	r3, [r7, #12]
 80230cc:	68db      	ldr	r3, [r3, #12]
 80230ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80230d2:	d14b      	bne.n	802316c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80230d4:	68fb      	ldr	r3, [r7, #12]
 80230d6:	685b      	ldr	r3, [r3, #4]
 80230d8:	2b00      	cmp	r3, #0
 80230da:	d002      	beq.n	80230e2 <HAL_SPI_Transmit+0xf6>
 80230dc:	8afb      	ldrh	r3, [r7, #22]
 80230de:	2b01      	cmp	r3, #1
 80230e0:	d13e      	bne.n	8023160 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80230e2:	68fb      	ldr	r3, [r7, #12]
 80230e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80230e6:	881a      	ldrh	r2, [r3, #0]
 80230e8:	68fb      	ldr	r3, [r7, #12]
 80230ea:	681b      	ldr	r3, [r3, #0]
 80230ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80230ee:	68fb      	ldr	r3, [r7, #12]
 80230f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80230f2:	1c9a      	adds	r2, r3, #2
 80230f4:	68fb      	ldr	r3, [r7, #12]
 80230f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80230f8:	68fb      	ldr	r3, [r7, #12]
 80230fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80230fc:	b29b      	uxth	r3, r3
 80230fe:	3b01      	subs	r3, #1
 8023100:	b29a      	uxth	r2, r3
 8023102:	68fb      	ldr	r3, [r7, #12]
 8023104:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8023106:	e02b      	b.n	8023160 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8023108:	68fb      	ldr	r3, [r7, #12]
 802310a:	681b      	ldr	r3, [r3, #0]
 802310c:	689b      	ldr	r3, [r3, #8]
 802310e:	f003 0302 	and.w	r3, r3, #2
 8023112:	2b02      	cmp	r3, #2
 8023114:	d112      	bne.n	802313c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8023116:	68fb      	ldr	r3, [r7, #12]
 8023118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802311a:	881a      	ldrh	r2, [r3, #0]
 802311c:	68fb      	ldr	r3, [r7, #12]
 802311e:	681b      	ldr	r3, [r3, #0]
 8023120:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8023122:	68fb      	ldr	r3, [r7, #12]
 8023124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023126:	1c9a      	adds	r2, r3, #2
 8023128:	68fb      	ldr	r3, [r7, #12]
 802312a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 802312c:	68fb      	ldr	r3, [r7, #12]
 802312e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8023130:	b29b      	uxth	r3, r3
 8023132:	3b01      	subs	r3, #1
 8023134:	b29a      	uxth	r2, r3
 8023136:	68fb      	ldr	r3, [r7, #12]
 8023138:	86da      	strh	r2, [r3, #54]	; 0x36
 802313a:	e011      	b.n	8023160 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802313c:	f7fe f8d0 	bl	80212e0 <HAL_GetTick>
 8023140:	4602      	mov	r2, r0
 8023142:	69bb      	ldr	r3, [r7, #24]
 8023144:	1ad3      	subs	r3, r2, r3
 8023146:	683a      	ldr	r2, [r7, #0]
 8023148:	429a      	cmp	r2, r3
 802314a:	d803      	bhi.n	8023154 <HAL_SPI_Transmit+0x168>
 802314c:	683b      	ldr	r3, [r7, #0]
 802314e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023152:	d102      	bne.n	802315a <HAL_SPI_Transmit+0x16e>
 8023154:	683b      	ldr	r3, [r7, #0]
 8023156:	2b00      	cmp	r3, #0
 8023158:	d102      	bne.n	8023160 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 802315a:	2303      	movs	r3, #3
 802315c:	77fb      	strb	r3, [r7, #31]
          goto error;
 802315e:	e074      	b.n	802324a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8023160:	68fb      	ldr	r3, [r7, #12]
 8023162:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8023164:	b29b      	uxth	r3, r3
 8023166:	2b00      	cmp	r3, #0
 8023168:	d1ce      	bne.n	8023108 <HAL_SPI_Transmit+0x11c>
 802316a:	e04c      	b.n	8023206 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 802316c:	68fb      	ldr	r3, [r7, #12]
 802316e:	685b      	ldr	r3, [r3, #4]
 8023170:	2b00      	cmp	r3, #0
 8023172:	d002      	beq.n	802317a <HAL_SPI_Transmit+0x18e>
 8023174:	8afb      	ldrh	r3, [r7, #22]
 8023176:	2b01      	cmp	r3, #1
 8023178:	d140      	bne.n	80231fc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 802317a:	68fb      	ldr	r3, [r7, #12]
 802317c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802317e:	68fb      	ldr	r3, [r7, #12]
 8023180:	681b      	ldr	r3, [r3, #0]
 8023182:	330c      	adds	r3, #12
 8023184:	7812      	ldrb	r2, [r2, #0]
 8023186:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8023188:	68fb      	ldr	r3, [r7, #12]
 802318a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802318c:	1c5a      	adds	r2, r3, #1
 802318e:	68fb      	ldr	r3, [r7, #12]
 8023190:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8023192:	68fb      	ldr	r3, [r7, #12]
 8023194:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8023196:	b29b      	uxth	r3, r3
 8023198:	3b01      	subs	r3, #1
 802319a:	b29a      	uxth	r2, r3
 802319c:	68fb      	ldr	r3, [r7, #12]
 802319e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80231a0:	e02c      	b.n	80231fc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80231a2:	68fb      	ldr	r3, [r7, #12]
 80231a4:	681b      	ldr	r3, [r3, #0]
 80231a6:	689b      	ldr	r3, [r3, #8]
 80231a8:	f003 0302 	and.w	r3, r3, #2
 80231ac:	2b02      	cmp	r3, #2
 80231ae:	d113      	bne.n	80231d8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80231b0:	68fb      	ldr	r3, [r7, #12]
 80231b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80231b4:	68fb      	ldr	r3, [r7, #12]
 80231b6:	681b      	ldr	r3, [r3, #0]
 80231b8:	330c      	adds	r3, #12
 80231ba:	7812      	ldrb	r2, [r2, #0]
 80231bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80231be:	68fb      	ldr	r3, [r7, #12]
 80231c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231c2:	1c5a      	adds	r2, r3, #1
 80231c4:	68fb      	ldr	r3, [r7, #12]
 80231c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80231c8:	68fb      	ldr	r3, [r7, #12]
 80231ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80231cc:	b29b      	uxth	r3, r3
 80231ce:	3b01      	subs	r3, #1
 80231d0:	b29a      	uxth	r2, r3
 80231d2:	68fb      	ldr	r3, [r7, #12]
 80231d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80231d6:	e011      	b.n	80231fc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80231d8:	f7fe f882 	bl	80212e0 <HAL_GetTick>
 80231dc:	4602      	mov	r2, r0
 80231de:	69bb      	ldr	r3, [r7, #24]
 80231e0:	1ad3      	subs	r3, r2, r3
 80231e2:	683a      	ldr	r2, [r7, #0]
 80231e4:	429a      	cmp	r2, r3
 80231e6:	d803      	bhi.n	80231f0 <HAL_SPI_Transmit+0x204>
 80231e8:	683b      	ldr	r3, [r7, #0]
 80231ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80231ee:	d102      	bne.n	80231f6 <HAL_SPI_Transmit+0x20a>
 80231f0:	683b      	ldr	r3, [r7, #0]
 80231f2:	2b00      	cmp	r3, #0
 80231f4:	d102      	bne.n	80231fc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80231f6:	2303      	movs	r3, #3
 80231f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80231fa:	e026      	b.n	802324a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80231fc:	68fb      	ldr	r3, [r7, #12]
 80231fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8023200:	b29b      	uxth	r3, r3
 8023202:	2b00      	cmp	r3, #0
 8023204:	d1cd      	bne.n	80231a2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8023206:	69ba      	ldr	r2, [r7, #24]
 8023208:	6839      	ldr	r1, [r7, #0]
 802320a:	68f8      	ldr	r0, [r7, #12]
 802320c:	f000 f8b2 	bl	8023374 <SPI_EndRxTxTransaction>
 8023210:	4603      	mov	r3, r0
 8023212:	2b00      	cmp	r3, #0
 8023214:	d002      	beq.n	802321c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8023216:	68fb      	ldr	r3, [r7, #12]
 8023218:	2220      	movs	r2, #32
 802321a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 802321c:	68fb      	ldr	r3, [r7, #12]
 802321e:	689b      	ldr	r3, [r3, #8]
 8023220:	2b00      	cmp	r3, #0
 8023222:	d10a      	bne.n	802323a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8023224:	2300      	movs	r3, #0
 8023226:	613b      	str	r3, [r7, #16]
 8023228:	68fb      	ldr	r3, [r7, #12]
 802322a:	681b      	ldr	r3, [r3, #0]
 802322c:	68db      	ldr	r3, [r3, #12]
 802322e:	613b      	str	r3, [r7, #16]
 8023230:	68fb      	ldr	r3, [r7, #12]
 8023232:	681b      	ldr	r3, [r3, #0]
 8023234:	689b      	ldr	r3, [r3, #8]
 8023236:	613b      	str	r3, [r7, #16]
 8023238:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802323a:	68fb      	ldr	r3, [r7, #12]
 802323c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802323e:	2b00      	cmp	r3, #0
 8023240:	d002      	beq.n	8023248 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8023242:	2301      	movs	r3, #1
 8023244:	77fb      	strb	r3, [r7, #31]
 8023246:	e000      	b.n	802324a <HAL_SPI_Transmit+0x25e>
  }

error:
 8023248:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 802324a:	68fb      	ldr	r3, [r7, #12]
 802324c:	2201      	movs	r2, #1
 802324e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8023252:	68fb      	ldr	r3, [r7, #12]
 8023254:	2200      	movs	r2, #0
 8023256:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 802325a:	7ffb      	ldrb	r3, [r7, #31]
}
 802325c:	4618      	mov	r0, r3
 802325e:	3720      	adds	r7, #32
 8023260:	46bd      	mov	sp, r7
 8023262:	bd80      	pop	{r7, pc}

08023264 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8023264:	b580      	push	{r7, lr}
 8023266:	b088      	sub	sp, #32
 8023268:	af00      	add	r7, sp, #0
 802326a:	60f8      	str	r0, [r7, #12]
 802326c:	60b9      	str	r1, [r7, #8]
 802326e:	603b      	str	r3, [r7, #0]
 8023270:	4613      	mov	r3, r2
 8023272:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8023274:	f7fe f834 	bl	80212e0 <HAL_GetTick>
 8023278:	4602      	mov	r2, r0
 802327a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802327c:	1a9b      	subs	r3, r3, r2
 802327e:	683a      	ldr	r2, [r7, #0]
 8023280:	4413      	add	r3, r2
 8023282:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8023284:	f7fe f82c 	bl	80212e0 <HAL_GetTick>
 8023288:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 802328a:	4b39      	ldr	r3, [pc, #228]	; (8023370 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 802328c:	681b      	ldr	r3, [r3, #0]
 802328e:	015b      	lsls	r3, r3, #5
 8023290:	0d1b      	lsrs	r3, r3, #20
 8023292:	69fa      	ldr	r2, [r7, #28]
 8023294:	fb02 f303 	mul.w	r3, r2, r3
 8023298:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 802329a:	e054      	b.n	8023346 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 802329c:	683b      	ldr	r3, [r7, #0]
 802329e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80232a2:	d050      	beq.n	8023346 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80232a4:	f7fe f81c 	bl	80212e0 <HAL_GetTick>
 80232a8:	4602      	mov	r2, r0
 80232aa:	69bb      	ldr	r3, [r7, #24]
 80232ac:	1ad3      	subs	r3, r2, r3
 80232ae:	69fa      	ldr	r2, [r7, #28]
 80232b0:	429a      	cmp	r2, r3
 80232b2:	d902      	bls.n	80232ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80232b4:	69fb      	ldr	r3, [r7, #28]
 80232b6:	2b00      	cmp	r3, #0
 80232b8:	d13d      	bne.n	8023336 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80232ba:	68fb      	ldr	r3, [r7, #12]
 80232bc:	681b      	ldr	r3, [r3, #0]
 80232be:	685a      	ldr	r2, [r3, #4]
 80232c0:	68fb      	ldr	r3, [r7, #12]
 80232c2:	681b      	ldr	r3, [r3, #0]
 80232c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80232c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80232ca:	68fb      	ldr	r3, [r7, #12]
 80232cc:	685b      	ldr	r3, [r3, #4]
 80232ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80232d2:	d111      	bne.n	80232f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80232d4:	68fb      	ldr	r3, [r7, #12]
 80232d6:	689b      	ldr	r3, [r3, #8]
 80232d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80232dc:	d004      	beq.n	80232e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80232de:	68fb      	ldr	r3, [r7, #12]
 80232e0:	689b      	ldr	r3, [r3, #8]
 80232e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80232e6:	d107      	bne.n	80232f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80232e8:	68fb      	ldr	r3, [r7, #12]
 80232ea:	681b      	ldr	r3, [r3, #0]
 80232ec:	681a      	ldr	r2, [r3, #0]
 80232ee:	68fb      	ldr	r3, [r7, #12]
 80232f0:	681b      	ldr	r3, [r3, #0]
 80232f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80232f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80232f8:	68fb      	ldr	r3, [r7, #12]
 80232fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80232fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8023300:	d10f      	bne.n	8023322 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8023302:	68fb      	ldr	r3, [r7, #12]
 8023304:	681b      	ldr	r3, [r3, #0]
 8023306:	681a      	ldr	r2, [r3, #0]
 8023308:	68fb      	ldr	r3, [r7, #12]
 802330a:	681b      	ldr	r3, [r3, #0]
 802330c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8023310:	601a      	str	r2, [r3, #0]
 8023312:	68fb      	ldr	r3, [r7, #12]
 8023314:	681b      	ldr	r3, [r3, #0]
 8023316:	681a      	ldr	r2, [r3, #0]
 8023318:	68fb      	ldr	r3, [r7, #12]
 802331a:	681b      	ldr	r3, [r3, #0]
 802331c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8023320:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8023322:	68fb      	ldr	r3, [r7, #12]
 8023324:	2201      	movs	r2, #1
 8023326:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 802332a:	68fb      	ldr	r3, [r7, #12]
 802332c:	2200      	movs	r2, #0
 802332e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8023332:	2303      	movs	r3, #3
 8023334:	e017      	b.n	8023366 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8023336:	697b      	ldr	r3, [r7, #20]
 8023338:	2b00      	cmp	r3, #0
 802333a:	d101      	bne.n	8023340 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 802333c:	2300      	movs	r3, #0
 802333e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8023340:	697b      	ldr	r3, [r7, #20]
 8023342:	3b01      	subs	r3, #1
 8023344:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8023346:	68fb      	ldr	r3, [r7, #12]
 8023348:	681b      	ldr	r3, [r3, #0]
 802334a:	689a      	ldr	r2, [r3, #8]
 802334c:	68bb      	ldr	r3, [r7, #8]
 802334e:	4013      	ands	r3, r2
 8023350:	68ba      	ldr	r2, [r7, #8]
 8023352:	429a      	cmp	r2, r3
 8023354:	bf0c      	ite	eq
 8023356:	2301      	moveq	r3, #1
 8023358:	2300      	movne	r3, #0
 802335a:	b2db      	uxtb	r3, r3
 802335c:	461a      	mov	r2, r3
 802335e:	79fb      	ldrb	r3, [r7, #7]
 8023360:	429a      	cmp	r2, r3
 8023362:	d19b      	bne.n	802329c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8023364:	2300      	movs	r3, #0
}
 8023366:	4618      	mov	r0, r3
 8023368:	3720      	adds	r7, #32
 802336a:	46bd      	mov	sp, r7
 802336c:	bd80      	pop	{r7, pc}
 802336e:	bf00      	nop
 8023370:	200000f4 	.word	0x200000f4

08023374 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8023374:	b580      	push	{r7, lr}
 8023376:	b086      	sub	sp, #24
 8023378:	af02      	add	r7, sp, #8
 802337a:	60f8      	str	r0, [r7, #12]
 802337c:	60b9      	str	r1, [r7, #8]
 802337e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8023380:	687b      	ldr	r3, [r7, #4]
 8023382:	9300      	str	r3, [sp, #0]
 8023384:	68bb      	ldr	r3, [r7, #8]
 8023386:	2200      	movs	r2, #0
 8023388:	2180      	movs	r1, #128	; 0x80
 802338a:	68f8      	ldr	r0, [r7, #12]
 802338c:	f7ff ff6a 	bl	8023264 <SPI_WaitFlagStateUntilTimeout>
 8023390:	4603      	mov	r3, r0
 8023392:	2b00      	cmp	r3, #0
 8023394:	d007      	beq.n	80233a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8023396:	68fb      	ldr	r3, [r7, #12]
 8023398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802339a:	f043 0220 	orr.w	r2, r3, #32
 802339e:	68fb      	ldr	r3, [r7, #12]
 80233a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80233a2:	2303      	movs	r3, #3
 80233a4:	e000      	b.n	80233a8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80233a6:	2300      	movs	r3, #0
}
 80233a8:	4618      	mov	r0, r3
 80233aa:	3710      	adds	r7, #16
 80233ac:	46bd      	mov	sp, r7
 80233ae:	bd80      	pop	{r7, pc}

080233b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80233b0:	b580      	push	{r7, lr}
 80233b2:	b082      	sub	sp, #8
 80233b4:	af00      	add	r7, sp, #0
 80233b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80233b8:	687b      	ldr	r3, [r7, #4]
 80233ba:	2b00      	cmp	r3, #0
 80233bc:	d101      	bne.n	80233c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80233be:	2301      	movs	r3, #1
 80233c0:	e041      	b.n	8023446 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80233c2:	687b      	ldr	r3, [r7, #4]
 80233c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80233c8:	b2db      	uxtb	r3, r3
 80233ca:	2b00      	cmp	r3, #0
 80233cc:	d106      	bne.n	80233dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80233ce:	687b      	ldr	r3, [r7, #4]
 80233d0:	2200      	movs	r2, #0
 80233d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80233d6:	6878      	ldr	r0, [r7, #4]
 80233d8:	f7fd fdce 	bl	8020f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80233dc:	687b      	ldr	r3, [r7, #4]
 80233de:	2202      	movs	r2, #2
 80233e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80233e4:	687b      	ldr	r3, [r7, #4]
 80233e6:	681a      	ldr	r2, [r3, #0]
 80233e8:	687b      	ldr	r3, [r7, #4]
 80233ea:	3304      	adds	r3, #4
 80233ec:	4619      	mov	r1, r3
 80233ee:	4610      	mov	r0, r2
 80233f0:	f000 f9ba 	bl	8023768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80233f4:	687b      	ldr	r3, [r7, #4]
 80233f6:	2201      	movs	r2, #1
 80233f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80233fc:	687b      	ldr	r3, [r7, #4]
 80233fe:	2201      	movs	r2, #1
 8023400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8023404:	687b      	ldr	r3, [r7, #4]
 8023406:	2201      	movs	r2, #1
 8023408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 802340c:	687b      	ldr	r3, [r7, #4]
 802340e:	2201      	movs	r2, #1
 8023410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8023414:	687b      	ldr	r3, [r7, #4]
 8023416:	2201      	movs	r2, #1
 8023418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802341c:	687b      	ldr	r3, [r7, #4]
 802341e:	2201      	movs	r2, #1
 8023420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8023424:	687b      	ldr	r3, [r7, #4]
 8023426:	2201      	movs	r2, #1
 8023428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 802342c:	687b      	ldr	r3, [r7, #4]
 802342e:	2201      	movs	r2, #1
 8023430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8023434:	687b      	ldr	r3, [r7, #4]
 8023436:	2201      	movs	r2, #1
 8023438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 802343c:	687b      	ldr	r3, [r7, #4]
 802343e:	2201      	movs	r2, #1
 8023440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8023444:	2300      	movs	r3, #0
}
 8023446:	4618      	mov	r0, r3
 8023448:	3708      	adds	r7, #8
 802344a:	46bd      	mov	sp, r7
 802344c:	bd80      	pop	{r7, pc}
	...

08023450 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8023450:	b480      	push	{r7}
 8023452:	b085      	sub	sp, #20
 8023454:	af00      	add	r7, sp, #0
 8023456:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8023458:	687b      	ldr	r3, [r7, #4]
 802345a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802345e:	b2db      	uxtb	r3, r3
 8023460:	2b01      	cmp	r3, #1
 8023462:	d001      	beq.n	8023468 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8023464:	2301      	movs	r3, #1
 8023466:	e044      	b.n	80234f2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8023468:	687b      	ldr	r3, [r7, #4]
 802346a:	2202      	movs	r2, #2
 802346c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8023470:	687b      	ldr	r3, [r7, #4]
 8023472:	681b      	ldr	r3, [r3, #0]
 8023474:	68da      	ldr	r2, [r3, #12]
 8023476:	687b      	ldr	r3, [r7, #4]
 8023478:	681b      	ldr	r3, [r3, #0]
 802347a:	f042 0201 	orr.w	r2, r2, #1
 802347e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8023480:	687b      	ldr	r3, [r7, #4]
 8023482:	681b      	ldr	r3, [r3, #0]
 8023484:	4a1d      	ldr	r2, [pc, #116]	; (80234fc <HAL_TIM_Base_Start_IT+0xac>)
 8023486:	4293      	cmp	r3, r2
 8023488:	d018      	beq.n	80234bc <HAL_TIM_Base_Start_IT+0x6c>
 802348a:	687b      	ldr	r3, [r7, #4]
 802348c:	681b      	ldr	r3, [r3, #0]
 802348e:	4a1c      	ldr	r2, [pc, #112]	; (8023500 <HAL_TIM_Base_Start_IT+0xb0>)
 8023490:	4293      	cmp	r3, r2
 8023492:	d013      	beq.n	80234bc <HAL_TIM_Base_Start_IT+0x6c>
 8023494:	687b      	ldr	r3, [r7, #4]
 8023496:	681b      	ldr	r3, [r3, #0]
 8023498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802349c:	d00e      	beq.n	80234bc <HAL_TIM_Base_Start_IT+0x6c>
 802349e:	687b      	ldr	r3, [r7, #4]
 80234a0:	681b      	ldr	r3, [r3, #0]
 80234a2:	4a18      	ldr	r2, [pc, #96]	; (8023504 <HAL_TIM_Base_Start_IT+0xb4>)
 80234a4:	4293      	cmp	r3, r2
 80234a6:	d009      	beq.n	80234bc <HAL_TIM_Base_Start_IT+0x6c>
 80234a8:	687b      	ldr	r3, [r7, #4]
 80234aa:	681b      	ldr	r3, [r3, #0]
 80234ac:	4a16      	ldr	r2, [pc, #88]	; (8023508 <HAL_TIM_Base_Start_IT+0xb8>)
 80234ae:	4293      	cmp	r3, r2
 80234b0:	d004      	beq.n	80234bc <HAL_TIM_Base_Start_IT+0x6c>
 80234b2:	687b      	ldr	r3, [r7, #4]
 80234b4:	681b      	ldr	r3, [r3, #0]
 80234b6:	4a15      	ldr	r2, [pc, #84]	; (802350c <HAL_TIM_Base_Start_IT+0xbc>)
 80234b8:	4293      	cmp	r3, r2
 80234ba:	d111      	bne.n	80234e0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80234bc:	687b      	ldr	r3, [r7, #4]
 80234be:	681b      	ldr	r3, [r3, #0]
 80234c0:	689b      	ldr	r3, [r3, #8]
 80234c2:	f003 0307 	and.w	r3, r3, #7
 80234c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80234c8:	68fb      	ldr	r3, [r7, #12]
 80234ca:	2b06      	cmp	r3, #6
 80234cc:	d010      	beq.n	80234f0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80234ce:	687b      	ldr	r3, [r7, #4]
 80234d0:	681b      	ldr	r3, [r3, #0]
 80234d2:	681a      	ldr	r2, [r3, #0]
 80234d4:	687b      	ldr	r3, [r7, #4]
 80234d6:	681b      	ldr	r3, [r3, #0]
 80234d8:	f042 0201 	orr.w	r2, r2, #1
 80234dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80234de:	e007      	b.n	80234f0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80234e0:	687b      	ldr	r3, [r7, #4]
 80234e2:	681b      	ldr	r3, [r3, #0]
 80234e4:	681a      	ldr	r2, [r3, #0]
 80234e6:	687b      	ldr	r3, [r7, #4]
 80234e8:	681b      	ldr	r3, [r3, #0]
 80234ea:	f042 0201 	orr.w	r2, r2, #1
 80234ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80234f0:	2300      	movs	r3, #0
}
 80234f2:	4618      	mov	r0, r3
 80234f4:	3714      	adds	r7, #20
 80234f6:	46bd      	mov	sp, r7
 80234f8:	bc80      	pop	{r7}
 80234fa:	4770      	bx	lr
 80234fc:	40012c00 	.word	0x40012c00
 8023500:	40013400 	.word	0x40013400
 8023504:	40000400 	.word	0x40000400
 8023508:	40000800 	.word	0x40000800
 802350c:	40000c00 	.word	0x40000c00

08023510 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8023510:	b580      	push	{r7, lr}
 8023512:	b082      	sub	sp, #8
 8023514:	af00      	add	r7, sp, #0
 8023516:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8023518:	687b      	ldr	r3, [r7, #4]
 802351a:	681b      	ldr	r3, [r3, #0]
 802351c:	691b      	ldr	r3, [r3, #16]
 802351e:	f003 0302 	and.w	r3, r3, #2
 8023522:	2b02      	cmp	r3, #2
 8023524:	d122      	bne.n	802356c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8023526:	687b      	ldr	r3, [r7, #4]
 8023528:	681b      	ldr	r3, [r3, #0]
 802352a:	68db      	ldr	r3, [r3, #12]
 802352c:	f003 0302 	and.w	r3, r3, #2
 8023530:	2b02      	cmp	r3, #2
 8023532:	d11b      	bne.n	802356c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8023534:	687b      	ldr	r3, [r7, #4]
 8023536:	681b      	ldr	r3, [r3, #0]
 8023538:	f06f 0202 	mvn.w	r2, #2
 802353c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 802353e:	687b      	ldr	r3, [r7, #4]
 8023540:	2201      	movs	r2, #1
 8023542:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8023544:	687b      	ldr	r3, [r7, #4]
 8023546:	681b      	ldr	r3, [r3, #0]
 8023548:	699b      	ldr	r3, [r3, #24]
 802354a:	f003 0303 	and.w	r3, r3, #3
 802354e:	2b00      	cmp	r3, #0
 8023550:	d003      	beq.n	802355a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8023552:	6878      	ldr	r0, [r7, #4]
 8023554:	f000 f8ed 	bl	8023732 <HAL_TIM_IC_CaptureCallback>
 8023558:	e005      	b.n	8023566 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 802355a:	6878      	ldr	r0, [r7, #4]
 802355c:	f000 f8e0 	bl	8023720 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8023560:	6878      	ldr	r0, [r7, #4]
 8023562:	f000 f8ef 	bl	8023744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8023566:	687b      	ldr	r3, [r7, #4]
 8023568:	2200      	movs	r2, #0
 802356a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 802356c:	687b      	ldr	r3, [r7, #4]
 802356e:	681b      	ldr	r3, [r3, #0]
 8023570:	691b      	ldr	r3, [r3, #16]
 8023572:	f003 0304 	and.w	r3, r3, #4
 8023576:	2b04      	cmp	r3, #4
 8023578:	d122      	bne.n	80235c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 802357a:	687b      	ldr	r3, [r7, #4]
 802357c:	681b      	ldr	r3, [r3, #0]
 802357e:	68db      	ldr	r3, [r3, #12]
 8023580:	f003 0304 	and.w	r3, r3, #4
 8023584:	2b04      	cmp	r3, #4
 8023586:	d11b      	bne.n	80235c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8023588:	687b      	ldr	r3, [r7, #4]
 802358a:	681b      	ldr	r3, [r3, #0]
 802358c:	f06f 0204 	mvn.w	r2, #4
 8023590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8023592:	687b      	ldr	r3, [r7, #4]
 8023594:	2202      	movs	r2, #2
 8023596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8023598:	687b      	ldr	r3, [r7, #4]
 802359a:	681b      	ldr	r3, [r3, #0]
 802359c:	699b      	ldr	r3, [r3, #24]
 802359e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80235a2:	2b00      	cmp	r3, #0
 80235a4:	d003      	beq.n	80235ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80235a6:	6878      	ldr	r0, [r7, #4]
 80235a8:	f000 f8c3 	bl	8023732 <HAL_TIM_IC_CaptureCallback>
 80235ac:	e005      	b.n	80235ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80235ae:	6878      	ldr	r0, [r7, #4]
 80235b0:	f000 f8b6 	bl	8023720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80235b4:	6878      	ldr	r0, [r7, #4]
 80235b6:	f000 f8c5 	bl	8023744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80235ba:	687b      	ldr	r3, [r7, #4]
 80235bc:	2200      	movs	r2, #0
 80235be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80235c0:	687b      	ldr	r3, [r7, #4]
 80235c2:	681b      	ldr	r3, [r3, #0]
 80235c4:	691b      	ldr	r3, [r3, #16]
 80235c6:	f003 0308 	and.w	r3, r3, #8
 80235ca:	2b08      	cmp	r3, #8
 80235cc:	d122      	bne.n	8023614 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80235ce:	687b      	ldr	r3, [r7, #4]
 80235d0:	681b      	ldr	r3, [r3, #0]
 80235d2:	68db      	ldr	r3, [r3, #12]
 80235d4:	f003 0308 	and.w	r3, r3, #8
 80235d8:	2b08      	cmp	r3, #8
 80235da:	d11b      	bne.n	8023614 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80235dc:	687b      	ldr	r3, [r7, #4]
 80235de:	681b      	ldr	r3, [r3, #0]
 80235e0:	f06f 0208 	mvn.w	r2, #8
 80235e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80235e6:	687b      	ldr	r3, [r7, #4]
 80235e8:	2204      	movs	r2, #4
 80235ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80235ec:	687b      	ldr	r3, [r7, #4]
 80235ee:	681b      	ldr	r3, [r3, #0]
 80235f0:	69db      	ldr	r3, [r3, #28]
 80235f2:	f003 0303 	and.w	r3, r3, #3
 80235f6:	2b00      	cmp	r3, #0
 80235f8:	d003      	beq.n	8023602 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80235fa:	6878      	ldr	r0, [r7, #4]
 80235fc:	f000 f899 	bl	8023732 <HAL_TIM_IC_CaptureCallback>
 8023600:	e005      	b.n	802360e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8023602:	6878      	ldr	r0, [r7, #4]
 8023604:	f000 f88c 	bl	8023720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8023608:	6878      	ldr	r0, [r7, #4]
 802360a:	f000 f89b 	bl	8023744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802360e:	687b      	ldr	r3, [r7, #4]
 8023610:	2200      	movs	r2, #0
 8023612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8023614:	687b      	ldr	r3, [r7, #4]
 8023616:	681b      	ldr	r3, [r3, #0]
 8023618:	691b      	ldr	r3, [r3, #16]
 802361a:	f003 0310 	and.w	r3, r3, #16
 802361e:	2b10      	cmp	r3, #16
 8023620:	d122      	bne.n	8023668 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8023622:	687b      	ldr	r3, [r7, #4]
 8023624:	681b      	ldr	r3, [r3, #0]
 8023626:	68db      	ldr	r3, [r3, #12]
 8023628:	f003 0310 	and.w	r3, r3, #16
 802362c:	2b10      	cmp	r3, #16
 802362e:	d11b      	bne.n	8023668 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8023630:	687b      	ldr	r3, [r7, #4]
 8023632:	681b      	ldr	r3, [r3, #0]
 8023634:	f06f 0210 	mvn.w	r2, #16
 8023638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 802363a:	687b      	ldr	r3, [r7, #4]
 802363c:	2208      	movs	r2, #8
 802363e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8023640:	687b      	ldr	r3, [r7, #4]
 8023642:	681b      	ldr	r3, [r3, #0]
 8023644:	69db      	ldr	r3, [r3, #28]
 8023646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802364a:	2b00      	cmp	r3, #0
 802364c:	d003      	beq.n	8023656 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802364e:	6878      	ldr	r0, [r7, #4]
 8023650:	f000 f86f 	bl	8023732 <HAL_TIM_IC_CaptureCallback>
 8023654:	e005      	b.n	8023662 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8023656:	6878      	ldr	r0, [r7, #4]
 8023658:	f000 f862 	bl	8023720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 802365c:	6878      	ldr	r0, [r7, #4]
 802365e:	f000 f871 	bl	8023744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8023662:	687b      	ldr	r3, [r7, #4]
 8023664:	2200      	movs	r2, #0
 8023666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8023668:	687b      	ldr	r3, [r7, #4]
 802366a:	681b      	ldr	r3, [r3, #0]
 802366c:	691b      	ldr	r3, [r3, #16]
 802366e:	f003 0301 	and.w	r3, r3, #1
 8023672:	2b01      	cmp	r3, #1
 8023674:	d10e      	bne.n	8023694 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8023676:	687b      	ldr	r3, [r7, #4]
 8023678:	681b      	ldr	r3, [r3, #0]
 802367a:	68db      	ldr	r3, [r3, #12]
 802367c:	f003 0301 	and.w	r3, r3, #1
 8023680:	2b01      	cmp	r3, #1
 8023682:	d107      	bne.n	8023694 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8023684:	687b      	ldr	r3, [r7, #4]
 8023686:	681b      	ldr	r3, [r3, #0]
 8023688:	f06f 0201 	mvn.w	r2, #1
 802368c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 802368e:	6878      	ldr	r0, [r7, #4]
 8023690:	f7fb fbe4 	bl	801ee5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8023694:	687b      	ldr	r3, [r7, #4]
 8023696:	681b      	ldr	r3, [r3, #0]
 8023698:	691b      	ldr	r3, [r3, #16]
 802369a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802369e:	2b80      	cmp	r3, #128	; 0x80
 80236a0:	d10e      	bne.n	80236c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80236a2:	687b      	ldr	r3, [r7, #4]
 80236a4:	681b      	ldr	r3, [r3, #0]
 80236a6:	68db      	ldr	r3, [r3, #12]
 80236a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80236ac:	2b80      	cmp	r3, #128	; 0x80
 80236ae:	d107      	bne.n	80236c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80236b0:	687b      	ldr	r3, [r7, #4]
 80236b2:	681b      	ldr	r3, [r3, #0]
 80236b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80236b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80236ba:	6878      	ldr	r0, [r7, #4]
 80236bc:	f000 f8d7 	bl	802386e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80236c0:	687b      	ldr	r3, [r7, #4]
 80236c2:	681b      	ldr	r3, [r3, #0]
 80236c4:	691b      	ldr	r3, [r3, #16]
 80236c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80236ca:	2b40      	cmp	r3, #64	; 0x40
 80236cc:	d10e      	bne.n	80236ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80236ce:	687b      	ldr	r3, [r7, #4]
 80236d0:	681b      	ldr	r3, [r3, #0]
 80236d2:	68db      	ldr	r3, [r3, #12]
 80236d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80236d8:	2b40      	cmp	r3, #64	; 0x40
 80236da:	d107      	bne.n	80236ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80236dc:	687b      	ldr	r3, [r7, #4]
 80236de:	681b      	ldr	r3, [r3, #0]
 80236e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80236e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80236e6:	6878      	ldr	r0, [r7, #4]
 80236e8:	f000 f835 	bl	8023756 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80236ec:	687b      	ldr	r3, [r7, #4]
 80236ee:	681b      	ldr	r3, [r3, #0]
 80236f0:	691b      	ldr	r3, [r3, #16]
 80236f2:	f003 0320 	and.w	r3, r3, #32
 80236f6:	2b20      	cmp	r3, #32
 80236f8:	d10e      	bne.n	8023718 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80236fa:	687b      	ldr	r3, [r7, #4]
 80236fc:	681b      	ldr	r3, [r3, #0]
 80236fe:	68db      	ldr	r3, [r3, #12]
 8023700:	f003 0320 	and.w	r3, r3, #32
 8023704:	2b20      	cmp	r3, #32
 8023706:	d107      	bne.n	8023718 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8023708:	687b      	ldr	r3, [r7, #4]
 802370a:	681b      	ldr	r3, [r3, #0]
 802370c:	f06f 0220 	mvn.w	r2, #32
 8023710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8023712:	6878      	ldr	r0, [r7, #4]
 8023714:	f000 f8a2 	bl	802385c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8023718:	bf00      	nop
 802371a:	3708      	adds	r7, #8
 802371c:	46bd      	mov	sp, r7
 802371e:	bd80      	pop	{r7, pc}

08023720 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8023720:	b480      	push	{r7}
 8023722:	b083      	sub	sp, #12
 8023724:	af00      	add	r7, sp, #0
 8023726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8023728:	bf00      	nop
 802372a:	370c      	adds	r7, #12
 802372c:	46bd      	mov	sp, r7
 802372e:	bc80      	pop	{r7}
 8023730:	4770      	bx	lr

08023732 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8023732:	b480      	push	{r7}
 8023734:	b083      	sub	sp, #12
 8023736:	af00      	add	r7, sp, #0
 8023738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 802373a:	bf00      	nop
 802373c:	370c      	adds	r7, #12
 802373e:	46bd      	mov	sp, r7
 8023740:	bc80      	pop	{r7}
 8023742:	4770      	bx	lr

08023744 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8023744:	b480      	push	{r7}
 8023746:	b083      	sub	sp, #12
 8023748:	af00      	add	r7, sp, #0
 802374a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 802374c:	bf00      	nop
 802374e:	370c      	adds	r7, #12
 8023750:	46bd      	mov	sp, r7
 8023752:	bc80      	pop	{r7}
 8023754:	4770      	bx	lr

08023756 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8023756:	b480      	push	{r7}
 8023758:	b083      	sub	sp, #12
 802375a:	af00      	add	r7, sp, #0
 802375c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 802375e:	bf00      	nop
 8023760:	370c      	adds	r7, #12
 8023762:	46bd      	mov	sp, r7
 8023764:	bc80      	pop	{r7}
 8023766:	4770      	bx	lr

08023768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8023768:	b480      	push	{r7}
 802376a:	b085      	sub	sp, #20
 802376c:	af00      	add	r7, sp, #0
 802376e:	6078      	str	r0, [r7, #4]
 8023770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8023772:	687b      	ldr	r3, [r7, #4]
 8023774:	681b      	ldr	r3, [r3, #0]
 8023776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8023778:	687b      	ldr	r3, [r7, #4]
 802377a:	4a33      	ldr	r2, [pc, #204]	; (8023848 <TIM_Base_SetConfig+0xe0>)
 802377c:	4293      	cmp	r3, r2
 802377e:	d013      	beq.n	80237a8 <TIM_Base_SetConfig+0x40>
 8023780:	687b      	ldr	r3, [r7, #4]
 8023782:	4a32      	ldr	r2, [pc, #200]	; (802384c <TIM_Base_SetConfig+0xe4>)
 8023784:	4293      	cmp	r3, r2
 8023786:	d00f      	beq.n	80237a8 <TIM_Base_SetConfig+0x40>
 8023788:	687b      	ldr	r3, [r7, #4]
 802378a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802378e:	d00b      	beq.n	80237a8 <TIM_Base_SetConfig+0x40>
 8023790:	687b      	ldr	r3, [r7, #4]
 8023792:	4a2f      	ldr	r2, [pc, #188]	; (8023850 <TIM_Base_SetConfig+0xe8>)
 8023794:	4293      	cmp	r3, r2
 8023796:	d007      	beq.n	80237a8 <TIM_Base_SetConfig+0x40>
 8023798:	687b      	ldr	r3, [r7, #4]
 802379a:	4a2e      	ldr	r2, [pc, #184]	; (8023854 <TIM_Base_SetConfig+0xec>)
 802379c:	4293      	cmp	r3, r2
 802379e:	d003      	beq.n	80237a8 <TIM_Base_SetConfig+0x40>
 80237a0:	687b      	ldr	r3, [r7, #4]
 80237a2:	4a2d      	ldr	r2, [pc, #180]	; (8023858 <TIM_Base_SetConfig+0xf0>)
 80237a4:	4293      	cmp	r3, r2
 80237a6:	d108      	bne.n	80237ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80237a8:	68fb      	ldr	r3, [r7, #12]
 80237aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80237ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80237b0:	683b      	ldr	r3, [r7, #0]
 80237b2:	685b      	ldr	r3, [r3, #4]
 80237b4:	68fa      	ldr	r2, [r7, #12]
 80237b6:	4313      	orrs	r3, r2
 80237b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80237ba:	687b      	ldr	r3, [r7, #4]
 80237bc:	4a22      	ldr	r2, [pc, #136]	; (8023848 <TIM_Base_SetConfig+0xe0>)
 80237be:	4293      	cmp	r3, r2
 80237c0:	d013      	beq.n	80237ea <TIM_Base_SetConfig+0x82>
 80237c2:	687b      	ldr	r3, [r7, #4]
 80237c4:	4a21      	ldr	r2, [pc, #132]	; (802384c <TIM_Base_SetConfig+0xe4>)
 80237c6:	4293      	cmp	r3, r2
 80237c8:	d00f      	beq.n	80237ea <TIM_Base_SetConfig+0x82>
 80237ca:	687b      	ldr	r3, [r7, #4]
 80237cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80237d0:	d00b      	beq.n	80237ea <TIM_Base_SetConfig+0x82>
 80237d2:	687b      	ldr	r3, [r7, #4]
 80237d4:	4a1e      	ldr	r2, [pc, #120]	; (8023850 <TIM_Base_SetConfig+0xe8>)
 80237d6:	4293      	cmp	r3, r2
 80237d8:	d007      	beq.n	80237ea <TIM_Base_SetConfig+0x82>
 80237da:	687b      	ldr	r3, [r7, #4]
 80237dc:	4a1d      	ldr	r2, [pc, #116]	; (8023854 <TIM_Base_SetConfig+0xec>)
 80237de:	4293      	cmp	r3, r2
 80237e0:	d003      	beq.n	80237ea <TIM_Base_SetConfig+0x82>
 80237e2:	687b      	ldr	r3, [r7, #4]
 80237e4:	4a1c      	ldr	r2, [pc, #112]	; (8023858 <TIM_Base_SetConfig+0xf0>)
 80237e6:	4293      	cmp	r3, r2
 80237e8:	d108      	bne.n	80237fc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80237ea:	68fb      	ldr	r3, [r7, #12]
 80237ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80237f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80237f2:	683b      	ldr	r3, [r7, #0]
 80237f4:	68db      	ldr	r3, [r3, #12]
 80237f6:	68fa      	ldr	r2, [r7, #12]
 80237f8:	4313      	orrs	r3, r2
 80237fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80237fc:	68fb      	ldr	r3, [r7, #12]
 80237fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8023802:	683b      	ldr	r3, [r7, #0]
 8023804:	695b      	ldr	r3, [r3, #20]
 8023806:	4313      	orrs	r3, r2
 8023808:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 802380a:	687b      	ldr	r3, [r7, #4]
 802380c:	68fa      	ldr	r2, [r7, #12]
 802380e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8023810:	683b      	ldr	r3, [r7, #0]
 8023812:	689a      	ldr	r2, [r3, #8]
 8023814:	687b      	ldr	r3, [r7, #4]
 8023816:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8023818:	683b      	ldr	r3, [r7, #0]
 802381a:	681a      	ldr	r2, [r3, #0]
 802381c:	687b      	ldr	r3, [r7, #4]
 802381e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8023820:	687b      	ldr	r3, [r7, #4]
 8023822:	4a09      	ldr	r2, [pc, #36]	; (8023848 <TIM_Base_SetConfig+0xe0>)
 8023824:	4293      	cmp	r3, r2
 8023826:	d003      	beq.n	8023830 <TIM_Base_SetConfig+0xc8>
 8023828:	687b      	ldr	r3, [r7, #4]
 802382a:	4a08      	ldr	r2, [pc, #32]	; (802384c <TIM_Base_SetConfig+0xe4>)
 802382c:	4293      	cmp	r3, r2
 802382e:	d103      	bne.n	8023838 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8023830:	683b      	ldr	r3, [r7, #0]
 8023832:	691a      	ldr	r2, [r3, #16]
 8023834:	687b      	ldr	r3, [r7, #4]
 8023836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8023838:	687b      	ldr	r3, [r7, #4]
 802383a:	2201      	movs	r2, #1
 802383c:	615a      	str	r2, [r3, #20]
}
 802383e:	bf00      	nop
 8023840:	3714      	adds	r7, #20
 8023842:	46bd      	mov	sp, r7
 8023844:	bc80      	pop	{r7}
 8023846:	4770      	bx	lr
 8023848:	40012c00 	.word	0x40012c00
 802384c:	40013400 	.word	0x40013400
 8023850:	40000400 	.word	0x40000400
 8023854:	40000800 	.word	0x40000800
 8023858:	40000c00 	.word	0x40000c00

0802385c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 802385c:	b480      	push	{r7}
 802385e:	b083      	sub	sp, #12
 8023860:	af00      	add	r7, sp, #0
 8023862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8023864:	bf00      	nop
 8023866:	370c      	adds	r7, #12
 8023868:	46bd      	mov	sp, r7
 802386a:	bc80      	pop	{r7}
 802386c:	4770      	bx	lr

0802386e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 802386e:	b480      	push	{r7}
 8023870:	b083      	sub	sp, #12
 8023872:	af00      	add	r7, sp, #0
 8023874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8023876:	bf00      	nop
 8023878:	370c      	adds	r7, #12
 802387a:	46bd      	mov	sp, r7
 802387c:	bc80      	pop	{r7}
 802387e:	4770      	bx	lr

08023880 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8023880:	b580      	push	{r7, lr}
 8023882:	b082      	sub	sp, #8
 8023884:	af00      	add	r7, sp, #0
 8023886:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8023888:	687b      	ldr	r3, [r7, #4]
 802388a:	2b00      	cmp	r3, #0
 802388c:	d101      	bne.n	8023892 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 802388e:	2301      	movs	r3, #1
 8023890:	e03f      	b.n	8023912 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8023892:	687b      	ldr	r3, [r7, #4]
 8023894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8023898:	b2db      	uxtb	r3, r3
 802389a:	2b00      	cmp	r3, #0
 802389c:	d106      	bne.n	80238ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 802389e:	687b      	ldr	r3, [r7, #4]
 80238a0:	2200      	movs	r2, #0
 80238a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80238a6:	6878      	ldr	r0, [r7, #4]
 80238a8:	f7fd fb8c 	bl	8020fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80238ac:	687b      	ldr	r3, [r7, #4]
 80238ae:	2224      	movs	r2, #36	; 0x24
 80238b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80238b4:	687b      	ldr	r3, [r7, #4]
 80238b6:	681b      	ldr	r3, [r3, #0]
 80238b8:	68da      	ldr	r2, [r3, #12]
 80238ba:	687b      	ldr	r3, [r7, #4]
 80238bc:	681b      	ldr	r3, [r3, #0]
 80238be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80238c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80238c4:	6878      	ldr	r0, [r7, #4]
 80238c6:	f000 fcc1 	bl	802424c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80238ca:	687b      	ldr	r3, [r7, #4]
 80238cc:	681b      	ldr	r3, [r3, #0]
 80238ce:	691a      	ldr	r2, [r3, #16]
 80238d0:	687b      	ldr	r3, [r7, #4]
 80238d2:	681b      	ldr	r3, [r3, #0]
 80238d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80238d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80238da:	687b      	ldr	r3, [r7, #4]
 80238dc:	681b      	ldr	r3, [r3, #0]
 80238de:	695a      	ldr	r2, [r3, #20]
 80238e0:	687b      	ldr	r3, [r7, #4]
 80238e2:	681b      	ldr	r3, [r3, #0]
 80238e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80238e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80238ea:	687b      	ldr	r3, [r7, #4]
 80238ec:	681b      	ldr	r3, [r3, #0]
 80238ee:	68da      	ldr	r2, [r3, #12]
 80238f0:	687b      	ldr	r3, [r7, #4]
 80238f2:	681b      	ldr	r3, [r3, #0]
 80238f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80238f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80238fa:	687b      	ldr	r3, [r7, #4]
 80238fc:	2200      	movs	r2, #0
 80238fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8023900:	687b      	ldr	r3, [r7, #4]
 8023902:	2220      	movs	r2, #32
 8023904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8023908:	687b      	ldr	r3, [r7, #4]
 802390a:	2220      	movs	r2, #32
 802390c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8023910:	2300      	movs	r3, #0
}
 8023912:	4618      	mov	r0, r3
 8023914:	3708      	adds	r7, #8
 8023916:	46bd      	mov	sp, r7
 8023918:	bd80      	pop	{r7, pc}

0802391a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802391a:	b580      	push	{r7, lr}
 802391c:	b08a      	sub	sp, #40	; 0x28
 802391e:	af02      	add	r7, sp, #8
 8023920:	60f8      	str	r0, [r7, #12]
 8023922:	60b9      	str	r1, [r7, #8]
 8023924:	603b      	str	r3, [r7, #0]
 8023926:	4613      	mov	r3, r2
 8023928:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 802392a:	2300      	movs	r3, #0
 802392c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 802392e:	68fb      	ldr	r3, [r7, #12]
 8023930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8023934:	b2db      	uxtb	r3, r3
 8023936:	2b20      	cmp	r3, #32
 8023938:	d17c      	bne.n	8023a34 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 802393a:	68bb      	ldr	r3, [r7, #8]
 802393c:	2b00      	cmp	r3, #0
 802393e:	d002      	beq.n	8023946 <HAL_UART_Transmit+0x2c>
 8023940:	88fb      	ldrh	r3, [r7, #6]
 8023942:	2b00      	cmp	r3, #0
 8023944:	d101      	bne.n	802394a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8023946:	2301      	movs	r3, #1
 8023948:	e075      	b.n	8023a36 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 802394a:	68fb      	ldr	r3, [r7, #12]
 802394c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8023950:	2b01      	cmp	r3, #1
 8023952:	d101      	bne.n	8023958 <HAL_UART_Transmit+0x3e>
 8023954:	2302      	movs	r3, #2
 8023956:	e06e      	b.n	8023a36 <HAL_UART_Transmit+0x11c>
 8023958:	68fb      	ldr	r3, [r7, #12]
 802395a:	2201      	movs	r2, #1
 802395c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023960:	68fb      	ldr	r3, [r7, #12]
 8023962:	2200      	movs	r2, #0
 8023964:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8023966:	68fb      	ldr	r3, [r7, #12]
 8023968:	2221      	movs	r2, #33	; 0x21
 802396a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 802396e:	f7fd fcb7 	bl	80212e0 <HAL_GetTick>
 8023972:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8023974:	68fb      	ldr	r3, [r7, #12]
 8023976:	88fa      	ldrh	r2, [r7, #6]
 8023978:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 802397a:	68fb      	ldr	r3, [r7, #12]
 802397c:	88fa      	ldrh	r2, [r7, #6]
 802397e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023980:	68fb      	ldr	r3, [r7, #12]
 8023982:	689b      	ldr	r3, [r3, #8]
 8023984:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8023988:	d108      	bne.n	802399c <HAL_UART_Transmit+0x82>
 802398a:	68fb      	ldr	r3, [r7, #12]
 802398c:	691b      	ldr	r3, [r3, #16]
 802398e:	2b00      	cmp	r3, #0
 8023990:	d104      	bne.n	802399c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8023992:	2300      	movs	r3, #0
 8023994:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8023996:	68bb      	ldr	r3, [r7, #8]
 8023998:	61bb      	str	r3, [r7, #24]
 802399a:	e003      	b.n	80239a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 802399c:	68bb      	ldr	r3, [r7, #8]
 802399e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80239a0:	2300      	movs	r3, #0
 80239a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80239a4:	68fb      	ldr	r3, [r7, #12]
 80239a6:	2200      	movs	r2, #0
 80239a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80239ac:	e02a      	b.n	8023a04 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80239ae:	683b      	ldr	r3, [r7, #0]
 80239b0:	9300      	str	r3, [sp, #0]
 80239b2:	697b      	ldr	r3, [r7, #20]
 80239b4:	2200      	movs	r2, #0
 80239b6:	2180      	movs	r1, #128	; 0x80
 80239b8:	68f8      	ldr	r0, [r7, #12]
 80239ba:	f000 fa73 	bl	8023ea4 <UART_WaitOnFlagUntilTimeout>
 80239be:	4603      	mov	r3, r0
 80239c0:	2b00      	cmp	r3, #0
 80239c2:	d001      	beq.n	80239c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80239c4:	2303      	movs	r3, #3
 80239c6:	e036      	b.n	8023a36 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80239c8:	69fb      	ldr	r3, [r7, #28]
 80239ca:	2b00      	cmp	r3, #0
 80239cc:	d10b      	bne.n	80239e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80239ce:	69bb      	ldr	r3, [r7, #24]
 80239d0:	881b      	ldrh	r3, [r3, #0]
 80239d2:	461a      	mov	r2, r3
 80239d4:	68fb      	ldr	r3, [r7, #12]
 80239d6:	681b      	ldr	r3, [r3, #0]
 80239d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80239dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80239de:	69bb      	ldr	r3, [r7, #24]
 80239e0:	3302      	adds	r3, #2
 80239e2:	61bb      	str	r3, [r7, #24]
 80239e4:	e007      	b.n	80239f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80239e6:	69fb      	ldr	r3, [r7, #28]
 80239e8:	781a      	ldrb	r2, [r3, #0]
 80239ea:	68fb      	ldr	r3, [r7, #12]
 80239ec:	681b      	ldr	r3, [r3, #0]
 80239ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80239f0:	69fb      	ldr	r3, [r7, #28]
 80239f2:	3301      	adds	r3, #1
 80239f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80239f6:	68fb      	ldr	r3, [r7, #12]
 80239f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80239fa:	b29b      	uxth	r3, r3
 80239fc:	3b01      	subs	r3, #1
 80239fe:	b29a      	uxth	r2, r3
 8023a00:	68fb      	ldr	r3, [r7, #12]
 8023a02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8023a04:	68fb      	ldr	r3, [r7, #12]
 8023a06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8023a08:	b29b      	uxth	r3, r3
 8023a0a:	2b00      	cmp	r3, #0
 8023a0c:	d1cf      	bne.n	80239ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8023a0e:	683b      	ldr	r3, [r7, #0]
 8023a10:	9300      	str	r3, [sp, #0]
 8023a12:	697b      	ldr	r3, [r7, #20]
 8023a14:	2200      	movs	r2, #0
 8023a16:	2140      	movs	r1, #64	; 0x40
 8023a18:	68f8      	ldr	r0, [r7, #12]
 8023a1a:	f000 fa43 	bl	8023ea4 <UART_WaitOnFlagUntilTimeout>
 8023a1e:	4603      	mov	r3, r0
 8023a20:	2b00      	cmp	r3, #0
 8023a22:	d001      	beq.n	8023a28 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8023a24:	2303      	movs	r3, #3
 8023a26:	e006      	b.n	8023a36 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8023a28:	68fb      	ldr	r3, [r7, #12]
 8023a2a:	2220      	movs	r2, #32
 8023a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8023a30:	2300      	movs	r3, #0
 8023a32:	e000      	b.n	8023a36 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8023a34:	2302      	movs	r3, #2
  }
}
 8023a36:	4618      	mov	r0, r3
 8023a38:	3720      	adds	r7, #32
 8023a3a:	46bd      	mov	sp, r7
 8023a3c:	bd80      	pop	{r7, pc}

08023a3e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8023a3e:	b480      	push	{r7}
 8023a40:	b085      	sub	sp, #20
 8023a42:	af00      	add	r7, sp, #0
 8023a44:	60f8      	str	r0, [r7, #12]
 8023a46:	60b9      	str	r1, [r7, #8]
 8023a48:	4613      	mov	r3, r2
 8023a4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8023a4c:	68fb      	ldr	r3, [r7, #12]
 8023a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8023a52:	b2db      	uxtb	r3, r3
 8023a54:	2b20      	cmp	r3, #32
 8023a56:	d130      	bne.n	8023aba <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8023a58:	68bb      	ldr	r3, [r7, #8]
 8023a5a:	2b00      	cmp	r3, #0
 8023a5c:	d002      	beq.n	8023a64 <HAL_UART_Transmit_IT+0x26>
 8023a5e:	88fb      	ldrh	r3, [r7, #6]
 8023a60:	2b00      	cmp	r3, #0
 8023a62:	d101      	bne.n	8023a68 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8023a64:	2301      	movs	r3, #1
 8023a66:	e029      	b.n	8023abc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8023a68:	68fb      	ldr	r3, [r7, #12]
 8023a6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8023a6e:	2b01      	cmp	r3, #1
 8023a70:	d101      	bne.n	8023a76 <HAL_UART_Transmit_IT+0x38>
 8023a72:	2302      	movs	r3, #2
 8023a74:	e022      	b.n	8023abc <HAL_UART_Transmit_IT+0x7e>
 8023a76:	68fb      	ldr	r3, [r7, #12]
 8023a78:	2201      	movs	r2, #1
 8023a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8023a7e:	68fb      	ldr	r3, [r7, #12]
 8023a80:	68ba      	ldr	r2, [r7, #8]
 8023a82:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8023a84:	68fb      	ldr	r3, [r7, #12]
 8023a86:	88fa      	ldrh	r2, [r7, #6]
 8023a88:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8023a8a:	68fb      	ldr	r3, [r7, #12]
 8023a8c:	88fa      	ldrh	r2, [r7, #6]
 8023a8e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023a90:	68fb      	ldr	r3, [r7, #12]
 8023a92:	2200      	movs	r2, #0
 8023a94:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8023a96:	68fb      	ldr	r3, [r7, #12]
 8023a98:	2221      	movs	r2, #33	; 0x21
 8023a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8023a9e:	68fb      	ldr	r3, [r7, #12]
 8023aa0:	2200      	movs	r2, #0
 8023aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8023aa6:	68fb      	ldr	r3, [r7, #12]
 8023aa8:	681b      	ldr	r3, [r3, #0]
 8023aaa:	68da      	ldr	r2, [r3, #12]
 8023aac:	68fb      	ldr	r3, [r7, #12]
 8023aae:	681b      	ldr	r3, [r3, #0]
 8023ab0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8023ab4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8023ab6:	2300      	movs	r3, #0
 8023ab8:	e000      	b.n	8023abc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8023aba:	2302      	movs	r3, #2
  }
}
 8023abc:	4618      	mov	r0, r3
 8023abe:	3714      	adds	r7, #20
 8023ac0:	46bd      	mov	sp, r7
 8023ac2:	bc80      	pop	{r7}
 8023ac4:	4770      	bx	lr

08023ac6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8023ac6:	b580      	push	{r7, lr}
 8023ac8:	b084      	sub	sp, #16
 8023aca:	af00      	add	r7, sp, #0
 8023acc:	60f8      	str	r0, [r7, #12]
 8023ace:	60b9      	str	r1, [r7, #8]
 8023ad0:	4613      	mov	r3, r2
 8023ad2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8023ad4:	68fb      	ldr	r3, [r7, #12]
 8023ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8023ada:	b2db      	uxtb	r3, r3
 8023adc:	2b20      	cmp	r3, #32
 8023ade:	d11d      	bne.n	8023b1c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8023ae0:	68bb      	ldr	r3, [r7, #8]
 8023ae2:	2b00      	cmp	r3, #0
 8023ae4:	d002      	beq.n	8023aec <HAL_UART_Receive_IT+0x26>
 8023ae6:	88fb      	ldrh	r3, [r7, #6]
 8023ae8:	2b00      	cmp	r3, #0
 8023aea:	d101      	bne.n	8023af0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8023aec:	2301      	movs	r3, #1
 8023aee:	e016      	b.n	8023b1e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8023af0:	68fb      	ldr	r3, [r7, #12]
 8023af2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8023af6:	2b01      	cmp	r3, #1
 8023af8:	d101      	bne.n	8023afe <HAL_UART_Receive_IT+0x38>
 8023afa:	2302      	movs	r3, #2
 8023afc:	e00f      	b.n	8023b1e <HAL_UART_Receive_IT+0x58>
 8023afe:	68fb      	ldr	r3, [r7, #12]
 8023b00:	2201      	movs	r2, #1
 8023b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023b06:	68fb      	ldr	r3, [r7, #12]
 8023b08:	2200      	movs	r2, #0
 8023b0a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8023b0c:	88fb      	ldrh	r3, [r7, #6]
 8023b0e:	461a      	mov	r2, r3
 8023b10:	68b9      	ldr	r1, [r7, #8]
 8023b12:	68f8      	ldr	r0, [r7, #12]
 8023b14:	f000 fa10 	bl	8023f38 <UART_Start_Receive_IT>
 8023b18:	4603      	mov	r3, r0
 8023b1a:	e000      	b.n	8023b1e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8023b1c:	2302      	movs	r3, #2
  }
}
 8023b1e:	4618      	mov	r0, r3
 8023b20:	3710      	adds	r7, #16
 8023b22:	46bd      	mov	sp, r7
 8023b24:	bd80      	pop	{r7, pc}
	...

08023b28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8023b28:	b580      	push	{r7, lr}
 8023b2a:	b08a      	sub	sp, #40	; 0x28
 8023b2c:	af00      	add	r7, sp, #0
 8023b2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8023b30:	687b      	ldr	r3, [r7, #4]
 8023b32:	681b      	ldr	r3, [r3, #0]
 8023b34:	681b      	ldr	r3, [r3, #0]
 8023b36:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8023b38:	687b      	ldr	r3, [r7, #4]
 8023b3a:	681b      	ldr	r3, [r3, #0]
 8023b3c:	68db      	ldr	r3, [r3, #12]
 8023b3e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8023b40:	687b      	ldr	r3, [r7, #4]
 8023b42:	681b      	ldr	r3, [r3, #0]
 8023b44:	695b      	ldr	r3, [r3, #20]
 8023b46:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8023b48:	2300      	movs	r3, #0
 8023b4a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8023b4c:	2300      	movs	r3, #0
 8023b4e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8023b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023b52:	f003 030f 	and.w	r3, r3, #15
 8023b56:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8023b58:	69bb      	ldr	r3, [r7, #24]
 8023b5a:	2b00      	cmp	r3, #0
 8023b5c:	d10d      	bne.n	8023b7a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8023b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023b60:	f003 0320 	and.w	r3, r3, #32
 8023b64:	2b00      	cmp	r3, #0
 8023b66:	d008      	beq.n	8023b7a <HAL_UART_IRQHandler+0x52>
 8023b68:	6a3b      	ldr	r3, [r7, #32]
 8023b6a:	f003 0320 	and.w	r3, r3, #32
 8023b6e:	2b00      	cmp	r3, #0
 8023b70:	d003      	beq.n	8023b7a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8023b72:	6878      	ldr	r0, [r7, #4]
 8023b74:	f000 fac0 	bl	80240f8 <UART_Receive_IT>
      return;
 8023b78:	e17b      	b.n	8023e72 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8023b7a:	69bb      	ldr	r3, [r7, #24]
 8023b7c:	2b00      	cmp	r3, #0
 8023b7e:	f000 80b1 	beq.w	8023ce4 <HAL_UART_IRQHandler+0x1bc>
 8023b82:	69fb      	ldr	r3, [r7, #28]
 8023b84:	f003 0301 	and.w	r3, r3, #1
 8023b88:	2b00      	cmp	r3, #0
 8023b8a:	d105      	bne.n	8023b98 <HAL_UART_IRQHandler+0x70>
 8023b8c:	6a3b      	ldr	r3, [r7, #32]
 8023b8e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8023b92:	2b00      	cmp	r3, #0
 8023b94:	f000 80a6 	beq.w	8023ce4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8023b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023b9a:	f003 0301 	and.w	r3, r3, #1
 8023b9e:	2b00      	cmp	r3, #0
 8023ba0:	d00a      	beq.n	8023bb8 <HAL_UART_IRQHandler+0x90>
 8023ba2:	6a3b      	ldr	r3, [r7, #32]
 8023ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023ba8:	2b00      	cmp	r3, #0
 8023baa:	d005      	beq.n	8023bb8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8023bac:	687b      	ldr	r3, [r7, #4]
 8023bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023bb0:	f043 0201 	orr.w	r2, r3, #1
 8023bb4:	687b      	ldr	r3, [r7, #4]
 8023bb6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8023bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023bba:	f003 0304 	and.w	r3, r3, #4
 8023bbe:	2b00      	cmp	r3, #0
 8023bc0:	d00a      	beq.n	8023bd8 <HAL_UART_IRQHandler+0xb0>
 8023bc2:	69fb      	ldr	r3, [r7, #28]
 8023bc4:	f003 0301 	and.w	r3, r3, #1
 8023bc8:	2b00      	cmp	r3, #0
 8023bca:	d005      	beq.n	8023bd8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8023bcc:	687b      	ldr	r3, [r7, #4]
 8023bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023bd0:	f043 0202 	orr.w	r2, r3, #2
 8023bd4:	687b      	ldr	r3, [r7, #4]
 8023bd6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8023bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023bda:	f003 0302 	and.w	r3, r3, #2
 8023bde:	2b00      	cmp	r3, #0
 8023be0:	d00a      	beq.n	8023bf8 <HAL_UART_IRQHandler+0xd0>
 8023be2:	69fb      	ldr	r3, [r7, #28]
 8023be4:	f003 0301 	and.w	r3, r3, #1
 8023be8:	2b00      	cmp	r3, #0
 8023bea:	d005      	beq.n	8023bf8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8023bec:	687b      	ldr	r3, [r7, #4]
 8023bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023bf0:	f043 0204 	orr.w	r2, r3, #4
 8023bf4:	687b      	ldr	r3, [r7, #4]
 8023bf6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8023bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023bfa:	f003 0308 	and.w	r3, r3, #8
 8023bfe:	2b00      	cmp	r3, #0
 8023c00:	d00f      	beq.n	8023c22 <HAL_UART_IRQHandler+0xfa>
 8023c02:	6a3b      	ldr	r3, [r7, #32]
 8023c04:	f003 0320 	and.w	r3, r3, #32
 8023c08:	2b00      	cmp	r3, #0
 8023c0a:	d104      	bne.n	8023c16 <HAL_UART_IRQHandler+0xee>
 8023c0c:	69fb      	ldr	r3, [r7, #28]
 8023c0e:	f003 0301 	and.w	r3, r3, #1
 8023c12:	2b00      	cmp	r3, #0
 8023c14:	d005      	beq.n	8023c22 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8023c16:	687b      	ldr	r3, [r7, #4]
 8023c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023c1a:	f043 0208 	orr.w	r2, r3, #8
 8023c1e:	687b      	ldr	r3, [r7, #4]
 8023c20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8023c22:	687b      	ldr	r3, [r7, #4]
 8023c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023c26:	2b00      	cmp	r3, #0
 8023c28:	f000 811e 	beq.w	8023e68 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8023c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023c2e:	f003 0320 	and.w	r3, r3, #32
 8023c32:	2b00      	cmp	r3, #0
 8023c34:	d007      	beq.n	8023c46 <HAL_UART_IRQHandler+0x11e>
 8023c36:	6a3b      	ldr	r3, [r7, #32]
 8023c38:	f003 0320 	and.w	r3, r3, #32
 8023c3c:	2b00      	cmp	r3, #0
 8023c3e:	d002      	beq.n	8023c46 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8023c40:	6878      	ldr	r0, [r7, #4]
 8023c42:	f000 fa59 	bl	80240f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8023c46:	687b      	ldr	r3, [r7, #4]
 8023c48:	681b      	ldr	r3, [r3, #0]
 8023c4a:	695b      	ldr	r3, [r3, #20]
 8023c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8023c50:	2b00      	cmp	r3, #0
 8023c52:	bf14      	ite	ne
 8023c54:	2301      	movne	r3, #1
 8023c56:	2300      	moveq	r3, #0
 8023c58:	b2db      	uxtb	r3, r3
 8023c5a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8023c5c:	687b      	ldr	r3, [r7, #4]
 8023c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023c60:	f003 0308 	and.w	r3, r3, #8
 8023c64:	2b00      	cmp	r3, #0
 8023c66:	d102      	bne.n	8023c6e <HAL_UART_IRQHandler+0x146>
 8023c68:	697b      	ldr	r3, [r7, #20]
 8023c6a:	2b00      	cmp	r3, #0
 8023c6c:	d031      	beq.n	8023cd2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8023c6e:	6878      	ldr	r0, [r7, #4]
 8023c70:	f000 f99b 	bl	8023faa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023c74:	687b      	ldr	r3, [r7, #4]
 8023c76:	681b      	ldr	r3, [r3, #0]
 8023c78:	695b      	ldr	r3, [r3, #20]
 8023c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8023c7e:	2b00      	cmp	r3, #0
 8023c80:	d023      	beq.n	8023cca <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8023c82:	687b      	ldr	r3, [r7, #4]
 8023c84:	681b      	ldr	r3, [r3, #0]
 8023c86:	695a      	ldr	r2, [r3, #20]
 8023c88:	687b      	ldr	r3, [r7, #4]
 8023c8a:	681b      	ldr	r3, [r3, #0]
 8023c8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8023c90:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8023c92:	687b      	ldr	r3, [r7, #4]
 8023c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023c96:	2b00      	cmp	r3, #0
 8023c98:	d013      	beq.n	8023cc2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8023c9a:	687b      	ldr	r3, [r7, #4]
 8023c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023c9e:	4a76      	ldr	r2, [pc, #472]	; (8023e78 <HAL_UART_IRQHandler+0x350>)
 8023ca0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8023ca2:	687b      	ldr	r3, [r7, #4]
 8023ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023ca6:	4618      	mov	r0, r3
 8023ca8:	f7fd fc90 	bl	80215cc <HAL_DMA_Abort_IT>
 8023cac:	4603      	mov	r3, r0
 8023cae:	2b00      	cmp	r3, #0
 8023cb0:	d016      	beq.n	8023ce0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8023cb2:	687b      	ldr	r3, [r7, #4]
 8023cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023cb8:	687a      	ldr	r2, [r7, #4]
 8023cba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8023cbc:	4610      	mov	r0, r2
 8023cbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023cc0:	e00e      	b.n	8023ce0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8023cc2:	6878      	ldr	r0, [r7, #4]
 8023cc4:	f000 f8da 	bl	8023e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023cc8:	e00a      	b.n	8023ce0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8023cca:	6878      	ldr	r0, [r7, #4]
 8023ccc:	f000 f8d6 	bl	8023e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023cd0:	e006      	b.n	8023ce0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8023cd2:	6878      	ldr	r0, [r7, #4]
 8023cd4:	f000 f8d2 	bl	8023e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023cd8:	687b      	ldr	r3, [r7, #4]
 8023cda:	2200      	movs	r2, #0
 8023cdc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8023cde:	e0c3      	b.n	8023e68 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023ce0:	bf00      	nop
    return;
 8023ce2:	e0c1      	b.n	8023e68 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8023ce4:	687b      	ldr	r3, [r7, #4]
 8023ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023ce8:	2b01      	cmp	r3, #1
 8023cea:	f040 80a1 	bne.w	8023e30 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8023cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023cf0:	f003 0310 	and.w	r3, r3, #16
 8023cf4:	2b00      	cmp	r3, #0
 8023cf6:	f000 809b 	beq.w	8023e30 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8023cfa:	6a3b      	ldr	r3, [r7, #32]
 8023cfc:	f003 0310 	and.w	r3, r3, #16
 8023d00:	2b00      	cmp	r3, #0
 8023d02:	f000 8095 	beq.w	8023e30 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8023d06:	2300      	movs	r3, #0
 8023d08:	60fb      	str	r3, [r7, #12]
 8023d0a:	687b      	ldr	r3, [r7, #4]
 8023d0c:	681b      	ldr	r3, [r3, #0]
 8023d0e:	681b      	ldr	r3, [r3, #0]
 8023d10:	60fb      	str	r3, [r7, #12]
 8023d12:	687b      	ldr	r3, [r7, #4]
 8023d14:	681b      	ldr	r3, [r3, #0]
 8023d16:	685b      	ldr	r3, [r3, #4]
 8023d18:	60fb      	str	r3, [r7, #12]
 8023d1a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023d1c:	687b      	ldr	r3, [r7, #4]
 8023d1e:	681b      	ldr	r3, [r3, #0]
 8023d20:	695b      	ldr	r3, [r3, #20]
 8023d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8023d26:	2b00      	cmp	r3, #0
 8023d28:	d04e      	beq.n	8023dc8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8023d2a:	687b      	ldr	r3, [r7, #4]
 8023d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023d2e:	681b      	ldr	r3, [r3, #0]
 8023d30:	685b      	ldr	r3, [r3, #4]
 8023d32:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8023d34:	8a3b      	ldrh	r3, [r7, #16]
 8023d36:	2b00      	cmp	r3, #0
 8023d38:	f000 8098 	beq.w	8023e6c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8023d3c:	687b      	ldr	r3, [r7, #4]
 8023d3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8023d40:	8a3a      	ldrh	r2, [r7, #16]
 8023d42:	429a      	cmp	r2, r3
 8023d44:	f080 8092 	bcs.w	8023e6c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8023d48:	687b      	ldr	r3, [r7, #4]
 8023d4a:	8a3a      	ldrh	r2, [r7, #16]
 8023d4c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8023d4e:	687b      	ldr	r3, [r7, #4]
 8023d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023d52:	699b      	ldr	r3, [r3, #24]
 8023d54:	2b20      	cmp	r3, #32
 8023d56:	d02b      	beq.n	8023db0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8023d58:	687b      	ldr	r3, [r7, #4]
 8023d5a:	681b      	ldr	r3, [r3, #0]
 8023d5c:	68da      	ldr	r2, [r3, #12]
 8023d5e:	687b      	ldr	r3, [r7, #4]
 8023d60:	681b      	ldr	r3, [r3, #0]
 8023d62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8023d66:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8023d68:	687b      	ldr	r3, [r7, #4]
 8023d6a:	681b      	ldr	r3, [r3, #0]
 8023d6c:	695a      	ldr	r2, [r3, #20]
 8023d6e:	687b      	ldr	r3, [r7, #4]
 8023d70:	681b      	ldr	r3, [r3, #0]
 8023d72:	f022 0201 	bic.w	r2, r2, #1
 8023d76:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8023d78:	687b      	ldr	r3, [r7, #4]
 8023d7a:	681b      	ldr	r3, [r3, #0]
 8023d7c:	695a      	ldr	r2, [r3, #20]
 8023d7e:	687b      	ldr	r3, [r7, #4]
 8023d80:	681b      	ldr	r3, [r3, #0]
 8023d82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8023d86:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8023d88:	687b      	ldr	r3, [r7, #4]
 8023d8a:	2220      	movs	r2, #32
 8023d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023d90:	687b      	ldr	r3, [r7, #4]
 8023d92:	2200      	movs	r2, #0
 8023d94:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8023d96:	687b      	ldr	r3, [r7, #4]
 8023d98:	681b      	ldr	r3, [r3, #0]
 8023d9a:	68da      	ldr	r2, [r3, #12]
 8023d9c:	687b      	ldr	r3, [r7, #4]
 8023d9e:	681b      	ldr	r3, [r3, #0]
 8023da0:	f022 0210 	bic.w	r2, r2, #16
 8023da4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8023da6:	687b      	ldr	r3, [r7, #4]
 8023da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023daa:	4618      	mov	r0, r3
 8023dac:	f7fd fbd3 	bl	8021556 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8023db0:	687b      	ldr	r3, [r7, #4]
 8023db2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8023db4:	687b      	ldr	r3, [r7, #4]
 8023db6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8023db8:	b29b      	uxth	r3, r3
 8023dba:	1ad3      	subs	r3, r2, r3
 8023dbc:	b29b      	uxth	r3, r3
 8023dbe:	4619      	mov	r1, r3
 8023dc0:	6878      	ldr	r0, [r7, #4]
 8023dc2:	f000 f864 	bl	8023e8e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8023dc6:	e051      	b.n	8023e6c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8023dc8:	687b      	ldr	r3, [r7, #4]
 8023dca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8023dcc:	687b      	ldr	r3, [r7, #4]
 8023dce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8023dd0:	b29b      	uxth	r3, r3
 8023dd2:	1ad3      	subs	r3, r2, r3
 8023dd4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8023dd6:	687b      	ldr	r3, [r7, #4]
 8023dd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8023dda:	b29b      	uxth	r3, r3
 8023ddc:	2b00      	cmp	r3, #0
 8023dde:	d047      	beq.n	8023e70 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8023de0:	8a7b      	ldrh	r3, [r7, #18]
 8023de2:	2b00      	cmp	r3, #0
 8023de4:	d044      	beq.n	8023e70 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8023de6:	687b      	ldr	r3, [r7, #4]
 8023de8:	681b      	ldr	r3, [r3, #0]
 8023dea:	68da      	ldr	r2, [r3, #12]
 8023dec:	687b      	ldr	r3, [r7, #4]
 8023dee:	681b      	ldr	r3, [r3, #0]
 8023df0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8023df4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8023df6:	687b      	ldr	r3, [r7, #4]
 8023df8:	681b      	ldr	r3, [r3, #0]
 8023dfa:	695a      	ldr	r2, [r3, #20]
 8023dfc:	687b      	ldr	r3, [r7, #4]
 8023dfe:	681b      	ldr	r3, [r3, #0]
 8023e00:	f022 0201 	bic.w	r2, r2, #1
 8023e04:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8023e06:	687b      	ldr	r3, [r7, #4]
 8023e08:	2220      	movs	r2, #32
 8023e0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023e0e:	687b      	ldr	r3, [r7, #4]
 8023e10:	2200      	movs	r2, #0
 8023e12:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8023e14:	687b      	ldr	r3, [r7, #4]
 8023e16:	681b      	ldr	r3, [r3, #0]
 8023e18:	68da      	ldr	r2, [r3, #12]
 8023e1a:	687b      	ldr	r3, [r7, #4]
 8023e1c:	681b      	ldr	r3, [r3, #0]
 8023e1e:	f022 0210 	bic.w	r2, r2, #16
 8023e22:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8023e24:	8a7b      	ldrh	r3, [r7, #18]
 8023e26:	4619      	mov	r1, r3
 8023e28:	6878      	ldr	r0, [r7, #4]
 8023e2a:	f000 f830 	bl	8023e8e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8023e2e:	e01f      	b.n	8023e70 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8023e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023e36:	2b00      	cmp	r3, #0
 8023e38:	d008      	beq.n	8023e4c <HAL_UART_IRQHandler+0x324>
 8023e3a:	6a3b      	ldr	r3, [r7, #32]
 8023e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023e40:	2b00      	cmp	r3, #0
 8023e42:	d003      	beq.n	8023e4c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8023e44:	6878      	ldr	r0, [r7, #4]
 8023e46:	f000 f8f0 	bl	802402a <UART_Transmit_IT>
    return;
 8023e4a:	e012      	b.n	8023e72 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8023e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8023e52:	2b00      	cmp	r3, #0
 8023e54:	d00d      	beq.n	8023e72 <HAL_UART_IRQHandler+0x34a>
 8023e56:	6a3b      	ldr	r3, [r7, #32]
 8023e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8023e5c:	2b00      	cmp	r3, #0
 8023e5e:	d008      	beq.n	8023e72 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8023e60:	6878      	ldr	r0, [r7, #4]
 8023e62:	f000 f931 	bl	80240c8 <UART_EndTransmit_IT>
    return;
 8023e66:	e004      	b.n	8023e72 <HAL_UART_IRQHandler+0x34a>
    return;
 8023e68:	bf00      	nop
 8023e6a:	e002      	b.n	8023e72 <HAL_UART_IRQHandler+0x34a>
      return;
 8023e6c:	bf00      	nop
 8023e6e:	e000      	b.n	8023e72 <HAL_UART_IRQHandler+0x34a>
      return;
 8023e70:	bf00      	nop
  }
}
 8023e72:	3728      	adds	r7, #40	; 0x28
 8023e74:	46bd      	mov	sp, r7
 8023e76:	bd80      	pop	{r7, pc}
 8023e78:	08024003 	.word	0x08024003

08023e7c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8023e7c:	b480      	push	{r7}
 8023e7e:	b083      	sub	sp, #12
 8023e80:	af00      	add	r7, sp, #0
 8023e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8023e84:	bf00      	nop
 8023e86:	370c      	adds	r7, #12
 8023e88:	46bd      	mov	sp, r7
 8023e8a:	bc80      	pop	{r7}
 8023e8c:	4770      	bx	lr

08023e8e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8023e8e:	b480      	push	{r7}
 8023e90:	b083      	sub	sp, #12
 8023e92:	af00      	add	r7, sp, #0
 8023e94:	6078      	str	r0, [r7, #4]
 8023e96:	460b      	mov	r3, r1
 8023e98:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8023e9a:	bf00      	nop
 8023e9c:	370c      	adds	r7, #12
 8023e9e:	46bd      	mov	sp, r7
 8023ea0:	bc80      	pop	{r7}
 8023ea2:	4770      	bx	lr

08023ea4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8023ea4:	b580      	push	{r7, lr}
 8023ea6:	b084      	sub	sp, #16
 8023ea8:	af00      	add	r7, sp, #0
 8023eaa:	60f8      	str	r0, [r7, #12]
 8023eac:	60b9      	str	r1, [r7, #8]
 8023eae:	603b      	str	r3, [r7, #0]
 8023eb0:	4613      	mov	r3, r2
 8023eb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8023eb4:	e02c      	b.n	8023f10 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8023eb6:	69bb      	ldr	r3, [r7, #24]
 8023eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023ebc:	d028      	beq.n	8023f10 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8023ebe:	69bb      	ldr	r3, [r7, #24]
 8023ec0:	2b00      	cmp	r3, #0
 8023ec2:	d007      	beq.n	8023ed4 <UART_WaitOnFlagUntilTimeout+0x30>
 8023ec4:	f7fd fa0c 	bl	80212e0 <HAL_GetTick>
 8023ec8:	4602      	mov	r2, r0
 8023eca:	683b      	ldr	r3, [r7, #0]
 8023ecc:	1ad3      	subs	r3, r2, r3
 8023ece:	69ba      	ldr	r2, [r7, #24]
 8023ed0:	429a      	cmp	r2, r3
 8023ed2:	d21d      	bcs.n	8023f10 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8023ed4:	68fb      	ldr	r3, [r7, #12]
 8023ed6:	681b      	ldr	r3, [r3, #0]
 8023ed8:	68da      	ldr	r2, [r3, #12]
 8023eda:	68fb      	ldr	r3, [r7, #12]
 8023edc:	681b      	ldr	r3, [r3, #0]
 8023ede:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8023ee2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8023ee4:	68fb      	ldr	r3, [r7, #12]
 8023ee6:	681b      	ldr	r3, [r3, #0]
 8023ee8:	695a      	ldr	r2, [r3, #20]
 8023eea:	68fb      	ldr	r3, [r7, #12]
 8023eec:	681b      	ldr	r3, [r3, #0]
 8023eee:	f022 0201 	bic.w	r2, r2, #1
 8023ef2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8023ef4:	68fb      	ldr	r3, [r7, #12]
 8023ef6:	2220      	movs	r2, #32
 8023ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8023efc:	68fb      	ldr	r3, [r7, #12]
 8023efe:	2220      	movs	r2, #32
 8023f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8023f04:	68fb      	ldr	r3, [r7, #12]
 8023f06:	2200      	movs	r2, #0
 8023f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8023f0c:	2303      	movs	r3, #3
 8023f0e:	e00f      	b.n	8023f30 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8023f10:	68fb      	ldr	r3, [r7, #12]
 8023f12:	681b      	ldr	r3, [r3, #0]
 8023f14:	681a      	ldr	r2, [r3, #0]
 8023f16:	68bb      	ldr	r3, [r7, #8]
 8023f18:	4013      	ands	r3, r2
 8023f1a:	68ba      	ldr	r2, [r7, #8]
 8023f1c:	429a      	cmp	r2, r3
 8023f1e:	bf0c      	ite	eq
 8023f20:	2301      	moveq	r3, #1
 8023f22:	2300      	movne	r3, #0
 8023f24:	b2db      	uxtb	r3, r3
 8023f26:	461a      	mov	r2, r3
 8023f28:	79fb      	ldrb	r3, [r7, #7]
 8023f2a:	429a      	cmp	r2, r3
 8023f2c:	d0c3      	beq.n	8023eb6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8023f2e:	2300      	movs	r3, #0
}
 8023f30:	4618      	mov	r0, r3
 8023f32:	3710      	adds	r7, #16
 8023f34:	46bd      	mov	sp, r7
 8023f36:	bd80      	pop	{r7, pc}

08023f38 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8023f38:	b480      	push	{r7}
 8023f3a:	b085      	sub	sp, #20
 8023f3c:	af00      	add	r7, sp, #0
 8023f3e:	60f8      	str	r0, [r7, #12]
 8023f40:	60b9      	str	r1, [r7, #8]
 8023f42:	4613      	mov	r3, r2
 8023f44:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8023f46:	68fb      	ldr	r3, [r7, #12]
 8023f48:	68ba      	ldr	r2, [r7, #8]
 8023f4a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8023f4c:	68fb      	ldr	r3, [r7, #12]
 8023f4e:	88fa      	ldrh	r2, [r7, #6]
 8023f50:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8023f52:	68fb      	ldr	r3, [r7, #12]
 8023f54:	88fa      	ldrh	r2, [r7, #6]
 8023f56:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023f58:	68fb      	ldr	r3, [r7, #12]
 8023f5a:	2200      	movs	r2, #0
 8023f5c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8023f5e:	68fb      	ldr	r3, [r7, #12]
 8023f60:	2222      	movs	r2, #34	; 0x22
 8023f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8023f66:	68fb      	ldr	r3, [r7, #12]
 8023f68:	2200      	movs	r2, #0
 8023f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8023f6e:	68fb      	ldr	r3, [r7, #12]
 8023f70:	681b      	ldr	r3, [r3, #0]
 8023f72:	68da      	ldr	r2, [r3, #12]
 8023f74:	68fb      	ldr	r3, [r7, #12]
 8023f76:	681b      	ldr	r3, [r3, #0]
 8023f78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8023f7c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8023f7e:	68fb      	ldr	r3, [r7, #12]
 8023f80:	681b      	ldr	r3, [r3, #0]
 8023f82:	695a      	ldr	r2, [r3, #20]
 8023f84:	68fb      	ldr	r3, [r7, #12]
 8023f86:	681b      	ldr	r3, [r3, #0]
 8023f88:	f042 0201 	orr.w	r2, r2, #1
 8023f8c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8023f8e:	68fb      	ldr	r3, [r7, #12]
 8023f90:	681b      	ldr	r3, [r3, #0]
 8023f92:	68da      	ldr	r2, [r3, #12]
 8023f94:	68fb      	ldr	r3, [r7, #12]
 8023f96:	681b      	ldr	r3, [r3, #0]
 8023f98:	f042 0220 	orr.w	r2, r2, #32
 8023f9c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8023f9e:	2300      	movs	r3, #0
}
 8023fa0:	4618      	mov	r0, r3
 8023fa2:	3714      	adds	r7, #20
 8023fa4:	46bd      	mov	sp, r7
 8023fa6:	bc80      	pop	{r7}
 8023fa8:	4770      	bx	lr

08023faa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8023faa:	b480      	push	{r7}
 8023fac:	b083      	sub	sp, #12
 8023fae:	af00      	add	r7, sp, #0
 8023fb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8023fb2:	687b      	ldr	r3, [r7, #4]
 8023fb4:	681b      	ldr	r3, [r3, #0]
 8023fb6:	68da      	ldr	r2, [r3, #12]
 8023fb8:	687b      	ldr	r3, [r7, #4]
 8023fba:	681b      	ldr	r3, [r3, #0]
 8023fbc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8023fc0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8023fc2:	687b      	ldr	r3, [r7, #4]
 8023fc4:	681b      	ldr	r3, [r3, #0]
 8023fc6:	695a      	ldr	r2, [r3, #20]
 8023fc8:	687b      	ldr	r3, [r7, #4]
 8023fca:	681b      	ldr	r3, [r3, #0]
 8023fcc:	f022 0201 	bic.w	r2, r2, #1
 8023fd0:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8023fd2:	687b      	ldr	r3, [r7, #4]
 8023fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023fd6:	2b01      	cmp	r3, #1
 8023fd8:	d107      	bne.n	8023fea <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8023fda:	687b      	ldr	r3, [r7, #4]
 8023fdc:	681b      	ldr	r3, [r3, #0]
 8023fde:	68da      	ldr	r2, [r3, #12]
 8023fe0:	687b      	ldr	r3, [r7, #4]
 8023fe2:	681b      	ldr	r3, [r3, #0]
 8023fe4:	f022 0210 	bic.w	r2, r2, #16
 8023fe8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8023fea:	687b      	ldr	r3, [r7, #4]
 8023fec:	2220      	movs	r2, #32
 8023fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023ff2:	687b      	ldr	r3, [r7, #4]
 8023ff4:	2200      	movs	r2, #0
 8023ff6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8023ff8:	bf00      	nop
 8023ffa:	370c      	adds	r7, #12
 8023ffc:	46bd      	mov	sp, r7
 8023ffe:	bc80      	pop	{r7}
 8024000:	4770      	bx	lr

08024002 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8024002:	b580      	push	{r7, lr}
 8024004:	b084      	sub	sp, #16
 8024006:	af00      	add	r7, sp, #0
 8024008:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802400a:	687b      	ldr	r3, [r7, #4]
 802400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802400e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8024010:	68fb      	ldr	r3, [r7, #12]
 8024012:	2200      	movs	r2, #0
 8024014:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8024016:	68fb      	ldr	r3, [r7, #12]
 8024018:	2200      	movs	r2, #0
 802401a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802401c:	68f8      	ldr	r0, [r7, #12]
 802401e:	f7ff ff2d 	bl	8023e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8024022:	bf00      	nop
 8024024:	3710      	adds	r7, #16
 8024026:	46bd      	mov	sp, r7
 8024028:	bd80      	pop	{r7, pc}

0802402a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 802402a:	b480      	push	{r7}
 802402c:	b085      	sub	sp, #20
 802402e:	af00      	add	r7, sp, #0
 8024030:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8024032:	687b      	ldr	r3, [r7, #4]
 8024034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8024038:	b2db      	uxtb	r3, r3
 802403a:	2b21      	cmp	r3, #33	; 0x21
 802403c:	d13e      	bne.n	80240bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802403e:	687b      	ldr	r3, [r7, #4]
 8024040:	689b      	ldr	r3, [r3, #8]
 8024042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8024046:	d114      	bne.n	8024072 <UART_Transmit_IT+0x48>
 8024048:	687b      	ldr	r3, [r7, #4]
 802404a:	691b      	ldr	r3, [r3, #16]
 802404c:	2b00      	cmp	r3, #0
 802404e:	d110      	bne.n	8024072 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8024050:	687b      	ldr	r3, [r7, #4]
 8024052:	6a1b      	ldr	r3, [r3, #32]
 8024054:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8024056:	68fb      	ldr	r3, [r7, #12]
 8024058:	881b      	ldrh	r3, [r3, #0]
 802405a:	461a      	mov	r2, r3
 802405c:	687b      	ldr	r3, [r7, #4]
 802405e:	681b      	ldr	r3, [r3, #0]
 8024060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8024064:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8024066:	687b      	ldr	r3, [r7, #4]
 8024068:	6a1b      	ldr	r3, [r3, #32]
 802406a:	1c9a      	adds	r2, r3, #2
 802406c:	687b      	ldr	r3, [r7, #4]
 802406e:	621a      	str	r2, [r3, #32]
 8024070:	e008      	b.n	8024084 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8024072:	687b      	ldr	r3, [r7, #4]
 8024074:	6a1b      	ldr	r3, [r3, #32]
 8024076:	1c59      	adds	r1, r3, #1
 8024078:	687a      	ldr	r2, [r7, #4]
 802407a:	6211      	str	r1, [r2, #32]
 802407c:	781a      	ldrb	r2, [r3, #0]
 802407e:	687b      	ldr	r3, [r7, #4]
 8024080:	681b      	ldr	r3, [r3, #0]
 8024082:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8024084:	687b      	ldr	r3, [r7, #4]
 8024086:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8024088:	b29b      	uxth	r3, r3
 802408a:	3b01      	subs	r3, #1
 802408c:	b29b      	uxth	r3, r3
 802408e:	687a      	ldr	r2, [r7, #4]
 8024090:	4619      	mov	r1, r3
 8024092:	84d1      	strh	r1, [r2, #38]	; 0x26
 8024094:	2b00      	cmp	r3, #0
 8024096:	d10f      	bne.n	80240b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8024098:	687b      	ldr	r3, [r7, #4]
 802409a:	681b      	ldr	r3, [r3, #0]
 802409c:	68da      	ldr	r2, [r3, #12]
 802409e:	687b      	ldr	r3, [r7, #4]
 80240a0:	681b      	ldr	r3, [r3, #0]
 80240a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80240a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80240a8:	687b      	ldr	r3, [r7, #4]
 80240aa:	681b      	ldr	r3, [r3, #0]
 80240ac:	68da      	ldr	r2, [r3, #12]
 80240ae:	687b      	ldr	r3, [r7, #4]
 80240b0:	681b      	ldr	r3, [r3, #0]
 80240b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80240b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80240b8:	2300      	movs	r3, #0
 80240ba:	e000      	b.n	80240be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80240bc:	2302      	movs	r3, #2
  }
}
 80240be:	4618      	mov	r0, r3
 80240c0:	3714      	adds	r7, #20
 80240c2:	46bd      	mov	sp, r7
 80240c4:	bc80      	pop	{r7}
 80240c6:	4770      	bx	lr

080240c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80240c8:	b580      	push	{r7, lr}
 80240ca:	b082      	sub	sp, #8
 80240cc:	af00      	add	r7, sp, #0
 80240ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80240d0:	687b      	ldr	r3, [r7, #4]
 80240d2:	681b      	ldr	r3, [r3, #0]
 80240d4:	68da      	ldr	r2, [r3, #12]
 80240d6:	687b      	ldr	r3, [r7, #4]
 80240d8:	681b      	ldr	r3, [r3, #0]
 80240da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80240de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80240e0:	687b      	ldr	r3, [r7, #4]
 80240e2:	2220      	movs	r2, #32
 80240e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80240e8:	6878      	ldr	r0, [r7, #4]
 80240ea:	f7fa ffff 	bl	801f0ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80240ee:	2300      	movs	r3, #0
}
 80240f0:	4618      	mov	r0, r3
 80240f2:	3708      	adds	r7, #8
 80240f4:	46bd      	mov	sp, r7
 80240f6:	bd80      	pop	{r7, pc}

080240f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80240f8:	b580      	push	{r7, lr}
 80240fa:	b086      	sub	sp, #24
 80240fc:	af00      	add	r7, sp, #0
 80240fe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8024100:	687b      	ldr	r3, [r7, #4]
 8024102:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8024106:	b2db      	uxtb	r3, r3
 8024108:	2b22      	cmp	r3, #34	; 0x22
 802410a:	f040 8099 	bne.w	8024240 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802410e:	687b      	ldr	r3, [r7, #4]
 8024110:	689b      	ldr	r3, [r3, #8]
 8024112:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8024116:	d117      	bne.n	8024148 <UART_Receive_IT+0x50>
 8024118:	687b      	ldr	r3, [r7, #4]
 802411a:	691b      	ldr	r3, [r3, #16]
 802411c:	2b00      	cmp	r3, #0
 802411e:	d113      	bne.n	8024148 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8024120:	2300      	movs	r3, #0
 8024122:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8024124:	687b      	ldr	r3, [r7, #4]
 8024126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024128:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 802412a:	687b      	ldr	r3, [r7, #4]
 802412c:	681b      	ldr	r3, [r3, #0]
 802412e:	685b      	ldr	r3, [r3, #4]
 8024130:	b29b      	uxth	r3, r3
 8024132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8024136:	b29a      	uxth	r2, r3
 8024138:	693b      	ldr	r3, [r7, #16]
 802413a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 802413c:	687b      	ldr	r3, [r7, #4]
 802413e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024140:	1c9a      	adds	r2, r3, #2
 8024142:	687b      	ldr	r3, [r7, #4]
 8024144:	629a      	str	r2, [r3, #40]	; 0x28
 8024146:	e026      	b.n	8024196 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8024148:	687b      	ldr	r3, [r7, #4]
 802414a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802414c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 802414e:	2300      	movs	r3, #0
 8024150:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8024152:	687b      	ldr	r3, [r7, #4]
 8024154:	689b      	ldr	r3, [r3, #8]
 8024156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802415a:	d007      	beq.n	802416c <UART_Receive_IT+0x74>
 802415c:	687b      	ldr	r3, [r7, #4]
 802415e:	689b      	ldr	r3, [r3, #8]
 8024160:	2b00      	cmp	r3, #0
 8024162:	d10a      	bne.n	802417a <UART_Receive_IT+0x82>
 8024164:	687b      	ldr	r3, [r7, #4]
 8024166:	691b      	ldr	r3, [r3, #16]
 8024168:	2b00      	cmp	r3, #0
 802416a:	d106      	bne.n	802417a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 802416c:	687b      	ldr	r3, [r7, #4]
 802416e:	681b      	ldr	r3, [r3, #0]
 8024170:	685b      	ldr	r3, [r3, #4]
 8024172:	b2da      	uxtb	r2, r3
 8024174:	697b      	ldr	r3, [r7, #20]
 8024176:	701a      	strb	r2, [r3, #0]
 8024178:	e008      	b.n	802418c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 802417a:	687b      	ldr	r3, [r7, #4]
 802417c:	681b      	ldr	r3, [r3, #0]
 802417e:	685b      	ldr	r3, [r3, #4]
 8024180:	b2db      	uxtb	r3, r3
 8024182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8024186:	b2da      	uxtb	r2, r3
 8024188:	697b      	ldr	r3, [r7, #20]
 802418a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 802418c:	687b      	ldr	r3, [r7, #4]
 802418e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024190:	1c5a      	adds	r2, r3, #1
 8024192:	687b      	ldr	r3, [r7, #4]
 8024194:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8024196:	687b      	ldr	r3, [r7, #4]
 8024198:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802419a:	b29b      	uxth	r3, r3
 802419c:	3b01      	subs	r3, #1
 802419e:	b29b      	uxth	r3, r3
 80241a0:	687a      	ldr	r2, [r7, #4]
 80241a2:	4619      	mov	r1, r3
 80241a4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80241a6:	2b00      	cmp	r3, #0
 80241a8:	d148      	bne.n	802423c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80241aa:	687b      	ldr	r3, [r7, #4]
 80241ac:	681b      	ldr	r3, [r3, #0]
 80241ae:	68da      	ldr	r2, [r3, #12]
 80241b0:	687b      	ldr	r3, [r7, #4]
 80241b2:	681b      	ldr	r3, [r3, #0]
 80241b4:	f022 0220 	bic.w	r2, r2, #32
 80241b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80241ba:	687b      	ldr	r3, [r7, #4]
 80241bc:	681b      	ldr	r3, [r3, #0]
 80241be:	68da      	ldr	r2, [r3, #12]
 80241c0:	687b      	ldr	r3, [r7, #4]
 80241c2:	681b      	ldr	r3, [r3, #0]
 80241c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80241c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80241ca:	687b      	ldr	r3, [r7, #4]
 80241cc:	681b      	ldr	r3, [r3, #0]
 80241ce:	695a      	ldr	r2, [r3, #20]
 80241d0:	687b      	ldr	r3, [r7, #4]
 80241d2:	681b      	ldr	r3, [r3, #0]
 80241d4:	f022 0201 	bic.w	r2, r2, #1
 80241d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80241da:	687b      	ldr	r3, [r7, #4]
 80241dc:	2220      	movs	r2, #32
 80241de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80241e2:	687b      	ldr	r3, [r7, #4]
 80241e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80241e6:	2b01      	cmp	r3, #1
 80241e8:	d123      	bne.n	8024232 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80241ea:	687b      	ldr	r3, [r7, #4]
 80241ec:	2200      	movs	r2, #0
 80241ee:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80241f0:	687b      	ldr	r3, [r7, #4]
 80241f2:	681b      	ldr	r3, [r3, #0]
 80241f4:	68da      	ldr	r2, [r3, #12]
 80241f6:	687b      	ldr	r3, [r7, #4]
 80241f8:	681b      	ldr	r3, [r3, #0]
 80241fa:	f022 0210 	bic.w	r2, r2, #16
 80241fe:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8024200:	687b      	ldr	r3, [r7, #4]
 8024202:	681b      	ldr	r3, [r3, #0]
 8024204:	681b      	ldr	r3, [r3, #0]
 8024206:	f003 0310 	and.w	r3, r3, #16
 802420a:	2b10      	cmp	r3, #16
 802420c:	d10a      	bne.n	8024224 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 802420e:	2300      	movs	r3, #0
 8024210:	60fb      	str	r3, [r7, #12]
 8024212:	687b      	ldr	r3, [r7, #4]
 8024214:	681b      	ldr	r3, [r3, #0]
 8024216:	681b      	ldr	r3, [r3, #0]
 8024218:	60fb      	str	r3, [r7, #12]
 802421a:	687b      	ldr	r3, [r7, #4]
 802421c:	681b      	ldr	r3, [r3, #0]
 802421e:	685b      	ldr	r3, [r3, #4]
 8024220:	60fb      	str	r3, [r7, #12]
 8024222:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8024224:	687b      	ldr	r3, [r7, #4]
 8024226:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8024228:	4619      	mov	r1, r3
 802422a:	6878      	ldr	r0, [r7, #4]
 802422c:	f7ff fe2f 	bl	8023e8e <HAL_UARTEx_RxEventCallback>
 8024230:	e002      	b.n	8024238 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8024232:	6878      	ldr	r0, [r7, #4]
 8024234:	f7fa ff2a 	bl	801f08c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8024238:	2300      	movs	r3, #0
 802423a:	e002      	b.n	8024242 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 802423c:	2300      	movs	r3, #0
 802423e:	e000      	b.n	8024242 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8024240:	2302      	movs	r3, #2
  }
}
 8024242:	4618      	mov	r0, r3
 8024244:	3718      	adds	r7, #24
 8024246:	46bd      	mov	sp, r7
 8024248:	bd80      	pop	{r7, pc}
	...

0802424c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 802424c:	b580      	push	{r7, lr}
 802424e:	b084      	sub	sp, #16
 8024250:	af00      	add	r7, sp, #0
 8024252:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8024254:	687b      	ldr	r3, [r7, #4]
 8024256:	681b      	ldr	r3, [r3, #0]
 8024258:	691b      	ldr	r3, [r3, #16]
 802425a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 802425e:	687b      	ldr	r3, [r7, #4]
 8024260:	68da      	ldr	r2, [r3, #12]
 8024262:	687b      	ldr	r3, [r7, #4]
 8024264:	681b      	ldr	r3, [r3, #0]
 8024266:	430a      	orrs	r2, r1
 8024268:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 802426a:	687b      	ldr	r3, [r7, #4]
 802426c:	689a      	ldr	r2, [r3, #8]
 802426e:	687b      	ldr	r3, [r7, #4]
 8024270:	691b      	ldr	r3, [r3, #16]
 8024272:	431a      	orrs	r2, r3
 8024274:	687b      	ldr	r3, [r7, #4]
 8024276:	695b      	ldr	r3, [r3, #20]
 8024278:	4313      	orrs	r3, r2
 802427a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 802427c:	687b      	ldr	r3, [r7, #4]
 802427e:	681b      	ldr	r3, [r3, #0]
 8024280:	68db      	ldr	r3, [r3, #12]
 8024282:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8024286:	f023 030c 	bic.w	r3, r3, #12
 802428a:	687a      	ldr	r2, [r7, #4]
 802428c:	6812      	ldr	r2, [r2, #0]
 802428e:	68b9      	ldr	r1, [r7, #8]
 8024290:	430b      	orrs	r3, r1
 8024292:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8024294:	687b      	ldr	r3, [r7, #4]
 8024296:	681b      	ldr	r3, [r3, #0]
 8024298:	695b      	ldr	r3, [r3, #20]
 802429a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 802429e:	687b      	ldr	r3, [r7, #4]
 80242a0:	699a      	ldr	r2, [r3, #24]
 80242a2:	687b      	ldr	r3, [r7, #4]
 80242a4:	681b      	ldr	r3, [r3, #0]
 80242a6:	430a      	orrs	r2, r1
 80242a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80242aa:	687b      	ldr	r3, [r7, #4]
 80242ac:	681b      	ldr	r3, [r3, #0]
 80242ae:	4a2c      	ldr	r2, [pc, #176]	; (8024360 <UART_SetConfig+0x114>)
 80242b0:	4293      	cmp	r3, r2
 80242b2:	d103      	bne.n	80242bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80242b4:	f7fe fde4 	bl	8022e80 <HAL_RCC_GetPCLK2Freq>
 80242b8:	60f8      	str	r0, [r7, #12]
 80242ba:	e002      	b.n	80242c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80242bc:	f7fe fdcc 	bl	8022e58 <HAL_RCC_GetPCLK1Freq>
 80242c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80242c2:	68fa      	ldr	r2, [r7, #12]
 80242c4:	4613      	mov	r3, r2
 80242c6:	009b      	lsls	r3, r3, #2
 80242c8:	4413      	add	r3, r2
 80242ca:	009a      	lsls	r2, r3, #2
 80242cc:	441a      	add	r2, r3
 80242ce:	687b      	ldr	r3, [r7, #4]
 80242d0:	685b      	ldr	r3, [r3, #4]
 80242d2:	009b      	lsls	r3, r3, #2
 80242d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80242d8:	4a22      	ldr	r2, [pc, #136]	; (8024364 <UART_SetConfig+0x118>)
 80242da:	fba2 2303 	umull	r2, r3, r2, r3
 80242de:	095b      	lsrs	r3, r3, #5
 80242e0:	0119      	lsls	r1, r3, #4
 80242e2:	68fa      	ldr	r2, [r7, #12]
 80242e4:	4613      	mov	r3, r2
 80242e6:	009b      	lsls	r3, r3, #2
 80242e8:	4413      	add	r3, r2
 80242ea:	009a      	lsls	r2, r3, #2
 80242ec:	441a      	add	r2, r3
 80242ee:	687b      	ldr	r3, [r7, #4]
 80242f0:	685b      	ldr	r3, [r3, #4]
 80242f2:	009b      	lsls	r3, r3, #2
 80242f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80242f8:	4b1a      	ldr	r3, [pc, #104]	; (8024364 <UART_SetConfig+0x118>)
 80242fa:	fba3 0302 	umull	r0, r3, r3, r2
 80242fe:	095b      	lsrs	r3, r3, #5
 8024300:	2064      	movs	r0, #100	; 0x64
 8024302:	fb00 f303 	mul.w	r3, r0, r3
 8024306:	1ad3      	subs	r3, r2, r3
 8024308:	011b      	lsls	r3, r3, #4
 802430a:	3332      	adds	r3, #50	; 0x32
 802430c:	4a15      	ldr	r2, [pc, #84]	; (8024364 <UART_SetConfig+0x118>)
 802430e:	fba2 2303 	umull	r2, r3, r2, r3
 8024312:	095b      	lsrs	r3, r3, #5
 8024314:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8024318:	4419      	add	r1, r3
 802431a:	68fa      	ldr	r2, [r7, #12]
 802431c:	4613      	mov	r3, r2
 802431e:	009b      	lsls	r3, r3, #2
 8024320:	4413      	add	r3, r2
 8024322:	009a      	lsls	r2, r3, #2
 8024324:	441a      	add	r2, r3
 8024326:	687b      	ldr	r3, [r7, #4]
 8024328:	685b      	ldr	r3, [r3, #4]
 802432a:	009b      	lsls	r3, r3, #2
 802432c:	fbb2 f2f3 	udiv	r2, r2, r3
 8024330:	4b0c      	ldr	r3, [pc, #48]	; (8024364 <UART_SetConfig+0x118>)
 8024332:	fba3 0302 	umull	r0, r3, r3, r2
 8024336:	095b      	lsrs	r3, r3, #5
 8024338:	2064      	movs	r0, #100	; 0x64
 802433a:	fb00 f303 	mul.w	r3, r0, r3
 802433e:	1ad3      	subs	r3, r2, r3
 8024340:	011b      	lsls	r3, r3, #4
 8024342:	3332      	adds	r3, #50	; 0x32
 8024344:	4a07      	ldr	r2, [pc, #28]	; (8024364 <UART_SetConfig+0x118>)
 8024346:	fba2 2303 	umull	r2, r3, r2, r3
 802434a:	095b      	lsrs	r3, r3, #5
 802434c:	f003 020f 	and.w	r2, r3, #15
 8024350:	687b      	ldr	r3, [r7, #4]
 8024352:	681b      	ldr	r3, [r3, #0]
 8024354:	440a      	add	r2, r1
 8024356:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8024358:	bf00      	nop
 802435a:	3710      	adds	r7, #16
 802435c:	46bd      	mov	sp, r7
 802435e:	bd80      	pop	{r7, pc}
 8024360:	40013800 	.word	0x40013800
 8024364:	51eb851f 	.word	0x51eb851f

08024368 <__errno>:
 8024368:	4b01      	ldr	r3, [pc, #4]	; (8024370 <__errno+0x8>)
 802436a:	6818      	ldr	r0, [r3, #0]
 802436c:	4770      	bx	lr
 802436e:	bf00      	nop
 8024370:	20000100 	.word	0x20000100

08024374 <__libc_init_array>:
 8024374:	b570      	push	{r4, r5, r6, lr}
 8024376:	2600      	movs	r6, #0
 8024378:	4d0c      	ldr	r5, [pc, #48]	; (80243ac <__libc_init_array+0x38>)
 802437a:	4c0d      	ldr	r4, [pc, #52]	; (80243b0 <__libc_init_array+0x3c>)
 802437c:	1b64      	subs	r4, r4, r5
 802437e:	10a4      	asrs	r4, r4, #2
 8024380:	42a6      	cmp	r6, r4
 8024382:	d109      	bne.n	8024398 <__libc_init_array+0x24>
 8024384:	f000 fc5c 	bl	8024c40 <_init>
 8024388:	2600      	movs	r6, #0
 802438a:	4d0a      	ldr	r5, [pc, #40]	; (80243b4 <__libc_init_array+0x40>)
 802438c:	4c0a      	ldr	r4, [pc, #40]	; (80243b8 <__libc_init_array+0x44>)
 802438e:	1b64      	subs	r4, r4, r5
 8024390:	10a4      	asrs	r4, r4, #2
 8024392:	42a6      	cmp	r6, r4
 8024394:	d105      	bne.n	80243a2 <__libc_init_array+0x2e>
 8024396:	bd70      	pop	{r4, r5, r6, pc}
 8024398:	f855 3b04 	ldr.w	r3, [r5], #4
 802439c:	4798      	blx	r3
 802439e:	3601      	adds	r6, #1
 80243a0:	e7ee      	b.n	8024380 <__libc_init_array+0xc>
 80243a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80243a6:	4798      	blx	r3
 80243a8:	3601      	adds	r6, #1
 80243aa:	e7f2      	b.n	8024392 <__libc_init_array+0x1e>
 80243ac:	080253a4 	.word	0x080253a4
 80243b0:	080253a4 	.word	0x080253a4
 80243b4:	080253a4 	.word	0x080253a4
 80243b8:	080253a8 	.word	0x080253a8

080243bc <memset>:
 80243bc:	4603      	mov	r3, r0
 80243be:	4402      	add	r2, r0
 80243c0:	4293      	cmp	r3, r2
 80243c2:	d100      	bne.n	80243c6 <memset+0xa>
 80243c4:	4770      	bx	lr
 80243c6:	f803 1b01 	strb.w	r1, [r3], #1
 80243ca:	e7f9      	b.n	80243c0 <memset+0x4>

080243cc <siprintf>:
 80243cc:	b40e      	push	{r1, r2, r3}
 80243ce:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80243d2:	b500      	push	{lr}
 80243d4:	b09c      	sub	sp, #112	; 0x70
 80243d6:	ab1d      	add	r3, sp, #116	; 0x74
 80243d8:	9002      	str	r0, [sp, #8]
 80243da:	9006      	str	r0, [sp, #24]
 80243dc:	9107      	str	r1, [sp, #28]
 80243de:	9104      	str	r1, [sp, #16]
 80243e0:	4808      	ldr	r0, [pc, #32]	; (8024404 <siprintf+0x38>)
 80243e2:	4909      	ldr	r1, [pc, #36]	; (8024408 <siprintf+0x3c>)
 80243e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80243e8:	9105      	str	r1, [sp, #20]
 80243ea:	6800      	ldr	r0, [r0, #0]
 80243ec:	a902      	add	r1, sp, #8
 80243ee:	9301      	str	r3, [sp, #4]
 80243f0:	f000 f868 	bl	80244c4 <_svfiprintf_r>
 80243f4:	2200      	movs	r2, #0
 80243f6:	9b02      	ldr	r3, [sp, #8]
 80243f8:	701a      	strb	r2, [r3, #0]
 80243fa:	b01c      	add	sp, #112	; 0x70
 80243fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8024400:	b003      	add	sp, #12
 8024402:	4770      	bx	lr
 8024404:	20000100 	.word	0x20000100
 8024408:	ffff0208 	.word	0xffff0208

0802440c <__ssputs_r>:
 802440c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8024410:	688e      	ldr	r6, [r1, #8]
 8024412:	4682      	mov	sl, r0
 8024414:	429e      	cmp	r6, r3
 8024416:	460c      	mov	r4, r1
 8024418:	4690      	mov	r8, r2
 802441a:	461f      	mov	r7, r3
 802441c:	d838      	bhi.n	8024490 <__ssputs_r+0x84>
 802441e:	898a      	ldrh	r2, [r1, #12]
 8024420:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8024424:	d032      	beq.n	802448c <__ssputs_r+0x80>
 8024426:	6825      	ldr	r5, [r4, #0]
 8024428:	6909      	ldr	r1, [r1, #16]
 802442a:	3301      	adds	r3, #1
 802442c:	eba5 0901 	sub.w	r9, r5, r1
 8024430:	6965      	ldr	r5, [r4, #20]
 8024432:	444b      	add	r3, r9
 8024434:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8024438:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802443c:	106d      	asrs	r5, r5, #1
 802443e:	429d      	cmp	r5, r3
 8024440:	bf38      	it	cc
 8024442:	461d      	movcc	r5, r3
 8024444:	0553      	lsls	r3, r2, #21
 8024446:	d531      	bpl.n	80244ac <__ssputs_r+0xa0>
 8024448:	4629      	mov	r1, r5
 802444a:	f000 fb53 	bl	8024af4 <_malloc_r>
 802444e:	4606      	mov	r6, r0
 8024450:	b950      	cbnz	r0, 8024468 <__ssputs_r+0x5c>
 8024452:	230c      	movs	r3, #12
 8024454:	f04f 30ff 	mov.w	r0, #4294967295
 8024458:	f8ca 3000 	str.w	r3, [sl]
 802445c:	89a3      	ldrh	r3, [r4, #12]
 802445e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024462:	81a3      	strh	r3, [r4, #12]
 8024464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024468:	464a      	mov	r2, r9
 802446a:	6921      	ldr	r1, [r4, #16]
 802446c:	f000 face 	bl	8024a0c <memcpy>
 8024470:	89a3      	ldrh	r3, [r4, #12]
 8024472:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8024476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802447a:	81a3      	strh	r3, [r4, #12]
 802447c:	6126      	str	r6, [r4, #16]
 802447e:	444e      	add	r6, r9
 8024480:	6026      	str	r6, [r4, #0]
 8024482:	463e      	mov	r6, r7
 8024484:	6165      	str	r5, [r4, #20]
 8024486:	eba5 0509 	sub.w	r5, r5, r9
 802448a:	60a5      	str	r5, [r4, #8]
 802448c:	42be      	cmp	r6, r7
 802448e:	d900      	bls.n	8024492 <__ssputs_r+0x86>
 8024490:	463e      	mov	r6, r7
 8024492:	4632      	mov	r2, r6
 8024494:	4641      	mov	r1, r8
 8024496:	6820      	ldr	r0, [r4, #0]
 8024498:	f000 fac6 	bl	8024a28 <memmove>
 802449c:	68a3      	ldr	r3, [r4, #8]
 802449e:	6822      	ldr	r2, [r4, #0]
 80244a0:	1b9b      	subs	r3, r3, r6
 80244a2:	4432      	add	r2, r6
 80244a4:	2000      	movs	r0, #0
 80244a6:	60a3      	str	r3, [r4, #8]
 80244a8:	6022      	str	r2, [r4, #0]
 80244aa:	e7db      	b.n	8024464 <__ssputs_r+0x58>
 80244ac:	462a      	mov	r2, r5
 80244ae:	f000 fb7b 	bl	8024ba8 <_realloc_r>
 80244b2:	4606      	mov	r6, r0
 80244b4:	2800      	cmp	r0, #0
 80244b6:	d1e1      	bne.n	802447c <__ssputs_r+0x70>
 80244b8:	4650      	mov	r0, sl
 80244ba:	6921      	ldr	r1, [r4, #16]
 80244bc:	f000 face 	bl	8024a5c <_free_r>
 80244c0:	e7c7      	b.n	8024452 <__ssputs_r+0x46>
	...

080244c4 <_svfiprintf_r>:
 80244c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80244c8:	4698      	mov	r8, r3
 80244ca:	898b      	ldrh	r3, [r1, #12]
 80244cc:	4607      	mov	r7, r0
 80244ce:	061b      	lsls	r3, r3, #24
 80244d0:	460d      	mov	r5, r1
 80244d2:	4614      	mov	r4, r2
 80244d4:	b09d      	sub	sp, #116	; 0x74
 80244d6:	d50e      	bpl.n	80244f6 <_svfiprintf_r+0x32>
 80244d8:	690b      	ldr	r3, [r1, #16]
 80244da:	b963      	cbnz	r3, 80244f6 <_svfiprintf_r+0x32>
 80244dc:	2140      	movs	r1, #64	; 0x40
 80244de:	f000 fb09 	bl	8024af4 <_malloc_r>
 80244e2:	6028      	str	r0, [r5, #0]
 80244e4:	6128      	str	r0, [r5, #16]
 80244e6:	b920      	cbnz	r0, 80244f2 <_svfiprintf_r+0x2e>
 80244e8:	230c      	movs	r3, #12
 80244ea:	603b      	str	r3, [r7, #0]
 80244ec:	f04f 30ff 	mov.w	r0, #4294967295
 80244f0:	e0d1      	b.n	8024696 <_svfiprintf_r+0x1d2>
 80244f2:	2340      	movs	r3, #64	; 0x40
 80244f4:	616b      	str	r3, [r5, #20]
 80244f6:	2300      	movs	r3, #0
 80244f8:	9309      	str	r3, [sp, #36]	; 0x24
 80244fa:	2320      	movs	r3, #32
 80244fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8024500:	2330      	movs	r3, #48	; 0x30
 8024502:	f04f 0901 	mov.w	r9, #1
 8024506:	f8cd 800c 	str.w	r8, [sp, #12]
 802450a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80246b0 <_svfiprintf_r+0x1ec>
 802450e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8024512:	4623      	mov	r3, r4
 8024514:	469a      	mov	sl, r3
 8024516:	f813 2b01 	ldrb.w	r2, [r3], #1
 802451a:	b10a      	cbz	r2, 8024520 <_svfiprintf_r+0x5c>
 802451c:	2a25      	cmp	r2, #37	; 0x25
 802451e:	d1f9      	bne.n	8024514 <_svfiprintf_r+0x50>
 8024520:	ebba 0b04 	subs.w	fp, sl, r4
 8024524:	d00b      	beq.n	802453e <_svfiprintf_r+0x7a>
 8024526:	465b      	mov	r3, fp
 8024528:	4622      	mov	r2, r4
 802452a:	4629      	mov	r1, r5
 802452c:	4638      	mov	r0, r7
 802452e:	f7ff ff6d 	bl	802440c <__ssputs_r>
 8024532:	3001      	adds	r0, #1
 8024534:	f000 80aa 	beq.w	802468c <_svfiprintf_r+0x1c8>
 8024538:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802453a:	445a      	add	r2, fp
 802453c:	9209      	str	r2, [sp, #36]	; 0x24
 802453e:	f89a 3000 	ldrb.w	r3, [sl]
 8024542:	2b00      	cmp	r3, #0
 8024544:	f000 80a2 	beq.w	802468c <_svfiprintf_r+0x1c8>
 8024548:	2300      	movs	r3, #0
 802454a:	f04f 32ff 	mov.w	r2, #4294967295
 802454e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8024552:	f10a 0a01 	add.w	sl, sl, #1
 8024556:	9304      	str	r3, [sp, #16]
 8024558:	9307      	str	r3, [sp, #28]
 802455a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802455e:	931a      	str	r3, [sp, #104]	; 0x68
 8024560:	4654      	mov	r4, sl
 8024562:	2205      	movs	r2, #5
 8024564:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024568:	4851      	ldr	r0, [pc, #324]	; (80246b0 <_svfiprintf_r+0x1ec>)
 802456a:	f000 fa41 	bl	80249f0 <memchr>
 802456e:	9a04      	ldr	r2, [sp, #16]
 8024570:	b9d8      	cbnz	r0, 80245aa <_svfiprintf_r+0xe6>
 8024572:	06d0      	lsls	r0, r2, #27
 8024574:	bf44      	itt	mi
 8024576:	2320      	movmi	r3, #32
 8024578:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802457c:	0711      	lsls	r1, r2, #28
 802457e:	bf44      	itt	mi
 8024580:	232b      	movmi	r3, #43	; 0x2b
 8024582:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8024586:	f89a 3000 	ldrb.w	r3, [sl]
 802458a:	2b2a      	cmp	r3, #42	; 0x2a
 802458c:	d015      	beq.n	80245ba <_svfiprintf_r+0xf6>
 802458e:	4654      	mov	r4, sl
 8024590:	2000      	movs	r0, #0
 8024592:	f04f 0c0a 	mov.w	ip, #10
 8024596:	9a07      	ldr	r2, [sp, #28]
 8024598:	4621      	mov	r1, r4
 802459a:	f811 3b01 	ldrb.w	r3, [r1], #1
 802459e:	3b30      	subs	r3, #48	; 0x30
 80245a0:	2b09      	cmp	r3, #9
 80245a2:	d94e      	bls.n	8024642 <_svfiprintf_r+0x17e>
 80245a4:	b1b0      	cbz	r0, 80245d4 <_svfiprintf_r+0x110>
 80245a6:	9207      	str	r2, [sp, #28]
 80245a8:	e014      	b.n	80245d4 <_svfiprintf_r+0x110>
 80245aa:	eba0 0308 	sub.w	r3, r0, r8
 80245ae:	fa09 f303 	lsl.w	r3, r9, r3
 80245b2:	4313      	orrs	r3, r2
 80245b4:	46a2      	mov	sl, r4
 80245b6:	9304      	str	r3, [sp, #16]
 80245b8:	e7d2      	b.n	8024560 <_svfiprintf_r+0x9c>
 80245ba:	9b03      	ldr	r3, [sp, #12]
 80245bc:	1d19      	adds	r1, r3, #4
 80245be:	681b      	ldr	r3, [r3, #0]
 80245c0:	9103      	str	r1, [sp, #12]
 80245c2:	2b00      	cmp	r3, #0
 80245c4:	bfbb      	ittet	lt
 80245c6:	425b      	neglt	r3, r3
 80245c8:	f042 0202 	orrlt.w	r2, r2, #2
 80245cc:	9307      	strge	r3, [sp, #28]
 80245ce:	9307      	strlt	r3, [sp, #28]
 80245d0:	bfb8      	it	lt
 80245d2:	9204      	strlt	r2, [sp, #16]
 80245d4:	7823      	ldrb	r3, [r4, #0]
 80245d6:	2b2e      	cmp	r3, #46	; 0x2e
 80245d8:	d10c      	bne.n	80245f4 <_svfiprintf_r+0x130>
 80245da:	7863      	ldrb	r3, [r4, #1]
 80245dc:	2b2a      	cmp	r3, #42	; 0x2a
 80245de:	d135      	bne.n	802464c <_svfiprintf_r+0x188>
 80245e0:	9b03      	ldr	r3, [sp, #12]
 80245e2:	3402      	adds	r4, #2
 80245e4:	1d1a      	adds	r2, r3, #4
 80245e6:	681b      	ldr	r3, [r3, #0]
 80245e8:	9203      	str	r2, [sp, #12]
 80245ea:	2b00      	cmp	r3, #0
 80245ec:	bfb8      	it	lt
 80245ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80245f2:	9305      	str	r3, [sp, #20]
 80245f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80246c0 <_svfiprintf_r+0x1fc>
 80245f8:	2203      	movs	r2, #3
 80245fa:	4650      	mov	r0, sl
 80245fc:	7821      	ldrb	r1, [r4, #0]
 80245fe:	f000 f9f7 	bl	80249f0 <memchr>
 8024602:	b140      	cbz	r0, 8024616 <_svfiprintf_r+0x152>
 8024604:	2340      	movs	r3, #64	; 0x40
 8024606:	eba0 000a 	sub.w	r0, r0, sl
 802460a:	fa03 f000 	lsl.w	r0, r3, r0
 802460e:	9b04      	ldr	r3, [sp, #16]
 8024610:	3401      	adds	r4, #1
 8024612:	4303      	orrs	r3, r0
 8024614:	9304      	str	r3, [sp, #16]
 8024616:	f814 1b01 	ldrb.w	r1, [r4], #1
 802461a:	2206      	movs	r2, #6
 802461c:	4825      	ldr	r0, [pc, #148]	; (80246b4 <_svfiprintf_r+0x1f0>)
 802461e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8024622:	f000 f9e5 	bl	80249f0 <memchr>
 8024626:	2800      	cmp	r0, #0
 8024628:	d038      	beq.n	802469c <_svfiprintf_r+0x1d8>
 802462a:	4b23      	ldr	r3, [pc, #140]	; (80246b8 <_svfiprintf_r+0x1f4>)
 802462c:	bb1b      	cbnz	r3, 8024676 <_svfiprintf_r+0x1b2>
 802462e:	9b03      	ldr	r3, [sp, #12]
 8024630:	3307      	adds	r3, #7
 8024632:	f023 0307 	bic.w	r3, r3, #7
 8024636:	3308      	adds	r3, #8
 8024638:	9303      	str	r3, [sp, #12]
 802463a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802463c:	4433      	add	r3, r6
 802463e:	9309      	str	r3, [sp, #36]	; 0x24
 8024640:	e767      	b.n	8024512 <_svfiprintf_r+0x4e>
 8024642:	460c      	mov	r4, r1
 8024644:	2001      	movs	r0, #1
 8024646:	fb0c 3202 	mla	r2, ip, r2, r3
 802464a:	e7a5      	b.n	8024598 <_svfiprintf_r+0xd4>
 802464c:	2300      	movs	r3, #0
 802464e:	f04f 0c0a 	mov.w	ip, #10
 8024652:	4619      	mov	r1, r3
 8024654:	3401      	adds	r4, #1
 8024656:	9305      	str	r3, [sp, #20]
 8024658:	4620      	mov	r0, r4
 802465a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802465e:	3a30      	subs	r2, #48	; 0x30
 8024660:	2a09      	cmp	r2, #9
 8024662:	d903      	bls.n	802466c <_svfiprintf_r+0x1a8>
 8024664:	2b00      	cmp	r3, #0
 8024666:	d0c5      	beq.n	80245f4 <_svfiprintf_r+0x130>
 8024668:	9105      	str	r1, [sp, #20]
 802466a:	e7c3      	b.n	80245f4 <_svfiprintf_r+0x130>
 802466c:	4604      	mov	r4, r0
 802466e:	2301      	movs	r3, #1
 8024670:	fb0c 2101 	mla	r1, ip, r1, r2
 8024674:	e7f0      	b.n	8024658 <_svfiprintf_r+0x194>
 8024676:	ab03      	add	r3, sp, #12
 8024678:	9300      	str	r3, [sp, #0]
 802467a:	462a      	mov	r2, r5
 802467c:	4638      	mov	r0, r7
 802467e:	4b0f      	ldr	r3, [pc, #60]	; (80246bc <_svfiprintf_r+0x1f8>)
 8024680:	a904      	add	r1, sp, #16
 8024682:	f3af 8000 	nop.w
 8024686:	1c42      	adds	r2, r0, #1
 8024688:	4606      	mov	r6, r0
 802468a:	d1d6      	bne.n	802463a <_svfiprintf_r+0x176>
 802468c:	89ab      	ldrh	r3, [r5, #12]
 802468e:	065b      	lsls	r3, r3, #25
 8024690:	f53f af2c 	bmi.w	80244ec <_svfiprintf_r+0x28>
 8024694:	9809      	ldr	r0, [sp, #36]	; 0x24
 8024696:	b01d      	add	sp, #116	; 0x74
 8024698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802469c:	ab03      	add	r3, sp, #12
 802469e:	9300      	str	r3, [sp, #0]
 80246a0:	462a      	mov	r2, r5
 80246a2:	4638      	mov	r0, r7
 80246a4:	4b05      	ldr	r3, [pc, #20]	; (80246bc <_svfiprintf_r+0x1f8>)
 80246a6:	a904      	add	r1, sp, #16
 80246a8:	f000 f87c 	bl	80247a4 <_printf_i>
 80246ac:	e7eb      	b.n	8024686 <_svfiprintf_r+0x1c2>
 80246ae:	bf00      	nop
 80246b0:	08025370 	.word	0x08025370
 80246b4:	0802537a 	.word	0x0802537a
 80246b8:	00000000 	.word	0x00000000
 80246bc:	0802440d 	.word	0x0802440d
 80246c0:	08025376 	.word	0x08025376

080246c4 <_printf_common>:
 80246c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80246c8:	4616      	mov	r6, r2
 80246ca:	4699      	mov	r9, r3
 80246cc:	688a      	ldr	r2, [r1, #8]
 80246ce:	690b      	ldr	r3, [r1, #16]
 80246d0:	4607      	mov	r7, r0
 80246d2:	4293      	cmp	r3, r2
 80246d4:	bfb8      	it	lt
 80246d6:	4613      	movlt	r3, r2
 80246d8:	6033      	str	r3, [r6, #0]
 80246da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80246de:	460c      	mov	r4, r1
 80246e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80246e4:	b10a      	cbz	r2, 80246ea <_printf_common+0x26>
 80246e6:	3301      	adds	r3, #1
 80246e8:	6033      	str	r3, [r6, #0]
 80246ea:	6823      	ldr	r3, [r4, #0]
 80246ec:	0699      	lsls	r1, r3, #26
 80246ee:	bf42      	ittt	mi
 80246f0:	6833      	ldrmi	r3, [r6, #0]
 80246f2:	3302      	addmi	r3, #2
 80246f4:	6033      	strmi	r3, [r6, #0]
 80246f6:	6825      	ldr	r5, [r4, #0]
 80246f8:	f015 0506 	ands.w	r5, r5, #6
 80246fc:	d106      	bne.n	802470c <_printf_common+0x48>
 80246fe:	f104 0a19 	add.w	sl, r4, #25
 8024702:	68e3      	ldr	r3, [r4, #12]
 8024704:	6832      	ldr	r2, [r6, #0]
 8024706:	1a9b      	subs	r3, r3, r2
 8024708:	42ab      	cmp	r3, r5
 802470a:	dc28      	bgt.n	802475e <_printf_common+0x9a>
 802470c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8024710:	1e13      	subs	r3, r2, #0
 8024712:	6822      	ldr	r2, [r4, #0]
 8024714:	bf18      	it	ne
 8024716:	2301      	movne	r3, #1
 8024718:	0692      	lsls	r2, r2, #26
 802471a:	d42d      	bmi.n	8024778 <_printf_common+0xb4>
 802471c:	4649      	mov	r1, r9
 802471e:	4638      	mov	r0, r7
 8024720:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8024724:	47c0      	blx	r8
 8024726:	3001      	adds	r0, #1
 8024728:	d020      	beq.n	802476c <_printf_common+0xa8>
 802472a:	6823      	ldr	r3, [r4, #0]
 802472c:	68e5      	ldr	r5, [r4, #12]
 802472e:	f003 0306 	and.w	r3, r3, #6
 8024732:	2b04      	cmp	r3, #4
 8024734:	bf18      	it	ne
 8024736:	2500      	movne	r5, #0
 8024738:	6832      	ldr	r2, [r6, #0]
 802473a:	f04f 0600 	mov.w	r6, #0
 802473e:	68a3      	ldr	r3, [r4, #8]
 8024740:	bf08      	it	eq
 8024742:	1aad      	subeq	r5, r5, r2
 8024744:	6922      	ldr	r2, [r4, #16]
 8024746:	bf08      	it	eq
 8024748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802474c:	4293      	cmp	r3, r2
 802474e:	bfc4      	itt	gt
 8024750:	1a9b      	subgt	r3, r3, r2
 8024752:	18ed      	addgt	r5, r5, r3
 8024754:	341a      	adds	r4, #26
 8024756:	42b5      	cmp	r5, r6
 8024758:	d11a      	bne.n	8024790 <_printf_common+0xcc>
 802475a:	2000      	movs	r0, #0
 802475c:	e008      	b.n	8024770 <_printf_common+0xac>
 802475e:	2301      	movs	r3, #1
 8024760:	4652      	mov	r2, sl
 8024762:	4649      	mov	r1, r9
 8024764:	4638      	mov	r0, r7
 8024766:	47c0      	blx	r8
 8024768:	3001      	adds	r0, #1
 802476a:	d103      	bne.n	8024774 <_printf_common+0xb0>
 802476c:	f04f 30ff 	mov.w	r0, #4294967295
 8024770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024774:	3501      	adds	r5, #1
 8024776:	e7c4      	b.n	8024702 <_printf_common+0x3e>
 8024778:	2030      	movs	r0, #48	; 0x30
 802477a:	18e1      	adds	r1, r4, r3
 802477c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8024780:	1c5a      	adds	r2, r3, #1
 8024782:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8024786:	4422      	add	r2, r4
 8024788:	3302      	adds	r3, #2
 802478a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802478e:	e7c5      	b.n	802471c <_printf_common+0x58>
 8024790:	2301      	movs	r3, #1
 8024792:	4622      	mov	r2, r4
 8024794:	4649      	mov	r1, r9
 8024796:	4638      	mov	r0, r7
 8024798:	47c0      	blx	r8
 802479a:	3001      	adds	r0, #1
 802479c:	d0e6      	beq.n	802476c <_printf_common+0xa8>
 802479e:	3601      	adds	r6, #1
 80247a0:	e7d9      	b.n	8024756 <_printf_common+0x92>
	...

080247a4 <_printf_i>:
 80247a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80247a8:	460c      	mov	r4, r1
 80247aa:	7e27      	ldrb	r7, [r4, #24]
 80247ac:	4691      	mov	r9, r2
 80247ae:	2f78      	cmp	r7, #120	; 0x78
 80247b0:	4680      	mov	r8, r0
 80247b2:	469a      	mov	sl, r3
 80247b4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80247b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80247ba:	d807      	bhi.n	80247cc <_printf_i+0x28>
 80247bc:	2f62      	cmp	r7, #98	; 0x62
 80247be:	d80a      	bhi.n	80247d6 <_printf_i+0x32>
 80247c0:	2f00      	cmp	r7, #0
 80247c2:	f000 80d9 	beq.w	8024978 <_printf_i+0x1d4>
 80247c6:	2f58      	cmp	r7, #88	; 0x58
 80247c8:	f000 80a4 	beq.w	8024914 <_printf_i+0x170>
 80247cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80247d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80247d4:	e03a      	b.n	802484c <_printf_i+0xa8>
 80247d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80247da:	2b15      	cmp	r3, #21
 80247dc:	d8f6      	bhi.n	80247cc <_printf_i+0x28>
 80247de:	a001      	add	r0, pc, #4	; (adr r0, 80247e4 <_printf_i+0x40>)
 80247e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80247e4:	0802483d 	.word	0x0802483d
 80247e8:	08024851 	.word	0x08024851
 80247ec:	080247cd 	.word	0x080247cd
 80247f0:	080247cd 	.word	0x080247cd
 80247f4:	080247cd 	.word	0x080247cd
 80247f8:	080247cd 	.word	0x080247cd
 80247fc:	08024851 	.word	0x08024851
 8024800:	080247cd 	.word	0x080247cd
 8024804:	080247cd 	.word	0x080247cd
 8024808:	080247cd 	.word	0x080247cd
 802480c:	080247cd 	.word	0x080247cd
 8024810:	0802495f 	.word	0x0802495f
 8024814:	08024881 	.word	0x08024881
 8024818:	08024941 	.word	0x08024941
 802481c:	080247cd 	.word	0x080247cd
 8024820:	080247cd 	.word	0x080247cd
 8024824:	08024981 	.word	0x08024981
 8024828:	080247cd 	.word	0x080247cd
 802482c:	08024881 	.word	0x08024881
 8024830:	080247cd 	.word	0x080247cd
 8024834:	080247cd 	.word	0x080247cd
 8024838:	08024949 	.word	0x08024949
 802483c:	680b      	ldr	r3, [r1, #0]
 802483e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8024842:	1d1a      	adds	r2, r3, #4
 8024844:	681b      	ldr	r3, [r3, #0]
 8024846:	600a      	str	r2, [r1, #0]
 8024848:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802484c:	2301      	movs	r3, #1
 802484e:	e0a4      	b.n	802499a <_printf_i+0x1f6>
 8024850:	6825      	ldr	r5, [r4, #0]
 8024852:	6808      	ldr	r0, [r1, #0]
 8024854:	062e      	lsls	r6, r5, #24
 8024856:	f100 0304 	add.w	r3, r0, #4
 802485a:	d50a      	bpl.n	8024872 <_printf_i+0xce>
 802485c:	6805      	ldr	r5, [r0, #0]
 802485e:	600b      	str	r3, [r1, #0]
 8024860:	2d00      	cmp	r5, #0
 8024862:	da03      	bge.n	802486c <_printf_i+0xc8>
 8024864:	232d      	movs	r3, #45	; 0x2d
 8024866:	426d      	negs	r5, r5
 8024868:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802486c:	230a      	movs	r3, #10
 802486e:	485e      	ldr	r0, [pc, #376]	; (80249e8 <_printf_i+0x244>)
 8024870:	e019      	b.n	80248a6 <_printf_i+0x102>
 8024872:	f015 0f40 	tst.w	r5, #64	; 0x40
 8024876:	6805      	ldr	r5, [r0, #0]
 8024878:	600b      	str	r3, [r1, #0]
 802487a:	bf18      	it	ne
 802487c:	b22d      	sxthne	r5, r5
 802487e:	e7ef      	b.n	8024860 <_printf_i+0xbc>
 8024880:	680b      	ldr	r3, [r1, #0]
 8024882:	6825      	ldr	r5, [r4, #0]
 8024884:	1d18      	adds	r0, r3, #4
 8024886:	6008      	str	r0, [r1, #0]
 8024888:	0628      	lsls	r0, r5, #24
 802488a:	d501      	bpl.n	8024890 <_printf_i+0xec>
 802488c:	681d      	ldr	r5, [r3, #0]
 802488e:	e002      	b.n	8024896 <_printf_i+0xf2>
 8024890:	0669      	lsls	r1, r5, #25
 8024892:	d5fb      	bpl.n	802488c <_printf_i+0xe8>
 8024894:	881d      	ldrh	r5, [r3, #0]
 8024896:	2f6f      	cmp	r7, #111	; 0x6f
 8024898:	bf0c      	ite	eq
 802489a:	2308      	moveq	r3, #8
 802489c:	230a      	movne	r3, #10
 802489e:	4852      	ldr	r0, [pc, #328]	; (80249e8 <_printf_i+0x244>)
 80248a0:	2100      	movs	r1, #0
 80248a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80248a6:	6866      	ldr	r6, [r4, #4]
 80248a8:	2e00      	cmp	r6, #0
 80248aa:	bfa8      	it	ge
 80248ac:	6821      	ldrge	r1, [r4, #0]
 80248ae:	60a6      	str	r6, [r4, #8]
 80248b0:	bfa4      	itt	ge
 80248b2:	f021 0104 	bicge.w	r1, r1, #4
 80248b6:	6021      	strge	r1, [r4, #0]
 80248b8:	b90d      	cbnz	r5, 80248be <_printf_i+0x11a>
 80248ba:	2e00      	cmp	r6, #0
 80248bc:	d04d      	beq.n	802495a <_printf_i+0x1b6>
 80248be:	4616      	mov	r6, r2
 80248c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80248c4:	fb03 5711 	mls	r7, r3, r1, r5
 80248c8:	5dc7      	ldrb	r7, [r0, r7]
 80248ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80248ce:	462f      	mov	r7, r5
 80248d0:	42bb      	cmp	r3, r7
 80248d2:	460d      	mov	r5, r1
 80248d4:	d9f4      	bls.n	80248c0 <_printf_i+0x11c>
 80248d6:	2b08      	cmp	r3, #8
 80248d8:	d10b      	bne.n	80248f2 <_printf_i+0x14e>
 80248da:	6823      	ldr	r3, [r4, #0]
 80248dc:	07df      	lsls	r7, r3, #31
 80248de:	d508      	bpl.n	80248f2 <_printf_i+0x14e>
 80248e0:	6923      	ldr	r3, [r4, #16]
 80248e2:	6861      	ldr	r1, [r4, #4]
 80248e4:	4299      	cmp	r1, r3
 80248e6:	bfde      	ittt	le
 80248e8:	2330      	movle	r3, #48	; 0x30
 80248ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80248ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80248f2:	1b92      	subs	r2, r2, r6
 80248f4:	6122      	str	r2, [r4, #16]
 80248f6:	464b      	mov	r3, r9
 80248f8:	4621      	mov	r1, r4
 80248fa:	4640      	mov	r0, r8
 80248fc:	f8cd a000 	str.w	sl, [sp]
 8024900:	aa03      	add	r2, sp, #12
 8024902:	f7ff fedf 	bl	80246c4 <_printf_common>
 8024906:	3001      	adds	r0, #1
 8024908:	d14c      	bne.n	80249a4 <_printf_i+0x200>
 802490a:	f04f 30ff 	mov.w	r0, #4294967295
 802490e:	b004      	add	sp, #16
 8024910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024914:	4834      	ldr	r0, [pc, #208]	; (80249e8 <_printf_i+0x244>)
 8024916:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 802491a:	680e      	ldr	r6, [r1, #0]
 802491c:	6823      	ldr	r3, [r4, #0]
 802491e:	f856 5b04 	ldr.w	r5, [r6], #4
 8024922:	061f      	lsls	r7, r3, #24
 8024924:	600e      	str	r6, [r1, #0]
 8024926:	d514      	bpl.n	8024952 <_printf_i+0x1ae>
 8024928:	07d9      	lsls	r1, r3, #31
 802492a:	bf44      	itt	mi
 802492c:	f043 0320 	orrmi.w	r3, r3, #32
 8024930:	6023      	strmi	r3, [r4, #0]
 8024932:	b91d      	cbnz	r5, 802493c <_printf_i+0x198>
 8024934:	6823      	ldr	r3, [r4, #0]
 8024936:	f023 0320 	bic.w	r3, r3, #32
 802493a:	6023      	str	r3, [r4, #0]
 802493c:	2310      	movs	r3, #16
 802493e:	e7af      	b.n	80248a0 <_printf_i+0xfc>
 8024940:	6823      	ldr	r3, [r4, #0]
 8024942:	f043 0320 	orr.w	r3, r3, #32
 8024946:	6023      	str	r3, [r4, #0]
 8024948:	2378      	movs	r3, #120	; 0x78
 802494a:	4828      	ldr	r0, [pc, #160]	; (80249ec <_printf_i+0x248>)
 802494c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8024950:	e7e3      	b.n	802491a <_printf_i+0x176>
 8024952:	065e      	lsls	r6, r3, #25
 8024954:	bf48      	it	mi
 8024956:	b2ad      	uxthmi	r5, r5
 8024958:	e7e6      	b.n	8024928 <_printf_i+0x184>
 802495a:	4616      	mov	r6, r2
 802495c:	e7bb      	b.n	80248d6 <_printf_i+0x132>
 802495e:	680b      	ldr	r3, [r1, #0]
 8024960:	6826      	ldr	r6, [r4, #0]
 8024962:	1d1d      	adds	r5, r3, #4
 8024964:	6960      	ldr	r0, [r4, #20]
 8024966:	600d      	str	r5, [r1, #0]
 8024968:	0635      	lsls	r5, r6, #24
 802496a:	681b      	ldr	r3, [r3, #0]
 802496c:	d501      	bpl.n	8024972 <_printf_i+0x1ce>
 802496e:	6018      	str	r0, [r3, #0]
 8024970:	e002      	b.n	8024978 <_printf_i+0x1d4>
 8024972:	0671      	lsls	r1, r6, #25
 8024974:	d5fb      	bpl.n	802496e <_printf_i+0x1ca>
 8024976:	8018      	strh	r0, [r3, #0]
 8024978:	2300      	movs	r3, #0
 802497a:	4616      	mov	r6, r2
 802497c:	6123      	str	r3, [r4, #16]
 802497e:	e7ba      	b.n	80248f6 <_printf_i+0x152>
 8024980:	680b      	ldr	r3, [r1, #0]
 8024982:	1d1a      	adds	r2, r3, #4
 8024984:	600a      	str	r2, [r1, #0]
 8024986:	681e      	ldr	r6, [r3, #0]
 8024988:	2100      	movs	r1, #0
 802498a:	4630      	mov	r0, r6
 802498c:	6862      	ldr	r2, [r4, #4]
 802498e:	f000 f82f 	bl	80249f0 <memchr>
 8024992:	b108      	cbz	r0, 8024998 <_printf_i+0x1f4>
 8024994:	1b80      	subs	r0, r0, r6
 8024996:	6060      	str	r0, [r4, #4]
 8024998:	6863      	ldr	r3, [r4, #4]
 802499a:	6123      	str	r3, [r4, #16]
 802499c:	2300      	movs	r3, #0
 802499e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80249a2:	e7a8      	b.n	80248f6 <_printf_i+0x152>
 80249a4:	4632      	mov	r2, r6
 80249a6:	4649      	mov	r1, r9
 80249a8:	4640      	mov	r0, r8
 80249aa:	6923      	ldr	r3, [r4, #16]
 80249ac:	47d0      	blx	sl
 80249ae:	3001      	adds	r0, #1
 80249b0:	d0ab      	beq.n	802490a <_printf_i+0x166>
 80249b2:	6823      	ldr	r3, [r4, #0]
 80249b4:	079b      	lsls	r3, r3, #30
 80249b6:	d413      	bmi.n	80249e0 <_printf_i+0x23c>
 80249b8:	68e0      	ldr	r0, [r4, #12]
 80249ba:	9b03      	ldr	r3, [sp, #12]
 80249bc:	4298      	cmp	r0, r3
 80249be:	bfb8      	it	lt
 80249c0:	4618      	movlt	r0, r3
 80249c2:	e7a4      	b.n	802490e <_printf_i+0x16a>
 80249c4:	2301      	movs	r3, #1
 80249c6:	4632      	mov	r2, r6
 80249c8:	4649      	mov	r1, r9
 80249ca:	4640      	mov	r0, r8
 80249cc:	47d0      	blx	sl
 80249ce:	3001      	adds	r0, #1
 80249d0:	d09b      	beq.n	802490a <_printf_i+0x166>
 80249d2:	3501      	adds	r5, #1
 80249d4:	68e3      	ldr	r3, [r4, #12]
 80249d6:	9903      	ldr	r1, [sp, #12]
 80249d8:	1a5b      	subs	r3, r3, r1
 80249da:	42ab      	cmp	r3, r5
 80249dc:	dcf2      	bgt.n	80249c4 <_printf_i+0x220>
 80249de:	e7eb      	b.n	80249b8 <_printf_i+0x214>
 80249e0:	2500      	movs	r5, #0
 80249e2:	f104 0619 	add.w	r6, r4, #25
 80249e6:	e7f5      	b.n	80249d4 <_printf_i+0x230>
 80249e8:	08025381 	.word	0x08025381
 80249ec:	08025392 	.word	0x08025392

080249f0 <memchr>:
 80249f0:	4603      	mov	r3, r0
 80249f2:	b510      	push	{r4, lr}
 80249f4:	b2c9      	uxtb	r1, r1
 80249f6:	4402      	add	r2, r0
 80249f8:	4293      	cmp	r3, r2
 80249fa:	4618      	mov	r0, r3
 80249fc:	d101      	bne.n	8024a02 <memchr+0x12>
 80249fe:	2000      	movs	r0, #0
 8024a00:	e003      	b.n	8024a0a <memchr+0x1a>
 8024a02:	7804      	ldrb	r4, [r0, #0]
 8024a04:	3301      	adds	r3, #1
 8024a06:	428c      	cmp	r4, r1
 8024a08:	d1f6      	bne.n	80249f8 <memchr+0x8>
 8024a0a:	bd10      	pop	{r4, pc}

08024a0c <memcpy>:
 8024a0c:	440a      	add	r2, r1
 8024a0e:	4291      	cmp	r1, r2
 8024a10:	f100 33ff 	add.w	r3, r0, #4294967295
 8024a14:	d100      	bne.n	8024a18 <memcpy+0xc>
 8024a16:	4770      	bx	lr
 8024a18:	b510      	push	{r4, lr}
 8024a1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8024a1e:	4291      	cmp	r1, r2
 8024a20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8024a24:	d1f9      	bne.n	8024a1a <memcpy+0xe>
 8024a26:	bd10      	pop	{r4, pc}

08024a28 <memmove>:
 8024a28:	4288      	cmp	r0, r1
 8024a2a:	b510      	push	{r4, lr}
 8024a2c:	eb01 0402 	add.w	r4, r1, r2
 8024a30:	d902      	bls.n	8024a38 <memmove+0x10>
 8024a32:	4284      	cmp	r4, r0
 8024a34:	4623      	mov	r3, r4
 8024a36:	d807      	bhi.n	8024a48 <memmove+0x20>
 8024a38:	1e43      	subs	r3, r0, #1
 8024a3a:	42a1      	cmp	r1, r4
 8024a3c:	d008      	beq.n	8024a50 <memmove+0x28>
 8024a3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8024a42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8024a46:	e7f8      	b.n	8024a3a <memmove+0x12>
 8024a48:	4601      	mov	r1, r0
 8024a4a:	4402      	add	r2, r0
 8024a4c:	428a      	cmp	r2, r1
 8024a4e:	d100      	bne.n	8024a52 <memmove+0x2a>
 8024a50:	bd10      	pop	{r4, pc}
 8024a52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8024a56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8024a5a:	e7f7      	b.n	8024a4c <memmove+0x24>

08024a5c <_free_r>:
 8024a5c:	b538      	push	{r3, r4, r5, lr}
 8024a5e:	4605      	mov	r5, r0
 8024a60:	2900      	cmp	r1, #0
 8024a62:	d043      	beq.n	8024aec <_free_r+0x90>
 8024a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024a68:	1f0c      	subs	r4, r1, #4
 8024a6a:	2b00      	cmp	r3, #0
 8024a6c:	bfb8      	it	lt
 8024a6e:	18e4      	addlt	r4, r4, r3
 8024a70:	f000 f8d0 	bl	8024c14 <__malloc_lock>
 8024a74:	4a1e      	ldr	r2, [pc, #120]	; (8024af0 <_free_r+0x94>)
 8024a76:	6813      	ldr	r3, [r2, #0]
 8024a78:	4610      	mov	r0, r2
 8024a7a:	b933      	cbnz	r3, 8024a8a <_free_r+0x2e>
 8024a7c:	6063      	str	r3, [r4, #4]
 8024a7e:	6014      	str	r4, [r2, #0]
 8024a80:	4628      	mov	r0, r5
 8024a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024a86:	f000 b8cb 	b.w	8024c20 <__malloc_unlock>
 8024a8a:	42a3      	cmp	r3, r4
 8024a8c:	d90a      	bls.n	8024aa4 <_free_r+0x48>
 8024a8e:	6821      	ldr	r1, [r4, #0]
 8024a90:	1862      	adds	r2, r4, r1
 8024a92:	4293      	cmp	r3, r2
 8024a94:	bf01      	itttt	eq
 8024a96:	681a      	ldreq	r2, [r3, #0]
 8024a98:	685b      	ldreq	r3, [r3, #4]
 8024a9a:	1852      	addeq	r2, r2, r1
 8024a9c:	6022      	streq	r2, [r4, #0]
 8024a9e:	6063      	str	r3, [r4, #4]
 8024aa0:	6004      	str	r4, [r0, #0]
 8024aa2:	e7ed      	b.n	8024a80 <_free_r+0x24>
 8024aa4:	461a      	mov	r2, r3
 8024aa6:	685b      	ldr	r3, [r3, #4]
 8024aa8:	b10b      	cbz	r3, 8024aae <_free_r+0x52>
 8024aaa:	42a3      	cmp	r3, r4
 8024aac:	d9fa      	bls.n	8024aa4 <_free_r+0x48>
 8024aae:	6811      	ldr	r1, [r2, #0]
 8024ab0:	1850      	adds	r0, r2, r1
 8024ab2:	42a0      	cmp	r0, r4
 8024ab4:	d10b      	bne.n	8024ace <_free_r+0x72>
 8024ab6:	6820      	ldr	r0, [r4, #0]
 8024ab8:	4401      	add	r1, r0
 8024aba:	1850      	adds	r0, r2, r1
 8024abc:	4283      	cmp	r3, r0
 8024abe:	6011      	str	r1, [r2, #0]
 8024ac0:	d1de      	bne.n	8024a80 <_free_r+0x24>
 8024ac2:	6818      	ldr	r0, [r3, #0]
 8024ac4:	685b      	ldr	r3, [r3, #4]
 8024ac6:	4401      	add	r1, r0
 8024ac8:	6011      	str	r1, [r2, #0]
 8024aca:	6053      	str	r3, [r2, #4]
 8024acc:	e7d8      	b.n	8024a80 <_free_r+0x24>
 8024ace:	d902      	bls.n	8024ad6 <_free_r+0x7a>
 8024ad0:	230c      	movs	r3, #12
 8024ad2:	602b      	str	r3, [r5, #0]
 8024ad4:	e7d4      	b.n	8024a80 <_free_r+0x24>
 8024ad6:	6820      	ldr	r0, [r4, #0]
 8024ad8:	1821      	adds	r1, r4, r0
 8024ada:	428b      	cmp	r3, r1
 8024adc:	bf01      	itttt	eq
 8024ade:	6819      	ldreq	r1, [r3, #0]
 8024ae0:	685b      	ldreq	r3, [r3, #4]
 8024ae2:	1809      	addeq	r1, r1, r0
 8024ae4:	6021      	streq	r1, [r4, #0]
 8024ae6:	6063      	str	r3, [r4, #4]
 8024ae8:	6054      	str	r4, [r2, #4]
 8024aea:	e7c9      	b.n	8024a80 <_free_r+0x24>
 8024aec:	bd38      	pop	{r3, r4, r5, pc}
 8024aee:	bf00      	nop
 8024af0:	200011d0 	.word	0x200011d0

08024af4 <_malloc_r>:
 8024af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024af6:	1ccd      	adds	r5, r1, #3
 8024af8:	f025 0503 	bic.w	r5, r5, #3
 8024afc:	3508      	adds	r5, #8
 8024afe:	2d0c      	cmp	r5, #12
 8024b00:	bf38      	it	cc
 8024b02:	250c      	movcc	r5, #12
 8024b04:	2d00      	cmp	r5, #0
 8024b06:	4606      	mov	r6, r0
 8024b08:	db01      	blt.n	8024b0e <_malloc_r+0x1a>
 8024b0a:	42a9      	cmp	r1, r5
 8024b0c:	d903      	bls.n	8024b16 <_malloc_r+0x22>
 8024b0e:	230c      	movs	r3, #12
 8024b10:	6033      	str	r3, [r6, #0]
 8024b12:	2000      	movs	r0, #0
 8024b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024b16:	f000 f87d 	bl	8024c14 <__malloc_lock>
 8024b1a:	4921      	ldr	r1, [pc, #132]	; (8024ba0 <_malloc_r+0xac>)
 8024b1c:	680a      	ldr	r2, [r1, #0]
 8024b1e:	4614      	mov	r4, r2
 8024b20:	b99c      	cbnz	r4, 8024b4a <_malloc_r+0x56>
 8024b22:	4f20      	ldr	r7, [pc, #128]	; (8024ba4 <_malloc_r+0xb0>)
 8024b24:	683b      	ldr	r3, [r7, #0]
 8024b26:	b923      	cbnz	r3, 8024b32 <_malloc_r+0x3e>
 8024b28:	4621      	mov	r1, r4
 8024b2a:	4630      	mov	r0, r6
 8024b2c:	f000 f862 	bl	8024bf4 <_sbrk_r>
 8024b30:	6038      	str	r0, [r7, #0]
 8024b32:	4629      	mov	r1, r5
 8024b34:	4630      	mov	r0, r6
 8024b36:	f000 f85d 	bl	8024bf4 <_sbrk_r>
 8024b3a:	1c43      	adds	r3, r0, #1
 8024b3c:	d123      	bne.n	8024b86 <_malloc_r+0x92>
 8024b3e:	230c      	movs	r3, #12
 8024b40:	4630      	mov	r0, r6
 8024b42:	6033      	str	r3, [r6, #0]
 8024b44:	f000 f86c 	bl	8024c20 <__malloc_unlock>
 8024b48:	e7e3      	b.n	8024b12 <_malloc_r+0x1e>
 8024b4a:	6823      	ldr	r3, [r4, #0]
 8024b4c:	1b5b      	subs	r3, r3, r5
 8024b4e:	d417      	bmi.n	8024b80 <_malloc_r+0x8c>
 8024b50:	2b0b      	cmp	r3, #11
 8024b52:	d903      	bls.n	8024b5c <_malloc_r+0x68>
 8024b54:	6023      	str	r3, [r4, #0]
 8024b56:	441c      	add	r4, r3
 8024b58:	6025      	str	r5, [r4, #0]
 8024b5a:	e004      	b.n	8024b66 <_malloc_r+0x72>
 8024b5c:	6863      	ldr	r3, [r4, #4]
 8024b5e:	42a2      	cmp	r2, r4
 8024b60:	bf0c      	ite	eq
 8024b62:	600b      	streq	r3, [r1, #0]
 8024b64:	6053      	strne	r3, [r2, #4]
 8024b66:	4630      	mov	r0, r6
 8024b68:	f000 f85a 	bl	8024c20 <__malloc_unlock>
 8024b6c:	f104 000b 	add.w	r0, r4, #11
 8024b70:	1d23      	adds	r3, r4, #4
 8024b72:	f020 0007 	bic.w	r0, r0, #7
 8024b76:	1ac2      	subs	r2, r0, r3
 8024b78:	d0cc      	beq.n	8024b14 <_malloc_r+0x20>
 8024b7a:	1a1b      	subs	r3, r3, r0
 8024b7c:	50a3      	str	r3, [r4, r2]
 8024b7e:	e7c9      	b.n	8024b14 <_malloc_r+0x20>
 8024b80:	4622      	mov	r2, r4
 8024b82:	6864      	ldr	r4, [r4, #4]
 8024b84:	e7cc      	b.n	8024b20 <_malloc_r+0x2c>
 8024b86:	1cc4      	adds	r4, r0, #3
 8024b88:	f024 0403 	bic.w	r4, r4, #3
 8024b8c:	42a0      	cmp	r0, r4
 8024b8e:	d0e3      	beq.n	8024b58 <_malloc_r+0x64>
 8024b90:	1a21      	subs	r1, r4, r0
 8024b92:	4630      	mov	r0, r6
 8024b94:	f000 f82e 	bl	8024bf4 <_sbrk_r>
 8024b98:	3001      	adds	r0, #1
 8024b9a:	d1dd      	bne.n	8024b58 <_malloc_r+0x64>
 8024b9c:	e7cf      	b.n	8024b3e <_malloc_r+0x4a>
 8024b9e:	bf00      	nop
 8024ba0:	200011d0 	.word	0x200011d0
 8024ba4:	200011d4 	.word	0x200011d4

08024ba8 <_realloc_r>:
 8024ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024baa:	4607      	mov	r7, r0
 8024bac:	4614      	mov	r4, r2
 8024bae:	460e      	mov	r6, r1
 8024bb0:	b921      	cbnz	r1, 8024bbc <_realloc_r+0x14>
 8024bb2:	4611      	mov	r1, r2
 8024bb4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8024bb8:	f7ff bf9c 	b.w	8024af4 <_malloc_r>
 8024bbc:	b922      	cbnz	r2, 8024bc8 <_realloc_r+0x20>
 8024bbe:	f7ff ff4d 	bl	8024a5c <_free_r>
 8024bc2:	4625      	mov	r5, r4
 8024bc4:	4628      	mov	r0, r5
 8024bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024bc8:	f000 f830 	bl	8024c2c <_malloc_usable_size_r>
 8024bcc:	42a0      	cmp	r0, r4
 8024bce:	d20f      	bcs.n	8024bf0 <_realloc_r+0x48>
 8024bd0:	4621      	mov	r1, r4
 8024bd2:	4638      	mov	r0, r7
 8024bd4:	f7ff ff8e 	bl	8024af4 <_malloc_r>
 8024bd8:	4605      	mov	r5, r0
 8024bda:	2800      	cmp	r0, #0
 8024bdc:	d0f2      	beq.n	8024bc4 <_realloc_r+0x1c>
 8024bde:	4631      	mov	r1, r6
 8024be0:	4622      	mov	r2, r4
 8024be2:	f7ff ff13 	bl	8024a0c <memcpy>
 8024be6:	4631      	mov	r1, r6
 8024be8:	4638      	mov	r0, r7
 8024bea:	f7ff ff37 	bl	8024a5c <_free_r>
 8024bee:	e7e9      	b.n	8024bc4 <_realloc_r+0x1c>
 8024bf0:	4635      	mov	r5, r6
 8024bf2:	e7e7      	b.n	8024bc4 <_realloc_r+0x1c>

08024bf4 <_sbrk_r>:
 8024bf4:	b538      	push	{r3, r4, r5, lr}
 8024bf6:	2300      	movs	r3, #0
 8024bf8:	4d05      	ldr	r5, [pc, #20]	; (8024c10 <_sbrk_r+0x1c>)
 8024bfa:	4604      	mov	r4, r0
 8024bfc:	4608      	mov	r0, r1
 8024bfe:	602b      	str	r3, [r5, #0]
 8024c00:	f7fc faac 	bl	802115c <_sbrk>
 8024c04:	1c43      	adds	r3, r0, #1
 8024c06:	d102      	bne.n	8024c0e <_sbrk_r+0x1a>
 8024c08:	682b      	ldr	r3, [r5, #0]
 8024c0a:	b103      	cbz	r3, 8024c0e <_sbrk_r+0x1a>
 8024c0c:	6023      	str	r3, [r4, #0]
 8024c0e:	bd38      	pop	{r3, r4, r5, pc}
 8024c10:	20004320 	.word	0x20004320

08024c14 <__malloc_lock>:
 8024c14:	4801      	ldr	r0, [pc, #4]	; (8024c1c <__malloc_lock+0x8>)
 8024c16:	f000 b811 	b.w	8024c3c <__retarget_lock_acquire_recursive>
 8024c1a:	bf00      	nop
 8024c1c:	20004328 	.word	0x20004328

08024c20 <__malloc_unlock>:
 8024c20:	4801      	ldr	r0, [pc, #4]	; (8024c28 <__malloc_unlock+0x8>)
 8024c22:	f000 b80c 	b.w	8024c3e <__retarget_lock_release_recursive>
 8024c26:	bf00      	nop
 8024c28:	20004328 	.word	0x20004328

08024c2c <_malloc_usable_size_r>:
 8024c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024c30:	1f18      	subs	r0, r3, #4
 8024c32:	2b00      	cmp	r3, #0
 8024c34:	bfbc      	itt	lt
 8024c36:	580b      	ldrlt	r3, [r1, r0]
 8024c38:	18c0      	addlt	r0, r0, r3
 8024c3a:	4770      	bx	lr

08024c3c <__retarget_lock_acquire_recursive>:
 8024c3c:	4770      	bx	lr

08024c3e <__retarget_lock_release_recursive>:
 8024c3e:	4770      	bx	lr

08024c40 <_init>:
 8024c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024c42:	bf00      	nop
 8024c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024c46:	bc08      	pop	{r3}
 8024c48:	469e      	mov	lr, r3
 8024c4a:	4770      	bx	lr

08024c4c <_fini>:
 8024c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024c4e:	bf00      	nop
 8024c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024c52:	bc08      	pop	{r3}
 8024c54:	469e      	mov	lr, r3
 8024c56:	4770      	bx	lr
