block/VDAC0_NS:
  description: VDAC0_NS Registers
  items:
  - name: IPVERSION
    description: No Description
    byte_offset: 0
    access: Read
    fieldset: IPVERSION
  - name: EN
    description: No Description
    byte_offset: 4
    fieldset: EN
  - name: SWRST
    description: No Description
    byte_offset: 8
    fieldset: SWRST
  - name: CFG
    description: No Description
    byte_offset: 12
    fieldset: CFG
  - name: STATUS
    description: No Description
    byte_offset: 16
    access: Read
    fieldset: STATUS
  - name: CH0CFG
    description: No Description
    byte_offset: 20
    fieldset: CH0CFG
  - name: CH1CFG
    description: No Description
    byte_offset: 24
    fieldset: CH1CFG
  - name: CMD
    description: No Description
    byte_offset: 28
    access: Write
    fieldset: CMD
  - name: IF
    description: No Description
    byte_offset: 32
    fieldset: IF
  - name: IEN
    description: No Description
    byte_offset: 36
    fieldset: IEN
  - name: CH0F
    description: No Description
    byte_offset: 40
    access: Write
    fieldset: CH0F
  - name: CH1F
    description: No Description
    byte_offset: 44
    access: Write
    fieldset: CH1F
  - name: OUTCTRL
    description: No Description
    byte_offset: 48
    fieldset: OUTCTRL
  - name: OUTTIMERCFG
    description: No Description
    byte_offset: 52
    fieldset: OUTTIMERCFG
fieldset/CFG:
  description: No Description
  fields:
  - name: DIFF
    description: Differential Mode
    bit_offset: 0
    bit_size: 1
    enum: DIFF
  - name: SINEMODE
    description: Sine Mode
    bit_offset: 1
    bit_size: 1
    enum: SINEMODE
  - name: SINERESET
    description: Sine Wave Reset When inactive
    bit_offset: 2
    bit_size: 1
  - name: CH0PRESCRST
    description: Channel 0 Start Reset Prescaler
    bit_offset: 3
    bit_size: 1
    enum: CH0PRESCRST
  - name: REFRSEL
    description: Reference Selection
    bit_offset: 4
    bit_size: 2
    enum: REFRSEL
  - name: PRESC
    description: Prescaler Setting for DAC clock
    bit_offset: 7
    bit_size: 7
  - name: TIMEROVRFLOWPERIOD
    description: Internal Timer Overflow Period
    bit_offset: 16
    bit_size: 3
    enum: TIMEROVRFLOWPERIOD
  - name: REFRESHPERIOD
    description: Refresh Timer Overflow Period
    bit_offset: 20
    bit_size: 3
    enum: REFRESHPERIOD
  - name: BIASKEEPWARM
    description: Bias Keepwarm Mode Enable
    bit_offset: 24
    bit_size: 1
  - name: DMAWU
    description: VDAC DMA Wakeup
    bit_offset: 25
    bit_size: 1
  - name: ONDEMANDCLK
    description: Always allow clk_dac
    bit_offset: 26
    bit_size: 1
  - name: DBGHALT
    description: Debug Halt
    bit_offset: 27
    bit_size: 1
    enum: DBGHALT
  - name: WARMUPTIME
    description: DAC Warmup Time
    bit_offset: 28
    bit_size: 3
fieldset/CH0CFG:
  description: No Description
  fields:
  - name: CONVMODE
    description: Channel 0 Conversion Mode
    bit_offset: 0
    bit_size: 1
    enum: CH0CFG_CONVMODE
  - name: POWERMODE
    description: Channel 0 Power Mode
    bit_offset: 2
    bit_size: 1
    enum: CH0CFG_POWERMODE
  - name: TRIGMODE
    description: Channel 0 Trigger Mode
    bit_offset: 4
    bit_size: 3
    enum: CH0CFG_TRIGMODE
  - name: REFRESHSOURCE
    description: Channel 0 Refresh Source
    bit_offset: 8
    bit_size: 2
    enum: CH0CFG_REFRESHSOURCE
  - name: FIFODVL
    description: Channel 0 FIFO Low Watermark
    bit_offset: 11
    bit_size: 2
  - name: HIGHCAPLOADEN
    description: Channel 0 High Cap Load Mode Enable
    bit_offset: 14
    bit_size: 1
  - name: KEEPWARM
    description: Channel 0 Keepwarm Mode Enable
    bit_offset: 16
    bit_size: 1
fieldset/CH0F:
  description: No Description
  fields:
  - name: DATA
    description: Channel 0 Data
    bit_offset: 0
    bit_size: 12
fieldset/CH1CFG:
  description: No Description
  fields:
  - name: CONVMODE
    description: Channel 1 Conversion Mode
    bit_offset: 0
    bit_size: 1
    enum: CH1CFG_CONVMODE
  - name: POWERMODE
    description: Channel 1 Power Mode
    bit_offset: 2
    bit_size: 1
    enum: CH1CFG_POWERMODE
  - name: TRIGMODE
    description: Channel 1 Trigger Mode
    bit_offset: 4
    bit_size: 3
    enum: CH1CFG_TRIGMODE
  - name: REFRESHSOURCE
    description: Channel 1 Refresh Source
    bit_offset: 8
    bit_size: 2
    enum: CH1CFG_REFRESHSOURCE
  - name: FIFODVL
    description: Channel 1 FIFO Low Watermark
    bit_offset: 11
    bit_size: 2
  - name: HIGHCAPLOADEN
    description: Channel 1 High Cap Load Mode Enable
    bit_offset: 14
    bit_size: 1
  - name: KEEPWARM
    description: Channel 1 Keepwarm Mode Enable
    bit_offset: 16
    bit_size: 1
fieldset/CH1F:
  description: No Description
  fields:
  - name: DATA
    description: Channel 1 Data
    bit_offset: 0
    bit_size: 12
fieldset/CMD:
  description: No Description
  fields:
  - name: CH0EN
    description: DAC Channel 0 Enable
    bit_offset: 0
    bit_size: 1
  - name: CH0DIS
    description: DAC Channel 0 Disable
    bit_offset: 1
    bit_size: 1
  - name: CH1EN
    description: DAC Channel 1 Enable
    bit_offset: 4
    bit_size: 1
  - name: CH1DIS
    description: DAC Channel 1 Disable
    bit_offset: 5
    bit_size: 1
  - name: CH0FIFOFLUSH
    description: CH0 WFIFO Flush
    bit_offset: 8
    bit_size: 1
  - name: CH1FIFOFLUSH
    description: CH1 WFIFO Flush
    bit_offset: 9
    bit_size: 1
  - name: SINEMODESTART
    description: Start Sine Wave Generation
    bit_offset: 10
    bit_size: 1
  - name: SINEMODESTOP
    description: Stop Sine Wave Generation
    bit_offset: 11
    bit_size: 1
fieldset/EN:
  description: No Description
  fields:
  - name: EN
    description: VDAC Module Enable
    bit_offset: 0
    bit_size: 1
    enum: EN
  - name: DISABLING
    description: Disablement busy status
    bit_offset: 1
    bit_size: 1
fieldset/IEN:
  description: No Description
  fields:
  - name: CH0CD
    description: CH0 Conversion Done Interrupt Flag
    bit_offset: 0
    bit_size: 1
  - name: CH1CD
    description: CH1 Conversion Done Interrupt Flag
    bit_offset: 1
    bit_size: 1
  - name: CH0OF
    description: CH0 Data Overflow Interrupt Flag
    bit_offset: 4
    bit_size: 1
  - name: CH1OF
    description: CH1 Data Overflow Interrupt Flag
    bit_offset: 5
    bit_size: 1
  - name: CH0UF
    description: CH0 Data Underflow Interrupt Flag
    bit_offset: 8
    bit_size: 1
  - name: CH1UF
    description: CH1 Data Underflow Interrupt Flag
    bit_offset: 9
    bit_size: 1
  - name: ABUSALLOCERR
    description: ABUS Allocation Error Interrupt Flag
    bit_offset: 18
    bit_size: 1
  - name: CH0DVL
    description: CH0 Data Valid Level Interrupt Flag
    bit_offset: 20
    bit_size: 1
  - name: CH1DVL
    description: CH1 Data Valid Level Interrupt Flag
    bit_offset: 21
    bit_size: 1
  - name: ABUSINPUTCONFLICT
    description: ABUS Input Conflict Interrupt Flag
    bit_offset: 26
    bit_size: 1
fieldset/IF:
  description: No Description
  fields:
  - name: CH0CD
    description: CH0 Conversion Done Interrupt Flag
    bit_offset: 0
    bit_size: 1
  - name: CH1CD
    description: CH1 Conversion Done Interrupt Flag
    bit_offset: 1
    bit_size: 1
  - name: CH0OF
    description: CH0 Data Overflow Interrupt Flag
    bit_offset: 4
    bit_size: 1
  - name: CH1OF
    description: CH1 Data Overflow Interrupt Flag
    bit_offset: 5
    bit_size: 1
  - name: CH0UF
    description: CH0 Data Underflow Interrupt Flag
    bit_offset: 8
    bit_size: 1
  - name: CH1UF
    description: CH1 Data Underflow Interrupt Flag
    bit_offset: 9
    bit_size: 1
  - name: ABUSALLOCERR
    description: ABUS Port Allocation Error Flag
    bit_offset: 18
    bit_size: 1
  - name: CH0DVL
    description: CH0 Data Valid Level Interrupt Flag
    bit_offset: 20
    bit_size: 1
  - name: CH1DVL
    description: CH1 Data Valid Level Interrupt Flag
    bit_offset: 21
    bit_size: 1
  - name: ABUSINPUTCONFLICT
    description: ABUS Input Conflict Error Flag
    bit_offset: 26
    bit_size: 1
fieldset/IPVERSION:
  description: No Description
  fields:
  - name: IPVERSION
    description: IPVERSION
    bit_offset: 0
    bit_size: 32
fieldset/OUTCTRL:
  description: No Description
  fields:
  - name: MAINOUTENCH0
    description: CH0 Main Output Enable
    bit_offset: 0
    bit_size: 1
  - name: MAINOUTENCH1
    description: CH1 Main Output Enable
    bit_offset: 1
    bit_size: 1
  - name: AUXOUTENCH0
    description: CH0 Alternative Output Enable
    bit_offset: 4
    bit_size: 1
  - name: AUXOUTENCH1
    description: CH1 Alternative Output Enable
    bit_offset: 5
    bit_size: 1
  - name: SHORTCH0
    description: CH1 Main and Alternative Output Short
    bit_offset: 8
    bit_size: 1
  - name: SHORTCH1
    description: CH0 Main and Alternative Output Short
    bit_offset: 9
    bit_size: 1
  - name: ABUSPORTSELCH0
    description: CH0 ABUS Port Select
    bit_offset: 12
    bit_size: 3
    enum: ABUSPORTSELCH0
  - name: ABUSPINSELCH0
    description: CH0 ABUS Pin Select
    bit_offset: 15
    bit_size: 6
  - name: ABUSPORTSELCH1
    description: CH1 ABUS Port Select
    bit_offset: 22
    bit_size: 3
    enum: ABUSPORTSELCH1
  - name: ABUSPINSELCH1
    description: CH1 ABUS Pin Select
    bit_offset: 25
    bit_size: 6
fieldset/OUTTIMERCFG:
  description: No Description
  fields:
  - name: CH0OUTHOLDTIME
    description: CH0 Output Hold Time
    bit_offset: 0
    bit_size: 10
  - name: CH1OUTHOLDTIME
    description: CH1 Output Hold Time
    bit_offset: 15
    bit_size: 10
fieldset/STATUS:
  description: No Description
  fields:
  - name: CH0ENS
    description: Channel 0 Enabled Status
    bit_offset: 0
    bit_size: 1
  - name: CH1ENS
    description: Channel 1 Enabled Status
    bit_offset: 1
    bit_size: 1
  - name: CH0WARM
    description: Channel 0 Warmed Status
    bit_offset: 4
    bit_size: 1
  - name: CH1WARM
    description: Channel 1 Warmed Status
    bit_offset: 5
    bit_size: 1
  - name: CH0FIFOFULL
    description: Channel 0 FIFO Full Status
    bit_offset: 8
    bit_size: 1
  - name: CH1FIFOFULL
    description: Channel 1 FIFO Full Status
    bit_offset: 9
    bit_size: 1
  - name: CH0FIFOCNT
    description: Channel 0 FIFO Valid Count
    bit_offset: 12
    bit_size: 3
  - name: CH1FIFOCNT
    description: Channel 1 FIFO Valid Count
    bit_offset: 15
    bit_size: 3
  - name: CH0CURRENTSTATE
    description: Channel 0 Current Status
    bit_offset: 19
    bit_size: 1
  - name: CH1CURRENTSTATE
    description: Channel 1 Current Status
    bit_offset: 20
    bit_size: 1
  - name: CH0FIFOEMPTY
    description: Channel 0 FIFO Empty Status
    bit_offset: 22
    bit_size: 1
  - name: CH1FIFOEMPTY
    description: Channel 1 FIFO Empty Status
    bit_offset: 23
    bit_size: 1
  - name: CH0FIFOFLBUSY
    description: CH0 FIFO Flush Sync Busy
    bit_offset: 26
    bit_size: 1
  - name: CH1FIFOFLBUSY
    description: CH1 FIFO Flush Sync Busy
    bit_offset: 27
    bit_size: 1
  - name: ABUSINPUTCONFLICT
    description: ABUS Input Conflict Status
    bit_offset: 28
    bit_size: 1
  - name: SINEACTIVE
    description: Sine Wave Output Status on Channel
    bit_offset: 29
    bit_size: 1
  - name: ABUSALLOCERR
    description: ABUS Allocation Error Status
    bit_offset: 30
    bit_size: 1
  - name: SYNCBUSY
    description: Sync Busy Combined
    bit_offset: 31
    bit_size: 1
fieldset/SWRST:
  description: No Description
  fields:
  - name: SWRST
    description: Software reset command
    bit_offset: 0
    bit_size: 1
  - name: RESETTING
    description: Software reset busy status
    bit_offset: 1
    bit_size: 1
enum/ABUSPORTSELCH0:
  bit_size: 3
  variants:
  - name: NONE
    description: No GPIO Selected for CH0 ABUS Output
    value: 0
  - name: PORTA
    description: Port A Selected
    value: 1
  - name: PORTB
    description: Port B Selected
    value: 2
  - name: PORTC
    description: Port C Selected
    value: 3
  - name: PORTD
    description: Port D Selected
    value: 4
enum/ABUSPORTSELCH1:
  bit_size: 3
  variants:
  - name: NONE
    description: No GPIO Selected for CH1 ABUS Output
    value: 0
  - name: PORTA
    description: Port A Selected
    value: 1
  - name: PORTB
    description: Port B Selected
    value: 2
  - name: PORTC
    description: Port C Selected
    value: 3
  - name: PORTD
    description: Port D Selected
    value: 4
enum/CH0CFG_CONVMODE:
  bit_size: 1
  variants:
  - name: CONTINUOUS
    description: DAC channel 0 is set in continuous mode
    value: 0
  - name: SAMPLEOFF
    description: DAC channel 0 is set in sample/shut off mode
    value: 1
enum/CH0CFG_POWERMODE:
  bit_size: 1
  variants:
  - name: HIGHPOWER
    description: Default is High Power Mode
    value: 0
  - name: LOWPOWER
    description: Set this bit for Low Power Mode
    value: 1
enum/CH0CFG_REFRESHSOURCE:
  bit_size: 2
  variants:
  - name: NONE
    description: No Refresh Source Selected for Channel 0.
    value: 0
  - name: REFRESHTIMER
    description: Channel 0 Refresh triggered by Refresh Timer Overflow
    value: 1
  - name: SYNCPRS
    description: Channel 0 Refresh triggered by Sync PRS. PRS Trigger should have the same clock group as VDAC.
    value: 2
  - name: ASYNCPRS
    description: Channel 0 Refresh triggered by Async PRS
    value: 3
enum/CH0CFG_TRIGMODE:
  bit_size: 3
  variants:
  - name: NONE
    description: No Conversion Trigger Source Selected for Channel 0
    value: 0
  - name: SW
    description: Channel 0 is triggered by Channel 0 FIFO (CH0F) write
    value: 1
  - name: SYNCPRS
    description: Channel 0 is triggered by Sync PRS input. PRS Trigger should have the same clock group as VDAC.
    value: 2
  - name: INTERNALTIMER
    description: Channel 0 is triggered by Internal Timer Overflow
    value: 4
  - name: ASYNCPRS
    description: Channel 0 is triggered by Async PRS input
    value: 5
enum/CH0PRESCRST:
  bit_size: 1
  variants:
  - name: NORESETPRESC
    description: Prescaler not reset on channel 0 start
    value: 0
  - name: RESETPRESC
    description: Prescaler reset on channel 0 start
    value: 1
enum/CH1CFG_CONVMODE:
  bit_size: 1
  variants:
  - name: CONTINUOUS
    description: DAC channel 1 is set in continuous mode
    value: 0
  - name: SAMPLEOFF
    description: DAC channel 1 is set in sample/shut off mode
    value: 1
enum/CH1CFG_POWERMODE:
  bit_size: 1
  variants:
  - name: HIGHPOWER
    description: Default is High Power Mode
    value: 0
  - name: LOWPOWER
    description: Set this bit for Low Power Mode
    value: 1
enum/CH1CFG_REFRESHSOURCE:
  bit_size: 2
  variants:
  - name: NONE
    description: No Refresh Source Selected
    value: 0
  - name: REFRESHTIMER
    description: CH1 Refresh Triggered by Refresh Timer Overflow
    value: 1
  - name: SYNCPRS
    description: CH1 Refresh Triggered by Sync PRS. PRS Trigger should have the same clock group as VDAC.
    value: 2
  - name: ASYNCPRS
    description: CH1 Refresh Triggered by Async PRS
    value: 3
enum/CH1CFG_TRIGMODE:
  bit_size: 3
  variants:
  - name: NONE
    description: No Conversion Trigger Source Selected for Channel 1
    value: 0
  - name: SW
    description: Channel 1 is triggered by Channel 1 FIFO (CH1F) write
    value: 1
  - name: SYNCPRS
    description: Channel 1 is triggered by Sync PRS input.PRS Trigger should have the same clock group as VDAC.
    value: 2
  - name: INTERNALTIMER
    description: Channel 1 is triggered by Internal Timer Overflow
    value: 4
  - name: ASYNCPRS
    description: Channel 1 is triggered by Async PRS input
    value: 5
enum/DBGHALT:
  bit_size: 1
  variants:
  - name: NORMAL
    description: Continue operation as normal during debug mode
    value: 0
  - name: HALT
    description: Complete the current conversion and then halt during debug mode
    value: 1
enum/DIFF:
  bit_size: 1
  variants:
  - name: SINGLEENDED
    description: Single ended output
    value: 0
  - name: DIFFERENTIAL
    description: Differential output
    value: 1
enum/EN:
  bit_size: 1
  variants:
  - name: DISABLE
    description: Disable
    value: 0
  - name: ENABLE
    description: Enable
    value: 1
enum/REFRESHPERIOD:
  bit_size: 3
  variants:
  - name: CYCLES2
    description: All channels with enabled refresh are refreshed every 2 CLK_REFRESH cycles
    value: 0
  - name: CYCLES4
    description: All channels with enabled refresh are refreshed every 4 CLK_REFRESH cycles
    value: 1
  - name: CYCLES8
    description: All channels with enabled refresh are refreshed every 8 CLK_REFRESH cycles
    value: 2
  - name: CYCLES16
    description: All channels with enabled refresh are refreshed every 16 CLK_REFRESH cycles
    value: 3
  - name: CYCLES32
    description: All channels with enabled refresh are refreshed every 32 CLK_REFRESH cycles
    value: 4
  - name: CYCLES64
    description: All channels with enabled refresh are refreshed every 64 CLK_REFRESH cycles
    value: 5
  - name: CYCLES128
    description: All channels with enabled refresh are refreshed every 128 CLK_REFRESH cycles
    value: 6
  - name: CYCLES256
    description: All channels with enabled refresh are refreshed every 256 CLK_REFRESH cycles
    value: 7
enum/REFRSEL:
  bit_size: 2
  variants:
  - name: V125
    description: Internal 1.25 V bandgap reference
    value: 0
  - name: V25
    description: Internal 2.5 V bandgap reference
    value: 1
  - name: VDD
    description: AVDD reference
    value: 2
  - name: EXT
    description: External pin reference
    value: 3
enum/SINEMODE:
  bit_size: 1
  variants:
  - name: DISSINEMODE
    description: Sine mode disabled. Sine reset to 0 degrees
    value: 0
  - name: ENSINEMODE
    description: Sine mode enabled
    value: 1
enum/TIMEROVRFLOWPERIOD:
  bit_size: 3
  variants:
  - name: CYCLES2
    description: The Timer overflows every 2 Prescaled CLK_DAC cycles
    value: 0
  - name: CYCLES4
    description: The Timer overflows every 4 Prescaled CLK_DAC cycles
    value: 1
  - name: CYCLES8
    description: The Timer overflows every 8 Prescaled CLK_DAC cycles
    value: 2
  - name: CYCLES16
    description: The Timer overflows every 16 Prescaled CLK_DAC cycles
    value: 3
  - name: CYCLES32
    description: The Timer overflows every 32 Prescaled CLK_DAC cycles
    value: 4
  - name: CYCLES64
    description: The Timer overflows every 64 Prescaled CLK_DAC cycles
    value: 5
