// Seed: 328817348
module module_0 (
    input  tri1  id_0,
    input  tri1  id_1,
    output tri1  id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wand  id_5,
    output wand  id_6,
    output tri1  id_7,
    output wire  id_8,
    output tri0  id_9,
    input  wire  id_10,
    output tri   id_11,
    input  tri   id_12,
    output uwire id_13,
    output wire  id_14
    , id_17,
    output tri1  id_15
);
  assign id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_10 = 32'd73,
    parameter id_6  = 32'd15
) (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input wire id_5,
    input tri _id_6,
    output tri id_7,
    input uwire id_8,
    output wire id_9,
    input wor _id_10,
    input wire id_11
);
  logic id_13 = {-1 + -1{-1 ==? 1'h0}};
  logic [id_6 : id_10] id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_9,
      id_4,
      id_9,
      id_9,
      id_7,
      id_9,
      id_9,
      id_9,
      id_1,
      id_9,
      id_5,
      id_7,
      id_9,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
