<stg><name>convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > ></name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_outDataArray_0_1_0_0_0, i27 %p_outDataArray_0_1_0_0_02, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_outDataArray_0_0_0_0_0, i27 %p_outDataArray_0_0_0_0_01, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:9 %store_ln222 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi2ESt7complexI8ap_fixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:10 %br_ln222 = br void %_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26:1 %icmp_ln222 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26:3 %i_3 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26:4 %br_ln222 = br i1 %icmp_ln222, void %_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split, void

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:37 %store_ln222 = store i6 %i_3, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
:0 %ret_ln233 = ret

]]></Node>
<StgValue><ssdm name="ret_ln233"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:2 %fftOutData_local_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local

]]></Node>
<StgValue><ssdm name="fftOutData_local_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="128">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:3 %t_V = trunc i128 %fftOutData_local_read

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="27" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:4 %t_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 32, i32 58

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="27" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:5 %t_V_2 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 64, i32 90

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="27" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:6 %t_V_3 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 96, i32 122

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:7 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 26

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:8 %sub_ln1201 = sub i27 0, i27 %t_V

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="21" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:9 %trunc_ln1201_1 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201, i32 6, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1201_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:10 %sub_ln1201_1 = sub i21 0, i21 %trunc_ln1201_1

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="21" op_0_bw="21" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:11 %tmp = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 6, i32 26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:12 %select_ln1201 = select i1 %tmp_48, i21 %sub_ln1201_1, i21 %tmp

]]></Node>
<StgValue><ssdm name="select_ln1201"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:13 %shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:14 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 58

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:15 %sub_ln1201_2 = sub i27 0, i27 %t_V_1

]]></Node>
<StgValue><ssdm name="sub_ln1201_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="21" op_0_bw="21" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:16 %trunc_ln1201_4 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201_2, i32 6, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1201_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:17 %sub_ln1201_3 = sub i21 0, i21 %trunc_ln1201_4

]]></Node>
<StgValue><ssdm name="sub_ln1201_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="21" op_0_bw="21" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:18 %tmp_s = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 38, i32 58

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:19 %select_ln1201_1 = select i1 %tmp_49, i21 %sub_ln1201_3, i21 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln1201_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:20 %shl_ln740_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:21 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_0, i27 %p_outDataArray_0_1_0_0_0, i27 %shl_ln, i27 %shl_ln740_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:22 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 90

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:23 %sub_ln1201_4 = sub i27 0, i27 %t_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1201_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="21" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:24 %trunc_ln1201_7 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201_4, i32 6, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1201_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:25 %sub_ln1201_5 = sub i21 0, i21 %trunc_ln1201_7

]]></Node>
<StgValue><ssdm name="sub_ln1201_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="21" op_0_bw="21" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:26 %tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 70, i32 90

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:27 %select_ln1201_2 = select i1 %tmp_50, i21 %sub_ln1201_5, i21 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln1201_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:28 %shl_ln740_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:29 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 122

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:30 %sub_ln1201_6 = sub i27 0, i27 %t_V_3

]]></Node>
<StgValue><ssdm name="sub_ln1201_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:31 %trunc_ln1201_s = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201_6, i32 6, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1201_s"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:32 %sub_ln1201_7 = sub i21 0, i21 %trunc_ln1201_s

]]></Node>
<StgValue><ssdm name="sub_ln1201_7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="21" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:33 %tmp_3 = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 102, i32 122

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:34 %select_ln1201_3 = select i1 %tmp_51, i21 %sub_ln1201_7, i21 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln1201_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:35 %shl_ln740_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_01, i27 %p_outDataArray_0_1_0_0_02, i27 %shl_ln740_2, i27 %shl_ln740_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split:38 %br_ln0 = br void %_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
