entries:
- title: sidebar
  product: 
  version: 
  folders:
  - title: About
    output: web, pdf
    folderitems:

    - title: About Me
      url: /about_landing_page.html
      output: web, pdf

    - title: About This Site
      url: /about_landing_page.html
      output: web, pdf


  - title: Courses
    output: web
    folderitems:

    - title: Writing in the Sciences
      url: /courses_landing_page.html
      output: web

    - title: Understanding Research Methods
      url: /courses_landing_page.html
      output: web
      
    - title: Operating Systems
      url: /courses_landing_page.html
      output: web
      
    - title: VLSI CAD - Layout
      url: /courses_landing_page.html
      output: web
      

  - title: Research
    output: web
    folderitems:

    - title: Research Measurement of Sheet-resistance
      url: /research_landing_page.html
      output: web
      
    - title: Neural Network Implementation with FPGA
      url: /research_landing_page.html
      output: web
      
  - title: Projects
    output: web
    folderitems:

    - title: Spice
      url: /projects_landing_page.html
      output: web

    - title: Verilog/VHDL
      url: /projects_landing_page.html
      output: web
      
    - title: Cadence
      url: /projects_landing_page.html
      output: web
      
    - title: Web
      url: /projects_landing_page.html
      output: web     
      
    - title: Soft Coding
      url: /projects_landing_page.html
      output: web

    - title: Semiconductor Devices and Processes
      url: /projects_landing_page.html
      

