/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 13208
License: Customer

Current time: 	Mon Jun 12 08:38:29 IST 2023
Time zone: 	India Standard Time (Asia/Colombo)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1536x864
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 68 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	E:/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	E:/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	Akind
User home directory: C:/Users/Akind
User working directory: E:/Xilinx/Projects/Nano Processor Final
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: E:/Xilinx/Vivado
HDI_APPROOT: E:/Xilinx/Vivado/2018.2
RDI_DATADIR: E:/Xilinx/Vivado/2018.2/data
RDI_BINDIR: E:/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/Akind/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/Akind/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/Akind/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	E:/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	E:/Xilinx/Projects/Nano Processor Final/vivado.log
Vivado journal file location: 	E:/Xilinx/Projects/Nano Processor Final/vivado.jou
Engine tmp dir: 	E:/Xilinx/Projects/Nano Processor Final/.Xil/Vivado-13208-DESKTOP-S74UNKU

Xilinx Environment Variables
----------------------------
XILINX: E:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: E:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: E:/Xilinx/Vivado/2018.2
XILINX_SDK: E:/Xilinx/SDK/2018.2
XILINX_VIVADO: E:/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: E:/Xilinx/Vivado/2018.2


GUI allocated memory:	147 MB
GUI max memory:		3,052 MB
Engine allocated memory: 503 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// [GUI Memory]: 56 MB (+56348kb) [00:00:13]
// [Engine Memory]: 503 MB (+375556kb) [00:00:13]
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: E:\Xilinx\Projects\Nano Processor Final\Nano Processor Final.xpr. Version: Vivado v2018.2 
// bx (ck):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.xpr} 
// [GUI Memory]: 64 MB (+5767kb) [00:00:17]
// TclEventType: MSGMGR_MOVEMSG
// HMemoryUtils.trashcanNow. Engine heap size: 514 MB. GUI used memory: 34 MB. Current time: 6/12/23 8:38:31 AM IST
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: open_project {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.xpr} 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 560 MB (+34001kb) [00:00:28]
// [Engine Memory]: 606 MB (+18673kb) [00:00:31]
// Project name: Nano Processor Final; location: E:/Xilinx/Projects/Nano Processor Final; part: xc7a35tcpg236-1
// Tcl Message: open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 760.621 ; gain = 79.598 
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 68 MB (+106kb) [00:03:14]
// Elapsed time: 297 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd)]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
// PAPropertyPanels.initPanels (AS_4bit.vhd) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 14, true); // B (D, ck) - Node
// [GUI Memory]: 75 MB (+3796kb) [00:05:40]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd), FA1 : FA(Behavioral) (FA.vhd)]", 16, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 14); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9, true); // B (D, ck) - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd)]", 11, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd), Reg_3 : Reg_4bit(Behavioral) (Reg_4bit.vhd)]", 14, false, false, false, false, false, true); // B (D, ck) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd)]", 11); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Program_Counter : Reg_3bit(Behavioral) (Reg_3bit.vhd)]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Program_Counter : Reg_3bit(Behavioral) (Reg_3bit.vhd)]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 638 MB. GUI used memory: 45 MB. Current time: 6/12/23 8:44:21 AM IST
// [Engine Memory]: 638 MB (+1459kb) [00:06:10]
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 17, true); // B (D, ck) - Node
// [GUI Memory]: 80 MB (+1159kb) [00:06:26]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd), FA1 : FA(Behavioral) (FA.vhd)]", 19, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 17); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 12, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 12, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 10 seconds
selectCodeEditor("Instruction_Decoder.vhd", 99, 207); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 0, 218); // ce (w, ck)
// [GUI Memory]: 85 MB (+1693kb) [00:06:52]
// Elapsed time: 13 seconds
selectCodeEditor("Instruction_Decoder.vhd", 3, 225); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("Instruction_Decoder.vhd", 14, 112); // ce (w, ck)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Register_Bank.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder.vhd", 2); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 56 seconds
selectCodeEditor("Instruction_Decoder.vhd", 89, 133); // ce (w, ck)
// Elapsed time: 10 seconds
selectCodeEditor("Instruction_Decoder.vhd", 100, 93); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 97, 113); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 42, 154); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 40, 176); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 43, 194); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 41, 146); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 43, 144); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 46, 161); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 38, 168); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 31, 160); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 27, 179); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 140, 176); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 75, 210); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 63, 123); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 10, 187); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 92 MB (+2560kb) [00:09:53]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCodeEditor("Nano_Processor.vhd", 125, 92); // ce (w, ck)
selectCodeEditor("Nano_Processor.vhd", 124, 109); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Nano_Processor.vhd", 125, 230); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Nano_Processor.vhd", 125, 243); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 57 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Register_Bank.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder.vhd", 1); // k (j, ck)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 295ms to process. Increasing delay to 2000 ms.
// Elapsed time: 94 seconds
selectCodeEditor("Instruction_Decoder.vhd", 55, 125); // ce (w, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd), decoder : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd), decoder : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
// [GUI Memory]: 97 MB (+403kb) [00:13:03]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder.vhd", 1); // k (j, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 76 seconds
selectCodeEditor("Instruction_Decoder.vhd", 27, 90); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 84, 94); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 113, 127); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 61, 129, false, true, false, false, false); // ce (w, ck) - Control Key
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 195, 179); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 97, 145); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'v'); // ce (w, ck)
// Elapsed time: 17 seconds
selectCodeEditor("Instruction_Decoder.vhd", 84, 94); // ce (w, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 32 seconds
selectCodeEditor("Instruction_Decoder.vhd", 110, 94); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 84, 248); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder.vhd", 149, 228); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Nano_Processor.vhd", 5); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Adder_3bit.vhd", 4); // k (j, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 16); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 16); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 16); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 17); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 21, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 21, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 18 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 21); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 24, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd), UUT : Slow_Clock(Behavioral) (Slow_Clock.vhd)]", 25, false, false, false, false, false, true); // B (D, ck) - Double Click
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASUnit_sim(Behavioral) (AS_4bit_TB.vhd)]", 19, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASUnit_sim(Behavioral) (AS_4bit_TB.vhd)]", 19, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Adder_3bit_TB(Behavioral) (Adder_3bit_TB.vhd)]", 21, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Adder_3bit_TB(Behavioral) (Adder_3bit_TB.vhd)]", 21, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 14, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd), FA1 : FA(Behavioral) (FA.vhd)]", 16, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd), FA1 : FA(Behavioral) (FA.vhd)]", 16, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit_TB.vhd", 1); // k (j, ck)
// [GUI Memory]: 103 MB (+1126kb) [00:17:51]
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit_TB.vhd", 1); // k (j, ck)
selectCodeEditor("AS_4bit_TB.vhd", 86, 110); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 118, 110); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 131, 108); // ce (w, ck)
typeControlKey((HResource) null, "AS_4bit_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 97, 143); // ce (w, ck)
typeControlKey((HResource) null, "AS_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 259, 180); // ce (w, ck)
typeControlKey((HResource) null, "AS_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 112, 207); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit_TB.vhd", 1); // k (j, ck)
selectCodeEditor("AS_4bit_TB.vhd", 109, 212); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 128, 213); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 465, 221); // ce (w, ck)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit_TB.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit_TB.vhd", 1); // k (j, ck)
selectCodeEditor("AS_4bit_TB.vhd", 107, 217); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 112, 250); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 55, 159); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 46, 156); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 258, 128); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 114, 248); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 95, 264); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 112, 247); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 56, 249); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 172, 213); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 86, 213); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 79, 93); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 15 seconds
selectCodeEditor("AS_4bit_TB.vhd", 104, 137); // ce (w, ck)
selectCodeEditor("AS_4bit_TB.vhd", 231, 177); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Adder_3bit_TB.vhd", 3); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Adder_3bit.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Adder_3bit_TB.vhd", 3); // k (j, ck)
selectCodeEditor("Adder_3bit_TB.vhd", 54, 160); // ce (w, ck)
selectCodeEditor("Adder_3bit_TB.vhd", 72, 185); // ce (w, ck)
selectCodeEditor("Adder_3bit_TB.vhd", 58, 39); // ce (w, ck)
selectCodeEditor("Adder_3bit_TB.vhd", 62, 40); // ce (w, ck)
typeControlKey(null, null, 'z');
selectCodeEditor("Adder_3bit_TB.vhd", 56, 46); // ce (w, ck)
selectCodeEditor("Adder_3bit_TB.vhd", 78, 158); // ce (w, ck)
selectCodeEditor("Adder_3bit_TB.vhd", 14, 216); // ce (w, ck)
selectCodeEditor("Adder_3bit_TB.vhd", 241, 46); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Adder_3bit.vhd", 4); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit_TB.vhd", 1); // k (j, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Adder_3bit_TB(Behavioral) (Adder_3bit_TB.vhd)]", 27); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 31); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 31, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd), UUT : Slow_Clock(Behavioral) (Slow_Clock.vhd)]", 32, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 35 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 17); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 27); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 21, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 21, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 21); // B (D, ck)
// Elapsed time: 40 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd), FA_0 : FA(Behavioral) (FA.vhd)]", 7); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd), FA_0 : FA(Behavioral) (FA.vhd)]", 7); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd)]", 14); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 12); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 12); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd)]", 14); // B (D, ck)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("CANCEL", "Cancel"); // JButton (j, c)
dismissDialog("Add Sources"); // c (ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd)]", 6); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Mux_2_to_1_3bit_0 : Mux_2_to_1_3bit(Behavioral) (Mux_2_to_1_3bit.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Mux_2_to_1_3bit_0 : Mux_2_to_1_3bit(Behavioral) (Mux_2_to_1_3bit.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Mux_2_to_1_4bit_0 : Mux_2_to_1_4bit(Behavioral) (Mux_2_to_1_4bit.vhd)]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Mux_2_to_1_4bit_0 : Mux_2_to_1_4bit(Behavioral) (Mux_2_to_1_4bit.vhd)]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Mux_A : Mux_8_to_1_4bit(Behavioral) (Mux_8_to_1_4bit.vhd)]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Mux_A : Mux_8_to_1_4bit(Behavioral) (Mux_8_to_1_4bit.vhd)]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Mux_A : Mux_8_to_1_4bit(Behavioral) (Mux_8_to_1_4bit.vhd)]", 12, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("Mux_8_to_1_4bit.vhd", 157, 59); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit.vhd", 69, 65); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit.vhd", 154, 61); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit.vhd", 48, 58); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit.vhd", 'c'); // ce (w, ck)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// Elapsed time: 16 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Mux_8_to_1_4bit_TB"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 21 seconds
dismissDialog("Add Sources"); // c (ck)
// bx (ck):  Add Simulation Sources  : addNotify
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: close [ open {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Mux_8_to_1_4bit_TB.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Mux_8_to_1_4bit_TB.vhd}} 
// I (ck): Define Module: addNotify
dismissDialog("Add Simulation Sources"); // bx (ck)
// [GUI Memory]: 109 MB (+1191kb) [00:23:18]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 497ms to process. Increasing delay to 3000 ms.
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 37 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_8_to_1_4bit_TB(Behavioral) (Mux_8_to_1_4bit_TB.vhd)]", 25, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_8_to_1_4bit_TB(Behavioral) (Mux_8_to_1_4bit_TB.vhd)]", 25, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 189, 151); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 212, 166); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 41, 31); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 25, 25); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 232, 189); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_8_to_1_4bit.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_8_to_1_4bit_TB.vhd", 4); // k (j, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 83, 213); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 392, 36); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 415, 83); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 363, 21); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 282, 154); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 367, 178); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_8_to_1_4bit.vhd", 3); // k (j, ck)
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_8_to_1_4bit_TB.vhd", 4); // k (j, ck)
// Elapsed time: 11 seconds
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 268, 27); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_8_to_1_4bit.vhd", 3); // k (j, ck)
selectCodeEditor("Mux_8_to_1_4bit.vhd", 293, 82); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_8_to_1_4bit_TB.vhd", 4); // k (j, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 266, 29); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 315, 23); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 326, 164); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 315, 128); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 105, 92); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 126, 57); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 142, 158); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 106, 39); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 206, 160); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 34, 249); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 70, 230); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 107, 229); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 118, 229); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 116, 231, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 56, 225); // ce (w, ck)
typeControlKey((HResource) null, "Mux_8_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit.vhd", 2); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_8_to_1_4bit.vhd", 3); // k (j, ck)
// Elapsed time: 98 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// Elapsed time: 22 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Mux_2_to_1_4bit_TB"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 27 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Mux_2_to_1_4bit_TB.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bx (ck):  Add Simulation Sources  : addNotify
// Tcl Message: add_files -fileset sim_1 {{E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Mux_2_to_1_4bit_TB.vhd}} 
// I (ck): Define Module: addNotify
dismissDialog("Add Simulation Sources"); // bx (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd), UUT : Slow_Clock(Behavioral) (Slow_Clock.vhd)]", 26, false, false, false, false, false, true); // B (D, ck) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 25); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_4bit_TB(Behavioral) (Mux_2_to_1_4bit_TB.vhd)]", 26, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_4bit_TB(Behavioral) (Mux_2_to_1_4bit_TB.vhd)]", 26, false, false, false, false, false, true); // B (D, ck) - Double Click
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit_TB.vhd", 5); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit_TB.vhd", 3); // k (j, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 182, 107); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 26, 127); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 242, 174); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 7, 58); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit.vhd", 2); // k (j, ck)
selectCodeEditor("Mux_2_to_1_4bit.vhd", 154, 62); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit_TB.vhd", 3); // k (j, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 131, 61); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 175, 60); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 114, 92); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 274, 131); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 153, 164); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 108, 174); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'v'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit.vhd", 2); // k (j, ck)
// [GUI Memory]: 116 MB (+1506kb) [00:30:05]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit_TB.vhd", 3); // k (j, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 69, 78); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 53, 98); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 57, 108); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit_TB.vhd", 3); // k (j, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 56, 126); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 49, 164); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 33, 172); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 34, 192); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 35, 208); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 48, 78); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 65, 215); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 62, 28); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 60, 46); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 58, 48); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 56, 59); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 78, 174); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 77, 201); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 80, 163); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 198, 242); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 18, 127); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 17, 181); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_4bit_TB.vhd", 135, 219); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit.vhd", 1); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit_TB.vhd", 3); // k (j, ck)
typeControlKey((HResource) null, "Mux_2_to_1_4bit_TB.vhd", 'c'); // ce (w, ck)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// Elapsed time: 25 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Mux_2_to_1_3bit_TB"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 30 seconds
// TclEventType: FILE_SET_CHANGE
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// bx (ck):  Add Simulation Sources  : addNotify
// Tcl Message: close [ open {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Mux_2_to_1_3bit_TB.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Mux_2_to_1_3bit_TB.vhd}} 
// I (ck): Define Module: addNotify
dismissDialog("Add Simulation Sources"); // bx (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_3bit_TB(Behavioral) (Mux_2_to_1_3bit_TB.vhd)]", 27, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_3bit_TB(Behavioral) (Mux_2_to_1_3bit_TB.vhd)]", 27, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 103, 184); // ce (w, ck)
typeControlKey((HResource) null, "Mux_2_to_1_3bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 151, 166); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 133, 59); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 107, 95); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 266, 130); // ce (w, ck)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit_TB.vhd", 6); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit_TB.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit_TB.vhd", 2); // k (j, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 110, 223); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit_TB.vhd", 2); // k (j, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 215, 43); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 238, 143); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 232, 161); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 237, 181); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 216, 248); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 216, 163); // ce (w, ck)
selectCodeEditor("Mux_2_to_1_3bit_TB.vhd", 209, 182); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 77 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd), decoder : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd), decoder : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 10, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd), decoder : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 10, false); // B (D, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 55 MB. Current time: 6/12/23 9:14:22 AM IST
// Elapsed time: 147 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd)]", 12); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd), Decoder : Decoder_3_to_8(Behavioral) (Decoder_3_to_8.vhd)]", 20, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd), Decoder : Decoder_3_to_8(Behavioral) (Decoder_3_to_8.vhd), Decoder_2_to_4_1 : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 22, false, false, false, false, false, true); // B (D, ck) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 32); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 32); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 32); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd), UUT : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd), decoder : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 34, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd), UUT : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd), decoder : Decoder_2_to_4(Behavioral) (Decoder_2_to_4.vhd)]", 34, false, false, false, false, false, true); // B (D, ck) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 32); // B (D, ck)
// Elapsed time: 37 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// Elapsed time: 13 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Decoder_2_to_4_TB"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// bx (ck):  Add Simulation Sources  : addNotify
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Decoder_2_to_4_TB.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Decoder_2_to_4_TB.vhd}} 
// I (ck): Define Module: addNotify
dismissDialog("Add Simulation Sources"); // bx (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Decoder_3_to_8_TB"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 15 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// bx (ck):  Add Simulation Sources  : addNotify
// Tcl Message: close [ open {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Decoder_3_to_8_TB.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Decoder_3_to_8_TB.vhd}} 
// I (ck): Define Module: addNotify
dismissDialog("Add Simulation Sources"); // bx (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_3_to_8_TB(Behavioral) (Decoder_3_to_8_TB.vhd)]", 40, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_3_to_8_TB(Behavioral) (Decoder_3_to_8_TB.vhd)]", 40, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_2_to_4_TB(Behavioral) (Decoder_2_to_4_TB.vhd)]", 39, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_2_to_4_TB(Behavioral) (Decoder_2_to_4_TB.vhd)]", 39, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8_TB.vhd", 3); // k (j, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 155, 242); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 346, 116); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8.vhd", 2); // k (j, ck)
selectCodeEditor("Decoder_3_to_8.vhd", 138, 130); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_3_to_8.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8_TB.vhd", 3); // k (j, ck)
typeControlKey((HResource) null, "Decoder_3_to_8_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 47, 126); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 126, 197); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 89, 199); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 126, 260); // ce (w, ck)
// Elapsed time: 25 seconds
selectCodeEditor("Decoder_3_to_8_TB.vhd", 140, 208); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_3_to_8_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 60, 147); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 42, 262); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 78, 266); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 10, 148); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 26, 217); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 1, 230); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 122, 263); // ce (w, ck)
selectCodeEditor("Decoder_3_to_8_TB.vhd", 66, 136); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Decoder_3_to_8_TB.vhd", 293, 85); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_3_to_8_TB.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4_TB.vhd", 4); // k (j, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 238, 126); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_2_to_4_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 111, 63); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 142, 59); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 167, 61); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_2_to_4_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 148, 93); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_2_to_4_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 307, 127); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_2_to_4_TB.vhd", 'v'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4_TB.vhd", 4); // k (j, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 168, 146); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_2_to_4_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 133, 229); // ce (w, ck)
typeControlKey((HResource) null, "Decoder_2_to_4_TB.vhd", 'v'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4_TB.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8_TB.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4_TB.vhd", 4); // k (j, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 258, 98); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 264, 129); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 256, 98); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4_TB.vhd", 4); // k (j, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 201, 180); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 209, 208); // ce (w, ck)
selectCodeEditor("Decoder_2_to_4_TB.vhd", 50, 211); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8.vhd", 1); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4_TB.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_2_to_4.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8_TB.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Decoder_3_to_8.vhd", 1); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd), Decoder : Decoder_3_to_8(Behavioral) (Decoder_3_to_8.vhd)]", 20); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd), Reg_1 : Reg_4bit(Behavioral) (Reg_4bit.vhd)]", 13, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd), Reg_1 : Reg_4bit(Behavioral) (Reg_4bit.vhd)]", 13, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Program_Counter : Reg_3bit(Behavioral) (Reg_3bit.vhd)]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Program_Counter : Reg_3bit(Behavioral) (Reg_3bit.vhd)]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
// Elapsed time: 11 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Reg_3bit_TB"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 10 seconds
// TclEventType: FILE_SET_CHANGE
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// bx (ck):  Add Simulation Sources  : addNotify
// Tcl Message: close [ open {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Reg_3bit_TB.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Reg_3bit_TB.vhd}} 
// I (ck): Define Module: addNotify
dismissDialog("Add Simulation Sources"); // bx (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton("NEXT", "Next >"); // JButton (j, c)
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Reg_4bit_TB"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 13 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// bx (ck):  Add Simulation Sources  : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Reg_4bit_TB.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Reg_4bit_TB.vhd}} 
// I (ck): Define Module: addNotify
dismissDialog("Add Simulation Sources"); // bx (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Reg_3bit_TB(Behavioral) (Reg_3bit_TB.vhd)]", 39, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Reg_4bit_TB(Behavioral) (Reg_4bit_TB.vhd)]", 40, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Reg_4bit_TB(Behavioral) (Reg_4bit_TB.vhd)]", 40, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 38 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_4bit_TB.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_3bit.vhd", 3); // k (j, ck)
selectCodeEditor("Reg_3bit.vhd", 109, 143); // ce (w, ck)
typeControlKey((HResource) null, "Reg_3bit.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_3bit_TB.vhd", 4); // k (j, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 304, 172); // ce (w, ck)
typeControlKey((HResource) null, "Reg_3bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 40, 180); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 66, 182); // ce (w, ck)
typeControlKey((HResource) null, "Reg_3bit_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 85, 263); // ce (w, ck)
typeControlKey((HResource) null, "Reg_3bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 216, 209); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 7, 96); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 3, 77); // ce (w, ck)
// Elapsed time: 19 seconds
selectCodeEditor("Reg_3bit_TB.vhd", 130, 248); // ce (w, ck)
typeControlKey((HResource) null, "Reg_3bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 130, 89); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 127, 6); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 108, 157); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 126, 146); // ce (w, ck)
typeControlKey((HResource) null, "Reg_3bit_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 107, 163); // ce (w, ck)
typeControlKey((HResource) null, "Reg_3bit_TB.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_4bit_TB.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_4bit.vhd", 1); // k (j, ck)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 235ms to process. Increasing delay to 2000 ms.
selectCodeEditor("Reg_4bit.vhd", 123, 167); // ce (w, ck)
typeControlKey((HResource) null, "Reg_4bit.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_4bit_TB.vhd", 2); // k (j, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 324, 164); // ce (w, ck)
typeControlKey((HResource) null, "Reg_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 43, 163); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 66, 162); // ce (w, ck)
typeControlKey((HResource) null, "Reg_4bit_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 87, 163); // ce (w, ck)
typeControlKey((HResource) null, "Reg_4bit_TB.vhd", 'v'); // ce (w, ck)
// Elapsed time: 17 seconds
selectCodeEditor("Reg_4bit_TB.vhd", 115, 252); // ce (w, ck)
typeControlKey((HResource) null, "Reg_4bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 121, 59); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 56, 164); // ce (w, ck)
// Elapsed time: 11 seconds
selectCodeEditor("Reg_4bit_TB.vhd", 59, 7); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 64, 123); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 15, 163); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 13, 231); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 38, 77); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 87, 73); // ce (w, ck)
selectCodeEditor("Reg_4bit_TB.vhd", 15, 144); // ce (w, ck)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_4bit.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_3bit.vhd", 3); // k (j, ck)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_4bit_TB.vhd", 2); // k (j, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_3bit_TB.vhd", 4); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sim_1, [HDL 9-849] Syntax error : file ended before end of clause. [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Reg_3bit_TB.vhd:43]. ]", 2, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;E:\Xilinx\Projects\Nano Processor Final\Nano Processor Final.srcs\sim_1\new\Reg_3bit_TB.vhd;-;;-;16;-;line;-;43;-;;-;16;-;"); // ah (O, ck)
// Elapsed time: 24 seconds
typeControlKey((HResource) null, "Reg_3bit_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Reg_3bit_TB.vhd", 204, 235); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
// Elapsed time: 33 seconds
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 12 09:26:49 2023] Launched synth_1... Run output will be captured here: E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log [Mon Jun 12 09:26:49 2023] Launched impl_1... Run output will be captured here: E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// Elapsed time: 73 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Reg_3bit_TB.vhd", 2); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 8, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 8, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Nano_Processor_TB(Behavioral) (Nano_Processor_TB.vhd)]", 18, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Nano_Processor_TB(Behavioral) (Nano_Processor_TB.vhd)]", 18, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// TclEventType: RUN_COMPLETED
// Elapsed time: 19 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_8_to_1_4bit_TB(Behavioral) (Mux_8_to_1_4bit_TB.vhd)]", 17); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_8_to_1_4bit_TB(Behavioral) (Mux_8_to_1_4bit_TB.vhd)]", 17); // B (D, ck)
// Elapsed time: 11 seconds
selectCodeEditor("Nano_Processor_TB.vhd", 93, 60); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 128, 145); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 304, 181); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// TclEventType: RUN_STEP_COMPLETED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Nano_Processor_TB.vhd", 2); // k (j, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 100, 61); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 101, 229); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 155, 211); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 140, 211); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 107, 215); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 153, 214); // ce (w, ck)
typeControlKey((HResource) null, "Nano_Processor_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 208, 216); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 139, 113); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 152, 130); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 149, 146); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 172, 159); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 85, 178); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 83, 196); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 85, 210); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 84, 225); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 4, 61); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 81, 57); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 6, 163); // ce (w, ck)
selectCodeEditor("Nano_Processor_TB.vhd", 7, 192); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking 922ms to process. Increasing delay to 3000 ms.
// ah (ck): Implementation Completed: addNotify
// Elapsed time: 17 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Implementation Completed"); // ah (ck)
selectCodeEditor("Nano_Processor_TB.vhd", 244, 89); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System_TB.vhd", 1); // k (j, ck)
selectCodeEditor("System_TB.vhd", 90, 62); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 138, 77); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 180, 79); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 101, 95); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 121, 111); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 88, 125); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 96, 144); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 5, 207); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 85, 213); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 4, 94); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 207, 30); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 234, 130); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 51, 62); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 93, 61); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 56, 38); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 53, 82); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 58, 97); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 58, 112); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 58, 124); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 118, 61); // ce (w, ck)
typeControlKey((HResource) null, "System_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 72, 192); // ce (w, ck)
typeControlKey((HResource) null, "System_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 67, 228); // ce (w, ck)
typeControlKey((HResource) null, "System_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 72, 164); // ce (w, ck)
typeControlKey((HResource) null, "System_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("System_TB.vhd", 69, 199); // ce (w, ck)
typeControlKey((HResource) null, "System_TB.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System_TB.vhd", 1); // k (j, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Nano_Processor_TB(Behavioral) (Nano_Processor_TB.vhd)]", 29); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 25, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 25, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Register_Bank_TB(Behavioral) (Register_Bank_TB.vhd)]", 34, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Register_Bank_TB(Behavioral) (Register_Bank_TB.vhd)]", 34, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCodeEditor("Register_Bank_TB.vhd", 66, 138); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 79, 164); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 89, 74); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 92, 138); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 135, 161); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 111, 45); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 102, 162); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 173, 129); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 140, 14); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 143, 104); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 142, 107, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 35, 176); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 33, 273); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 34, 246); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 16, 148); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 32, 213); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 33, 214, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 37, 182); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 39, 246); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 181, 231); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 18, 194); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 48, 183); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 50, 147); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 50, 114); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 48, 179); // ce (w, ck)
typeControlKey((HResource) null, "Register_Bank_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 122, 238); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder_TB.vhd", 5); // k (j, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 159, 61); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 86, 112); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 171, 195); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 33, 142); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 35, 198); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 36, 245); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 35, 166); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 2, 168, false, true, false, false, false); // ce (w, ck) - Control Key
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 34, 213); // ce (w, ck)
typeControlKey(null, null, 'z');
selectCodeEditor("Instruction_Decoder_TB.vhd", 283, 180); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 35, 160); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 36, 215); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 35, 163); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 153, 76); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 111, 77); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 195, 110); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 58, 90); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 60, 97); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 122, 92); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 89, 91); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 168, 113); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 136, 61); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 173, 128); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 150, 76); // ce (w, ck)
// [GUI Memory]: 123 MB (+703kb) [00:56:45]
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 110, 94); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 96, 98); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 103, 96); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 97, 95); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 110, 95); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 128, 147); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 88, 111); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 97, 111); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 113, 112); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 123, 113); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 120, 126); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 83, 78); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 133, 158); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 88, 181); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 163, 179); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 104, 200); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 211, 197); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder_TB.vhd", 5); // k (j, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 116, 93); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 66, 176); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 63, 197); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 176, 181); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 173, 199); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 177, 231); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 119, 215); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 25, 219, false, true, false, false, false); // ce (w, ck) - Control Key
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
typeControlKey(null, null, 'z');
selectCodeEditor("Instruction_Decoder_TB.vhd", 118, 212); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 246, 214); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 121, 194); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 231, 194); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 72, 176); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 133, 181); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 169, 178); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 63, 143); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 130, 145); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 98, 97); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 224, 197); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Instruction_Decoder_TB.vhd", 119, 216); // ce (w, ck)
typeControlKey((HResource) null, "Instruction_Decoder_TB.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder_TB.vhd", 5); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Register_Bank_TB.vhd", 6); // k (j, ck)
selectCodeEditor("Register_Bank_TB.vhd", 57, 93); // ce (w, ck)
selectCodeEditor("Register_Bank_TB.vhd", 77, 260); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder_TB.vhd", 5); // k (j, ck)
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 1081ms to process. Increasing delay to 4000 ms.
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Instruction_Decoder.vhd", 4); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Adder_3bit_TB(Behavioral) (Adder_3bit_TB.vhd)]", 22, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Adder_3bit_TB(Behavioral) (Adder_3bit_TB.vhd)]", 22, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd)]", 21, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd)]", 21, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Adder_3bit_TB.vhd", 7); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_3bit_TB(Behavioral) (Mux_2_to_1_3bit_TB.vhd)]", 30, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_3bit_TB(Behavioral) (Mux_2_to_1_3bit_TB.vhd)]", 30, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_4bit_TB(Behavioral) (Mux_2_to_1_4bit_TB.vhd)]", 32, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_4bit_TB(Behavioral) (Mux_2_to_1_4bit_TB.vhd)]", 32, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// [GUI Memory]: 133 MB (+3845kb) [00:59:48]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_8_to_1_4bit_TB(Behavioral) (Mux_8_to_1_4bit_TB.vhd)]", 34, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_8_to_1_4bit_TB(Behavioral) (Mux_8_to_1_4bit_TB.vhd)]", 34, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 15 seconds
selectCodeEditor("Mux_8_to_1_4bit_TB.vhd", 214, 130); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_4bit_TB.vhd", 8); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Mux_2_to_1_3bit_TB.vhd", 7); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd)]", 21); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Adder_3bit_TB(Behavioral) (Adder_3bit_TB.vhd)]", 22); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Instruction_Decoder_TB(Behavioral) (Instruction_Decoder_TB.vhd)]", 25); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_3bit_TB(Behavioral) (Mux_2_to_1_3bit_TB.vhd)]", 26); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_2_to_1_4bit_TB(Behavioral) (Mux_2_to_1_4bit_TB.vhd)]", 27); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Mux_8_to_1_4bit_TB(Behavioral) (Mux_8_to_1_4bit_TB.vhd)]", 28); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Nano_Processor_TB(Behavioral) (Nano_Processor_TB.vhd)]", 29, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Nano_Processor_TB(Behavioral) (Nano_Processor_TB.vhd)]", 29, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Nano_Processor_TB(Behavioral) (Nano_Processor_TB.vhd)]", 29); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Register_Bank_TB(Behavioral) (Register_Bank_TB.vhd)]", 32); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 33, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 33, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd), UUT : Slow_Clock(Behavioral) (Slow_Clock.vhd)]", 34, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("Slow_Clock_TB.vhd", 93, 180); // ce (w, ck)
typeControlKey((HResource) null, "Slow_Clock_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 88, 250); // ce (w, ck)
typeControlKey((HResource) null, "Slow_Clock_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 41, 244); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 99, 196); // ce (w, ck)
typeControlKey((HResource) null, "Slow_Clock_TB.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 94, 265); // ce (w, ck)
typeControlKey((HResource) null, "Slow_Clock_TB.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 127, 163); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 118, 144); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 114, 214); // ce (w, ck)
selectCodeEditor("Slow_Clock_TB.vhd", 22, 211); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Slow_Clock_TB(Behavioral) (Slow_Clock_TB.vhd)]", 33); // B (D, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_2_to_4_TB(Behavioral) (Decoder_2_to_4_TB.vhd)]", 12, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_2_to_4_TB(Behavioral) (Decoder_2_to_4_TB.vhd)]", 12, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_3_to_8_TB(Behavioral) (Decoder_3_to_8_TB.vhd)]", 14, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_3_to_8_TB(Behavioral) (Decoder_3_to_8_TB.vhd)]", 14, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd)]", 10, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd)]", 10, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd), UUT : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 11, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd), UUT : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 11, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AS_4bit_TB.vhd", 3); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ASU_4bit_TB(Behavioral) (AS_4bit_TB.vhd)]", 10); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 8); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd)]", 4); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 16 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Instruction_Decoder_0 : Instruction_Decoder(Behavioral) (Instruction_Decoder.vhd)]", 9); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Adder_3bit_0 : Adder_3bit(Behavioral) (Adder_3bit.vhd)]", 6); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd)]", 14); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 25); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), ASU_4bit_0 : ASU_4bit(Behavioral) (AS_4bit.vhd)]", 25); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd), Processor : Nano_Processor(Behavioral) (Nano_Processor.vhd), Reg_Bank_0 : Register_Bank(Behavioral) (Register_Bank.vhd)]", 14); // B (D, ck)
// Elapsed time: 33 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'System_TB' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj System_TB_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Instruction_Decoder INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Nano_Processor INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/System_TB.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity System_TB 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' 
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 67a5dd7157414ed9814149af3173682b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot System_TB_behav xil_defaultlib.System_TB -log elaborate.log  Using 2 slave threads. Starting static elaboration 
// Tcl Message: Built simulation snapshot System_TB_behav 
// TclEventType: LAUNCH_SIM
// Tcl Message:  ****** Webtalk v2018.2 (64-bit)   **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018   **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.  source E:/Xilinx/Projects/Nano -notrace couldn't read file "E:/Xilinx/Projects/Nano": permission denied INFO: [Common 17-206] Exiting Webtalk at Mon Jun 12 09:41:41 2023... 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 829.801 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "System_TB_behav -key {Behavioral:sim_1:Functional:System_TB} -tclbatch {System_TB.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: LOAD_FEATURE
// Tcl Message: Vivado Simulator 2018.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source System_TB.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 72 MB. Current time: 6/12/23 9:41:47 AM IST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 839.590 ; gain = 9.789 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'System_TB_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 839.590 ; gain = 9.789 
// 'd' command handler elapsed time: 22 seconds
// Elapsed time: 22 seconds
dismissDialog("Run Simulation"); // e (ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 69 MB. Current time: 6/12/23 9:41:49 AM IST
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, ck)
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 1"); // w
// Elapsed time: 10 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, ck)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, ck)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, ck)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, ck)
selectTab((HResource) null, (HResource) null, "Sources", 1); // aE (Q, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_2_to_4_TB(Behavioral) (Decoder_2_to_4_TB.vhd)]", 24); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Decoder_3_to_8_TB(Behavioral) (Decoder_3_to_8_TB.vhd)]", 25); // B (D, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 68 MB. Current time: 6/12/23 10:11:53 AM IST
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1092 ms. Increasing delay to 3000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 66 MB. Current time: 6/12/23 10:41:54 AM IST
// Elapsed time: 4378 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: SIMULATION_CLOSE_SIMULATION
// e (ck):  Run Simulation : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (A, G)
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'System_TB' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj System_TB_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' 
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 67a5dd7157414ed9814149af3173682b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot System_TB_behav xil_defaultlib.System_TB -log elaborate.log  Using 2 slave threads. Starting static elaboration 
// TclEventType: LAUNCH_SIM
// Tcl Message: Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "System_TB_behav -key {Behavioral:sim_1:Functional:System_TB} -tclbatch {System_TB.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 75 MB. Current time: 6/12/23 10:55:35 AM IST
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source System_TB.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'System_TB_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 849.145 ; gain = 0.000 
// 'd' command handler elapsed time: 16 seconds
// Elapsed time: 10 seconds
dismissDialog("Run Simulation"); // e (ck)
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 69 MB. Current time: 6/12/23 10:55:42 AM IST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, ck)
expandTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, Seg_7[6:0]]", 2); // a (s, ck)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 68 MB. Current time: 6/12/23 10:55:48 AM IST
collapseTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, Seg_7[6:0]]", 2); // a (s, ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
expandTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, Reg_7[3:0]]", 5); // a (s, ck)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
collapseTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, Reg_7[3:0]]", 5); // a (s, ck)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 654 MB. GUI used memory: 68 MB. Current time: 6/12/23 10:55:51 AM IST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 2"); // w
// Elapsed time: 17 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, System(Behavioral) (System.vhd)]", 1, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 12 seconds
selectCodeEditor("System.vhd", 49, 155); // ce (w, ck)
selectCodeEditor("System.vhd", 1, 295); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 5, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, System_TB(Behavioral) (System_TB.vhd)]", 5, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System.vhd", 0); // k (j, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // ax (f, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (ck): Synthesis is Out-of-date: addNotify
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 12 10:57:02 2023] Launched synth_1... Run output will be captured here: E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log [Mon Jun 12 10:57:03 2023] Launched impl_1... Run output will be captured here: E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// Elapsed time: 55 seconds
selectCodeEditor("System.vhd", 141, 154); // ce (w, ck)
selectCodeEditor("System.vhd", 427, 163); // ce (w, ck)
selectCodeEditor("System.vhd", 430, 257); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 248ms to process. Increasing delay to 2000 ms.
// TclEventType: RUN_COMPLETED
// PAPropertyPanels.initPanels (System_TB.vhd) elapsed time: 0.5s
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking 3198ms to process. Increasing delay to 4000 ms.
// ah (ck): Implementation Completed: addNotify
// Elapsed time: 199 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Implementation Completed"); // ah (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: SIMULATION_CLOSE_SIMULATION
// e (ck):  Run Simulation : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (A, G)
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'System_TB' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj System_TB_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity System 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim' 
