// Seed: 3544372905
module module_0 ();
  wire id_2, id_4;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    output uwire id_3,
    output tri0  id_4,
    input  tri1  id_5
);
  tri0 id_7 = 1;
  module_0 modCall_1 ();
  assign id_3 = id_5 - 1;
  wire id_8;
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    output wire id_8,
    input tri1 id_9,
    output uwire id_10
);
  assign id_0 = 1'd0;
  wire id_12;
  assign id_10 = id_6;
  module_0 modCall_1 ();
endmodule
