// Seed: 1374671523
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  logic id_3;
  assign id_3 = -1;
  wire id_4[-1 : 1];
  ;
endmodule
module module_0 #(
    parameter id_11 = 32'd65,
    parameter id_12 = 32'd15
) (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    input wor id_4,
    input wor id_5,
    output wand id_6,
    input wire id_7,
    output wor id_8,
    input supply0 module_1,
    output wand id_10,
    input wire _id_11,
    output tri _id_12,
    output wor id_13,
    input tri id_14
);
  logic [id_12 : id_11] id_16;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
