// Seed: 1007496753
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  assign id_3 = id_3;
  wire id_4, id_5;
  assign module_1.id_5 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri id_2,
    input wire id_3,
    output supply0 id_4,
    output tri1 id_5,
    output wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    input wand id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    input wire id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8
);
  xor primCall (id_2, id_5, id_6, id_7, id_4);
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wor id_10, id_11 = id_8;
  initial id_10 = 1;
endmodule
