/// Auto-generated bit field definitions for CRC
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::crc {

using namespace alloy::hal::bitfields;

// ============================================================================
// CRC Bit Field Definitions
// ============================================================================

/// CRC_DR - Data register
namespace crc_dr {
    /// Data register bits
    /// Position: 0, Width: 32
    using DR = BitField<0, 32>;
    constexpr uint32_t DR_Pos = 0;
    constexpr uint32_t DR_Msk = DR::mask;

}  // namespace crc_dr

/// CRC_IDR - Independent data register
namespace crc_idr {
    /// General-purpose 32-bit data register bits
    /// Position: 0, Width: 32
    using IDR = BitField<0, 32>;
    constexpr uint32_t IDR_Pos = 0;
    constexpr uint32_t IDR_Msk = IDR::mask;

}  // namespace crc_idr

/// CRC_CR - Control register
namespace crc_cr {
    /// RESET bit
    /// Position: 0, Width: 1
    /// Access: write-only
    using RESET = BitField<0, 1>;
    constexpr uint32_t RESET_Pos = 0;
    constexpr uint32_t RESET_Msk = RESET::mask;

    /// Polynomial size These bits control the size of the polynomial.
    /// Position: 3, Width: 2
    /// Access: read-write
    using POLYSIZE = BitField<3, 2>;
    constexpr uint32_t POLYSIZE_Pos = 3;
    constexpr uint32_t POLYSIZE_Msk = POLYSIZE::mask;
    /// Enumerated values for POLYSIZE
    namespace polysize {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Reverse input data These bits control the reversal of the bit order of the input data
    /// Position: 5, Width: 2
    /// Access: read-write
    using REV_IN = BitField<5, 2>;
    constexpr uint32_t REV_IN_Pos = 5;
    constexpr uint32_t REV_IN_Msk = REV_IN::mask;
    /// Enumerated values for REV_IN
    namespace rev_in {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Reverse output data This bit controls the reversal of the bit order of the output data.
    /// Position: 7, Width: 1
    /// Access: read-write
    using REV_OUT = BitField<7, 1>;
    constexpr uint32_t REV_OUT_Pos = 7;
    constexpr uint32_t REV_OUT_Msk = REV_OUT::mask;
    /// Enumerated values for REV_OUT
    namespace rev_out {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace crc_cr

/// CRC_INIT - Initial CRC value
namespace crc_init {
    /// Programmable initial CRC value
    /// Position: 0, Width: 32
    using CRC_INIT = BitField<0, 32>;
    constexpr uint32_t CRC_INIT_Pos = 0;
    constexpr uint32_t CRC_INIT_Msk = CRC_INIT::mask;

}  // namespace crc_init

/// CRC_POL - polynomial
namespace crc_pol {
    /// Programmable polynomial
    /// Position: 0, Width: 32
    using POL = BitField<0, 32>;
    constexpr uint32_t POL_Pos = 0;
    constexpr uint32_t POL_Msk = POL::mask;

}  // namespace crc_pol

}  // namespace alloy::hal::st::stm32g0::crc
