================================================================================ 
Commit: fc073b1d3023cbc82eae9f27bed5ba4e9dd23466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:48:22 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a894df5ff013aa0eca250ce881c811ed638a8b4a
Original commit date: Fri Feb 23 16:05:06 2018 -0800
[TeamCity] Auto-Commit FSP
Fri Feb 23 16:05:06 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 6cf180c55c1cc1fec42ef412b91eef3098865794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:48:20 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7a24a93b85c80fdfdfd74b52158c9368a620d1dd
Original commit date: Fri Feb 23 15:52:20 2018 -0800
Change-Id: I35cf43029ebcc25738f2204291e0e81f8e5e79b1
[NO HSD] Update BIOS ID to 126.5 and FSP/RC version to be 7.x.25.34
Hsd-es-id: NO HSD

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d4934f1bfd5a19f200144a4275f43c7b0be282ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:48:18 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e1871a6eac5e096cfbdcaa3eff599ecaf235a983
Original commit date: Thu Feb 22 14:24:16 2018 +0800
Change-Id: I6f0687f12d1690aea703f81b62ca581f0469d370
Title:[CNP] CNP Gbe w/a with VM disabling settings
Resolution:
Hsd-es-id: 1504729842
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 918cea417f8597b7061d5cddd4ef0478154f20dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:13 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 015c653ffc189796099163df7616d6bb8aad839d
Original commit date: Wed Feb 21 23:30:08 2018 +0800
Change-Id: Id3f23181938e342aee554c816906b4544f61c5e2
[NO HSD] Update BIOS ID to 126.4
Wed Feb 21 23:30:08 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a7c0cbb9293d02cc5b589d27b0856817982aa3f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:12 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0fe45434f047bf7bd850914ed181cd26219c755a
Original commit date: Mon Feb 19 13:01:50 2018 -0800
Change-Id: I1d6394ab55fb366d1e3f73697d684999fda76d81
Title: [CFL][BIOS Guard]Include Production signed Bios Guard binary (2.0.4269) in CFL Bios
-Production signed BIOS Guard binary is released for CFL PV
-Fix contains BiG unable to access Top Swap (TS) bit related to 1305614585
-Revert Ranveer's w/a for Top Swap (Commit Id: ba76f71859e130d659c74a115b2a5bed432b2d84)
Resolution: Update BIOS Guard binary
Impacted Platform: CFL
HSD: 1305614585

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: e53ff4b026e3b15ba9d6fd35b6f7d73c617125c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:11 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 23717fd5ca9a7744b84b5d96761a351830477478
Original commit date: Wed Feb 21 01:02:02 2018 -0800
[TeamCity] Auto-Commit FSP
Wed Feb 21 01:02:02 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: a7d14dc45653f98de386d38446464e5f2f4d44e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:11 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e5cc3a8de531d1d4da02564e08b9120ea5a6d421
Original commit date: Wed Feb 21 00:53:44 2018 -0800
[TeamCity] Auto-Commit NVS
Wed Feb 21 00:53:44 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

================================================================================ 
Commit: 40c44c6e755cdc68818b592f768478f7f19409ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:10 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 19d0833946ce4175b6d1003f0cfb5649446c7562
Original commit date: Wed Feb 21 00:27:46 2018 -0800
Change-Id: I18fecf124dfa46d7230de7749c5f2db6640f0955
[NO HSD] Update BIOS ID to 126.3 and FSP/RC version to be 7.x.25.33
Hsd-es-id: NO HSD

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d169f7138a56011165317ba454c41e3f255a2068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:09 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6363db65c6f7a86d900e0da0b2b9694cb6564aff
Original commit date: Mon Feb 19 20:54:38 2018 -0800
Change-Id: I665cd6b89cdd0139681f6dedae77379426faeda2
Integrate CNL D0 Patch 0x1A
Hsd-es-id: NO_HSD

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 24359ef197c53c7ae69ec987df5af95657efb0f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:09 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b8ff34c3bd9bd15f1ac54e0af2caa14ba2716eb3
Original commit date: Fri Feb 16 16:44:49 2018 +0100
Change-Id: I5b15abac3cc8fe3f98d0d4494edaba0f07efb9ea
SUT hangs upon booting to OS [With in ~10sec] on CFL-H-LPC configuration
Resolution:
To mitigate this issue SPI PM programming will be done only in eSPI mode where
there's no issue with boot or PG enabled.
Please note this change will compromise SLP_S0 functionality in LPC mode

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: f2902a9c6b84ee8bb661e02efa9a66d0476e7b82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7ffefd6235c5699ce7802ed587ff618809891988
Original commit date: Wed Feb 14 14:27:13 2018 -0800
Change-Id: I8c9f1eee67142a178d63a97308bf39e303ef3515
[Title]:  [CNL-Y12] [CNL_PNP_Performance] CNL Y PL2 is not configured/aligned to the POR value
[Resolution]: Update latest VR POR spec which includes a changes for 9W CNL-Y POR
[Impacted Platform]: CNL-Y
[HSD]: 1305580816

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 0d0e89efdaaa331ab26e838801194b20422b6d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:07 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 40ce95df0575af58e227d07a62c35597035dc76d
Original commit date: Fri Feb 9 19:41:05 2018 +0800
Change-Id: Ie70e7ad42d435aa65efe0ad4efbf292dad10ad3a
[2202038761] Capsule update SMM for accessing Top swap bit
[Description] Register SwSmi to access TopSwap bit outside of SMM as platform sample code

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf

================================================================================ 
Commit: 85f3987726ae4e12cc6356153d3dfdde429c524e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:07 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8639b6732ceb6671763b6e40185eadb47c5912cd
Original commit date: Mon Feb 12 13:26:53 2018 -0800
Change-Id: I7e077795ae9167c303c791713713b1a5f0895da4
TDC wrong configurtion for ULX.
Conditional defaults for HFRs get set during build time, thus conditionals that require boot time checks will be incorrect on first boot.
Resolution: Move boot time checks into policy update instead.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 9a38d2b100ac5ce61596c076e5ec16e2414bdcf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:06 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 28cd04cca90abf86401f6ed67b71042c672c041a
Original commit date: Thu Feb 8 15:13:22 2018 +0100
Change-Id: Ia81070a0beeaa96b31f505d8ff639c1b55650663
PS_ON implementation for SATA and RAID
PS_ON is a new feature that allows PMC to de-assert PS_ON# to the ATX
during SleepS0. This causes all SATA drives directly connected to the ATX
to unexpectedly lose power during SleepS0. To prevent this we model the
ATX power supply with ACPI power resources and tell windows which SATA ports
depend on it.
We had to provide separate power resource for each SATA drive and do
the tracking in the ASL to allow RAID power management code to manage
the devices separately.
WARNING: The Optane volume is only supported on M.2 slot. PCIe slots still
lack the correct RTD3 description so the PCIe drive could unexpectedly got
into D3Cold.
Hsd-es-id: 1805799176

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/ZpoddDsm.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 1afa2fe61a1cdbf53482303505cbbce15c76bff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:05 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bc5fce39afdec328d237a38d66865430bfd46942
Original commit date: Sun Feb 18 18:21:14 2018 -0800
[TeamCity] Auto-Commit FSP
Sun Feb 18 18:21:14 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: ee6b4a2563fe58ca76aa078889897b0a3ccfad7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:05 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0d3c4a3de05ccd6716cec6cfc95037a1f7b24b66
Original commit date: Sun Feb 18 17:59:11 2018 -0800
Change-Id: I17b24ff1f61a31c789cf130fe12dc37074372751
[NO HSD] Update BIOS ID to 126.2 and FSP/RC version to be 7.x.25.32
Hsd-es-id: NO HSD

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 08a2c6ad37602710406e02cc2fe7d2822c4f3f8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:04 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 93520b32e1834f009707a367cd9bf58ec0d83dd2
Original commit date: Thu Feb 15 17:12:21 2018 -0800
Change-Id: I091ef587ced59ae38424a8c8bceb5a749a62c231
CannonLakeSiliconPkg: [2202315629][CNL][MRC_WA] Workaround for RCH_REQ_TIMEOUT MCA and PC "10ad" in 1st boot
As MRC W/A for this issue, SAGV Low will be set to 1867 until root cause and proper fix is identified.
This change will only be applied to LPDDR4 on any D-Stepping U/Y SKU CPU.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d421eeb86bbed4f064bcd1cb02f7350cb2df2eb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:03 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d71b12bda4de9c28af66483d696bf0f63f7955c8
Original commit date: Thu Feb 8 11:36:50 2018 -0800
Change-Id: I8e0ab411cb1458f576f6c58fa8a7782c7fee4a7a
CannonLakeSiliconPkg: [2201092350][CFL][MRC] Memory Margin issue with DDR4 2667 UDIMMs
Issue:
Turnaround Training instability is seen with certain DDR4 UDIMM 2667 2DPC systems.
Root Cause:
CmdT margin in particular is reduced significantly due to differences between write delay between ranks within the DIMM and within the Channel.
To resolve this, the WR_Add_Delay for each rank within a Channel must be the same for any 2667 2DPC system, a step has been addded in JEDEC Write Leveling to accomplish this.
In addition, a per-rank CLK centering step has been added at the end of Late Command Training to resolve any un-even CmdT margins as a result of previous training steps.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: ce59a963e2ef0ff1a62d55c6ce85565e8a06bd68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:03 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 63c17ec86779337a6797e8f94f3b9e8cbac09ce8
Original commit date: Fri Feb 16 11:35:56 2018 -0800
Change-Id: I07fa02c0803afde6c991850109fb9ff3abde2bfd
Include XCODE va_args warning override in Silicon Pkg builds
Previously only applied in Platform Pkg
Original commit: ad0c957962725df64572c873f7cd1d6bf62fbb21
Hsd-es-id: N/A
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 4b0d8b0d9f29c23bd14d22340e8a240bd78b35cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:02 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bb97418687a17fdfccfd49d2361f21a26207d465
Original commit date: Fri Feb 16 15:35:26 2018 +0530
Change-Id: Ie21d35f03e70d6da2ce60f327b6cbd59251ab312
Title : [CNL] Integrate latest GOP V1016
Resolution : Update CNL GOP V1016
Impacted Platforms : CNL all
Hsd-es-id: 1604739676

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
CannonLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
CannonLakeSiliconPkg/SampleCode/IntelGraphicsVbt/Vbt.bin
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCnlDebug.efi

================================================================================ 
Commit: d6e72970fb0d6df4fadcb5e1c7a41088f130d4c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:02 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6071dd794f36286548c35697f97346e6a7390ae9
Original commit date: Mon Feb 5 15:26:09 2018 -0800
Change-Id: Id9a8cdedd6bdccf6f68f135376344bd1e9d62664
CannonLakeSiliconPkg: [KBL][CNL][ICL][MRC] Remove DIMM ODT Hi-Z from DDR4 sweep, 1DPC platforms
Change: MRC does not center TxVref correctly on DDR4 when ODT is disabled (Hi-Z). Remove Hi-Z option from sweep, as there is no power benefit from applying it

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c6de5bb2fc6f3c83d366eaa9d158f1ca54bb2a40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4bbb66879f3e148b66e70557777e60e8a54d3d08
Original commit date: Tue Feb 6 10:34:05 2018 +0200
Change-Id: I57b4539c5fdcfb91ed6bdfa375c8dbc414969b4d
[CNL][MRC] MRC needs to reenable LP4 ODT Disabled steps
Issue: Recently ODT was re-enabled in CNL MRC, however several important steps that were previously disabled due to TxVref range limitation when ODT was disabled were not re-enabled.
Need to re-enable these steps.
Root Cause: Incomplete MRC change.
Change: These can be found by search for entries in the code ((Outputs->Frequency == f1067) && (Lpddr4)) and remove them.
Hsd-es-id: 1305541615
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 26712f3c9abd3cea2b6458f16c04e66868ddeaa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 648ef8c2f84825f35c14566b0ba0e1f0e9f2b20a
Original commit date: Mon Feb 12 13:55:51 2018 -0800
Change-Id: I26b84b46a2d7303368f2d26c5c03723a9a30cd03
Integrate CFL W0 Patch 0x84
Contains Ucode and Pcode PO patch changes for W0.
Resolution: Update CFL W0 with Patch 0x84

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: a926a3129dc15bbe5071aa9ea994c7af9b09d170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:00 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6afca5ad0d024887083fa78600a1f7fd1d97046f
Original commit date: Wed Feb 14 17:31:04 2018 +0800
Change-Id: Ia263790089fab813ad9fa352389c62d72859f399
[1504723325] [WHL] Add platform support for Whiskey Lake - take #3
Resolution: Update sh file for GCC/XCODE and GPIO table
Impacted Platform: WHL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

================================================================================ 
Commit: 4c371a1a164907ecbe1fc440839fd52fd1fa4f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:49:00 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3c1888b9a09c6000d3133ee4bd95e5566c6314a2
Original commit date: Mon Feb 12 19:47:38 2018 -0800
[TeamCity] Auto-Commit NVS
Mon Feb 12 19:47:38 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 11a6480277e901df682602742afb111ef1815e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 32ea16292a9f0362597a023e70638c92f8fe7639
Original commit date: Mon Feb 12 14:09:00 2018 -0800
Change-Id: I8b7ebb7e599fc7b24a2591be2d86f14eb194dee4
Integrate CNL D0 Patch 0x18
Ucode
1305474244: patch b1305216430_b1305250797 is broken
1305517110: PUSH from CNL: PCU_CR_PKG_SDC_CTL[SDC_WAS_ONCE_ENABLED] can be cleared using wrmsr
Pcode
1305547118: Exit latency programming for CNL Y/U
1305531711: From SKL: RATL throttles system at BIOS_CPL
Resolution: Update CNL D0 with Patch 0x18

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b9d0c4ae2815f79c766f4ecead0da876104183dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f4f76140536b0b922f52c8e1b55fdcd062ac1a75
Original commit date: Mon Feb 12 14:31:15 2018 +0800
Change-Id: I699b15e82e71c4ca971184555c2c677218afb350
Title:[NO_HSD] Update CPU for RC 7.0.23.3x API Review - Take 2
Resolution: Fixed incorrect coding issue caused by "[220428158] CFL-H BIOS needs to sync to the latest CFL VR POR overrides"
Impacted Platform: CoffeeLake
HSD: NONE

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 5f0c3f9050b57b0b6d69af09d951766b212cdf66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:58 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f10a6ea0525804ff64c5bd313863985d8244f8ea
Original commit date: Fri Feb 9 19:12:47 2018 +0800
Change-Id: I928b2358cd301d553eac920b3d3a6fbdf8ef8fc1
[1504723325] [WHL] Add platform support for Whiskey Lake
Resolution: Add platform support for Whiskey Lake
Impacted Platform: WHL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInitPreMem.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Include/PlatformBoardId.h
CannonLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 0b8246abd01d0f950c67eb7a4148183753706317 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 13d88efbfd41fb6ca02315f6f94e1be74bf419bb
Original commit date: Thu Feb 8 12:56:26 2018 +0530
Change-Id: Ia120982e8ea5c9ea873599e3c83e9a00d3d4ff99
Title: [HSD#1305541290] TBT BIOS: TBT BIOS shall not execute go2sx mailbox command on S5/reboot cycle.
Desciption: Go2SX command should be executed only for S3 and S4 Entry.
Platform Impacted: All CNL and CFL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: cab6b53a48049499b6d8ce146ea3dd150ef53218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a0937837de1bd4098b240cb7b84c726f48237172
Original commit date: Fri Feb 9 14:15:40 2018 +0800
Change-Id: Icf50aa8953e7a457567cbd4850bf03f440a96cd5
Title:CFL BIOS[Regression]: CPU Speed is not exceeding 0.78 GHz
Resolution: Caused by MmioRead16() fail to get the SA DID, resolved by use PciSegmentRead16() instead.
Impacted Platform: CannonLake and CoffeeLake
HSD: 1604714397

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 6430caa19139c13f718f8378d66ec7865ab0afe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7d8ccad1bfdee8fda09b1804511c3a82e15e7155
Original commit date: Thu Feb 8 20:30:19 2018 -0800
Change-Id: I85c128aa025334b0a9e2cdf01c0b4ef400d22892
CannonLakeSiliconPkg: [CNL][Y12] PPV CNL Y12 units hang in windows on 2667
Change: Skip SComp algorithm for Cmd/Ctl and bypass slew rate for LPDDR4.Channel mismatch was found in configuring Ctl SComp, that was fixed as well.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6370e617da91f0726657308abd45187eecfd4c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4e5599f32f86d52e27e4ef5157b876c1ad9d8780
Original commit date: Thu Feb 1 10:42:16 2018 -0800
Change-Id: Ic8a35284d9e9b8d516e5e5d0c74220afff837dcc
CannonLakeSiliconPkg: ECC using 1 dimm hynix hma82gs7mfr8n-tf no ab 1434 MRC bug in write leveling flyby training shows failing when passing DDR4 CNL H
Change: ECC byte overlapping with BYTE 5 data fixed to the byte8.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: fe97bc51d501b02f13cb4ec0439c69ee9dda5973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:55 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 45000664abd634a68bd51ffe2673b14b09c7e33e
Original commit date: Thu Jan 25 12:03:32 2018 -0800
Change-Id: I7d60532baef02749969573796eb163a92365eee7
CannonLakeSiliconPkg: [2201978554][CNL][MRC] MrcIssueMRR bit level deswizzling is incorrect for LPDDR4 Byte Mode parts
After the MRR command is sent using MRH, the MR results will be held in DDR_MR_RESULT_0_0_0_0_MCHBAR.
For LPDDR4, only Device[0] and Device[1] within this register will hold the MR result data, for both x8 and x16 devices. So for MRC to correctly deswizzle the MR data, adjustments need to be made to account for only having feedback from half of the devices within a SubChannel for LP4 x8 parts.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c

================================================================================ 
Commit: c2942681e8080831f29aa58ec627f6055f938285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:48:36 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 605d8ed923463769e2d09c242938a0aedf71a9b1
Original commit date: Thu Feb 1 15:15:41 2018 +0200
Change-Id: I993c20c03bcefaa727aab735c0c6515ff9c901cf
CannonLakeSiliconPkg: [CNL][MRC] CalcCpuImpedance called with wrong values
Request:
CalcCpuImpedance called with wrong values, as channel 2 and garbage sub channel
prints in logs shows:
Attempted to read from a Multicast. Group: TxEq(24) Channel: 2, SubCh: 3735928559, Rank: 0, Byte:
Change:
fix calling function with true values.
Hsd-es-id: 1305576166

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 13b95940f26ee8ea8025ba2ab1962f4fed34f245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 17:12:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 421b850ebba63c7b5f1d8d82576aa828181b94a3
Original commit date: Tue Feb 6 18:22:05 2018 +0800
Change-Id: I91418d095110baee1709a9492df1c0cc7b411190
Title:[CNP]Disqualify Gbe for S0ix when debug is enabled
Resolution:Remove clear MPHYCPGQDIS when debug is enabled but comply to policy setting.
Hsd-es-id: 1504720329
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
