$date
	Mon Dec  1 11:14:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flagi_tb $end
$var wire 1 ! Z_out $end
$var wire 1 " S_out $end
$var wire 1 # P_out $end
$var wire 1 $ OV_out $end
$var wire 1 % C_out $end
$var reg 1 & C_OV_en $end
$var reg 1 ' C_in $end
$var reg 1 ( OV_in $end
$var reg 1 ) P_in $end
$var reg 1 * S_in $end
$var reg 1 + Z_in $end
$var reg 1 , clk $end
$var reg 1 - rst $end
$scope module uut_flagi $end
$var wire 1 & C_OV_en $end
$var wire 1 ' C_in $end
$var wire 1 ( OV_in $end
$var wire 1 ) P_in $end
$var wire 1 * S_in $end
$var wire 1 + Z_in $end
$var wire 1 , clk $end
$var wire 1 - rst $end
$var wire 1 ! Z_out $end
$var wire 1 " S_out $end
$var wire 1 # P_out $end
$var wire 1 $ OV_out $end
$var wire 1 % C_out $end
$var reg 8 . rejestr_flag [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx00x0 .
0-
1,
0+
0*
0)
0(
0'
0&
x%
x$
0#
0"
0!
$end
#5000
0,
#10000
1,
#15000
0,
#20000
0%
0$
b0 .
1,
1-
#25000
0,
#30000
1,
#35000
0,
#40000
1,
0-
#45000
0,
#50000
1,
1'
#55000
0,
#60000
1,
0'
#65000
0,
#70000
1#
b1 .
1,
1)
#75000
0,
#80000
1!
b101 .
1,
1+
#85000
0,
#90000
0!
b1 .
1,
0+
#95000
0,
#100000
0#
b0 .
1,
0)
#105000
0,
#110000
1"
b1000 .
1,
1*
#115000
0,
#120000
0"
b0 .
1,
0*
#125000
0,
#130000
1$
b10 .
1,
1(
1&
#135000
0,
#140000
1,
0&
#145000
0,
#150000
1%
b10010 .
1,
1'
1&
#155000
0,
#160000
1,
0'
0&
#165000
0,
#170000
1,
#175000
0,
#180000
1,
