=====
SETUP
-4.768
8.706
3.938
ethercat_sm_inst/spi_address_8_s0
1.442
1.900
spi_master_inst/n815_s10
3.849
4.671
spi_master_inst/n815_s9
4.677
5.776
spi_master_inst/n815_s8
5.781
6.603
spi_master_inst/mosi_sig_s1
8.706
=====
SETUP
-4.197
8.491
4.295
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n1141_s2
3.050
4.082
spi_master_inst/n1141_s1
5.371
5.997
spi_master_inst/n1141_s0
6.487
7.289
spi_master_inst/test_sig_s0
8.491
=====
SETUP
-3.998
7.936
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n811_s14
5.800
6.899
spi_master_inst/n811_s12
6.904
7.936
spi_master_inst/state_0_s0
7.936
=====
SETUP
-3.882
7.820
3.938
ethercat_sm_inst/spi_address_8_s0
1.442
1.900
spi_master_inst/n705_s0
3.376
4.370
spi_master_inst/data_in_DOL_0_G[0]_s0
4.789
5.888
spi_master_inst/test_sig_s0
7.820
=====
SETUP
-3.741
7.679
3.938
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n795_s14
3.872
4.904
spi_master_inst/n808_s15
4.925
6.024
spi_master_inst/n808_s13
6.030
6.852
spi_master_inst/n808_s12
6.857
7.679
spi_master_inst/state_3_s0
7.679
=====
SETUP
-3.710
7.648
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n801_s15
5.788
6.610
spi_master_inst/n801_s11
6.616
7.648
spi_master_inst/bit_cnt_2_s2
7.648
=====
SETUP
-3.576
7.514
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n805_s13
5.784
6.410
spi_master_inst/n805_s11
6.415
7.514
spi_master_inst/bit_cnt_0_s2
7.514
=====
SETUP
-3.576
7.514
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n810_s13
5.311
6.410
spi_master_inst/n810_s12
6.415
7.514
spi_master_inst/state_1_s0
7.514
=====
SETUP
-3.528
7.466
3.938
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n795_s14
3.872
4.904
spi_master_inst/n803_s12
5.736
6.362
spi_master_inst/n803_s11
6.367
7.466
spi_master_inst/bit_cnt_1_s2
7.466
=====
SETUP
-3.442
7.380
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n807_s13
5.311
6.343
spi_master_inst/n807_s12
6.348
7.380
spi_master_inst/state_4_s0
7.380
=====
SETUP
-3.029
6.967
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n809_s13
5.304
5.930
spi_master_inst/n809_s12
5.935
6.967
spi_master_inst/state_2_s0
6.967
=====
SETUP
-3.022
6.960
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.466
spi_master_inst/n799_s14
4.891
5.923
spi_master_inst/n799_s11
5.928
6.960
spi_master_inst/bit_cnt_3_s2
6.960
=====
SETUP
-3.022
6.960
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n797_s12
5.311
6.133
spi_master_inst/n797_s11
6.138
6.960
spi_master_inst/bit_cnt_4_s2
6.960
=====
SETUP
-2.846
16.215
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_1_s0
16.215
=====
SETUP
-2.846
16.215
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_2_s0
16.215
=====
SETUP
-2.846
16.215
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_3_s0
16.215
=====
SETUP
-2.846
16.215
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_4_s0
16.215
=====
SETUP
-2.846
16.215
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_5_s0
16.215
=====
SETUP
-2.819
6.757
3.938
ethercat_sm_inst/spi_address_15_s0
1.442
1.900
spi_master_inst/n806_s15
2.406
3.505
spi_master_inst/n806_s14
3.841
4.467
spi_master_inst/n806_s13
5.304
5.930
spi_master_inst/n806_s12
5.935
6.757
spi_master_inst/state_5_s1
6.757
=====
SETUP
-2.771
16.140
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_6_s0
16.140
=====
SETUP
-2.771
16.140
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_7_s0
16.140
=====
SETUP
-2.771
16.140
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_8_s0
16.140
=====
SETUP
-2.771
16.140
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_9_s0
16.140
=====
SETUP
-2.771
16.140
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_10_s0
16.140
=====
SETUP
-2.771
16.140
13.369
spi_master_inst/spi_ready_sig_s3
12.368
12.826
ethercat_sm_inst/n503_s0
13.972
14.998
ethercat_sm_inst/counter_11_s0
16.140
=====
HOLD
-0.669
0.374
1.044
spi_master_inst/n83_s3
0.002
0.374
spi_master_inst/sclk_sig_s2
0.374
=====
HOLD
0.708
1.721
1.014
ethercat_sm_inst/counter_0_s1
1.014
1.347
ethercat_sm_inst/n39_s3
1.349
1.721
ethercat_sm_inst/counter_0_s1
1.721
=====
HOLD
0.708
1.721
1.014
spi_master_inst/counter_5_s0
1.014
1.347
spi_master_inst/n51_s2
1.349
1.721
spi_master_inst/counter_5_s0
1.721
=====
HOLD
0.709
12.391
11.682
spi_master_inst/bit_cnt_5_s2
11.682
12.015
spi_master_inst/n795_s13
12.019
12.391
spi_master_inst/bit_cnt_5_s2
12.391
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_2_s0
1.014
1.347
spi_master_inst/n54_s2
1.350
1.722
spi_master_inst/counter_2_s0
1.722
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_4_s0
1.014
1.347
spi_master_inst/n52_s2
1.350
1.722
spi_master_inst/counter_4_s0
1.722
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_7_s0
1.014
1.347
spi_master_inst/n49_s2
1.350
1.722
spi_master_inst/counter_7_s0
1.722
=====
HOLD
0.711
12.393
11.682
spi_master_inst/bit_cnt_4_s2
11.682
12.015
spi_master_inst/n797_s11
12.021
12.393
spi_master_inst/bit_cnt_4_s2
12.393
=====
HOLD
0.712
12.394
11.682
spi_master_inst/bit_cnt_2_s2
11.682
12.015
spi_master_inst/n801_s11
12.022
12.394
spi_master_inst/bit_cnt_2_s2
12.394
=====
HOLD
0.715
12.397
11.682
spi_master_inst/bit_cnt_0_s2
11.682
12.015
spi_master_inst/n805_s11
12.025
12.397
spi_master_inst/bit_cnt_0_s2
12.397
=====
HOLD
0.716
12.398
11.682
spi_master_inst/state_0_s0
11.682
12.015
spi_master_inst/n811_s12
12.026
12.398
spi_master_inst/state_0_s0
12.398
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_8_s0
11.682
12.015
spi_master_inst/n738_s
12.018
12.412
spi_master_inst/stop_counter_8_s0
12.412
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_12_s0
11.682
12.015
spi_master_inst/n734_s
12.018
12.412
spi_master_inst/stop_counter_12_s0
12.412
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_14_s0
11.682
12.015
spi_master_inst/n732_s
12.018
12.412
spi_master_inst/stop_counter_14_s0
12.412
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_18_s0
11.682
12.015
spi_master_inst/n728_s
12.018
12.412
spi_master_inst/stop_counter_18_s0
12.412
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_20_s0
11.682
12.015
spi_master_inst/n726_s
12.018
12.412
spi_master_inst/stop_counter_20_s0
12.412
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_24_s0
11.682
12.015
spi_master_inst/n722_s
12.018
12.412
spi_master_inst/stop_counter_24_s0
12.412
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_26_s0
11.682
12.015
spi_master_inst/n720_s
12.018
12.412
spi_master_inst/stop_counter_26_s0
12.412
=====
HOLD
0.730
12.412
11.682
spi_master_inst/stop_counter_30_s0
11.682
12.015
spi_master_inst/n716_s
12.018
12.412
spi_master_inst/stop_counter_30_s0
12.412
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_2_s0
1.014
1.347
ethercat_sm_inst/n37_s
1.349
1.743
ethercat_sm_inst/counter_2_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_6_s0
1.014
1.347
ethercat_sm_inst/n33_s
1.349
1.743
ethercat_sm_inst/counter_6_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_8_s0
1.014
1.347
ethercat_sm_inst/n31_s
1.349
1.743
ethercat_sm_inst/counter_8_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_12_s0
1.014
1.347
ethercat_sm_inst/n27_s
1.349
1.743
ethercat_sm_inst/counter_12_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_14_s0
1.014
1.347
ethercat_sm_inst/n25_s
1.349
1.743
ethercat_sm_inst/counter_14_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_18_s0
1.014
1.347
ethercat_sm_inst/n21_s
1.349
1.743
ethercat_sm_inst/counter_18_s0
1.743
