INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/spi_master/spi_master.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/spi_master/spi_master.srcs/sources_1/new/spi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/spi_master/spi_master.srcs/sources_1/new/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/spi_master/spi_master.srcs/sim_1/new/spi_master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/spi_master/spi_master.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
