Protel Design System Design Rule Check
PCB File : C:\ESE Conestoga\Semester 4\Project\Embedded-Controller-ESE2\EmbeddedControlSystem_Hengeveld4331\controller.PcbDoc
Date     : 2/14/2019
Time     : 4:19:40 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=10mm) (Preferred=0.6mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.3mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.25mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Arc (115.75mm,125mm) on Top Overlay And Pad THM1-2(116mm,125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Arc (118.25mm,125mm) on Top Overlay And Pad THM1-1(118mm,125mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (132.7mm,63.7mm) on Bottom Overlay And Pad R7-1(132.7mm,62mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (159mm,125.75mm) on Top Overlay And Pad THM2-1(159.25mm,125.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Arc (161.5mm,125.75mm) on Top Overlay And Pad THM2-2(161.25mm,125.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (80.091mm,83.421mm) on Top Overlay And Pad U4-1(80.035mm,82.768mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (128.85mm,124.05mm) (129.25mm,125.35mm) on Bottom Overlay And Pad AI1-2(128.35mm,124.7mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (128.85mm,124.05mm) (129.25mm,125.35mm) on Bottom Overlay And Pad AI1-3(129.75mm,124.7mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (132.5mm,124.05mm) (132.9mm,125.35mm) on Bottom Overlay And Pad AI2-2(133.4mm,124.7mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (132.5mm,124.05mm) (132.9mm,125.35mm) on Bottom Overlay And Pad AI2-3(132mm,124.7mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (133.273mm,125.55mm) (133.673mm,126.85mm) on Bottom Overlay And Pad BI1-2(134.173mm,126.2mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (133.273mm,128.3mm) (133.673mm,129.6mm) on Bottom Overlay And Pad BI2-2(134.173mm,128.95mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (133.273mm,128.3mm) (133.673mm,129.6mm) on Bottom Overlay And Pad BI2-3(132.773mm,128.95mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (136.25mm,71.14mm) (136.65mm,72.44mm) on Top Overlay And Pad JMP3-2(135.75mm,71.79mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (136.25mm,71.14mm) (136.65mm,72.44mm) on Top Overlay And Pad JMP3-3(137.15mm,71.79mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (169.675mm,130.1mm) (170.075mm,131.4mm) on Bottom Overlay And Pad M1-2(169.875mm,130.05mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (169.675mm,130.1mm) (170.075mm,131.4mm) on Bottom Overlay And Pad M1-3(169.875mm,131.45mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (173.015mm,130.1mm) (173.415mm,131.4mm) on Bottom Overlay And Pad M2-2(173.215mm,130.05mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Area Fill (173.015mm,130.1mm) (173.415mm,131.4mm) on Bottom Overlay And Pad M2-3(173.215mm,131.45mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AI1-1(126.95mm,124.7mm) on Bottom Signal And Text "R22" (125.141mm,121.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI1-1(126.95mm,124.7mm) on Bottom Signal And Track (126.35mm,124.05mm)(126.35mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad AI1-1(126.95mm,124.7mm) on Bottom Signal And Track (126.35mm,124.05mm)(130.35mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI1-1(126.95mm,124.7mm) on Bottom Signal And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad AI1-2(128.35mm,124.7mm) on Bottom Signal And Text "AI2" (130.568mm,125.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad AI1-2(128.35mm,124.7mm) on Bottom Signal And Track (126.35mm,124.05mm)(130.35mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI1-2(128.35mm,124.7mm) on Bottom Signal And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AI1-3(129.75mm,124.7mm) on Bottom Signal And Text "AI2" (130.568mm,125.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AI1-3(129.75mm,124.7mm) on Bottom Signal And Text "BI1" (131.341mm,126.67mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad AI1-3(129.75mm,124.7mm) on Bottom Signal And Track (126.35mm,124.05mm)(130.35mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI1-3(129.75mm,124.7mm) on Bottom Signal And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI1-3(129.75mm,124.7mm) on Bottom Signal And Track (130.35mm,124.05mm)(130.35mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI2-1(134.8mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad AI2-1(134.8mm,124.7mm) on Bottom Signal And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI2-1(134.8mm,124.7mm) on Bottom Signal And Track (135.4mm,124.05mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad AI2-2(133.4mm,124.7mm) on Bottom Signal And Text "AI1" (131.182mm,124.23mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI2-2(133.4mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad AI2-2(133.4mm,124.7mm) on Bottom Signal And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Text "AI1" (131.182mm,124.23mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Text "BI1" (131.341mm,126.67mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(131.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad BAT1--(84.5mm,120.75mm) on Multi-Layer And Track (80.9mm,120.75mm)(88.1mm,120.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BAT1-+(83.25mm,93.75mm) on Multi-Layer And Track (80.9mm,93.75mm)(88.1mm,93.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BAT1-+(85.75mm,93.75mm) on Multi-Layer And Track (80.9mm,93.75mm)(88.1mm,93.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BEAT1-1(111.45mm,75.25mm) on Top Signal And Track (112.35mm,74.75mm)(112.35mm,75.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BEAT1-1(111.45mm,75.25mm) on Top Signal And Track (112.35mm,74.75mm)(112.65mm,74.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BEAT1-1(111.45mm,75.25mm) on Top Signal And Track (112.35mm,75.75mm)(112.65mm,75.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BEAT1-2(113.55mm,75.25mm) on Top Signal And Track (112.35mm,74.75mm)(112.65mm,74.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BEAT1-2(113.55mm,75.25mm) on Top Signal And Track (112.35mm,75.75mm)(112.65mm,75.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI1-1(135.573mm,126.2mm) on Bottom Signal And Track (132.173mm,125.55mm)(136.173mm,125.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad BI1-1(135.573mm,126.2mm) on Bottom Signal And Track (132.173mm,126.85mm)(136.173mm,126.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI1-1(135.573mm,126.2mm) on Bottom Signal And Track (136.173mm,125.55mm)(136.173mm,126.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI1-2(134.173mm,126.2mm) on Bottom Signal And Track (132.173mm,125.55mm)(136.173mm,125.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad BI1-2(134.173mm,126.2mm) on Bottom Signal And Track (132.173mm,126.85mm)(136.173mm,126.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI2-1(135.573mm,128.95mm) on Bottom Signal And Track (132.173mm,128.3mm)(136.173mm,128.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad BI2-1(135.573mm,128.95mm) on Bottom Signal And Track (132.173mm,129.6mm)(136.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI2-1(135.573mm,128.95mm) on Bottom Signal And Track (136.173mm,128.3mm)(136.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI2-2(134.173mm,128.95mm) on Bottom Signal And Track (132.173mm,128.3mm)(136.173mm,128.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad BI2-2(134.173mm,128.95mm) on Bottom Signal And Track (132.173mm,129.6mm)(136.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI2-3(132.773mm,128.95mm) on Bottom Signal And Track (132.173mm,128.3mm)(132.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad BI2-3(132.773mm,128.95mm) on Bottom Signal And Track (132.173mm,128.3mm)(136.173mm,128.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad BI2-3(132.773mm,128.95mm) on Bottom Signal And Track (132.173mm,129.6mm)(136.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(152.445mm,84.267mm) on Bottom Signal And Text "R6" (153.946mm,82.652mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(135mm,69.875mm) on Bottom Signal And Text "R10" (135.341mm,67.79mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(135mm,68.625mm) on Bottom Signal And Text "R10" (135.341mm,67.79mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(131.85mm,89.366mm) on Top Signal And Text "C15" (132.472mm,91.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(131.85mm,90.616mm) on Top Signal And Text "C15" (132.472mm,91.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(126.85mm,87.412mm) on Top Signal And Text "U2" (129.917mm,88.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(126.85mm,88.662mm) on Top Signal And Text "U2" (129.917mm,88.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(123.325mm,88.662mm) on Top Signal And Text "C17" (125.008mm,86.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad C2-1(71.23mm,78.5mm) on Bottom Signal And Text "C37" (69.767mm,74.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(71.23mm,77.25mm) on Bottom Signal And Text "C37" (69.767mm,74.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(187.625mm,121.75mm) on Bottom Signal And Text "C31" (188.13mm,120.747mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(186.375mm,121.75mm) on Bottom Signal And Text "C31" (188.13mm,120.747mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(178.3mm,118.25mm) on Bottom Signal And Text "D2" (181.315mm,116.088mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(178.3mm,118.25mm) on Bottom Signal And Text "D3" (177.725mm,120.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(178.3mm,118.25mm) on Bottom Signal And Text "R14" (177.142mm,118.481mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(178.3mm,118.25mm) on Bottom Signal And Text "R15" (177.142mm,113.981mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-2(179.7mm,118.25mm) on Bottom Signal And Text "D2" (181.315mm,116.088mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-2(179.7mm,118.25mm) on Bottom Signal And Text "D3" (177.725mm,120.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-2(186.375mm,119.21mm) on Bottom Signal And Text "C28" (186.848mm,117.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C37-1(67.25mm,74.5mm) on Bottom Signal And Text "R19" (67.659mm,78.086mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C41-1(156.65mm,124.475mm) on Bottom Signal And Text "R21" (156.642mm,123.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C41-2(156.65mm,125.725mm) on Bottom Signal And Text "R21" (156.642mm,123.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C48-1(132.9mm,138.225mm) on Top Signal And Text "C46" (133.021mm,138.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C48-2(132.9mm,136.975mm) on Top Signal And Text "C46" (133.021mm,138.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C49-1(90.375mm,142.5mm) on Bottom Signal And Text "R30" (90.158mm,146.236mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C49-2(89.125mm,142.5mm) on Bottom Signal And Text "R30" (90.158mm,146.236mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad C50-1(102mm,145.3mm) on Bottom Signal And Text "C52" (99.896mm,144.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C50-1(102mm,145.3mm) on Bottom Signal And Text "R29" (102.159mm,146.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C50-2(100.75mm,145.3mm) on Bottom Signal And Text "C52" (99.896mm,144.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C50-2(100.75mm,145.3mm) on Bottom Signal And Text "R29" (102.159mm,146.136mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C5-1(143.15mm,62mm) on Bottom Signal And Text "R7" (140.94mm,59.955mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C51-1(108.375mm,145.3mm) on Bottom Signal And Text "R31" (108.382mm,143.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C51-2(109.625mm,145.3mm) on Bottom Signal And Text "R31" (108.382mm,143.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(141.85mm,62mm) on Bottom Signal And Text "R7" (140.94mm,59.955mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C52-1(97.125mm,145.4mm) on Bottom Signal And Text "R32" (96.381mm,143.315mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C52-2(98.375mm,145.4mm) on Bottom Signal And Text "R32" (96.381mm,143.315mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C53-1(90mm,145.4mm) on Bottom Signal And Text "R30" (90.158mm,146.236mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C53-2(88.75mm,145.4mm) on Bottom Signal And Text "R30" (90.158mm,146.236mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C56-1(163.625mm,132.95mm) on Bottom Signal And Text "C59" (162.529mm,134.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C56-2(164.875mm,132.95mm) on Bottom Signal And Text "C59" (162.529mm,134.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C6-1(143.345mm,80.575mm) on Top Signal And Text "C8" (139.754mm,79.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C64-1(144.75mm,143.75mm) on Bottom Signal And Text "C66" (146.229mm,145.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(139.795mm,77.5mm) on Top Signal And Text "C7" (139.754mm,76.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(148.095mm,88.25mm) on Top Signal And Text "C10" (148.136mm,89.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(144.545mm,88.25mm) on Top Signal And Text "C10" (148.136mm,89.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(123.9mm,62mm) on Bottom Signal And Text "C11" (126.53mm,65.918mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-1(178.29mm,121.97mm) on Bottom Signal And Text "R14" (177.142mm,118.481mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-19(60.16mm,62.7mm) on Multi-Layer And Text "TP_GND1" (51.794mm,57.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad JMP3-1(134.35mm,71.79mm) on Top Signal And Track (133.75mm,71.14mm)(133.75mm,72.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad JMP3-1(134.35mm,71.79mm) on Top Signal And Track (133.75mm,71.14mm)(137.75mm,71.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad JMP3-1(134.35mm,71.79mm) on Top Signal And Track (133.75mm,72.44mm)(137.75mm,72.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad JMP3-2(135.75mm,71.79mm) on Top Signal And Track (133.75mm,71.14mm)(137.75mm,71.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad JMP3-2(135.75mm,71.79mm) on Top Signal And Track (133.75mm,72.44mm)(137.75mm,72.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad JMP3-3(137.15mm,71.79mm) on Top Signal And Text "U3" (136.906mm,70.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad JMP3-3(137.15mm,71.79mm) on Top Signal And Track (133.75mm,71.14mm)(137.75mm,71.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad JMP3-3(137.15mm,71.79mm) on Top Signal And Track (133.75mm,72.44mm)(137.75mm,72.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad JMP3-3(137.15mm,71.79mm) on Top Signal And Track (137.75mm,71.14mm)(137.75mm,72.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(139mm,83.25mm) on Top Signal And Text "C6" (141.554mm,79.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LCD1-1(128mm,103mm) on Multi-Layer And Text "C32" (127.358mm,106.118mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LCD1-14(161.02mm,103mm) on Multi-Layer And Text "C34" (163.968mm,101.992mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad LCD1-15(163.56mm,103mm) on Multi-Layer And Text "C34" (163.968mm,101.992mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LCD1-Mount1(122.5mm,103mm) on Multi-Layer And Track (120mm,102mm)(120mm,105.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad LCD1-Mount1(122.5mm,103mm) on Multi-Layer And Track (120mm,103mm)(120mm,105.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad LCD1-Mount1(122.5mm,103mm) on Multi-Layer And Track (120mm,105.4mm)(123.5mm,105.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LCD1-Mount2(122.5mm,71.5mm) on Multi-Layer And Track (120mm,69.2mm)(120mm,72.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad LCD1-Mount2(122.5mm,71.5mm) on Multi-Layer And Track (120mm,69.2mm)(123.5mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad LCD1-Mount3(197.5mm,103mm) on Multi-Layer And Track (196.5mm,105.4mm)(200mm,105.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LCD1-Mount3(197.5mm,103mm) on Multi-Layer And Track (200mm,102mm)(200mm,105.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LCD1-Mount4(197.5mm,71.5mm) on Multi-Layer And Track (196.6mm,69.2mm)(200mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad LCD1-Mount4(197.5mm,71.5mm) on Multi-Layer And Track (200mm,69.2mm)(200mm,72.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDRX1-1(111.45mm,79.75mm) on Top Signal And Track (112.35mm,79.25mm)(112.35mm,80.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDRX1-1(111.45mm,79.75mm) on Top Signal And Track (112.35mm,79.25mm)(112.65mm,79.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDRX1-1(111.45mm,79.75mm) on Top Signal And Track (112.35mm,80.25mm)(112.65mm,80.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDRX1-2(113.55mm,79.75mm) on Top Signal And Track (112.35mm,79.25mm)(112.65mm,79.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDRX1-2(113.55mm,79.75mm) on Top Signal And Track (112.35mm,80.25mm)(112.65mm,80.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDTX1-1(111.45mm,77.5mm) on Top Signal And Track (112.35mm,77mm)(112.35mm,78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDTX1-1(111.45mm,77.5mm) on Top Signal And Track (112.35mm,77mm)(112.65mm,77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDTX1-1(111.45mm,77.5mm) on Top Signal And Track (112.35mm,78mm)(112.65mm,78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDTX1-2(113.55mm,77.5mm) on Top Signal And Track (112.35mm,77mm)(112.65mm,77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad LEDTX1-2(113.55mm,77.5mm) on Top Signal And Track (112.35mm,78mm)(112.65mm,78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M1-1(169.875mm,128.65mm) on Bottom Signal And Track (169.225mm,128.05mm)(169.225mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M1-1(169.875mm,128.65mm) on Bottom Signal And Track (169.225mm,128.05mm)(170.525mm,128.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad M1-1(169.875mm,128.65mm) on Bottom Signal And Track (170.525mm,128.05mm)(170.525mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M1-2(169.875mm,130.05mm) on Bottom Signal And Track (169.225mm,128.05mm)(169.225mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad M1-2(169.875mm,130.05mm) on Bottom Signal And Track (170.525mm,128.05mm)(170.525mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M1-3(169.875mm,131.45mm) on Bottom Signal And Track (169.225mm,128.05mm)(169.225mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M1-3(169.875mm,131.45mm) on Bottom Signal And Track (169.225mm,132.05mm)(170.525mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad M1-3(169.875mm,131.45mm) on Bottom Signal And Track (170.525mm,128.05mm)(170.525mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M2-1(173.215mm,128.65mm) on Bottom Signal And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M2-1(173.215mm,128.65mm) on Bottom Signal And Track (172.565mm,128.05mm)(173.865mm,128.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad M2-1(173.215mm,128.65mm) on Bottom Signal And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M2-2(173.215mm,130.05mm) on Bottom Signal And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad M2-2(173.215mm,130.05mm) on Bottom Signal And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M2-3(173.215mm,131.45mm) on Bottom Signal And Text "R35" (174.159mm,135.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M2-3(173.215mm,131.45mm) on Bottom Signal And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad M2-3(173.215mm,131.45mm) on Bottom Signal And Track (172.565mm,132.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad M2-3(173.215mm,131.45mm) on Bottom Signal And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR1-1(124.25mm,125.55mm) on Top Signal And Track (123.75mm,124.35mm)(123.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR1-1(124.25mm,125.55mm) on Top Signal And Track (123.75mm,124.65mm)(124.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR1-1(124.25mm,125.55mm) on Top Signal And Track (124.75mm,124.35mm)(124.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR1-2(124.25mm,123.45mm) on Top Signal And Track (123.75mm,124.35mm)(123.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR1-2(124.25mm,123.45mm) on Top Signal And Track (124.75mm,124.35mm)(124.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR2-1(167.25mm,131.05mm) on Top Signal And Track (166.75mm,129.85mm)(166.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR2-1(167.25mm,131.05mm) on Top Signal And Track (166.75mm,130.15mm)(167.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR2-1(167.25mm,131.05mm) on Top Signal And Track (167.75mm,129.85mm)(167.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR2-2(167.25mm,128.95mm) on Top Signal And Track (166.75mm,129.85mm)(166.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad MTR2-2(167.25mm,128.95mm) on Top Signal And Track (167.75mm,129.85mm)(167.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad P10-1(172.61mm,149.05mm) on Multi-Layer And Text "C58" (171.479mm,146.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P12-1(148.07mm,148.9mm) on Multi-Layer And Text "R39" (152.695mm,147.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P12-2(150.61mm,148.9mm) on Multi-Layer And Text "R39" (152.695mm,147.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P13-1(155.53mm,148.9mm) on Multi-Layer And Text "R38" (160.155mm,147.142mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P13-2(158.07mm,148.9mm) on Multi-Layer And Text "R38" (160.155mm,147.142mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-1(105.5mm,60.02mm) on Multi-Layer And Track (101mm,60.77mm)(110mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad P4-3(110mm,57.02mm) on Multi-Layer And Track (110mm,46.27mm)(110mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad P5-2(183.9mm,116.67mm) on Multi-Layer And Text "C28" (186.848mm,117.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-3(183.9mm,119.21mm) on Multi-Layer And Text "C28" (186.848mm,117.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-3(183.9mm,119.21mm) on Multi-Layer And Text "C29" (184.854mm,122.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P5-4(183.9mm,121.75mm) on Multi-Layer And Text "C29" (184.854mm,122.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad P5-4(183.9mm,121.75mm) on Multi-Layer And Text "C31" (188.13mm,120.747mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad P6-16(180.83mm,55.79mm) on Multi-Layer And Text "C35" (180.462mm,57.608mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad P6-18(183.37mm,55.79mm) on Multi-Layer And Text "C35" (180.462mm,57.608mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad P8-1(101.46mm,149mm) on Multi-Layer And Text "C52" (99.896mm,144.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad PWR1-1(111.45mm,82mm) on Top Signal And Track (112.35mm,81.5mm)(112.35mm,82.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad PWR1-1(111.45mm,82mm) on Top Signal And Track (112.35mm,81.5mm)(112.65mm,81.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad PWR1-1(111.45mm,82mm) on Top Signal And Track (112.35mm,82.5mm)(112.65mm,82.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad PWR1-2(113.55mm,82mm) on Top Signal And Track (112.35mm,81.5mm)(112.65mm,81.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad PWR1-2(113.55mm,82mm) on Top Signal And Track (112.35mm,82.5mm)(112.65mm,82.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(71.23mm,74.75mm) on Bottom Signal And Text "C37" (69.767mm,74.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(71.23mm,76mm) on Bottom Signal And Text "C37" (69.767mm,74.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad R16-1(135.62mm,107.98mm) on Multi-Layer And Track (134.745mm,106.905mm)(134.745mm,111.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad R16-3(140.7mm,107.98mm) on Multi-Layer And Track (141.575mm,106.905mm)(141.575mm,111.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-1(171.4mm,100.125mm) on Top Signal And Text "Q1" (172.621mm,100.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-2(171.4mm,98.875mm) on Top Signal And Text "Q1" (172.621mm,100.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R17-2(171.4mm,98.875mm) on Top Signal And Text "R18" (170.914mm,98.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R18-1(169.875mm,100.125mm) on Top Signal And Text "Q1" (172.621mm,100.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(69.5mm,77.25mm) on Bottom Signal And Text "C2" (69.846mm,78.751mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(69.5mm,77.25mm) on Bottom Signal And Text "C37" (69.767mm,74.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(69.5mm,76mm) on Bottom Signal And Text "C2" (69.846mm,78.751mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(69.5mm,76mm) on Bottom Signal And Text "C37" (69.767mm,74.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-1(123.3mm,122.54mm) on Bottom Signal And Text "R25" (119.415mm,123.759mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-2(123.3mm,123.79mm) on Bottom Signal And Text "R25" (119.415mm,123.759mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(120.25mm,125.6mm) on Bottom Signal And Text "C40" (117.632mm,125.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(121.5mm,125.6mm) on Bottom Signal And Text "C40" (117.632mm,125.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R26-2(121mm,137.1mm) on Bottom Signal And Text "R27" (117.514mm,136.508mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R27-1(118.35mm,138.35mm) on Bottom Signal And Text "R26" (119.158mm,139.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R27-2(119.6mm,138.35mm) on Bottom Signal And Text "R26" (119.158mm,139.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-1(168.525mm,127mm) on Top Signal And Text "MTR2" (167.898mm,127.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R33-2(167.275mm,127mm) on Top Signal And Text "MTR2" (167.898mm,127.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad R34-1(163.625mm,131.25mm) on Top Signal And Text "R34" (164.186mm,134.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R34-2(164.875mm,131.25mm) on Top Signal And Text "R34" (164.186mm,134.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad R36-1(167.25mm,131.375mm) on Bottom Signal And Text "R36" (164.393mm,130.814mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R36-2(167.25mm,130.125mm) on Bottom Signal And Text "R36" (164.393mm,130.814mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R39-1(151.86mm,145.25mm) on Bottom Signal And Text "C65" (153.599mm,145.821mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(58.53mm,126.125mm) on Bottom Signal And Text "R3" (57.831mm,125.29mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(58.53mm,127.375mm) on Bottom Signal And Text "R3" (57.831mm,125.29mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R42-4(152.95mm,63.05mm) on Bottom Signal And Track (153.45mm,61.45mm)(153.45mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R42-5(152.95mm,61.45mm) on Bottom Signal And Track (153.45mm,61.45mm)(153.45mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R42-8(150.55mm,61.45mm) on Bottom Signal And Track (150.05mm,61.45mm)(150.05mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R43-4(157.2mm,63.05mm) on Bottom Signal And Track (157.7mm,61.45mm)(157.7mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R43-5(157.2mm,61.45mm) on Bottom Signal And Track (157.7mm,61.45mm)(157.7mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R43-8(154.8mm,61.45mm) on Bottom Signal And Track (154.3mm,61.45mm)(154.3mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R44-4(189.2mm,90.7mm) on Bottom Signal And Track (189.2mm,91.2mm)(190.8mm,91.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R44-5(190.8mm,90.7mm) on Bottom Signal And Track (189.2mm,91.2mm)(190.8mm,91.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R44-8(190.8mm,88.3mm) on Bottom Signal And Track (189.2mm,87.8mm)(190.8mm,87.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R45-4(189.2mm,94.95mm) on Bottom Signal And Track (189.2mm,95.45mm)(190.8mm,95.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R45-5(190.8mm,94.95mm) on Bottom Signal And Track (189.2mm,95.45mm)(190.8mm,95.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R45-8(190.8mm,92.55mm) on Bottom Signal And Track (189.2mm,92.05mm)(190.8mm,92.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R46-4(189.7mm,114.779mm) on Bottom Signal And Track (189.7mm,115.279mm)(191.3mm,115.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R46-5(191.3mm,114.779mm) on Bottom Signal And Track (189.7mm,115.279mm)(191.3mm,115.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R46-8(191.3mm,112.379mm) on Bottom Signal And Track (189.7mm,111.879mm)(191.3mm,111.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R47-1(189.7mm,125.8mm) on Bottom Signal And Track (189.7mm,125.3mm)(191.3mm,125.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R47-4(189.7mm,128.2mm) on Bottom Signal And Track (189.7mm,128.7mm)(191.3mm,128.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R47-5(191.3mm,128.2mm) on Bottom Signal And Track (189.7mm,128.7mm)(191.3mm,128.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R47-8(191.3mm,125.8mm) on Bottom Signal And Track (189.7mm,125.3mm)(191.3mm,125.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R5-1(152.445mm,82.768mm) on Bottom Signal And Text "C13" (151.61mm,82.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(152.445mm,82.768mm) on Bottom Signal And Text "R6" (153.946mm,82.652mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(153.695mm,82.768mm) on Bottom Signal And Text "C13" (151.61mm,82.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(153.695mm,82.768mm) on Bottom Signal And Text "R6" (153.946mm,82.652mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(153.695mm,81.268mm) on Bottom Signal And Text "C13" (151.61mm,82.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(153.695mm,81.268mm) on Bottom Signal And Text "R5" (152.194mm,81.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(152.445mm,81.268mm) on Bottom Signal And Text "C13" (151.61mm,82.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(152.445mm,81.268mm) on Bottom Signal And Text "R5" (152.194mm,81.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(132.7mm,62mm) on Bottom Signal And Text "C12" (130.721mm,58.207mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R9-2(139.3mm,65.75mm) on Bottom Signal And Text "C14" (134.479mm,67.104mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-1(52.6mm,121.97mm) on Top Signal And Track (50mm,121.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-1(52.6mm,121.97mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-2(52.6mm,120.87mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-3(52.6mm,119.77mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-4(52.6mm,118.67mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-5(52.6mm,117.57mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-6(52.6mm,116.47mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-7(52.6mm,115.37mm) on Top Signal And Track (52.5mm,113.46mm)(52.5mm,114.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-7(52.6mm,115.37mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-8(52.6mm,114.27mm) on Top Signal And Track (52.5mm,113.46mm)(52.5mm,114.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-CASE(63.8mm,117.46mm) on Top Signal And Track (63mm,111.81mm)(63mm,123.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-TAB1(63.8mm,119.96mm) on Top Signal And Track (63mm,111.81mm)(63mm,123.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-TAB2(63.8mm,114.96mm) on Top Signal And Track (63mm,111.81mm)(63mm,123.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-TAB3(55mm,122.96mm) on Top Signal And Track (50mm,123.11mm)(63mm,123.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SD1-TAB4(58.25mm,111.789mm) on Top Signal And Track (50mm,111.81mm)(63mm,111.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad THM1-1(118mm,125mm) on Multi-Layer And Text "C40" (117.632mm,125.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad THM1-2(116mm,125mm) on Multi-Layer And Text "R20" (114.559mm,129.08mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad THM2-1(159.25mm,125.75mm) on Multi-Layer And Text "R21" (156.642mm,123.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad THM2-2(161.25mm,125.75mm) on Multi-Layer And Text "MTR2" (167.898mm,127.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TP_CTRST1-1(144.328mm,109.25mm) on Top Signal And Text "R16" (142.44mm,111.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_CTRST1-1(144.328mm,109.25mm) on Top Signal And Track (143.028mm,107.05mm)(143.028mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_CTRST1-1(144.328mm,109.25mm) on Top Signal And Track (143.028mm,107.05mm)(145.628mm,107.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_CTRST1-1(144.328mm,109.25mm) on Top Signal And Track (143.028mm,111.45mm)(145.628mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_CTRST1-1(144.328mm,109.25mm) on Top Signal And Track (145.628mm,107.05mm)(145.628mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_DC_VREF1-1(113.7mm,148.9mm) on Top Signal And Track (111.5mm,147.6mm)(111.5mm,150.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_DC_VREF1-1(113.7mm,148.9mm) on Top Signal And Track (111.5mm,147.6mm)(115.9mm,147.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_DC_VREF1-1(113.7mm,148.9mm) on Top Signal And Track (111.5mm,150.2mm)(115.9mm,150.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_DC_VREF1-1(113.7mm,148.9mm) on Top Signal And Track (115.9mm,147.6mm)(115.9mm,150.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_GND1-1(53mm,54.02mm) on Top Signal And Track (51.7mm,51.82mm)(51.7mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND1-1(53mm,54.02mm) on Top Signal And Track (51.7mm,51.82mm)(54.3mm,51.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND1-1(53mm,54.02mm) on Top Signal And Track (51.7mm,56.22mm)(54.3mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_GND1-1(53mm,54.02mm) on Top Signal And Track (54.3mm,51.82mm)(54.3mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_GND2-1(200mm,53.67mm) on Top Signal And Track (198.7mm,51.47mm)(198.7mm,55.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND2-1(200mm,53.67mm) on Top Signal And Track (198.7mm,51.47mm)(201.3mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND2-1(200mm,53.67mm) on Top Signal And Track (198.7mm,55.87mm)(201.3mm,55.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_GND2-1(200mm,53.67mm) on Top Signal And Track (201.3mm,51.47mm)(201.3mm,55.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_GND3-1(53mm,148.05mm) on Top Signal And Track (51.7mm,145.85mm)(51.7mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND3-1(53mm,148.05mm) on Top Signal And Track (51.7mm,145.85mm)(54.3mm,145.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND3-1(53mm,148.05mm) on Top Signal And Track (51.7mm,150.25mm)(54.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_GND3-1(53mm,148.05mm) on Top Signal And Track (54.3mm,145.85mm)(54.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_GND4-1(200mm,148.05mm) on Top Signal And Track (198.7mm,145.85mm)(198.7mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND4-1(200mm,148.05mm) on Top Signal And Track (198.7mm,145.85mm)(201.3mm,145.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_GND4-1(200mm,148.05mm) on Top Signal And Track (198.7mm,150.25mm)(201.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_GND4-1(200mm,148.05mm) on Top Signal And Track (201.3mm,145.85mm)(201.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_PWM1-1(149.75mm,109.25mm) on Top Signal And Track (148.45mm,107.05mm)(148.45mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_PWM1-1(149.75mm,109.25mm) on Top Signal And Track (148.45mm,107.05mm)(151.05mm,107.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_PWM1-1(149.75mm,109.25mm) on Top Signal And Track (148.45mm,111.45mm)(151.05mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_PWM1-1(149.75mm,109.25mm) on Top Signal And Track (151.05mm,107.05mm)(151.05mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_RST1-1(63.5mm,54.02mm) on Top Signal And Track (62.2mm,51.82mm)(62.2mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_RST1-1(63.5mm,54.02mm) on Top Signal And Track (62.2mm,51.82mm)(64.8mm,51.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_RST1-1(63.5mm,54.02mm) on Top Signal And Track (62.2mm,56.22mm)(64.8mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_RST1-1(63.5mm,54.02mm) on Top Signal And Track (64.8mm,51.82mm)(64.8mm,56.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad TP_SRV1-1(195.25mm,148mm) on Top Signal And Track (193.95mm,145.8mm)(193.95mm,150.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_SRV1-1(195.25mm,148mm) on Top Signal And Track (193.95mm,145.8mm)(196.55mm,145.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TP_SRV1-1(195.25mm,148mm) on Top Signal And Track (193.95mm,150.2mm)(196.55mm,150.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad TP_SRV1-1(195.25mm,148mm) on Top Signal And Track (196.55mm,145.8mm)(196.55mm,150.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-5(149.52mm,81.468mm) on Top Signal And Text "C4" (152.422mm,82.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-6(149.52mm,82.418mm) on Top Signal And Text "C4" (152.422mm,82.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(129.25mm,90.616mm) on Top Signal And Text "C15" (132.472mm,91.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(129.25mm,90.616mm) on Top Signal And Text "C16" (130.008mm,88.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad U2-2(129.25mm,91.566mm) on Top Signal And Text "C15" (132.472mm,91.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(129.25mm,91.566mm) on Top Signal And Text "C16" (130.008mm,88.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(129.25mm,92.516mm) on Top Signal And Text "C16" (130.008mm,88.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(129.25mm,92.516mm) on Top Signal And Text "C19" (128.691mm,96.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(138mm,68.65mm) on Top Signal And Text "C20" (135.229mm,68.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U3-1(138mm,68.65mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-2(138mm,68mm) on Top Signal And Text "C20" (135.229mm,68.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-2(138mm,68mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-3(138mm,67.35mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-4(138mm,66.7mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad U3-5(140.95mm,66.7mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U3-6(140.95mm,67.35mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U3-7(140.95mm,68mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad U3-8(140.95mm,68.65mm) on Top Signal And Text "JMP3" (138.582mm,72.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-1(166.825mm,120.655mm) on Top Signal And Text "C26" (163.632mm,120.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-10(171.075mm,71.25mm) on Top Signal And Text "C38" (174.693mm,72.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Pad U6-4(174.975mm,71.25mm) on Top Signal And Text "C38" (174.693mm,72.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-5(174.325mm,71.25mm) on Top Signal And Text "C38" (174.693mm,72.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-6(173.675mm,71.25mm) on Top Signal And Text "C38" (174.693mm,72.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-7(173.025mm,71.25mm) on Top Signal And Text "C38" (174.693mm,72.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-8(172.375mm,71.25mm) on Top Signal And Text "C38" (174.693mm,72.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-9(171.725mm,71.25mm) on Top Signal And Text "C38" (174.693mm,72.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-1(130.725mm,136.5mm) on Top Signal And Text "C46" (133.021mm,138.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad U7-1(130.725mm,136.5mm) on Top Signal And Text "C48" (133.268mm,135.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad U7-12(123.575mm,136.5mm) on Top Signal And Text "C44" (123.521mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad U7-13(122.925mm,136.5mm) on Top Signal And Text "C44" (123.521mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad U7-2(130.075mm,136.5mm) on Top Signal And Text "C45" (130.421mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-2(130.075mm,136.5mm) on Top Signal And Text "C46" (133.021mm,138.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-2(130.075mm,136.5mm) on Top Signal And Text "C48" (133.268mm,135.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U7-3(129.425mm,136.5mm) on Top Signal And Text "C45" (130.421mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-3(129.425mm,136.5mm) on Top Signal And Text "C46" (133.021mm,138.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-3(129.425mm,136.5mm) on Top Signal And Text "C48" (133.268mm,135.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad U7-4(128.775mm,136.5mm) on Top Signal And Text "C46" (133.021mm,138.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U7-4(128.775mm,136.5mm) on Top Signal And Text "C48" (133.268mm,135.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad U7-5(128.125mm,136.5mm) on Top Signal And Text "C45" (130.421mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad U7-6(127.475mm,136.5mm) on Top Signal And Text "C45" (130.421mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad U7-7(126.825mm,136.5mm) on Top Signal And Text "C45" (130.421mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U7-8(126.175mm,136.5mm) on Top Signal And Text "C45" (130.421mm,139.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-PAD(126.5mm,133.5mm) on Top Signal And Text "C48" (133.268mm,135.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-11(166.625mm,140.8mm) on Top Signal And Text "C57" (166.496mm,142.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-12(165.975mm,140.8mm) on Top Signal And Text "C57" (166.496mm,142.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad U9-13(165.975mm,134.8mm) on Top Signal And Text "R34" (164.186mm,134.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
Rule Violations :349

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (129.25mm,89.791mm) on Top Overlay And Text "C15" (132.472mm,91.07mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Arc (129.25mm,89.791mm) on Top Overlay And Text "C16" (130.008mm,88.531mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Arc (132.7mm,59.95mm) on Bottom Overlay And Text "C12" (130.721mm,58.207mm) on Bottom Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (138mm,69.475mm) on Top Overlay And Text "C20" (135.229mm,68.146mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (160.8mm,53.25mm) on Top Overlay And Text "P14" (159.72mm,56.917mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (161.5mm,125.75mm) on Top Overlay And Text "MTR2" (167.898mm,127.473mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (166.825mm,121.505mm) on Top Overlay And Text "C26" (163.632mm,120.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Arc (178.49mm,121.02mm) on Bottom Overlay And Text "R14" (177.142mm,118.481mm) on Bottom Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (180.55mm,115.08mm) on Bottom Overlay And Text "C30" (177.54mm,116.459mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (128.85mm,124.05mm) (129.25mm,125.35mm) on Bottom Overlay And Text "AI2" (130.568mm,125.17mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (132.5mm,124.05mm) (132.9mm,125.35mm) on Bottom Overlay And Text "AI1" (131.182mm,124.23mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Area Fill (173.015mm,130.1mm) (173.415mm,131.4mm) on Bottom Overlay And Text "R35" (174.159mm,135.21mm) on Bottom Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Text "BI1" (131.341mm,126.67mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Text "BI2" (131.341mm,129.42mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Track (131.4mm,124.05mm)(131.4mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Track (132.173mm,125.55mm)(132.173mm,126.85mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Track (132.173mm,125.55mm)(136.173mm,125.55mm) on Bottom Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI1" (131.182mm,124.23mm) on Bottom Overlay And Track (132.173mm,126.85mm)(136.173mm,126.85mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI2" (130.568mm,125.17mm) on Bottom Overlay And Text "BI1" (131.341mm,126.67mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "AI2" (130.568mm,125.17mm) on Bottom Overlay And Text "BI2" (131.341mm,129.42mm) on Bottom Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI2" (130.568mm,125.17mm) on Bottom Overlay And Track (126.35mm,124.05mm)(130.35mm,124.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI2" (130.568mm,125.17mm) on Bottom Overlay And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AI2" (130.568mm,125.17mm) on Bottom Overlay And Track (130.35mm,124.05mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BEAT1" (115.027mm,75.898mm) on Top Overlay And Text "LEDRX1" (115.027mm,80.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BEAT1" (115.027mm,75.898mm) on Top Overlay And Text "LEDTX1" (115.027mm,78.148mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BI1" (131.341mm,126.67mm) on Bottom Overlay And Text "BI2" (131.341mm,129.42mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BI1" (131.341mm,126.67mm) on Bottom Overlay And Track (126.35mm,124.05mm)(130.35mm,124.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "BI1" (131.341mm,126.67mm) on Bottom Overlay And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BI1" (131.341mm,126.67mm) on Bottom Overlay And Track (130.35mm,124.05mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BI1" (131.341mm,126.67mm) on Bottom Overlay And Track (131.4mm,124.05mm)(131.4mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BI1" (131.341mm,126.67mm) on Bottom Overlay And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "BI1" (131.341mm,126.67mm) on Bottom Overlay And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Text "BI2" (131.341mm,129.42mm) on Bottom Overlay And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.072mm < 0.254mm) Between Text "BI2" (131.341mm,129.42mm) on Bottom Overlay And Track (130.35mm,124.05mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.072mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "BI2" (131.341mm,129.42mm) on Bottom Overlay And Track (131.4mm,124.05mm)(131.4mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "BI2" (131.341mm,129.42mm) on Bottom Overlay And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (148.136mm,89.451mm) on Top Overlay And Track (145.52mm,89.6mm)(147.12mm,89.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "C11" (126.53mm,65.918mm) on Bottom Overlay And Text "D1" (125.501mm,65.557mm) on Bottom Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (151.61mm,82.426mm) on Bottom Overlay And Text "R5" (152.194mm,81.383mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (151.61mm,82.426mm) on Bottom Overlay And Text "R6" (153.946mm,82.652mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "C14" (134.479mm,67.104mm) on Bottom Overlay And Track (133.85mm,67.35mm)(138.15mm,67.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (134.479mm,67.104mm) on Bottom Overlay And Track (138.15mm,64.15mm)(138.15mm,67.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (132.472mm,91.07mm) on Top Overlay And Text "C16" (130.008mm,88.531mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "C15" (132.472mm,91.07mm) on Top Overlay And Track (128.2mm,90.116mm)(128.2mm,93.016mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "C16" (130.008mm,88.531mm) on Top Overlay And Text "C19" (128.691mm,96.602mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (130.008mm,88.531mm) on Top Overlay And Text "U2" (129.917mm,88.785mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "C16" (130.008mm,88.531mm) on Top Overlay And Track (127.9mm,90.116mm)(128.2mm,90.116mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.254mm) Between Text "C16" (130.008mm,88.531mm) on Top Overlay And Track (128.2mm,90.116mm)(128.2mm,93.016mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (125.008mm,86.577mm) on Top Overlay And Track (124.675mm,86.087mm)(124.675mm,87.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (69.846mm,78.751mm) on Bottom Overlay And Text "C37" (69.767mm,74.132mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (135.229mm,68.146mm) on Top Overlay And Text "JMP3" (138.582mm,72.26mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (135.229mm,68.146mm) on Top Overlay And Track (138.975mm,66.175mm)(138.975mm,69.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (135.229mm,68.146mm) on Top Overlay And Track (138.975mm,69.175mm)(139.975mm,69.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C22" (78.541mm,81.989mm) on Bottom Overlay And Text "C24" (79.459mm,83.629mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C22" (78.541mm,81.989mm) on Bottom Overlay And Text "C25" (78.541mm,78.739mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (79.459mm,80.379mm) on Bottom Overlay And Text "C24" (79.459mm,83.629mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C23" (79.459mm,80.379mm) on Bottom Overlay And Text "C25" (78.541mm,78.739mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (79.459mm,83.629mm) on Bottom Overlay And Text "C25" (78.541mm,78.739mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C26" (163.632mm,120.642mm) on Top Overlay And Text "THM2" (163.336mm,126.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C26" (163.632mm,120.642mm) on Top Overlay And Text "U5" (165.783mm,122.522mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (186.848mm,117.192mm) on Bottom Overlay And Text "C29" (184.854mm,122.271mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (184.854mm,122.271mm) on Bottom Overlay And Text "C31" (188.13mm,120.747mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C30" (177.54mm,116.459mm) on Bottom Overlay And Text "D2" (181.315mm,116.088mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C30" (177.54mm,116.459mm) on Bottom Overlay And Text "R15" (177.142mm,113.981mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "C30" (177.54mm,116.459mm) on Bottom Overlay And Track (178.9mm,114.64mm)(179.715mm,114.64mm) on Bottom Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C39" (51.968mm,124.908mm) on Top Overlay And Text "SD1" (49.79mm,124.041mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "C39" (51.968mm,124.908mm) on Top Overlay And Track (50mm,121.96mm)(50mm,123.11mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "C39" (51.968mm,124.908mm) on Top Overlay And Track (50mm,123.11mm)(63mm,123.11mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "C40" (117.632mm,125.708mm) on Bottom Overlay And Text "R25" (119.415mm,123.759mm) on Bottom Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C41" (157.018mm,126.992mm) on Bottom Overlay And Text "R21" (156.642mm,123.64mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Text "C42" (117.932mm,140.081mm) on Top Overlay And Text "C44" (123.521mm,139.301mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C42" (117.932mm,140.081mm) on Top Overlay And Text "TP_DC_VREF1" (117.091mm,150.106mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C43" (146.132mm,137.281mm) on Top Overlay And Track (146.35mm,133.5mm)(146.35mm,139.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C43" (146.132mm,137.281mm) on Top Overlay And Track (146.35mm,133.5mm)(147.25mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C44" (123.521mm,139.301mm) on Top Overlay And Text "U7" (121.083mm,138.457mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C45" (130.421mm,139.301mm) on Top Overlay And Text "C46" (133.021mm,138.229mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C48" (133.268mm,135.708mm) on Top Overlay And Track (131.4mm,132mm)(131.4mm,135mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C49" (87.858mm,142.868mm) on Bottom Overlay And Text "C53" (87.229mm,145.921mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (143.427mm,63.384mm) on Bottom Overlay And Text "R9" (140.94mm,63.705mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C50" (99.229mm,144.779mm) on Top Overlay And Text "P9" (96.682mm,150.105mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C51" (107.87mm,143.763mm) on Bottom Overlay And Text "R31" (108.382mm,143.215mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C52" (99.896mm,144.879mm) on Bottom Overlay And Text "R29" (102.159mm,146.136mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C54" (153.368mm,131.669mm) on Top Overlay And Track (150.95mm,132.6mm)(152.15mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C54" (153.368mm,131.669mm) on Top Overlay And Track (152.15mm,132.6mm)(152.25mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C54" (153.368mm,131.669mm) on Top Overlay And Track (152.25mm,132.6mm)(153.15mm,133.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C54" (153.368mm,131.669mm) on Top Overlay And Track (153.15mm,133.5mm)(153.15mm,139.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C55" (145.369mm,131.669mm) on Top Overlay And Track (144.25mm,136.35mm)(145.15mm,135.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C55" (145.369mm,131.669mm) on Top Overlay And Track (145.15mm,129.55mm)(145.15mm,135.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C56" (166.396mm,132.429mm) on Bottom Overlay And Text "C59" (162.529mm,134.354mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C56" (166.396mm,132.429mm) on Bottom Overlay And Text "M1" (170.345mm,132.882mm) on Bottom Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C58" (171.479mm,146.546mm) on Top Overlay And Text "P11" (175.839mm,147.895mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C58" (171.479mm,146.546mm) on Top Overlay And Track (163.72mm,147.78mm)(173.88mm,147.78mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C58" (171.479mm,146.546mm) on Top Overlay And Track (173.88mm,147.78mm)(173.88mm,150.32mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (141.554mm,79.789mm) on Top Overlay And Text "C8" (139.754mm,79.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (139.754mm,76.299mm) on Top Overlay And Track (140.77mm,76.15mm)(142.37mm,76.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (148.136mm,85.951mm) on Top Overlay And Text "U1" (146.555mm,84.274mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D2" (181.315mm,116.088mm) on Bottom Overlay And Text "R15" (177.142mm,113.981mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (177.725mm,120.012mm) on Bottom Overlay And Text "R14" (177.142mm,118.481mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DCM1" (125.983mm,147.768mm) on Top Overlay And Text "DCM2" (125.476mm,150.232mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DCM1" (125.983mm,147.768mm) on Top Overlay And Track (119.19mm,147.73mm)(124.27mm,147.73mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "DCM1" (125.983mm,147.768mm) on Top Overlay And Track (119.19mm,150.27mm)(124.27mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DCM1" (125.983mm,147.768mm) on Top Overlay And Track (124.27mm,147.73mm)(124.27mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DCM2" (125.476mm,150.232mm) on Top Overlay And Track (127.19mm,147.73mm)(127.19mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "DCM2" (125.476mm,150.232mm) on Top Overlay And Track (127.19mm,147.73mm)(132.27mm,147.73mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DCM2" (125.476mm,150.232mm) on Top Overlay And Track (127.19mm,150.27mm)(132.27mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "JMP3" (138.582mm,72.26mm) on Top Overlay And Text "U3" (136.906mm,70.256mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JMP3" (138.582mm,72.26mm) on Top Overlay And Track (138.975mm,66.175mm)(138.975mm,69.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JMP3" (138.582mm,72.26mm) on Top Overlay And Track (138.975mm,69.175mm)(139.975mm,69.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JMP3" (138.582mm,72.26mm) on Top Overlay And Track (139.975mm,66.175mm)(139.975mm,69.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LEDRX1" (115.027mm,80.398mm) on Top Overlay And Text "LEDTX1" (115.027mm,78.148mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LEDRX1" (115.027mm,80.398mm) on Top Overlay And Text "PWR1" (115.027mm,82.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LEDTX1" (115.027mm,78.148mm) on Top Overlay And Text "PWR1" (115.027mm,82.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "M2" (173.685mm,132.882mm) on Bottom Overlay And Text "R35" (174.159mm,135.21mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MTR2" (167.898mm,127.473mm) on Top Overlay And Text "THM2" (163.336mm,126.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "P11" (175.839mm,147.895mm) on Top Overlay And Track (163.72mm,147.78mm)(173.88mm,147.78mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "P11" (175.839mm,147.895mm) on Top Overlay And Track (173.88mm,147.78mm)(173.88mm,150.32mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.254mm) Between Text "P14" (159.72mm,56.917mm) on Top Overlay And Track (161.55mm,51.75mm)(161.55mm,57.25mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "P7" (62.23mm,150.774mm) on Top Overlay And Text "TP_GND3" (51.794mm,151.441mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "Q1" (172.621mm,100.193mm) on Top Overlay And Text "R18" (170.914mm,98.283mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "R10" (135.341mm,67.79mm) on Bottom Overlay And Text "R11" (140.21mm,70.492mm) on Bottom Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "R10" (135.341mm,67.79mm) on Bottom Overlay And Track (133.85mm,67.35mm)(138.15mm,67.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (110.659mm,77.868mm) on Bottom Overlay And Text "R13" (110.659mm,80.118mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.007mm < 0.254mm) Between Text "R15" (177.142mm,113.981mm) on Bottom Overlay And Track (178.9mm,113.98mm)(178.9mm,114.64mm) on Bottom Overlay Silk Text to Silk Clearance [0.007mm]
   Violation between Silk To Silk Clearance Constraint: (0.007mm < 0.254mm) Between Text "R15" (177.142mm,113.981mm) on Bottom Overlay And Track (178.9mm,114.64mm)(179.715mm,114.64mm) on Bottom Overlay Silk Text to Silk Clearance [0.007mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (142.44mm,111.472mm) on Top Overlay And Track (143.028mm,107.05mm)(143.028mm,111.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (142.44mm,111.472mm) on Top Overlay And Track (143.028mm,111.45mm)(145.628mm,111.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (125.141mm,121.704mm) on Bottom Overlay And Track (126.35mm,124.05mm)(126.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (125.141mm,121.704mm) on Bottom Overlay And Track (126.35mm,124.05mm)(130.35mm,124.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (125.141mm,121.704mm) on Bottom Overlay And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (119.158mm,139.185mm) on Bottom Overlay And Text "R27" (117.514mm,136.508mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R26" (119.158mm,139.185mm) on Bottom Overlay And Track (118.55mm,139.65mm)(118.55mm,142.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R26" (119.158mm,139.185mm) on Bottom Overlay And Track (118.55mm,139.65mm)(122.85mm,139.65mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "R33" (169.36mm,125.159mm) on Top Overlay And Text "THM2" (163.336mm,126.55mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R33" (169.36mm,125.159mm) on Top Overlay And Text "U5" (165.783mm,122.522mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R35" (174.159mm,135.21mm) on Bottom Overlay And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R35" (174.159mm,135.21mm) on Bottom Overlay And Track (172.565mm,132.05mm)(173.865mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R35" (174.159mm,135.21mm) on Bottom Overlay And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R42" (150.239mm,60.154mm) on Bottom Overlay And Text "R43" (154.489mm,60.154mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R44" (192.096mm,87.989mm) on Bottom Overlay And Text "R45" (192.096mm,92.239mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP_CTRST1" (145.534mm,105.859mm) on Top Overlay And Text "TP_PWM1" (150.957mm,105.859mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP_CTRST1" (145.534mm,105.859mm) on Top Overlay And Track (128.635mm,104.27mm)(167.37mm,104.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP_DC_VREF1" (117.091mm,150.106mm) on Top Overlay And Track (116.05mm,139.15mm)(116.95mm,138.25mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP_DC_VREF1" (117.091mm,150.106mm) on Top Overlay And Track (116.95mm,132.35mm)(116.95mm,138.25mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP_GND4" (198.793mm,151.441mm) on Top Overlay And Text "TP_SRV1" (194.044mm,151.391mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP_PWM1" (150.957mm,105.859mm) on Top Overlay And Track (128.635mm,104.27mm)(167.37mm,104.27mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP_RST1" (62.294mm,57.411mm) on Top Overlay And Track (67.485mm,49.42mm)(67.485mm,61.82mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U3" (136.906mm,70.256mm) on Top Overlay And Track (133.75mm,71.14mm)(137.75mm,71.14mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "U3" (136.906mm,70.256mm) on Top Overlay And Track (137.75mm,71.14mm)(137.75mm,72.44mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U9" (175.735mm,141.978mm) on Top Overlay And Track (177.1mm,136.85mm)(177.1mm,142.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :151

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Waived Violations Of Rule : Board Clearance Constraint (Gap=0mm) (All)
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (74.32mm,49.02mm) on Top Overlay And Board Edge Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (75.99mm,44.42mm) on Top Overlay And Board Edge Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (89.78mm,44.42mm) on Top Overlay And Board Edge Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (91.45mm,49.02mm) on Top Overlay And Board Edge Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "C39" (51.968mm,124.908mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "DCM1" (125.983mm,147.768mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "J1" (66.591mm,43.539mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (0.337mm < 0.508mm) Between Board Edge And Text "LCD1" (200.885mm,105.451mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "P1" (17.413mm,66.189mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "P10" (162.869mm,147.945mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "P12" (145.873mm,151.732mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "P13" (153.333mm,151.732mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "P3" (121.669mm,49.187mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "P4" (111.304mm,45.201mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (0.266mm < 0.508mm) Between Board Edge And Text "P7" (62.23mm,150.774mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "SD1" (49.79mm,124.041mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "TP_GND2" (198.793mm,57.061mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "TP_GND3" (51.794mm,151.441mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "TP_GND4" (198.793mm,151.441mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "TP_SRV1" (194.044mm,151.391mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,46.27mm)(101mm,60.77mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,46.27mm)(110mm,46.27mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,47.02mm)(110mm,47.02mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,48.77mm)(110mm,48.77mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (103.75mm,47.02mm)(103.75mm,48.77mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (107.25mm,47.02mm)(107.25mm,48.77mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (110mm,46.27mm)(110mm,60.77mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (114.7mm,50.07mm)(114.7mm,57.07mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (114.7mm,50.07mm)(116.5mm,50.07mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (116.5mm,50.07mm)(121.8mm,50.07mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (121.8mm,50.07mm)(121.8mm,57.07mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (138.32mm,49.12mm)(138.32mm,51.62mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (138.32mm,49.12mm)(158.49mm,49.12mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (139.09mm,43.62mm)(139.09mm,49.12mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (139.09mm,43.62mm)(157.69mm,43.62mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (139.09mm,49.12mm)(157.69mm,49.12mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (157.69mm,43.62mm)(157.69mm,49.12mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (158.49mm,49.12mm)(158.49mm,51.62mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (161.78mm,49.25mm)(161.78mm,51.75mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (161.78mm,49.25mm)(187.18mm,49.25mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (162.55mm,43.75mm)(162.55mm,49.25mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (162.55mm,43.75mm)(186.55mm,43.75mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (162.55mm,49.25mm)(186.55mm,49.25mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (186.55mm,43.75mm)(186.55mm,49.25mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (187.18mm,49.25mm)(187.18mm,51.75mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,108.57mm)(203mm,108.57mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,128.74mm)(203mm,128.74mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,77.07mm)(203mm,77.07mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,97.24mm)(203mm,97.24mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,108.57mm)(203mm,128.74mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,109.34mm)(203mm,127.94mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,109.34mm)(208.5mm,109.34mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,127.94mm)(208.5mm,127.94mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,77.07mm)(203mm,97.24mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,77.84mm)(203mm,96.44mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,77.84mm)(208.5mm,77.84mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,96.44mm)(208.5mm,96.44mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (208.5mm,109.34mm)(208.5mm,127.94mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (208.5mm,77.84mm)(208.5mm,96.44mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,111.81mm)(50mm,112.46mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,111.81mm)(63mm,111.81mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,112.46mm)(52.5mm,113.46mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,121.96mm)(50mm,123.11mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,121.96mm)(52.5mm,121.96mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,123.11mm)(63mm,123.11mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.485mm,49.42mm)(67.485mm,61.82mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.485mm,49.42mm)(67.676mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.676mm,43.42mm)(67.676mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.676mm,43.42mm)(73.104mm,43.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (73.104mm,43.42mm)(73.104mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (73.104mm,49.42mm)(74.32mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (74.72mm,44.42mm)(74.72mm,49.02mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (75.207mm,43.42mm)(90.563mm,43.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (91.05mm,44.42mm)(91.05mm,49.02mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (91.45mm,49.42mm)(92.666mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (92.666mm,43.42mm)(92.666mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (92.666mm,43.42mm)(98.094mm,43.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (98.094mm,43.42mm)(98.094mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (98.094mm,49.42mm)(98.285mm,49.42mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
   Waived Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (98.285mm,49.42mm)(98.285mm,61.82mm) on Top Overlay Waived by Matthew Hengeveld at 2/14/2019 4:13:22 PMPart outlines off board edge. Nucleo, and various connectors
Waived Violations :80


Violations Detected : 500
Waived Violations : 80
Time Elapsed        : 00:00:02