m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 6ZnHnVz9DKOHcdFS3NRca1
!s110 1748187664
!i10b 1
!s100 7>6YBzb`DQn61JSAYoHJA0
I42hJ>?XNM@Dc[CeZDU[c43
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
dC:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/testeFelipe23-05/ModuloVGAController/EmbarcadoVGA/testbench
w1748114490
8C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/testeFelipe23-05/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_clock_source.sv
FC:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/testeFelipe23-05/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1748187664.000000
!s107 C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/testeFelipe23-05/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|C:/Users/caios/OneDrive/Documentos/UFBA/laboratorio_integrado_IV/testeFelipe23-05/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|EmbarcadoVGA_inst_clk_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work EmbarcadoVGA_inst_clk_bfm
tCvgOpt 0
