
first.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b54  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08004c68  08004c68  00014c68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800508c  0800508c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800508c  0800508c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800508c  0800508c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800508c  0800508c  0001508c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005090  08005090  00015090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005094  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  200001dc  08005270  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  08005270  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac30  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019a5  00000000  00000000  0002ae35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  0002c7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000810  00000000  00000000  0002d088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e88  00000000  00000000  0002d898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ad0  00000000  00000000  00045720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085552  00000000  00000000  0004f1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4742  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003298  00000000  00000000  000d4798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08004c4c 	.word	0x08004c4c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08004c4c 	.word	0x08004c4c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b590      	push	{r4, r7, lr}
 8000a8a:	b089      	sub	sp, #36	; 0x24
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8e:	f000 fb49 	bl	8001124 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a92:	f000 f83b 	bl	8000b0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a96:	f000 f8d5 	bl	8000c44 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000a9a:	f000 f873 	bl	8000b84 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000a9e:	f000 f8a7 	bl	8000bf0 <MX_USART1_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //volatile unsigned int* reg3 = 0x040011010;
  char data[10] = {'a', 'b'};
 8000aa2:	f246 2361 	movw	r3, #25185	; 0x6261
 8000aa6:	617b      	str	r3, [r7, #20]
 8000aa8:	f107 0318 	add.w	r3, r7, #24
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	809a      	strh	r2, [r3, #4]
  char senddata[20] = "hello world\r\n";
 8000ab2:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <main+0x78>)
 8000ab4:	463c      	mov	r4, r7
 8000ab6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ab8:	c407      	stmia	r4!, {r0, r1, r2}
 8000aba:	8023      	strh	r3, [r4, #0]
 8000abc:	f107 030e 	add.w	r3, r7, #14
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	809a      	strh	r2, [r3, #4]
  while (1)
  {
	  if (button_state = HAL_GPIO_ReadPin(PB0_TEMP_SET_UP_GPIO_Port, PB0_TEMP_SET_UP_Pin)) {
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	480e      	ldr	r0, [pc, #56]	; (8000b04 <main+0x7c>)
 8000aca:	f000 fe19 	bl	8001700 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	4b0d      	ldr	r3, [pc, #52]	; (8000b08 <main+0x80>)
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	; (8000b08 <main+0x80>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d005      	beq.n	8000aea <main+0x62>
		  HAL_GPIO_WritePin(PB6_LED1_GPIO_Port, PB6_LED1_Pin, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2140      	movs	r1, #64	; 0x40
 8000ae2:	4808      	ldr	r0, [pc, #32]	; (8000b04 <main+0x7c>)
 8000ae4:	f000 fe23 	bl	800172e <HAL_GPIO_WritePin>
 8000ae8:	e004      	b.n	8000af4 <main+0x6c>
	  }
	  else {
		  HAL_GPIO_WritePin(PB6_LED1_GPIO_Port, PB6_LED1_Pin, 1);
 8000aea:	2201      	movs	r2, #1
 8000aec:	2140      	movs	r1, #64	; 0x40
 8000aee:	4805      	ldr	r0, [pc, #20]	; (8000b04 <main+0x7c>)
 8000af0:	f000 fe1d 	bl	800172e <HAL_GPIO_WritePin>
	  }
	  HAL_Delay(500);
 8000af4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000af8:	f000 fb76 	bl	80011e8 <HAL_Delay>
	  if (button_state = HAL_GPIO_ReadPin(PB0_TEMP_SET_UP_GPIO_Port, PB0_TEMP_SET_UP_Pin)) {
 8000afc:	e7e3      	b.n	8000ac6 <main+0x3e>
 8000afe:	bf00      	nop
 8000b00:	08004c68 	.word	0x08004c68
 8000b04:	40010c00 	.word	0x40010c00
 8000b08:	200001f8 	.word	0x200001f8

08000b0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b090      	sub	sp, #64	; 0x40
 8000b10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b12:	f107 0318 	add.w	r3, r7, #24
 8000b16:	2228      	movs	r2, #40	; 0x28
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f001 fbba 	bl	8002294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]
 8000b2a:	60da      	str	r2, [r3, #12]
 8000b2c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b32:	2301      	movs	r3, #1
 8000b34:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b36:	2310      	movs	r3, #16
 8000b38:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3e:	f107 0318 	add.w	r3, r7, #24
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 fe0c 	bl	8001760 <HAL_RCC_OscConfig>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b4e:	f000 f907 	bl	8000d60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b52:	230f      	movs	r3, #15
 8000b54:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b62:	2300      	movs	r3, #0
 8000b64:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f001 f878 	bl	8001c60 <HAL_RCC_ClockConfig>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b76:	f000 f8f3 	bl	8000d60 <Error_Handler>
  }
}
 8000b7a:	bf00      	nop
 8000b7c:	3740      	adds	r7, #64	; 0x40
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b88:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000b8a:	4a18      	ldr	r2, [pc, #96]	; (8000bec <MX_SPI1_Init+0x68>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b8e:	4b16      	ldr	r3, [pc, #88]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000b90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b96:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b9c:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba2:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba8:	4b0f      	ldr	r3, [pc, #60]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000bb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bb4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bb6:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bbc:	4b0a      	ldr	r3, [pc, #40]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bc2:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bc8:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bce:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000bd0:	220a      	movs	r2, #10
 8000bd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bd4:	4804      	ldr	r0, [pc, #16]	; (8000be8 <MX_SPI1_Init+0x64>)
 8000bd6:	f001 f9d1 	bl	8001f7c <HAL_SPI_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000be0:	f000 f8be 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000be4:	bf00      	nop
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000250 	.word	0x20000250
 8000bec:	40013000 	.word	0x40013000

08000bf0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000bf6:	4a12      	ldr	r2, [pc, #72]	; (8000c40 <MX_USART1_UART_Init+0x50>)
 8000bf8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000bfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c14:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c16:	220c      	movs	r2, #12
 8000c18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1a:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c26:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_USART1_UART_Init+0x4c>)
 8000c28:	f001 fa2c 	bl	8002084 <HAL_UART_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c32:	f000 f895 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000208 	.word	0x20000208
 8000c40:	40013800 	.word	0x40013800

08000c44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4a:	f107 0310 	add.w	r3, r7, #16
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c58:	4b3d      	ldr	r3, [pc, #244]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	4a3c      	ldr	r2, [pc, #240]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c5e:	f043 0310 	orr.w	r3, r3, #16
 8000c62:	6193      	str	r3, [r2, #24]
 8000c64:	4b3a      	ldr	r3, [pc, #232]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	f003 0310 	and.w	r3, r3, #16
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c70:	4b37      	ldr	r3, [pc, #220]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a36      	ldr	r2, [pc, #216]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c76:	f043 0304 	orr.w	r3, r3, #4
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b34      	ldr	r3, [pc, #208]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f003 0304 	and.w	r3, r3, #4
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c88:	4b31      	ldr	r3, [pc, #196]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a30      	ldr	r2, [pc, #192]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c8e:	f043 0308 	orr.w	r3, r3, #8
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b2e      	ldr	r3, [pc, #184]	; (8000d50 <MX_GPIO_Init+0x10c>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0308 	and.w	r3, r3, #8
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED_GPIO_Port, GPIO_LED_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca6:	482b      	ldr	r0, [pc, #172]	; (8000d54 <MX_GPIO_Init+0x110>)
 8000ca8:	f000 fd41 	bl	800172e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TEST_GPIO_Port, GPIO_TEST_Pin, GPIO_PIN_SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	2108      	movs	r1, #8
 8000cb0:	4829      	ldr	r0, [pc, #164]	; (8000d58 <MX_GPIO_Init+0x114>)
 8000cb2:	f000 fd3c 	bl	800172e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PB6_LED1_GPIO_Port, PB6_LED1_Pin, GPIO_PIN_SET);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2140      	movs	r1, #64	; 0x40
 8000cba:	4828      	ldr	r0, [pc, #160]	; (8000d5c <MX_GPIO_Init+0x118>)
 8000cbc:	f000 fd37 	bl	800172e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_LED_Pin */
  GPIO_InitStruct.Pin = GPIO_LED_Pin;
 8000cc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8000cd2:	f107 0310 	add.w	r3, r7, #16
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	481e      	ldr	r0, [pc, #120]	; (8000d54 <MX_GPIO_Init+0x110>)
 8000cda:	f000 fb8d 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SW_Pin */
  GPIO_InitStruct.Pin = GPIO_SW_Pin;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIO_SW_GPIO_Port, &GPIO_InitStruct);
 8000cea:	f107 0310 	add.w	r3, r7, #16
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4819      	ldr	r0, [pc, #100]	; (8000d58 <MX_GPIO_Init+0x114>)
 8000cf2:	f000 fb81 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_TEST_Pin */
  GPIO_InitStruct.Pin = GPIO_TEST_Pin;
 8000cf6:	2308      	movs	r3, #8
 8000cf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d02:	2303      	movs	r3, #3
 8000d04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_TEST_GPIO_Port, &GPIO_InitStruct);
 8000d06:	f107 0310 	add.w	r3, r7, #16
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4812      	ldr	r0, [pc, #72]	; (8000d58 <MX_GPIO_Init+0x114>)
 8000d0e:	f000 fb73 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0_TEMP_SET_UP_Pin */
  GPIO_InitStruct.Pin = PB0_TEMP_SET_UP_Pin;
 8000d12:	2301      	movs	r3, #1
 8000d14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PB0_TEMP_SET_UP_GPIO_Port, &GPIO_InitStruct);
 8000d1e:	f107 0310 	add.w	r3, r7, #16
 8000d22:	4619      	mov	r1, r3
 8000d24:	480d      	ldr	r0, [pc, #52]	; (8000d5c <MX_GPIO_Init+0x118>)
 8000d26:	f000 fb67 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6_LED1_Pin */
  GPIO_InitStruct.Pin = PB6_LED1_Pin;
 8000d2a:	2340      	movs	r3, #64	; 0x40
 8000d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d32:	2301      	movs	r3, #1
 8000d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2302      	movs	r3, #2
 8000d38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PB6_LED1_GPIO_Port, &GPIO_InitStruct);
 8000d3a:	f107 0310 	add.w	r3, r7, #16
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4806      	ldr	r0, [pc, #24]	; (8000d5c <MX_GPIO_Init+0x118>)
 8000d42:	f000 fb59 	bl	80013f8 <HAL_GPIO_Init>

}
 8000d46:	bf00      	nop
 8000d48:	3720      	adds	r7, #32
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40021000 	.word	0x40021000
 8000d54:	40011000 	.word	0x40011000
 8000d58:	40010800 	.word	0x40010800
 8000d5c:	40010c00 	.word	0x40010c00

08000d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d64:	b672      	cpsid	i
}
 8000d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <Error_Handler+0x8>
	...

08000d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d72:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	4a14      	ldr	r2, [pc, #80]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6193      	str	r3, [r2, #24]
 8000d7e:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d80:	699b      	ldr	r3, [r3, #24]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8a:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d8c:	69db      	ldr	r3, [r3, #28]
 8000d8e:	4a0e      	ldr	r2, [pc, #56]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d94:	61d3      	str	r3, [r2, #28]
 8000d96:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000da2:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <HAL_MspInit+0x60>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <HAL_MspInit+0x60>)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	3714      	adds	r7, #20
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	40010000 	.word	0x40010000

08000dd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b088      	sub	sp, #32
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a1b      	ldr	r2, [pc, #108]	; (8000e58 <HAL_SPI_MspInit+0x88>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d12f      	bne.n	8000e50 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000df0:	4b1a      	ldr	r3, [pc, #104]	; (8000e5c <HAL_SPI_MspInit+0x8c>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	4a19      	ldr	r2, [pc, #100]	; (8000e5c <HAL_SPI_MspInit+0x8c>)
 8000df6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dfa:	6193      	str	r3, [r2, #24]
 8000dfc:	4b17      	ldr	r3, [pc, #92]	; (8000e5c <HAL_SPI_MspInit+0x8c>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	4b14      	ldr	r3, [pc, #80]	; (8000e5c <HAL_SPI_MspInit+0x8c>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a13      	ldr	r2, [pc, #76]	; (8000e5c <HAL_SPI_MspInit+0x8c>)
 8000e0e:	f043 0304 	orr.w	r3, r3, #4
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b11      	ldr	r3, [pc, #68]	; (8000e5c <HAL_SPI_MspInit+0x8c>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0304 	and.w	r3, r3, #4
 8000e1c:	60bb      	str	r3, [r7, #8]
 8000e1e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000e20:	23a0      	movs	r3, #160	; 0xa0
 8000e22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e24:	2302      	movs	r3, #2
 8000e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4619      	mov	r1, r3
 8000e32:	480b      	ldr	r0, [pc, #44]	; (8000e60 <HAL_SPI_MspInit+0x90>)
 8000e34:	f000 fae0 	bl	80013f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e38:	2340      	movs	r3, #64	; 0x40
 8000e3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4805      	ldr	r0, [pc, #20]	; (8000e60 <HAL_SPI_MspInit+0x90>)
 8000e4c:	f000 fad4 	bl	80013f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000e50:	bf00      	nop
 8000e52:	3720      	adds	r7, #32
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40013000 	.word	0x40013000
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	40010800 	.word	0x40010800

08000e64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b088      	sub	sp, #32
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 0310 	add.w	r3, r7, #16
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a1c      	ldr	r2, [pc, #112]	; (8000ef0 <HAL_UART_MspInit+0x8c>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d131      	bne.n	8000ee8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e84:	4b1b      	ldr	r3, [pc, #108]	; (8000ef4 <HAL_UART_MspInit+0x90>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	4a1a      	ldr	r2, [pc, #104]	; (8000ef4 <HAL_UART_MspInit+0x90>)
 8000e8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e8e:	6193      	str	r3, [r2, #24]
 8000e90:	4b18      	ldr	r3, [pc, #96]	; (8000ef4 <HAL_UART_MspInit+0x90>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9c:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <HAL_UART_MspInit+0x90>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a14      	ldr	r2, [pc, #80]	; (8000ef4 <HAL_UART_MspInit+0x90>)
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b12      	ldr	r3, [pc, #72]	; (8000ef4 <HAL_UART_MspInit+0x90>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0304 	and.w	r3, r3, #4
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000eb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000eb8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec2:	f107 0310 	add.w	r3, r7, #16
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <HAL_UART_MspInit+0x94>)
 8000eca:	f000 fa95 	bl	80013f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ece:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ed2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000edc:	f107 0310 	add.w	r3, r7, #16
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4805      	ldr	r0, [pc, #20]	; (8000ef8 <HAL_UART_MspInit+0x94>)
 8000ee4:	f000 fa88 	bl	80013f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ee8:	bf00      	nop
 8000eea:	3720      	adds	r7, #32
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40013800 	.word	0x40013800
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	40010800 	.word	0x40010800

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <NMI_Handler+0x4>

08000f02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f06:	e7fe      	b.n	8000f06 <HardFault_Handler+0x4>

08000f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f0c:	e7fe      	b.n	8000f0c <MemManage_Handler+0x4>

08000f0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f12:	e7fe      	b.n	8000f12 <BusFault_Handler+0x4>

08000f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f18:	e7fe      	b.n	8000f18 <UsageFault_Handler+0x4>

08000f1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bc80      	pop	{r7}
 8000f24:	4770      	bx	lr

08000f26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr

08000f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr

08000f3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f42:	f000 f935 	bl	80011b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0
	return 1;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr

08000f58 <_kill>:

int _kill(int pid, int sig)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f62:	f001 f96d 	bl	8002240 <__errno>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2216      	movs	r2, #22
 8000f6a:	601a      	str	r2, [r3, #0]
	return -1;
 8000f6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <_exit>:

void _exit (int status)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f80:	f04f 31ff 	mov.w	r1, #4294967295
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f7ff ffe7 	bl	8000f58 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f8a:	e7fe      	b.n	8000f8a <_exit+0x12>

08000f8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	e00a      	b.n	8000fb4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f9e:	f3af 8000 	nop.w
 8000fa2:	4601      	mov	r1, r0
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	1c5a      	adds	r2, r3, #1
 8000fa8:	60ba      	str	r2, [r7, #8]
 8000faa:	b2ca      	uxtb	r2, r1
 8000fac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	617b      	str	r3, [r7, #20]
 8000fb4:	697a      	ldr	r2, [r7, #20]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	dbf0      	blt.n	8000f9e <_read+0x12>
	}

return len;
 8000fbc:	687b      	ldr	r3, [r7, #4]
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b086      	sub	sp, #24
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	60f8      	str	r0, [r7, #12]
 8000fce:	60b9      	str	r1, [r7, #8]
 8000fd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	617b      	str	r3, [r7, #20]
 8000fd6:	e009      	b.n	8000fec <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	1c5a      	adds	r2, r3, #1
 8000fdc:	60ba      	str	r2, [r7, #8]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	617b      	str	r3, [r7, #20]
 8000fec:	697a      	ldr	r2, [r7, #20]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	dbf1      	blt.n	8000fd8 <_write+0x12>
	}
	return len;
 8000ff4:	687b      	ldr	r3, [r7, #4]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3718      	adds	r7, #24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <_close>:

int _close(int file)
{
 8000ffe:	b480      	push	{r7}
 8001000:	b083      	sub	sp, #12
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
	return -1;
 8001006:	f04f 33ff 	mov.w	r3, #4294967295
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr

08001014 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001024:	605a      	str	r2, [r3, #4]
	return 0;
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr

08001032 <_isatty>:

int _isatty(int file)
{
 8001032:	b480      	push	{r7}
 8001034:	b083      	sub	sp, #12
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
	return 1;
 800103a:	2301      	movs	r3, #1
}
 800103c:	4618      	mov	r0, r3
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	bc80      	pop	{r7}
 8001044:	4770      	bx	lr

08001046 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001046:	b480      	push	{r7}
 8001048:	b085      	sub	sp, #20
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
	return 0;
 8001052:	2300      	movs	r3, #0
}
 8001054:	4618      	mov	r0, r3
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr
	...

08001060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001068:	4a14      	ldr	r2, [pc, #80]	; (80010bc <_sbrk+0x5c>)
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <_sbrk+0x60>)
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <_sbrk+0x64>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800107c:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <_sbrk+0x64>)
 800107e:	4a12      	ldr	r2, [pc, #72]	; (80010c8 <_sbrk+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <_sbrk+0x64>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	429a      	cmp	r2, r3
 800108e:	d207      	bcs.n	80010a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001090:	f001 f8d6 	bl	8002240 <__errno>
 8001094:	4603      	mov	r3, r0
 8001096:	220c      	movs	r2, #12
 8001098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	e009      	b.n	80010b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a6:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a05      	ldr	r2, [pc, #20]	; (80010c4 <_sbrk+0x64>)
 80010b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010b2:	68fb      	ldr	r3, [r7, #12]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20005000 	.word	0x20005000
 80010c0:	00000400 	.word	0x00000400
 80010c4:	200001fc 	.word	0x200001fc
 80010c8:	200002c0 	.word	0x200002c0

080010cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr

080010d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010d8:	f7ff fff8 	bl	80010cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010dc:	480b      	ldr	r0, [pc, #44]	; (800110c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010de:	490c      	ldr	r1, [pc, #48]	; (8001110 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010e0:	4a0c      	ldr	r2, [pc, #48]	; (8001114 <LoopFillZerobss+0x16>)
  movs r3, #0
 80010e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e4:	e002      	b.n	80010ec <LoopCopyDataInit>

080010e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ea:	3304      	adds	r3, #4

080010ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f0:	d3f9      	bcc.n	80010e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f2:	4a09      	ldr	r2, [pc, #36]	; (8001118 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010f4:	4c09      	ldr	r4, [pc, #36]	; (800111c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010f8:	e001      	b.n	80010fe <LoopFillZerobss>

080010fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010fc:	3204      	adds	r2, #4

080010fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001100:	d3fb      	bcc.n	80010fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001102:	f001 f8a3 	bl	800224c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001106:	f7ff fcbf 	bl	8000a88 <main>
  bx lr
 800110a:	4770      	bx	lr
  ldr r0, =_sdata
 800110c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001110:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001114:	08005094 	.word	0x08005094
  ldr r2, =_sbss
 8001118:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800111c:	200002bc 	.word	0x200002bc

08001120 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001120:	e7fe      	b.n	8001120 <ADC1_2_IRQHandler>
	...

08001124 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001128:	4b08      	ldr	r3, [pc, #32]	; (800114c <HAL_Init+0x28>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a07      	ldr	r2, [pc, #28]	; (800114c <HAL_Init+0x28>)
 800112e:	f043 0310 	orr.w	r3, r3, #16
 8001132:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001134:	2003      	movs	r0, #3
 8001136:	f000 f92b 	bl	8001390 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800113a:	200f      	movs	r0, #15
 800113c:	f000 f808 	bl	8001150 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001140:	f7ff fe14 	bl	8000d6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40022000 	.word	0x40022000

08001150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001158:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <HAL_InitTick+0x54>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4b12      	ldr	r3, [pc, #72]	; (80011a8 <HAL_InitTick+0x58>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	4619      	mov	r1, r3
 8001162:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001166:	fbb3 f3f1 	udiv	r3, r3, r1
 800116a:	fbb2 f3f3 	udiv	r3, r2, r3
 800116e:	4618      	mov	r0, r3
 8001170:	f000 f935 	bl	80013de <HAL_SYSTICK_Config>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e00e      	b.n	800119c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b0f      	cmp	r3, #15
 8001182:	d80a      	bhi.n	800119a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001184:	2200      	movs	r2, #0
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	f04f 30ff 	mov.w	r0, #4294967295
 800118c:	f000 f90b 	bl	80013a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001190:	4a06      	ldr	r2, [pc, #24]	; (80011ac <HAL_InitTick+0x5c>)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001196:	2300      	movs	r3, #0
 8001198:	e000      	b.n	800119c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
}
 800119c:	4618      	mov	r0, r3
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000008 	.word	0x20000008
 80011ac:	20000004 	.word	0x20000004

080011b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <HAL_IncTick+0x1c>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <HAL_IncTick+0x20>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4413      	add	r3, r2
 80011c0:	4a03      	ldr	r2, [pc, #12]	; (80011d0 <HAL_IncTick+0x20>)
 80011c2:	6013      	str	r3, [r2, #0]
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr
 80011cc:	20000008 	.word	0x20000008
 80011d0:	200002a8 	.word	0x200002a8

080011d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return uwTick;
 80011d8:	4b02      	ldr	r3, [pc, #8]	; (80011e4 <HAL_GetTick+0x10>)
 80011da:	681b      	ldr	r3, [r3, #0]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	200002a8 	.word	0x200002a8

080011e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011f0:	f7ff fff0 	bl	80011d4 <HAL_GetTick>
 80011f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001200:	d005      	beq.n	800120e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <HAL_Delay+0x44>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4413      	add	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800120e:	bf00      	nop
 8001210:	f7ff ffe0 	bl	80011d4 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	429a      	cmp	r2, r3
 800121e:	d8f7      	bhi.n	8001210 <HAL_Delay+0x28>
  {
  }
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000008 	.word	0x20000008

08001230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800124c:	4013      	ands	r3, r2
 800124e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001258:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800125c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001262:	4a04      	ldr	r2, [pc, #16]	; (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	60d3      	str	r3, [r2, #12]
}
 8001268:	bf00      	nop
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800127c:	4b04      	ldr	r3, [pc, #16]	; (8001290 <__NVIC_GetPriorityGrouping+0x18>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	0a1b      	lsrs	r3, r3, #8
 8001282:	f003 0307 	and.w	r3, r3, #7
}
 8001286:	4618      	mov	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	db0a      	blt.n	80012be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	490c      	ldr	r1, [pc, #48]	; (80012e0 <__NVIC_SetPriority+0x4c>)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	0112      	lsls	r2, r2, #4
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	440b      	add	r3, r1
 80012b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012bc:	e00a      	b.n	80012d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4908      	ldr	r1, [pc, #32]	; (80012e4 <__NVIC_SetPriority+0x50>)
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	3b04      	subs	r3, #4
 80012cc:	0112      	lsls	r2, r2, #4
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	440b      	add	r3, r1
 80012d2:	761a      	strb	r2, [r3, #24]
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000e100 	.word	0xe000e100
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b089      	sub	sp, #36	; 0x24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f1c3 0307 	rsb	r3, r3, #7
 8001302:	2b04      	cmp	r3, #4
 8001304:	bf28      	it	cs
 8001306:	2304      	movcs	r3, #4
 8001308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3304      	adds	r3, #4
 800130e:	2b06      	cmp	r3, #6
 8001310:	d902      	bls.n	8001318 <NVIC_EncodePriority+0x30>
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3b03      	subs	r3, #3
 8001316:	e000      	b.n	800131a <NVIC_EncodePriority+0x32>
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800131c:	f04f 32ff 	mov.w	r2, #4294967295
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43da      	mvns	r2, r3
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	401a      	ands	r2, r3
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001330:	f04f 31ff 	mov.w	r1, #4294967295
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	fa01 f303 	lsl.w	r3, r1, r3
 800133a:	43d9      	mvns	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001340:	4313      	orrs	r3, r2
         );
}
 8001342:	4618      	mov	r0, r3
 8001344:	3724      	adds	r7, #36	; 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3b01      	subs	r3, #1
 8001358:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800135c:	d301      	bcc.n	8001362 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800135e:	2301      	movs	r3, #1
 8001360:	e00f      	b.n	8001382 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001362:	4a0a      	ldr	r2, [pc, #40]	; (800138c <SysTick_Config+0x40>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3b01      	subs	r3, #1
 8001368:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136a:	210f      	movs	r1, #15
 800136c:	f04f 30ff 	mov.w	r0, #4294967295
 8001370:	f7ff ff90 	bl	8001294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001374:	4b05      	ldr	r3, [pc, #20]	; (800138c <SysTick_Config+0x40>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137a:	4b04      	ldr	r3, [pc, #16]	; (800138c <SysTick_Config+0x40>)
 800137c:	2207      	movs	r2, #7
 800137e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	e000e010 	.word	0xe000e010

08001390 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7ff ff49 	bl	8001230 <__NVIC_SetPriorityGrouping>
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	4603      	mov	r3, r0
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
 80013b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013b8:	f7ff ff5e 	bl	8001278 <__NVIC_GetPriorityGrouping>
 80013bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68b9      	ldr	r1, [r7, #8]
 80013c2:	6978      	ldr	r0, [r7, #20]
 80013c4:	f7ff ff90 	bl	80012e8 <NVIC_EncodePriority>
 80013c8:	4602      	mov	r2, r0
 80013ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ce:	4611      	mov	r1, r2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff5f 	bl	8001294 <__NVIC_SetPriority>
}
 80013d6:	bf00      	nop
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff ffb0 	bl	800134c <SysTick_Config>
 80013ec:	4603      	mov	r3, r0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b08b      	sub	sp, #44	; 0x2c
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001406:	2300      	movs	r3, #0
 8001408:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140a:	e169      	b.n	80016e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800140c:	2201      	movs	r2, #1
 800140e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	69fa      	ldr	r2, [r7, #28]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	429a      	cmp	r2, r3
 8001426:	f040 8158 	bne.w	80016da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4a9a      	ldr	r2, [pc, #616]	; (8001698 <HAL_GPIO_Init+0x2a0>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d05e      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001434:	4a98      	ldr	r2, [pc, #608]	; (8001698 <HAL_GPIO_Init+0x2a0>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d875      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 800143a:	4a98      	ldr	r2, [pc, #608]	; (800169c <HAL_GPIO_Init+0x2a4>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d058      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001440:	4a96      	ldr	r2, [pc, #600]	; (800169c <HAL_GPIO_Init+0x2a4>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d86f      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 8001446:	4a96      	ldr	r2, [pc, #600]	; (80016a0 <HAL_GPIO_Init+0x2a8>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d052      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 800144c:	4a94      	ldr	r2, [pc, #592]	; (80016a0 <HAL_GPIO_Init+0x2a8>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d869      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 8001452:	4a94      	ldr	r2, [pc, #592]	; (80016a4 <HAL_GPIO_Init+0x2ac>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d04c      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001458:	4a92      	ldr	r2, [pc, #584]	; (80016a4 <HAL_GPIO_Init+0x2ac>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d863      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 800145e:	4a92      	ldr	r2, [pc, #584]	; (80016a8 <HAL_GPIO_Init+0x2b0>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d046      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
 8001464:	4a90      	ldr	r2, [pc, #576]	; (80016a8 <HAL_GPIO_Init+0x2b0>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d85d      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 800146a:	2b12      	cmp	r3, #18
 800146c:	d82a      	bhi.n	80014c4 <HAL_GPIO_Init+0xcc>
 800146e:	2b12      	cmp	r3, #18
 8001470:	d859      	bhi.n	8001526 <HAL_GPIO_Init+0x12e>
 8001472:	a201      	add	r2, pc, #4	; (adr r2, 8001478 <HAL_GPIO_Init+0x80>)
 8001474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001478:	080014f3 	.word	0x080014f3
 800147c:	080014cd 	.word	0x080014cd
 8001480:	080014df 	.word	0x080014df
 8001484:	08001521 	.word	0x08001521
 8001488:	08001527 	.word	0x08001527
 800148c:	08001527 	.word	0x08001527
 8001490:	08001527 	.word	0x08001527
 8001494:	08001527 	.word	0x08001527
 8001498:	08001527 	.word	0x08001527
 800149c:	08001527 	.word	0x08001527
 80014a0:	08001527 	.word	0x08001527
 80014a4:	08001527 	.word	0x08001527
 80014a8:	08001527 	.word	0x08001527
 80014ac:	08001527 	.word	0x08001527
 80014b0:	08001527 	.word	0x08001527
 80014b4:	08001527 	.word	0x08001527
 80014b8:	08001527 	.word	0x08001527
 80014bc:	080014d5 	.word	0x080014d5
 80014c0:	080014e9 	.word	0x080014e9
 80014c4:	4a79      	ldr	r2, [pc, #484]	; (80016ac <HAL_GPIO_Init+0x2b4>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d013      	beq.n	80014f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014ca:	e02c      	b.n	8001526 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	623b      	str	r3, [r7, #32]
          break;
 80014d2:	e029      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	3304      	adds	r3, #4
 80014da:	623b      	str	r3, [r7, #32]
          break;
 80014dc:	e024      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	3308      	adds	r3, #8
 80014e4:	623b      	str	r3, [r7, #32]
          break;
 80014e6:	e01f      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	330c      	adds	r3, #12
 80014ee:	623b      	str	r3, [r7, #32]
          break;
 80014f0:	e01a      	b.n	8001528 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014fa:	2304      	movs	r3, #4
 80014fc:	623b      	str	r3, [r7, #32]
          break;
 80014fe:	e013      	b.n	8001528 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d105      	bne.n	8001514 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001508:	2308      	movs	r3, #8
 800150a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69fa      	ldr	r2, [r7, #28]
 8001510:	611a      	str	r2, [r3, #16]
          break;
 8001512:	e009      	b.n	8001528 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001514:	2308      	movs	r3, #8
 8001516:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	69fa      	ldr	r2, [r7, #28]
 800151c:	615a      	str	r2, [r3, #20]
          break;
 800151e:	e003      	b.n	8001528 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001520:	2300      	movs	r3, #0
 8001522:	623b      	str	r3, [r7, #32]
          break;
 8001524:	e000      	b.n	8001528 <HAL_GPIO_Init+0x130>
          break;
 8001526:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	2bff      	cmp	r3, #255	; 0xff
 800152c:	d801      	bhi.n	8001532 <HAL_GPIO_Init+0x13a>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	e001      	b.n	8001536 <HAL_GPIO_Init+0x13e>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	3304      	adds	r3, #4
 8001536:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	2bff      	cmp	r3, #255	; 0xff
 800153c:	d802      	bhi.n	8001544 <HAL_GPIO_Init+0x14c>
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	e002      	b.n	800154a <HAL_GPIO_Init+0x152>
 8001544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001546:	3b08      	subs	r3, #8
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	210f      	movs	r1, #15
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	401a      	ands	r2, r3
 800155c:	6a39      	ldr	r1, [r7, #32]
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	431a      	orrs	r2, r3
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	f000 80b1 	beq.w	80016da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001578:	4b4d      	ldr	r3, [pc, #308]	; (80016b0 <HAL_GPIO_Init+0x2b8>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a4c      	ldr	r2, [pc, #304]	; (80016b0 <HAL_GPIO_Init+0x2b8>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b4a      	ldr	r3, [pc, #296]	; (80016b0 <HAL_GPIO_Init+0x2b8>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001590:	4a48      	ldr	r2, [pc, #288]	; (80016b4 <HAL_GPIO_Init+0x2bc>)
 8001592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001594:	089b      	lsrs	r3, r3, #2
 8001596:	3302      	adds	r3, #2
 8001598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	f003 0303 	and.w	r3, r3, #3
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	220f      	movs	r2, #15
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	43db      	mvns	r3, r3
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	4013      	ands	r3, r2
 80015b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	4a40      	ldr	r2, [pc, #256]	; (80016b8 <HAL_GPIO_Init+0x2c0>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d013      	beq.n	80015e4 <HAL_GPIO_Init+0x1ec>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a3f      	ldr	r2, [pc, #252]	; (80016bc <HAL_GPIO_Init+0x2c4>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d00d      	beq.n	80015e0 <HAL_GPIO_Init+0x1e8>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4a3e      	ldr	r2, [pc, #248]	; (80016c0 <HAL_GPIO_Init+0x2c8>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d007      	beq.n	80015dc <HAL_GPIO_Init+0x1e4>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a3d      	ldr	r2, [pc, #244]	; (80016c4 <HAL_GPIO_Init+0x2cc>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d101      	bne.n	80015d8 <HAL_GPIO_Init+0x1e0>
 80015d4:	2303      	movs	r3, #3
 80015d6:	e006      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015d8:	2304      	movs	r3, #4
 80015da:	e004      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015dc:	2302      	movs	r3, #2
 80015de:	e002      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <HAL_GPIO_Init+0x1ee>
 80015e4:	2300      	movs	r3, #0
 80015e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015e8:	f002 0203 	and.w	r2, r2, #3
 80015ec:	0092      	lsls	r2, r2, #2
 80015ee:	4093      	lsls	r3, r2
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015f6:	492f      	ldr	r1, [pc, #188]	; (80016b4 <HAL_GPIO_Init+0x2bc>)
 80015f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fa:	089b      	lsrs	r3, r3, #2
 80015fc:	3302      	adds	r3, #2
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d006      	beq.n	800161e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001610:	4b2d      	ldr	r3, [pc, #180]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	492c      	ldr	r1, [pc, #176]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	4313      	orrs	r3, r2
 800161a:	608b      	str	r3, [r1, #8]
 800161c:	e006      	b.n	800162c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800161e:	4b2a      	ldr	r3, [pc, #168]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001620:	689a      	ldr	r2, [r3, #8]
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	43db      	mvns	r3, r3
 8001626:	4928      	ldr	r1, [pc, #160]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001628:	4013      	ands	r3, r2
 800162a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d006      	beq.n	8001646 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001638:	4b23      	ldr	r3, [pc, #140]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	4922      	ldr	r1, [pc, #136]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	4313      	orrs	r3, r2
 8001642:	60cb      	str	r3, [r1, #12]
 8001644:	e006      	b.n	8001654 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001646:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001648:	68da      	ldr	r2, [r3, #12]
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	43db      	mvns	r3, r3
 800164e:	491e      	ldr	r1, [pc, #120]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001650:	4013      	ands	r3, r2
 8001652:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d006      	beq.n	800166e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001660:	4b19      	ldr	r3, [pc, #100]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	4918      	ldr	r1, [pc, #96]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	4313      	orrs	r3, r2
 800166a:	604b      	str	r3, [r1, #4]
 800166c:	e006      	b.n	800167c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800166e:	4b16      	ldr	r3, [pc, #88]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001670:	685a      	ldr	r2, [r3, #4]
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	43db      	mvns	r3, r3
 8001676:	4914      	ldr	r1, [pc, #80]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 8001678:	4013      	ands	r3, r2
 800167a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d021      	beq.n	80016cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001688:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	490e      	ldr	r1, [pc, #56]	; (80016c8 <HAL_GPIO_Init+0x2d0>)
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	4313      	orrs	r3, r2
 8001692:	600b      	str	r3, [r1, #0]
 8001694:	e021      	b.n	80016da <HAL_GPIO_Init+0x2e2>
 8001696:	bf00      	nop
 8001698:	10320000 	.word	0x10320000
 800169c:	10310000 	.word	0x10310000
 80016a0:	10220000 	.word	0x10220000
 80016a4:	10210000 	.word	0x10210000
 80016a8:	10120000 	.word	0x10120000
 80016ac:	10110000 	.word	0x10110000
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010000 	.word	0x40010000
 80016b8:	40010800 	.word	0x40010800
 80016bc:	40010c00 	.word	0x40010c00
 80016c0:	40011000 	.word	0x40011000
 80016c4:	40011400 	.word	0x40011400
 80016c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016cc:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_GPIO_Init+0x304>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	43db      	mvns	r3, r3
 80016d4:	4909      	ldr	r1, [pc, #36]	; (80016fc <HAL_GPIO_Init+0x304>)
 80016d6:	4013      	ands	r3, r2
 80016d8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016dc:	3301      	adds	r3, #1
 80016de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e6:	fa22 f303 	lsr.w	r3, r2, r3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f47f ae8e 	bne.w	800140c <HAL_GPIO_Init+0x14>
  }
}
 80016f0:	bf00      	nop
 80016f2:	bf00      	nop
 80016f4:	372c      	adds	r7, #44	; 0x2c
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	40010400 	.word	0x40010400

08001700 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	460b      	mov	r3, r1
 800170a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	887b      	ldrh	r3, [r7, #2]
 8001712:	4013      	ands	r3, r2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d002      	beq.n	800171e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001718:	2301      	movs	r3, #1
 800171a:	73fb      	strb	r3, [r7, #15]
 800171c:	e001      	b.n	8001722 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001722:	7bfb      	ldrb	r3, [r7, #15]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr

0800172e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
 8001736:	460b      	mov	r3, r1
 8001738:	807b      	strh	r3, [r7, #2]
 800173a:	4613      	mov	r3, r2
 800173c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800173e:	787b      	ldrb	r3, [r7, #1]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001744:	887a      	ldrh	r2, [r7, #2]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800174a:	e003      	b.n	8001754 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800174c:	887b      	ldrh	r3, [r7, #2]
 800174e:	041a      	lsls	r2, r3, #16
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	611a      	str	r2, [r3, #16]
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
	...

08001760 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e26c      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	2b00      	cmp	r3, #0
 800177c:	f000 8087 	beq.w	800188e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001780:	4b92      	ldr	r3, [pc, #584]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 030c 	and.w	r3, r3, #12
 8001788:	2b04      	cmp	r3, #4
 800178a:	d00c      	beq.n	80017a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800178c:	4b8f      	ldr	r3, [pc, #572]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 030c 	and.w	r3, r3, #12
 8001794:	2b08      	cmp	r3, #8
 8001796:	d112      	bne.n	80017be <HAL_RCC_OscConfig+0x5e>
 8001798:	4b8c      	ldr	r3, [pc, #560]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a4:	d10b      	bne.n	80017be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a6:	4b89      	ldr	r3, [pc, #548]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d06c      	beq.n	800188c <HAL_RCC_OscConfig+0x12c>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d168      	bne.n	800188c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e246      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c6:	d106      	bne.n	80017d6 <HAL_RCC_OscConfig+0x76>
 80017c8:	4b80      	ldr	r3, [pc, #512]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a7f      	ldr	r2, [pc, #508]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	e02e      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d10c      	bne.n	80017f8 <HAL_RCC_OscConfig+0x98>
 80017de:	4b7b      	ldr	r3, [pc, #492]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a7a      	ldr	r2, [pc, #488]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b78      	ldr	r3, [pc, #480]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a77      	ldr	r2, [pc, #476]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e01d      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001800:	d10c      	bne.n	800181c <HAL_RCC_OscConfig+0xbc>
 8001802:	4b72      	ldr	r3, [pc, #456]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a71      	ldr	r2, [pc, #452]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001808:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800180c:	6013      	str	r3, [r2, #0]
 800180e:	4b6f      	ldr	r3, [pc, #444]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a6e      	ldr	r2, [pc, #440]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001814:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	e00b      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 800181c:	4b6b      	ldr	r3, [pc, #428]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a6a      	ldr	r2, [pc, #424]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001822:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	4b68      	ldr	r3, [pc, #416]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a67      	ldr	r2, [pc, #412]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 800182e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001832:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d013      	beq.n	8001864 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183c:	f7ff fcca 	bl	80011d4 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001844:	f7ff fcc6 	bl	80011d4 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b64      	cmp	r3, #100	; 0x64
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e1fa      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001856:	4b5d      	ldr	r3, [pc, #372]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0xe4>
 8001862:	e014      	b.n	800188e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001864:	f7ff fcb6 	bl	80011d4 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800186a:	e008      	b.n	800187e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800186c:	f7ff fcb2 	bl	80011d4 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	2b64      	cmp	r3, #100	; 0x64
 8001878:	d901      	bls.n	800187e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e1e6      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187e:	4b53      	ldr	r3, [pc, #332]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f0      	bne.n	800186c <HAL_RCC_OscConfig+0x10c>
 800188a:	e000      	b.n	800188e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d063      	beq.n	8001962 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800189a:	4b4c      	ldr	r3, [pc, #304]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00b      	beq.n	80018be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018a6:	4b49      	ldr	r3, [pc, #292]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 030c 	and.w	r3, r3, #12
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d11c      	bne.n	80018ec <HAL_RCC_OscConfig+0x18c>
 80018b2:	4b46      	ldr	r3, [pc, #280]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d116      	bne.n	80018ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018be:	4b43      	ldr	r3, [pc, #268]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d005      	beq.n	80018d6 <HAL_RCC_OscConfig+0x176>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	691b      	ldr	r3, [r3, #16]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d001      	beq.n	80018d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e1ba      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d6:	4b3d      	ldr	r3, [pc, #244]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	4939      	ldr	r1, [pc, #228]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ea:	e03a      	b.n	8001962 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d020      	beq.n	8001936 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018f4:	4b36      	ldr	r3, [pc, #216]	; (80019d0 <HAL_RCC_OscConfig+0x270>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fa:	f7ff fc6b 	bl	80011d4 <HAL_GetTick>
 80018fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001902:	f7ff fc67 	bl	80011d4 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e19b      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001914:	4b2d      	ldr	r3, [pc, #180]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d0f0      	beq.n	8001902 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001920:	4b2a      	ldr	r3, [pc, #168]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4927      	ldr	r1, [pc, #156]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001930:	4313      	orrs	r3, r2
 8001932:	600b      	str	r3, [r1, #0]
 8001934:	e015      	b.n	8001962 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001936:	4b26      	ldr	r3, [pc, #152]	; (80019d0 <HAL_RCC_OscConfig+0x270>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193c:	f7ff fc4a 	bl	80011d4 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001944:	f7ff fc46 	bl	80011d4 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e17a      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001956:	4b1d      	ldr	r3, [pc, #116]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0308 	and.w	r3, r3, #8
 800196a:	2b00      	cmp	r3, #0
 800196c:	d03a      	beq.n	80019e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d019      	beq.n	80019aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001976:	4b17      	ldr	r3, [pc, #92]	; (80019d4 <HAL_RCC_OscConfig+0x274>)
 8001978:	2201      	movs	r2, #1
 800197a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800197c:	f7ff fc2a 	bl	80011d4 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001984:	f7ff fc26 	bl	80011d4 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e15a      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f0      	beq.n	8001984 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019a2:	2001      	movs	r0, #1
 80019a4:	f000 facc 	bl	8001f40 <RCC_Delay>
 80019a8:	e01c      	b.n	80019e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019aa:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <HAL_RCC_OscConfig+0x274>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b0:	f7ff fc10 	bl	80011d4 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b6:	e00f      	b.n	80019d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b8:	f7ff fc0c 	bl	80011d4 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d908      	bls.n	80019d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e140      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
 80019d0:	42420000 	.word	0x42420000
 80019d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d8:	4b9e      	ldr	r3, [pc, #632]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 80019da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d1e9      	bne.n	80019b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 80a6 	beq.w	8001b3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019f2:	2300      	movs	r3, #0
 80019f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019f6:	4b97      	ldr	r3, [pc, #604]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d10d      	bne.n	8001a1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a02:	4b94      	ldr	r3, [pc, #592]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	4a93      	ldr	r2, [pc, #588]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a0c:	61d3      	str	r3, [r2, #28]
 8001a0e:	4b91      	ldr	r3, [pc, #580]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1e:	4b8e      	ldr	r3, [pc, #568]	; (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d118      	bne.n	8001a5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a2a:	4b8b      	ldr	r3, [pc, #556]	; (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a8a      	ldr	r2, [pc, #552]	; (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a36:	f7ff fbcd 	bl	80011d4 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3c:	e008      	b.n	8001a50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3e:	f7ff fbc9 	bl	80011d4 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b64      	cmp	r3, #100	; 0x64
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e0fd      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a50:	4b81      	ldr	r3, [pc, #516]	; (8001c58 <HAL_RCC_OscConfig+0x4f8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d0f0      	beq.n	8001a3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d106      	bne.n	8001a72 <HAL_RCC_OscConfig+0x312>
 8001a64:	4b7b      	ldr	r3, [pc, #492]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	4a7a      	ldr	r2, [pc, #488]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	6213      	str	r3, [r2, #32]
 8001a70:	e02d      	b.n	8001ace <HAL_RCC_OscConfig+0x36e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10c      	bne.n	8001a94 <HAL_RCC_OscConfig+0x334>
 8001a7a:	4b76      	ldr	r3, [pc, #472]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
 8001a7e:	4a75      	ldr	r2, [pc, #468]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	6213      	str	r3, [r2, #32]
 8001a86:	4b73      	ldr	r3, [pc, #460]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	4a72      	ldr	r2, [pc, #456]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a8c:	f023 0304 	bic.w	r3, r3, #4
 8001a90:	6213      	str	r3, [r2, #32]
 8001a92:	e01c      	b.n	8001ace <HAL_RCC_OscConfig+0x36e>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	2b05      	cmp	r3, #5
 8001a9a:	d10c      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x356>
 8001a9c:	4b6d      	ldr	r3, [pc, #436]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	4a6c      	ldr	r2, [pc, #432]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001aa2:	f043 0304 	orr.w	r3, r3, #4
 8001aa6:	6213      	str	r3, [r2, #32]
 8001aa8:	4b6a      	ldr	r3, [pc, #424]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	4a69      	ldr	r2, [pc, #420]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6213      	str	r3, [r2, #32]
 8001ab4:	e00b      	b.n	8001ace <HAL_RCC_OscConfig+0x36e>
 8001ab6:	4b67      	ldr	r3, [pc, #412]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	4a66      	ldr	r2, [pc, #408]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001abc:	f023 0301 	bic.w	r3, r3, #1
 8001ac0:	6213      	str	r3, [r2, #32]
 8001ac2:	4b64      	ldr	r3, [pc, #400]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001ac4:	6a1b      	ldr	r3, [r3, #32]
 8001ac6:	4a63      	ldr	r2, [pc, #396]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001ac8:	f023 0304 	bic.w	r3, r3, #4
 8001acc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d015      	beq.n	8001b02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad6:	f7ff fb7d 	bl	80011d4 <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001adc:	e00a      	b.n	8001af4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ade:	f7ff fb79 	bl	80011d4 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e0ab      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af4:	4b57      	ldr	r3, [pc, #348]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0ee      	beq.n	8001ade <HAL_RCC_OscConfig+0x37e>
 8001b00:	e014      	b.n	8001b2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b02:	f7ff fb67 	bl	80011d4 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b08:	e00a      	b.n	8001b20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b0a:	f7ff fb63 	bl	80011d4 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e095      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b20:	4b4c      	ldr	r3, [pc, #304]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1ee      	bne.n	8001b0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b2c:	7dfb      	ldrb	r3, [r7, #23]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d105      	bne.n	8001b3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b32:	4b48      	ldr	r3, [pc, #288]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	4a47      	ldr	r2, [pc, #284]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b3c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 8081 	beq.w	8001c4a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b48:	4b42      	ldr	r3, [pc, #264]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 030c 	and.w	r3, r3, #12
 8001b50:	2b08      	cmp	r3, #8
 8001b52:	d061      	beq.n	8001c18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69db      	ldr	r3, [r3, #28]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d146      	bne.n	8001bea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b5c:	4b3f      	ldr	r3, [pc, #252]	; (8001c5c <HAL_RCC_OscConfig+0x4fc>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b62:	f7ff fb37 	bl	80011d4 <HAL_GetTick>
 8001b66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b6a:	f7ff fb33 	bl	80011d4 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e067      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b7c:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1f0      	bne.n	8001b6a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b90:	d108      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b92:	4b30      	ldr	r3, [pc, #192]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	492d      	ldr	r1, [pc, #180]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a19      	ldr	r1, [r3, #32]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb4:	430b      	orrs	r3, r1
 8001bb6:	4927      	ldr	r1, [pc, #156]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bbc:	4b27      	ldr	r3, [pc, #156]	; (8001c5c <HAL_RCC_OscConfig+0x4fc>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc2:	f7ff fb07 	bl	80011d4 <HAL_GetTick>
 8001bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bc8:	e008      	b.n	8001bdc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bca:	f7ff fb03 	bl	80011d4 <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e037      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0f0      	beq.n	8001bca <HAL_RCC_OscConfig+0x46a>
 8001be8:	e02f      	b.n	8001c4a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bea:	4b1c      	ldr	r3, [pc, #112]	; (8001c5c <HAL_RCC_OscConfig+0x4fc>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf0:	f7ff faf0 	bl	80011d4 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf8:	f7ff faec 	bl	80011d4 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e020      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c0a:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x498>
 8001c16:	e018      	b.n	8001c4a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d101      	bne.n	8001c24 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e013      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c24:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <HAL_RCC_OscConfig+0x4f4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d106      	bne.n	8001c46 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d001      	beq.n	8001c4a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e000      	b.n	8001c4c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40007000 	.word	0x40007000
 8001c5c:	42420060 	.word	0x42420060

08001c60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d101      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e0d0      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c74:	4b6a      	ldr	r3, [pc, #424]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0307 	and.w	r3, r3, #7
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d910      	bls.n	8001ca4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c82:	4b67      	ldr	r3, [pc, #412]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f023 0207 	bic.w	r2, r3, #7
 8001c8a:	4965      	ldr	r1, [pc, #404]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c92:	4b63      	ldr	r3, [pc, #396]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	683a      	ldr	r2, [r7, #0]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d001      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e0b8      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d020      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0304 	and.w	r3, r3, #4
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cbc:	4b59      	ldr	r3, [pc, #356]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	4a58      	ldr	r2, [pc, #352]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001cc6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d005      	beq.n	8001ce0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cd4:	4b53      	ldr	r3, [pc, #332]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	4a52      	ldr	r2, [pc, #328]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001cda:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001cde:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ce0:	4b50      	ldr	r3, [pc, #320]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	494d      	ldr	r1, [pc, #308]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d040      	beq.n	8001d80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d107      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d06:	4b47      	ldr	r3, [pc, #284]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d115      	bne.n	8001d3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e07f      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d107      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d1e:	4b41      	ldr	r3, [pc, #260]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d109      	bne.n	8001d3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e073      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d2e:	4b3d      	ldr	r3, [pc, #244]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d101      	bne.n	8001d3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e06b      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d3e:	4b39      	ldr	r3, [pc, #228]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f023 0203 	bic.w	r2, r3, #3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	4936      	ldr	r1, [pc, #216]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d50:	f7ff fa40 	bl	80011d4 <HAL_GetTick>
 8001d54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d56:	e00a      	b.n	8001d6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d58:	f7ff fa3c 	bl	80011d4 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e053      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6e:	4b2d      	ldr	r3, [pc, #180]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 020c 	and.w	r2, r3, #12
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d1eb      	bne.n	8001d58 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d80:	4b27      	ldr	r3, [pc, #156]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d210      	bcs.n	8001db0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8e:	4b24      	ldr	r3, [pc, #144]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 0207 	bic.w	r2, r3, #7
 8001d96:	4922      	ldr	r1, [pc, #136]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9e:	4b20      	ldr	r3, [pc, #128]	; (8001e20 <HAL_RCC_ClockConfig+0x1c0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d001      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e032      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d008      	beq.n	8001dce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dbc:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	4916      	ldr	r1, [pc, #88]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d009      	beq.n	8001dee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dda:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	490e      	ldr	r1, [pc, #56]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dee:	f000 f821 	bl	8001e34 <HAL_RCC_GetSysClockFreq>
 8001df2:	4602      	mov	r2, r0
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_RCC_ClockConfig+0x1c4>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	f003 030f 	and.w	r3, r3, #15
 8001dfe:	490a      	ldr	r1, [pc, #40]	; (8001e28 <HAL_RCC_ClockConfig+0x1c8>)
 8001e00:	5ccb      	ldrb	r3, [r1, r3]
 8001e02:	fa22 f303 	lsr.w	r3, r2, r3
 8001e06:	4a09      	ldr	r2, [pc, #36]	; (8001e2c <HAL_RCC_ClockConfig+0x1cc>)
 8001e08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e0a:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <HAL_RCC_ClockConfig+0x1d0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff f99e 	bl	8001150 <HAL_InitTick>

  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40022000 	.word	0x40022000
 8001e24:	40021000 	.word	0x40021000
 8001e28:	08004c7c 	.word	0x08004c7c
 8001e2c:	20000000 	.word	0x20000000
 8001e30:	20000004 	.word	0x20000004

08001e34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b087      	sub	sp, #28
 8001e38:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e4e:	4b1e      	ldr	r3, [pc, #120]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f003 030c 	and.w	r3, r3, #12
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	d002      	beq.n	8001e64 <HAL_RCC_GetSysClockFreq+0x30>
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d003      	beq.n	8001e6a <HAL_RCC_GetSysClockFreq+0x36>
 8001e62:	e027      	b.n	8001eb4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e64:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x98>)
 8001e66:	613b      	str	r3, [r7, #16]
      break;
 8001e68:	e027      	b.n	8001eba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	0c9b      	lsrs	r3, r3, #18
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	4a17      	ldr	r2, [pc, #92]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e74:	5cd3      	ldrb	r3, [r2, r3]
 8001e76:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d010      	beq.n	8001ea4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e82:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	0c5b      	lsrs	r3, r3, #17
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	4a11      	ldr	r2, [pc, #68]	; (8001ed4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e8e:	5cd3      	ldrb	r3, [r2, r3]
 8001e90:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x98>)
 8001e96:	fb02 f203 	mul.w	r2, r2, r3
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	e004      	b.n	8001eae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a0c      	ldr	r2, [pc, #48]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ea8:	fb02 f303 	mul.w	r3, r2, r3
 8001eac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	613b      	str	r3, [r7, #16]
      break;
 8001eb2:	e002      	b.n	8001eba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001eb4:	4b05      	ldr	r3, [pc, #20]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x98>)
 8001eb6:	613b      	str	r3, [r7, #16]
      break;
 8001eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eba:	693b      	ldr	r3, [r7, #16]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	371c      	adds	r7, #28
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bc80      	pop	{r7}
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	007a1200 	.word	0x007a1200
 8001ed0:	08004c94 	.word	0x08004c94
 8001ed4:	08004ca4 	.word	0x08004ca4
 8001ed8:	003d0900 	.word	0x003d0900

08001edc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ee0:	4b02      	ldr	r3, [pc, #8]	; (8001eec <HAL_RCC_GetHCLKFreq+0x10>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	20000000 	.word	0x20000000

08001ef0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ef4:	f7ff fff2 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	0a1b      	lsrs	r3, r3, #8
 8001f00:	f003 0307 	and.w	r3, r3, #7
 8001f04:	4903      	ldr	r1, [pc, #12]	; (8001f14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f06:	5ccb      	ldrb	r3, [r1, r3]
 8001f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40021000 	.word	0x40021000
 8001f14:	08004c8c 	.word	0x08004c8c

08001f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f1c:	f7ff ffde 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 8001f20:	4602      	mov	r2, r0
 8001f22:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	0adb      	lsrs	r3, r3, #11
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	4903      	ldr	r1, [pc, #12]	; (8001f3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f2e:	5ccb      	ldrb	r3, [r1, r3]
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	08004c8c 	.word	0x08004c8c

08001f40 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f48:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <RCC_Delay+0x34>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <RCC_Delay+0x38>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	0a5b      	lsrs	r3, r3, #9
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	fb02 f303 	mul.w	r3, r2, r3
 8001f5a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f5c:	bf00      	nop
  }
  while (Delay --);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	1e5a      	subs	r2, r3, #1
 8001f62:	60fa      	str	r2, [r7, #12]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f9      	bne.n	8001f5c <RCC_Delay+0x1c>
}
 8001f68:	bf00      	nop
 8001f6a:	bf00      	nop
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr
 8001f74:	20000000 	.word	0x20000000
 8001f78:	10624dd3 	.word	0x10624dd3

08001f7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e076      	b.n	800207c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d108      	bne.n	8001fa8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f9e:	d009      	beq.n	8001fb4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
 8001fa6:	e005      	b.n	8001fb4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d106      	bne.n	8001fd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f7fe fefe 	bl	8000dd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001ffc:	431a      	orrs	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	431a      	orrs	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	431a      	orrs	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002024:	431a      	orrs	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002038:	ea42 0103 	orr.w	r1, r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	430a      	orrs	r2, r1
 800204a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	0c1a      	lsrs	r2, r3, #16
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f002 0204 	and.w	r2, r2, #4
 800205a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	69da      	ldr	r2, [r3, #28]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800206a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e042      	b.n	800211c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d106      	bne.n	80020b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7fe feda 	bl	8000e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2224      	movs	r2, #36	; 0x24
 80020b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68da      	ldr	r2, [r3, #12]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f82b 	bl	8002124 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	691a      	ldr	r2, [r3, #16]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	695a      	ldr	r2, [r3, #20]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2220      	movs	r2, #32
 8002108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2220      	movs	r2, #32
 8002110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	430a      	orrs	r2, r1
 8002140:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689a      	ldr	r2, [r3, #8]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	4313      	orrs	r3, r2
 8002152:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800215e:	f023 030c 	bic.w	r3, r3, #12
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6812      	ldr	r2, [r2, #0]
 8002166:	68b9      	ldr	r1, [r7, #8]
 8002168:	430b      	orrs	r3, r1
 800216a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	699a      	ldr	r2, [r3, #24]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a2c      	ldr	r2, [pc, #176]	; (8002238 <UART_SetConfig+0x114>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d103      	bne.n	8002194 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800218c:	f7ff fec4 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002190:	60f8      	str	r0, [r7, #12]
 8002192:	e002      	b.n	800219a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002194:	f7ff feac 	bl	8001ef0 <HAL_RCC_GetPCLK1Freq>
 8002198:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	4613      	mov	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	009a      	lsls	r2, r3, #2
 80021a4:	441a      	add	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b0:	4a22      	ldr	r2, [pc, #136]	; (800223c <UART_SetConfig+0x118>)
 80021b2:	fba2 2303 	umull	r2, r3, r2, r3
 80021b6:	095b      	lsrs	r3, r3, #5
 80021b8:	0119      	lsls	r1, r3, #4
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	009a      	lsls	r2, r3, #2
 80021c4:	441a      	add	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80021d0:	4b1a      	ldr	r3, [pc, #104]	; (800223c <UART_SetConfig+0x118>)
 80021d2:	fba3 0302 	umull	r0, r3, r3, r2
 80021d6:	095b      	lsrs	r3, r3, #5
 80021d8:	2064      	movs	r0, #100	; 0x64
 80021da:	fb00 f303 	mul.w	r3, r0, r3
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	3332      	adds	r3, #50	; 0x32
 80021e4:	4a15      	ldr	r2, [pc, #84]	; (800223c <UART_SetConfig+0x118>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	095b      	lsrs	r3, r3, #5
 80021ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021f0:	4419      	add	r1, r3
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	4613      	mov	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	009a      	lsls	r2, r3, #2
 80021fc:	441a      	add	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	fbb2 f2f3 	udiv	r2, r2, r3
 8002208:	4b0c      	ldr	r3, [pc, #48]	; (800223c <UART_SetConfig+0x118>)
 800220a:	fba3 0302 	umull	r0, r3, r3, r2
 800220e:	095b      	lsrs	r3, r3, #5
 8002210:	2064      	movs	r0, #100	; 0x64
 8002212:	fb00 f303 	mul.w	r3, r0, r3
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	3332      	adds	r3, #50	; 0x32
 800221c:	4a07      	ldr	r2, [pc, #28]	; (800223c <UART_SetConfig+0x118>)
 800221e:	fba2 2303 	umull	r2, r3, r2, r3
 8002222:	095b      	lsrs	r3, r3, #5
 8002224:	f003 020f 	and.w	r2, r3, #15
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	440a      	add	r2, r1
 800222e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002230:	bf00      	nop
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40013800 	.word	0x40013800
 800223c:	51eb851f 	.word	0x51eb851f

08002240 <__errno>:
 8002240:	4b01      	ldr	r3, [pc, #4]	; (8002248 <__errno+0x8>)
 8002242:	6818      	ldr	r0, [r3, #0]
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	2000000c 	.word	0x2000000c

0800224c <__libc_init_array>:
 800224c:	b570      	push	{r4, r5, r6, lr}
 800224e:	2600      	movs	r6, #0
 8002250:	4d0c      	ldr	r5, [pc, #48]	; (8002284 <__libc_init_array+0x38>)
 8002252:	4c0d      	ldr	r4, [pc, #52]	; (8002288 <__libc_init_array+0x3c>)
 8002254:	1b64      	subs	r4, r4, r5
 8002256:	10a4      	asrs	r4, r4, #2
 8002258:	42a6      	cmp	r6, r4
 800225a:	d109      	bne.n	8002270 <__libc_init_array+0x24>
 800225c:	f002 fcf6 	bl	8004c4c <_init>
 8002260:	2600      	movs	r6, #0
 8002262:	4d0a      	ldr	r5, [pc, #40]	; (800228c <__libc_init_array+0x40>)
 8002264:	4c0a      	ldr	r4, [pc, #40]	; (8002290 <__libc_init_array+0x44>)
 8002266:	1b64      	subs	r4, r4, r5
 8002268:	10a4      	asrs	r4, r4, #2
 800226a:	42a6      	cmp	r6, r4
 800226c:	d105      	bne.n	800227a <__libc_init_array+0x2e>
 800226e:	bd70      	pop	{r4, r5, r6, pc}
 8002270:	f855 3b04 	ldr.w	r3, [r5], #4
 8002274:	4798      	blx	r3
 8002276:	3601      	adds	r6, #1
 8002278:	e7ee      	b.n	8002258 <__libc_init_array+0xc>
 800227a:	f855 3b04 	ldr.w	r3, [r5], #4
 800227e:	4798      	blx	r3
 8002280:	3601      	adds	r6, #1
 8002282:	e7f2      	b.n	800226a <__libc_init_array+0x1e>
 8002284:	0800508c 	.word	0x0800508c
 8002288:	0800508c 	.word	0x0800508c
 800228c:	0800508c 	.word	0x0800508c
 8002290:	08005090 	.word	0x08005090

08002294 <memset>:
 8002294:	4603      	mov	r3, r0
 8002296:	4402      	add	r2, r0
 8002298:	4293      	cmp	r3, r2
 800229a:	d100      	bne.n	800229e <memset+0xa>
 800229c:	4770      	bx	lr
 800229e:	f803 1b01 	strb.w	r1, [r3], #1
 80022a2:	e7f9      	b.n	8002298 <memset+0x4>

080022a4 <__cvt>:
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022aa:	461f      	mov	r7, r3
 80022ac:	bfbb      	ittet	lt
 80022ae:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80022b2:	461f      	movlt	r7, r3
 80022b4:	2300      	movge	r3, #0
 80022b6:	232d      	movlt	r3, #45	; 0x2d
 80022b8:	b088      	sub	sp, #32
 80022ba:	4614      	mov	r4, r2
 80022bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80022be:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80022c0:	7013      	strb	r3, [r2, #0]
 80022c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80022c4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80022c8:	f023 0820 	bic.w	r8, r3, #32
 80022cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80022d0:	d005      	beq.n	80022de <__cvt+0x3a>
 80022d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80022d6:	d100      	bne.n	80022da <__cvt+0x36>
 80022d8:	3501      	adds	r5, #1
 80022da:	2302      	movs	r3, #2
 80022dc:	e000      	b.n	80022e0 <__cvt+0x3c>
 80022de:	2303      	movs	r3, #3
 80022e0:	aa07      	add	r2, sp, #28
 80022e2:	9204      	str	r2, [sp, #16]
 80022e4:	aa06      	add	r2, sp, #24
 80022e6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80022ea:	e9cd 3500 	strd	r3, r5, [sp]
 80022ee:	4622      	mov	r2, r4
 80022f0:	463b      	mov	r3, r7
 80022f2:	f000 fcc5 	bl	8002c80 <_dtoa_r>
 80022f6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80022fa:	4606      	mov	r6, r0
 80022fc:	d102      	bne.n	8002304 <__cvt+0x60>
 80022fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002300:	07db      	lsls	r3, r3, #31
 8002302:	d522      	bpl.n	800234a <__cvt+0xa6>
 8002304:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002308:	eb06 0905 	add.w	r9, r6, r5
 800230c:	d110      	bne.n	8002330 <__cvt+0x8c>
 800230e:	7833      	ldrb	r3, [r6, #0]
 8002310:	2b30      	cmp	r3, #48	; 0x30
 8002312:	d10a      	bne.n	800232a <__cvt+0x86>
 8002314:	2200      	movs	r2, #0
 8002316:	2300      	movs	r3, #0
 8002318:	4620      	mov	r0, r4
 800231a:	4639      	mov	r1, r7
 800231c:	f7fe fb44 	bl	80009a8 <__aeabi_dcmpeq>
 8002320:	b918      	cbnz	r0, 800232a <__cvt+0x86>
 8002322:	f1c5 0501 	rsb	r5, r5, #1
 8002326:	f8ca 5000 	str.w	r5, [sl]
 800232a:	f8da 3000 	ldr.w	r3, [sl]
 800232e:	4499      	add	r9, r3
 8002330:	2200      	movs	r2, #0
 8002332:	2300      	movs	r3, #0
 8002334:	4620      	mov	r0, r4
 8002336:	4639      	mov	r1, r7
 8002338:	f7fe fb36 	bl	80009a8 <__aeabi_dcmpeq>
 800233c:	b108      	cbz	r0, 8002342 <__cvt+0x9e>
 800233e:	f8cd 901c 	str.w	r9, [sp, #28]
 8002342:	2230      	movs	r2, #48	; 0x30
 8002344:	9b07      	ldr	r3, [sp, #28]
 8002346:	454b      	cmp	r3, r9
 8002348:	d307      	bcc.n	800235a <__cvt+0xb6>
 800234a:	4630      	mov	r0, r6
 800234c:	9b07      	ldr	r3, [sp, #28]
 800234e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002350:	1b9b      	subs	r3, r3, r6
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	b008      	add	sp, #32
 8002356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800235a:	1c59      	adds	r1, r3, #1
 800235c:	9107      	str	r1, [sp, #28]
 800235e:	701a      	strb	r2, [r3, #0]
 8002360:	e7f0      	b.n	8002344 <__cvt+0xa0>

08002362 <__exponent>:
 8002362:	4603      	mov	r3, r0
 8002364:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002366:	2900      	cmp	r1, #0
 8002368:	f803 2b02 	strb.w	r2, [r3], #2
 800236c:	bfb6      	itet	lt
 800236e:	222d      	movlt	r2, #45	; 0x2d
 8002370:	222b      	movge	r2, #43	; 0x2b
 8002372:	4249      	neglt	r1, r1
 8002374:	2909      	cmp	r1, #9
 8002376:	7042      	strb	r2, [r0, #1]
 8002378:	dd2b      	ble.n	80023d2 <__exponent+0x70>
 800237a:	f10d 0407 	add.w	r4, sp, #7
 800237e:	46a4      	mov	ip, r4
 8002380:	270a      	movs	r7, #10
 8002382:	fb91 f6f7 	sdiv	r6, r1, r7
 8002386:	460a      	mov	r2, r1
 8002388:	46a6      	mov	lr, r4
 800238a:	fb07 1516 	mls	r5, r7, r6, r1
 800238e:	2a63      	cmp	r2, #99	; 0x63
 8002390:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002394:	4631      	mov	r1, r6
 8002396:	f104 34ff 	add.w	r4, r4, #4294967295
 800239a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800239e:	dcf0      	bgt.n	8002382 <__exponent+0x20>
 80023a0:	3130      	adds	r1, #48	; 0x30
 80023a2:	f1ae 0502 	sub.w	r5, lr, #2
 80023a6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80023aa:	4629      	mov	r1, r5
 80023ac:	1c44      	adds	r4, r0, #1
 80023ae:	4561      	cmp	r1, ip
 80023b0:	d30a      	bcc.n	80023c8 <__exponent+0x66>
 80023b2:	f10d 0209 	add.w	r2, sp, #9
 80023b6:	eba2 020e 	sub.w	r2, r2, lr
 80023ba:	4565      	cmp	r5, ip
 80023bc:	bf88      	it	hi
 80023be:	2200      	movhi	r2, #0
 80023c0:	4413      	add	r3, r2
 80023c2:	1a18      	subs	r0, r3, r0
 80023c4:	b003      	add	sp, #12
 80023c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80023cc:	f804 2f01 	strb.w	r2, [r4, #1]!
 80023d0:	e7ed      	b.n	80023ae <__exponent+0x4c>
 80023d2:	2330      	movs	r3, #48	; 0x30
 80023d4:	3130      	adds	r1, #48	; 0x30
 80023d6:	7083      	strb	r3, [r0, #2]
 80023d8:	70c1      	strb	r1, [r0, #3]
 80023da:	1d03      	adds	r3, r0, #4
 80023dc:	e7f1      	b.n	80023c2 <__exponent+0x60>
	...

080023e0 <_printf_float>:
 80023e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023e4:	b091      	sub	sp, #68	; 0x44
 80023e6:	460c      	mov	r4, r1
 80023e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80023ec:	4616      	mov	r6, r2
 80023ee:	461f      	mov	r7, r3
 80023f0:	4605      	mov	r5, r0
 80023f2:	f001 fa33 	bl	800385c <_localeconv_r>
 80023f6:	6803      	ldr	r3, [r0, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	9309      	str	r3, [sp, #36]	; 0x24
 80023fc:	f7fd fea8 	bl	8000150 <strlen>
 8002400:	2300      	movs	r3, #0
 8002402:	930e      	str	r3, [sp, #56]	; 0x38
 8002404:	f8d8 3000 	ldr.w	r3, [r8]
 8002408:	900a      	str	r0, [sp, #40]	; 0x28
 800240a:	3307      	adds	r3, #7
 800240c:	f023 0307 	bic.w	r3, r3, #7
 8002410:	f103 0208 	add.w	r2, r3, #8
 8002414:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002418:	f8d4 b000 	ldr.w	fp, [r4]
 800241c:	f8c8 2000 	str.w	r2, [r8]
 8002420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002424:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002428:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800242c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002430:	930b      	str	r3, [sp, #44]	; 0x2c
 8002432:	f04f 32ff 	mov.w	r2, #4294967295
 8002436:	4640      	mov	r0, r8
 8002438:	4b9c      	ldr	r3, [pc, #624]	; (80026ac <_printf_float+0x2cc>)
 800243a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800243c:	f7fe fae6 	bl	8000a0c <__aeabi_dcmpun>
 8002440:	bb70      	cbnz	r0, 80024a0 <_printf_float+0xc0>
 8002442:	f04f 32ff 	mov.w	r2, #4294967295
 8002446:	4640      	mov	r0, r8
 8002448:	4b98      	ldr	r3, [pc, #608]	; (80026ac <_printf_float+0x2cc>)
 800244a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800244c:	f7fe fac0 	bl	80009d0 <__aeabi_dcmple>
 8002450:	bb30      	cbnz	r0, 80024a0 <_printf_float+0xc0>
 8002452:	2200      	movs	r2, #0
 8002454:	2300      	movs	r3, #0
 8002456:	4640      	mov	r0, r8
 8002458:	4651      	mov	r1, sl
 800245a:	f7fe faaf 	bl	80009bc <__aeabi_dcmplt>
 800245e:	b110      	cbz	r0, 8002466 <_printf_float+0x86>
 8002460:	232d      	movs	r3, #45	; 0x2d
 8002462:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002466:	4b92      	ldr	r3, [pc, #584]	; (80026b0 <_printf_float+0x2d0>)
 8002468:	4892      	ldr	r0, [pc, #584]	; (80026b4 <_printf_float+0x2d4>)
 800246a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800246e:	bf94      	ite	ls
 8002470:	4698      	movls	r8, r3
 8002472:	4680      	movhi	r8, r0
 8002474:	2303      	movs	r3, #3
 8002476:	f04f 0a00 	mov.w	sl, #0
 800247a:	6123      	str	r3, [r4, #16]
 800247c:	f02b 0304 	bic.w	r3, fp, #4
 8002480:	6023      	str	r3, [r4, #0]
 8002482:	4633      	mov	r3, r6
 8002484:	4621      	mov	r1, r4
 8002486:	4628      	mov	r0, r5
 8002488:	9700      	str	r7, [sp, #0]
 800248a:	aa0f      	add	r2, sp, #60	; 0x3c
 800248c:	f000 f9d4 	bl	8002838 <_printf_common>
 8002490:	3001      	adds	r0, #1
 8002492:	f040 8090 	bne.w	80025b6 <_printf_float+0x1d6>
 8002496:	f04f 30ff 	mov.w	r0, #4294967295
 800249a:	b011      	add	sp, #68	; 0x44
 800249c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024a0:	4642      	mov	r2, r8
 80024a2:	4653      	mov	r3, sl
 80024a4:	4640      	mov	r0, r8
 80024a6:	4651      	mov	r1, sl
 80024a8:	f7fe fab0 	bl	8000a0c <__aeabi_dcmpun>
 80024ac:	b148      	cbz	r0, 80024c2 <_printf_float+0xe2>
 80024ae:	f1ba 0f00 	cmp.w	sl, #0
 80024b2:	bfb8      	it	lt
 80024b4:	232d      	movlt	r3, #45	; 0x2d
 80024b6:	4880      	ldr	r0, [pc, #512]	; (80026b8 <_printf_float+0x2d8>)
 80024b8:	bfb8      	it	lt
 80024ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80024be:	4b7f      	ldr	r3, [pc, #508]	; (80026bc <_printf_float+0x2dc>)
 80024c0:	e7d3      	b.n	800246a <_printf_float+0x8a>
 80024c2:	6863      	ldr	r3, [r4, #4]
 80024c4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80024c8:	1c5a      	adds	r2, r3, #1
 80024ca:	d142      	bne.n	8002552 <_printf_float+0x172>
 80024cc:	2306      	movs	r3, #6
 80024ce:	6063      	str	r3, [r4, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	9206      	str	r2, [sp, #24]
 80024d4:	aa0e      	add	r2, sp, #56	; 0x38
 80024d6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80024da:	aa0d      	add	r2, sp, #52	; 0x34
 80024dc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80024e0:	9203      	str	r2, [sp, #12]
 80024e2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80024e6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80024ea:	6023      	str	r3, [r4, #0]
 80024ec:	6863      	ldr	r3, [r4, #4]
 80024ee:	4642      	mov	r2, r8
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	4628      	mov	r0, r5
 80024f4:	4653      	mov	r3, sl
 80024f6:	910b      	str	r1, [sp, #44]	; 0x2c
 80024f8:	f7ff fed4 	bl	80022a4 <__cvt>
 80024fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80024fe:	4680      	mov	r8, r0
 8002500:	2947      	cmp	r1, #71	; 0x47
 8002502:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002504:	d108      	bne.n	8002518 <_printf_float+0x138>
 8002506:	1cc8      	adds	r0, r1, #3
 8002508:	db02      	blt.n	8002510 <_printf_float+0x130>
 800250a:	6863      	ldr	r3, [r4, #4]
 800250c:	4299      	cmp	r1, r3
 800250e:	dd40      	ble.n	8002592 <_printf_float+0x1b2>
 8002510:	f1a9 0902 	sub.w	r9, r9, #2
 8002514:	fa5f f989 	uxtb.w	r9, r9
 8002518:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800251c:	d81f      	bhi.n	800255e <_printf_float+0x17e>
 800251e:	464a      	mov	r2, r9
 8002520:	3901      	subs	r1, #1
 8002522:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002526:	910d      	str	r1, [sp, #52]	; 0x34
 8002528:	f7ff ff1b 	bl	8002362 <__exponent>
 800252c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800252e:	4682      	mov	sl, r0
 8002530:	1813      	adds	r3, r2, r0
 8002532:	2a01      	cmp	r2, #1
 8002534:	6123      	str	r3, [r4, #16]
 8002536:	dc02      	bgt.n	800253e <_printf_float+0x15e>
 8002538:	6822      	ldr	r2, [r4, #0]
 800253a:	07d2      	lsls	r2, r2, #31
 800253c:	d501      	bpl.n	8002542 <_printf_float+0x162>
 800253e:	3301      	adds	r3, #1
 8002540:	6123      	str	r3, [r4, #16]
 8002542:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002546:	2b00      	cmp	r3, #0
 8002548:	d09b      	beq.n	8002482 <_printf_float+0xa2>
 800254a:	232d      	movs	r3, #45	; 0x2d
 800254c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002550:	e797      	b.n	8002482 <_printf_float+0xa2>
 8002552:	2947      	cmp	r1, #71	; 0x47
 8002554:	d1bc      	bne.n	80024d0 <_printf_float+0xf0>
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1ba      	bne.n	80024d0 <_printf_float+0xf0>
 800255a:	2301      	movs	r3, #1
 800255c:	e7b7      	b.n	80024ce <_printf_float+0xee>
 800255e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002562:	d118      	bne.n	8002596 <_printf_float+0x1b6>
 8002564:	2900      	cmp	r1, #0
 8002566:	6863      	ldr	r3, [r4, #4]
 8002568:	dd0b      	ble.n	8002582 <_printf_float+0x1a2>
 800256a:	6121      	str	r1, [r4, #16]
 800256c:	b913      	cbnz	r3, 8002574 <_printf_float+0x194>
 800256e:	6822      	ldr	r2, [r4, #0]
 8002570:	07d0      	lsls	r0, r2, #31
 8002572:	d502      	bpl.n	800257a <_printf_float+0x19a>
 8002574:	3301      	adds	r3, #1
 8002576:	440b      	add	r3, r1
 8002578:	6123      	str	r3, [r4, #16]
 800257a:	f04f 0a00 	mov.w	sl, #0
 800257e:	65a1      	str	r1, [r4, #88]	; 0x58
 8002580:	e7df      	b.n	8002542 <_printf_float+0x162>
 8002582:	b913      	cbnz	r3, 800258a <_printf_float+0x1aa>
 8002584:	6822      	ldr	r2, [r4, #0]
 8002586:	07d2      	lsls	r2, r2, #31
 8002588:	d501      	bpl.n	800258e <_printf_float+0x1ae>
 800258a:	3302      	adds	r3, #2
 800258c:	e7f4      	b.n	8002578 <_printf_float+0x198>
 800258e:	2301      	movs	r3, #1
 8002590:	e7f2      	b.n	8002578 <_printf_float+0x198>
 8002592:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002596:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002598:	4299      	cmp	r1, r3
 800259a:	db05      	blt.n	80025a8 <_printf_float+0x1c8>
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	6121      	str	r1, [r4, #16]
 80025a0:	07d8      	lsls	r0, r3, #31
 80025a2:	d5ea      	bpl.n	800257a <_printf_float+0x19a>
 80025a4:	1c4b      	adds	r3, r1, #1
 80025a6:	e7e7      	b.n	8002578 <_printf_float+0x198>
 80025a8:	2900      	cmp	r1, #0
 80025aa:	bfcc      	ite	gt
 80025ac:	2201      	movgt	r2, #1
 80025ae:	f1c1 0202 	rsble	r2, r1, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	e7e0      	b.n	8002578 <_printf_float+0x198>
 80025b6:	6823      	ldr	r3, [r4, #0]
 80025b8:	055a      	lsls	r2, r3, #21
 80025ba:	d407      	bmi.n	80025cc <_printf_float+0x1ec>
 80025bc:	6923      	ldr	r3, [r4, #16]
 80025be:	4642      	mov	r2, r8
 80025c0:	4631      	mov	r1, r6
 80025c2:	4628      	mov	r0, r5
 80025c4:	47b8      	blx	r7
 80025c6:	3001      	adds	r0, #1
 80025c8:	d12b      	bne.n	8002622 <_printf_float+0x242>
 80025ca:	e764      	b.n	8002496 <_printf_float+0xb6>
 80025cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80025d0:	f240 80dd 	bls.w	800278e <_printf_float+0x3ae>
 80025d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80025d8:	2200      	movs	r2, #0
 80025da:	2300      	movs	r3, #0
 80025dc:	f7fe f9e4 	bl	80009a8 <__aeabi_dcmpeq>
 80025e0:	2800      	cmp	r0, #0
 80025e2:	d033      	beq.n	800264c <_printf_float+0x26c>
 80025e4:	2301      	movs	r3, #1
 80025e6:	4631      	mov	r1, r6
 80025e8:	4628      	mov	r0, r5
 80025ea:	4a35      	ldr	r2, [pc, #212]	; (80026c0 <_printf_float+0x2e0>)
 80025ec:	47b8      	blx	r7
 80025ee:	3001      	adds	r0, #1
 80025f0:	f43f af51 	beq.w	8002496 <_printf_float+0xb6>
 80025f4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80025f8:	429a      	cmp	r2, r3
 80025fa:	db02      	blt.n	8002602 <_printf_float+0x222>
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	07d8      	lsls	r0, r3, #31
 8002600:	d50f      	bpl.n	8002622 <_printf_float+0x242>
 8002602:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002606:	4631      	mov	r1, r6
 8002608:	4628      	mov	r0, r5
 800260a:	47b8      	blx	r7
 800260c:	3001      	adds	r0, #1
 800260e:	f43f af42 	beq.w	8002496 <_printf_float+0xb6>
 8002612:	f04f 0800 	mov.w	r8, #0
 8002616:	f104 091a 	add.w	r9, r4, #26
 800261a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800261c:	3b01      	subs	r3, #1
 800261e:	4543      	cmp	r3, r8
 8002620:	dc09      	bgt.n	8002636 <_printf_float+0x256>
 8002622:	6823      	ldr	r3, [r4, #0]
 8002624:	079b      	lsls	r3, r3, #30
 8002626:	f100 8102 	bmi.w	800282e <_printf_float+0x44e>
 800262a:	68e0      	ldr	r0, [r4, #12]
 800262c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800262e:	4298      	cmp	r0, r3
 8002630:	bfb8      	it	lt
 8002632:	4618      	movlt	r0, r3
 8002634:	e731      	b.n	800249a <_printf_float+0xba>
 8002636:	2301      	movs	r3, #1
 8002638:	464a      	mov	r2, r9
 800263a:	4631      	mov	r1, r6
 800263c:	4628      	mov	r0, r5
 800263e:	47b8      	blx	r7
 8002640:	3001      	adds	r0, #1
 8002642:	f43f af28 	beq.w	8002496 <_printf_float+0xb6>
 8002646:	f108 0801 	add.w	r8, r8, #1
 800264a:	e7e6      	b.n	800261a <_printf_float+0x23a>
 800264c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800264e:	2b00      	cmp	r3, #0
 8002650:	dc38      	bgt.n	80026c4 <_printf_float+0x2e4>
 8002652:	2301      	movs	r3, #1
 8002654:	4631      	mov	r1, r6
 8002656:	4628      	mov	r0, r5
 8002658:	4a19      	ldr	r2, [pc, #100]	; (80026c0 <_printf_float+0x2e0>)
 800265a:	47b8      	blx	r7
 800265c:	3001      	adds	r0, #1
 800265e:	f43f af1a 	beq.w	8002496 <_printf_float+0xb6>
 8002662:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002666:	4313      	orrs	r3, r2
 8002668:	d102      	bne.n	8002670 <_printf_float+0x290>
 800266a:	6823      	ldr	r3, [r4, #0]
 800266c:	07d9      	lsls	r1, r3, #31
 800266e:	d5d8      	bpl.n	8002622 <_printf_float+0x242>
 8002670:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002674:	4631      	mov	r1, r6
 8002676:	4628      	mov	r0, r5
 8002678:	47b8      	blx	r7
 800267a:	3001      	adds	r0, #1
 800267c:	f43f af0b 	beq.w	8002496 <_printf_float+0xb6>
 8002680:	f04f 0900 	mov.w	r9, #0
 8002684:	f104 0a1a 	add.w	sl, r4, #26
 8002688:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800268a:	425b      	negs	r3, r3
 800268c:	454b      	cmp	r3, r9
 800268e:	dc01      	bgt.n	8002694 <_printf_float+0x2b4>
 8002690:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002692:	e794      	b.n	80025be <_printf_float+0x1de>
 8002694:	2301      	movs	r3, #1
 8002696:	4652      	mov	r2, sl
 8002698:	4631      	mov	r1, r6
 800269a:	4628      	mov	r0, r5
 800269c:	47b8      	blx	r7
 800269e:	3001      	adds	r0, #1
 80026a0:	f43f aef9 	beq.w	8002496 <_printf_float+0xb6>
 80026a4:	f109 0901 	add.w	r9, r9, #1
 80026a8:	e7ee      	b.n	8002688 <_printf_float+0x2a8>
 80026aa:	bf00      	nop
 80026ac:	7fefffff 	.word	0x7fefffff
 80026b0:	08004cac 	.word	0x08004cac
 80026b4:	08004cb0 	.word	0x08004cb0
 80026b8:	08004cb8 	.word	0x08004cb8
 80026bc:	08004cb4 	.word	0x08004cb4
 80026c0:	08004cbc 	.word	0x08004cbc
 80026c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80026c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80026c8:	429a      	cmp	r2, r3
 80026ca:	bfa8      	it	ge
 80026cc:	461a      	movge	r2, r3
 80026ce:	2a00      	cmp	r2, #0
 80026d0:	4691      	mov	r9, r2
 80026d2:	dc37      	bgt.n	8002744 <_printf_float+0x364>
 80026d4:	f04f 0b00 	mov.w	fp, #0
 80026d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80026dc:	f104 021a 	add.w	r2, r4, #26
 80026e0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80026e4:	ebaa 0309 	sub.w	r3, sl, r9
 80026e8:	455b      	cmp	r3, fp
 80026ea:	dc33      	bgt.n	8002754 <_printf_float+0x374>
 80026ec:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80026f0:	429a      	cmp	r2, r3
 80026f2:	db3b      	blt.n	800276c <_printf_float+0x38c>
 80026f4:	6823      	ldr	r3, [r4, #0]
 80026f6:	07da      	lsls	r2, r3, #31
 80026f8:	d438      	bmi.n	800276c <_printf_float+0x38c>
 80026fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80026fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80026fe:	eba2 030a 	sub.w	r3, r2, sl
 8002702:	eba2 0901 	sub.w	r9, r2, r1
 8002706:	4599      	cmp	r9, r3
 8002708:	bfa8      	it	ge
 800270a:	4699      	movge	r9, r3
 800270c:	f1b9 0f00 	cmp.w	r9, #0
 8002710:	dc34      	bgt.n	800277c <_printf_float+0x39c>
 8002712:	f04f 0800 	mov.w	r8, #0
 8002716:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800271a:	f104 0a1a 	add.w	sl, r4, #26
 800271e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002722:	1a9b      	subs	r3, r3, r2
 8002724:	eba3 0309 	sub.w	r3, r3, r9
 8002728:	4543      	cmp	r3, r8
 800272a:	f77f af7a 	ble.w	8002622 <_printf_float+0x242>
 800272e:	2301      	movs	r3, #1
 8002730:	4652      	mov	r2, sl
 8002732:	4631      	mov	r1, r6
 8002734:	4628      	mov	r0, r5
 8002736:	47b8      	blx	r7
 8002738:	3001      	adds	r0, #1
 800273a:	f43f aeac 	beq.w	8002496 <_printf_float+0xb6>
 800273e:	f108 0801 	add.w	r8, r8, #1
 8002742:	e7ec      	b.n	800271e <_printf_float+0x33e>
 8002744:	4613      	mov	r3, r2
 8002746:	4631      	mov	r1, r6
 8002748:	4642      	mov	r2, r8
 800274a:	4628      	mov	r0, r5
 800274c:	47b8      	blx	r7
 800274e:	3001      	adds	r0, #1
 8002750:	d1c0      	bne.n	80026d4 <_printf_float+0x2f4>
 8002752:	e6a0      	b.n	8002496 <_printf_float+0xb6>
 8002754:	2301      	movs	r3, #1
 8002756:	4631      	mov	r1, r6
 8002758:	4628      	mov	r0, r5
 800275a:	920b      	str	r2, [sp, #44]	; 0x2c
 800275c:	47b8      	blx	r7
 800275e:	3001      	adds	r0, #1
 8002760:	f43f ae99 	beq.w	8002496 <_printf_float+0xb6>
 8002764:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002766:	f10b 0b01 	add.w	fp, fp, #1
 800276a:	e7b9      	b.n	80026e0 <_printf_float+0x300>
 800276c:	4631      	mov	r1, r6
 800276e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002772:	4628      	mov	r0, r5
 8002774:	47b8      	blx	r7
 8002776:	3001      	adds	r0, #1
 8002778:	d1bf      	bne.n	80026fa <_printf_float+0x31a>
 800277a:	e68c      	b.n	8002496 <_printf_float+0xb6>
 800277c:	464b      	mov	r3, r9
 800277e:	4631      	mov	r1, r6
 8002780:	4628      	mov	r0, r5
 8002782:	eb08 020a 	add.w	r2, r8, sl
 8002786:	47b8      	blx	r7
 8002788:	3001      	adds	r0, #1
 800278a:	d1c2      	bne.n	8002712 <_printf_float+0x332>
 800278c:	e683      	b.n	8002496 <_printf_float+0xb6>
 800278e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002790:	2a01      	cmp	r2, #1
 8002792:	dc01      	bgt.n	8002798 <_printf_float+0x3b8>
 8002794:	07db      	lsls	r3, r3, #31
 8002796:	d537      	bpl.n	8002808 <_printf_float+0x428>
 8002798:	2301      	movs	r3, #1
 800279a:	4642      	mov	r2, r8
 800279c:	4631      	mov	r1, r6
 800279e:	4628      	mov	r0, r5
 80027a0:	47b8      	blx	r7
 80027a2:	3001      	adds	r0, #1
 80027a4:	f43f ae77 	beq.w	8002496 <_printf_float+0xb6>
 80027a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80027ac:	4631      	mov	r1, r6
 80027ae:	4628      	mov	r0, r5
 80027b0:	47b8      	blx	r7
 80027b2:	3001      	adds	r0, #1
 80027b4:	f43f ae6f 	beq.w	8002496 <_printf_float+0xb6>
 80027b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80027bc:	2200      	movs	r2, #0
 80027be:	2300      	movs	r3, #0
 80027c0:	f7fe f8f2 	bl	80009a8 <__aeabi_dcmpeq>
 80027c4:	b9d8      	cbnz	r0, 80027fe <_printf_float+0x41e>
 80027c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80027c8:	f108 0201 	add.w	r2, r8, #1
 80027cc:	3b01      	subs	r3, #1
 80027ce:	4631      	mov	r1, r6
 80027d0:	4628      	mov	r0, r5
 80027d2:	47b8      	blx	r7
 80027d4:	3001      	adds	r0, #1
 80027d6:	d10e      	bne.n	80027f6 <_printf_float+0x416>
 80027d8:	e65d      	b.n	8002496 <_printf_float+0xb6>
 80027da:	2301      	movs	r3, #1
 80027dc:	464a      	mov	r2, r9
 80027de:	4631      	mov	r1, r6
 80027e0:	4628      	mov	r0, r5
 80027e2:	47b8      	blx	r7
 80027e4:	3001      	adds	r0, #1
 80027e6:	f43f ae56 	beq.w	8002496 <_printf_float+0xb6>
 80027ea:	f108 0801 	add.w	r8, r8, #1
 80027ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80027f0:	3b01      	subs	r3, #1
 80027f2:	4543      	cmp	r3, r8
 80027f4:	dcf1      	bgt.n	80027da <_printf_float+0x3fa>
 80027f6:	4653      	mov	r3, sl
 80027f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80027fc:	e6e0      	b.n	80025c0 <_printf_float+0x1e0>
 80027fe:	f04f 0800 	mov.w	r8, #0
 8002802:	f104 091a 	add.w	r9, r4, #26
 8002806:	e7f2      	b.n	80027ee <_printf_float+0x40e>
 8002808:	2301      	movs	r3, #1
 800280a:	4642      	mov	r2, r8
 800280c:	e7df      	b.n	80027ce <_printf_float+0x3ee>
 800280e:	2301      	movs	r3, #1
 8002810:	464a      	mov	r2, r9
 8002812:	4631      	mov	r1, r6
 8002814:	4628      	mov	r0, r5
 8002816:	47b8      	blx	r7
 8002818:	3001      	adds	r0, #1
 800281a:	f43f ae3c 	beq.w	8002496 <_printf_float+0xb6>
 800281e:	f108 0801 	add.w	r8, r8, #1
 8002822:	68e3      	ldr	r3, [r4, #12]
 8002824:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002826:	1a5b      	subs	r3, r3, r1
 8002828:	4543      	cmp	r3, r8
 800282a:	dcf0      	bgt.n	800280e <_printf_float+0x42e>
 800282c:	e6fd      	b.n	800262a <_printf_float+0x24a>
 800282e:	f04f 0800 	mov.w	r8, #0
 8002832:	f104 0919 	add.w	r9, r4, #25
 8002836:	e7f4      	b.n	8002822 <_printf_float+0x442>

08002838 <_printf_common>:
 8002838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800283c:	4616      	mov	r6, r2
 800283e:	4699      	mov	r9, r3
 8002840:	688a      	ldr	r2, [r1, #8]
 8002842:	690b      	ldr	r3, [r1, #16]
 8002844:	4607      	mov	r7, r0
 8002846:	4293      	cmp	r3, r2
 8002848:	bfb8      	it	lt
 800284a:	4613      	movlt	r3, r2
 800284c:	6033      	str	r3, [r6, #0]
 800284e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002852:	460c      	mov	r4, r1
 8002854:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002858:	b10a      	cbz	r2, 800285e <_printf_common+0x26>
 800285a:	3301      	adds	r3, #1
 800285c:	6033      	str	r3, [r6, #0]
 800285e:	6823      	ldr	r3, [r4, #0]
 8002860:	0699      	lsls	r1, r3, #26
 8002862:	bf42      	ittt	mi
 8002864:	6833      	ldrmi	r3, [r6, #0]
 8002866:	3302      	addmi	r3, #2
 8002868:	6033      	strmi	r3, [r6, #0]
 800286a:	6825      	ldr	r5, [r4, #0]
 800286c:	f015 0506 	ands.w	r5, r5, #6
 8002870:	d106      	bne.n	8002880 <_printf_common+0x48>
 8002872:	f104 0a19 	add.w	sl, r4, #25
 8002876:	68e3      	ldr	r3, [r4, #12]
 8002878:	6832      	ldr	r2, [r6, #0]
 800287a:	1a9b      	subs	r3, r3, r2
 800287c:	42ab      	cmp	r3, r5
 800287e:	dc28      	bgt.n	80028d2 <_printf_common+0x9a>
 8002880:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002884:	1e13      	subs	r3, r2, #0
 8002886:	6822      	ldr	r2, [r4, #0]
 8002888:	bf18      	it	ne
 800288a:	2301      	movne	r3, #1
 800288c:	0692      	lsls	r2, r2, #26
 800288e:	d42d      	bmi.n	80028ec <_printf_common+0xb4>
 8002890:	4649      	mov	r1, r9
 8002892:	4638      	mov	r0, r7
 8002894:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002898:	47c0      	blx	r8
 800289a:	3001      	adds	r0, #1
 800289c:	d020      	beq.n	80028e0 <_printf_common+0xa8>
 800289e:	6823      	ldr	r3, [r4, #0]
 80028a0:	68e5      	ldr	r5, [r4, #12]
 80028a2:	f003 0306 	and.w	r3, r3, #6
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	bf18      	it	ne
 80028aa:	2500      	movne	r5, #0
 80028ac:	6832      	ldr	r2, [r6, #0]
 80028ae:	f04f 0600 	mov.w	r6, #0
 80028b2:	68a3      	ldr	r3, [r4, #8]
 80028b4:	bf08      	it	eq
 80028b6:	1aad      	subeq	r5, r5, r2
 80028b8:	6922      	ldr	r2, [r4, #16]
 80028ba:	bf08      	it	eq
 80028bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028c0:	4293      	cmp	r3, r2
 80028c2:	bfc4      	itt	gt
 80028c4:	1a9b      	subgt	r3, r3, r2
 80028c6:	18ed      	addgt	r5, r5, r3
 80028c8:	341a      	adds	r4, #26
 80028ca:	42b5      	cmp	r5, r6
 80028cc:	d11a      	bne.n	8002904 <_printf_common+0xcc>
 80028ce:	2000      	movs	r0, #0
 80028d0:	e008      	b.n	80028e4 <_printf_common+0xac>
 80028d2:	2301      	movs	r3, #1
 80028d4:	4652      	mov	r2, sl
 80028d6:	4649      	mov	r1, r9
 80028d8:	4638      	mov	r0, r7
 80028da:	47c0      	blx	r8
 80028dc:	3001      	adds	r0, #1
 80028de:	d103      	bne.n	80028e8 <_printf_common+0xb0>
 80028e0:	f04f 30ff 	mov.w	r0, #4294967295
 80028e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028e8:	3501      	adds	r5, #1
 80028ea:	e7c4      	b.n	8002876 <_printf_common+0x3e>
 80028ec:	2030      	movs	r0, #48	; 0x30
 80028ee:	18e1      	adds	r1, r4, r3
 80028f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028f4:	1c5a      	adds	r2, r3, #1
 80028f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028fa:	4422      	add	r2, r4
 80028fc:	3302      	adds	r3, #2
 80028fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002902:	e7c5      	b.n	8002890 <_printf_common+0x58>
 8002904:	2301      	movs	r3, #1
 8002906:	4622      	mov	r2, r4
 8002908:	4649      	mov	r1, r9
 800290a:	4638      	mov	r0, r7
 800290c:	47c0      	blx	r8
 800290e:	3001      	adds	r0, #1
 8002910:	d0e6      	beq.n	80028e0 <_printf_common+0xa8>
 8002912:	3601      	adds	r6, #1
 8002914:	e7d9      	b.n	80028ca <_printf_common+0x92>
	...

08002918 <_printf_i>:
 8002918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800291c:	460c      	mov	r4, r1
 800291e:	7e27      	ldrb	r7, [r4, #24]
 8002920:	4691      	mov	r9, r2
 8002922:	2f78      	cmp	r7, #120	; 0x78
 8002924:	4680      	mov	r8, r0
 8002926:	469a      	mov	sl, r3
 8002928:	990c      	ldr	r1, [sp, #48]	; 0x30
 800292a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800292e:	d807      	bhi.n	8002940 <_printf_i+0x28>
 8002930:	2f62      	cmp	r7, #98	; 0x62
 8002932:	d80a      	bhi.n	800294a <_printf_i+0x32>
 8002934:	2f00      	cmp	r7, #0
 8002936:	f000 80d9 	beq.w	8002aec <_printf_i+0x1d4>
 800293a:	2f58      	cmp	r7, #88	; 0x58
 800293c:	f000 80a4 	beq.w	8002a88 <_printf_i+0x170>
 8002940:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002944:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002948:	e03a      	b.n	80029c0 <_printf_i+0xa8>
 800294a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800294e:	2b15      	cmp	r3, #21
 8002950:	d8f6      	bhi.n	8002940 <_printf_i+0x28>
 8002952:	a001      	add	r0, pc, #4	; (adr r0, 8002958 <_printf_i+0x40>)
 8002954:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002958:	080029b1 	.word	0x080029b1
 800295c:	080029c5 	.word	0x080029c5
 8002960:	08002941 	.word	0x08002941
 8002964:	08002941 	.word	0x08002941
 8002968:	08002941 	.word	0x08002941
 800296c:	08002941 	.word	0x08002941
 8002970:	080029c5 	.word	0x080029c5
 8002974:	08002941 	.word	0x08002941
 8002978:	08002941 	.word	0x08002941
 800297c:	08002941 	.word	0x08002941
 8002980:	08002941 	.word	0x08002941
 8002984:	08002ad3 	.word	0x08002ad3
 8002988:	080029f5 	.word	0x080029f5
 800298c:	08002ab5 	.word	0x08002ab5
 8002990:	08002941 	.word	0x08002941
 8002994:	08002941 	.word	0x08002941
 8002998:	08002af5 	.word	0x08002af5
 800299c:	08002941 	.word	0x08002941
 80029a0:	080029f5 	.word	0x080029f5
 80029a4:	08002941 	.word	0x08002941
 80029a8:	08002941 	.word	0x08002941
 80029ac:	08002abd 	.word	0x08002abd
 80029b0:	680b      	ldr	r3, [r1, #0]
 80029b2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80029b6:	1d1a      	adds	r2, r3, #4
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	600a      	str	r2, [r1, #0]
 80029bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0a4      	b.n	8002b0e <_printf_i+0x1f6>
 80029c4:	6825      	ldr	r5, [r4, #0]
 80029c6:	6808      	ldr	r0, [r1, #0]
 80029c8:	062e      	lsls	r6, r5, #24
 80029ca:	f100 0304 	add.w	r3, r0, #4
 80029ce:	d50a      	bpl.n	80029e6 <_printf_i+0xce>
 80029d0:	6805      	ldr	r5, [r0, #0]
 80029d2:	600b      	str	r3, [r1, #0]
 80029d4:	2d00      	cmp	r5, #0
 80029d6:	da03      	bge.n	80029e0 <_printf_i+0xc8>
 80029d8:	232d      	movs	r3, #45	; 0x2d
 80029da:	426d      	negs	r5, r5
 80029dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029e0:	230a      	movs	r3, #10
 80029e2:	485e      	ldr	r0, [pc, #376]	; (8002b5c <_printf_i+0x244>)
 80029e4:	e019      	b.n	8002a1a <_printf_i+0x102>
 80029e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80029ea:	6805      	ldr	r5, [r0, #0]
 80029ec:	600b      	str	r3, [r1, #0]
 80029ee:	bf18      	it	ne
 80029f0:	b22d      	sxthne	r5, r5
 80029f2:	e7ef      	b.n	80029d4 <_printf_i+0xbc>
 80029f4:	680b      	ldr	r3, [r1, #0]
 80029f6:	6825      	ldr	r5, [r4, #0]
 80029f8:	1d18      	adds	r0, r3, #4
 80029fa:	6008      	str	r0, [r1, #0]
 80029fc:	0628      	lsls	r0, r5, #24
 80029fe:	d501      	bpl.n	8002a04 <_printf_i+0xec>
 8002a00:	681d      	ldr	r5, [r3, #0]
 8002a02:	e002      	b.n	8002a0a <_printf_i+0xf2>
 8002a04:	0669      	lsls	r1, r5, #25
 8002a06:	d5fb      	bpl.n	8002a00 <_printf_i+0xe8>
 8002a08:	881d      	ldrh	r5, [r3, #0]
 8002a0a:	2f6f      	cmp	r7, #111	; 0x6f
 8002a0c:	bf0c      	ite	eq
 8002a0e:	2308      	moveq	r3, #8
 8002a10:	230a      	movne	r3, #10
 8002a12:	4852      	ldr	r0, [pc, #328]	; (8002b5c <_printf_i+0x244>)
 8002a14:	2100      	movs	r1, #0
 8002a16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002a1a:	6866      	ldr	r6, [r4, #4]
 8002a1c:	2e00      	cmp	r6, #0
 8002a1e:	bfa8      	it	ge
 8002a20:	6821      	ldrge	r1, [r4, #0]
 8002a22:	60a6      	str	r6, [r4, #8]
 8002a24:	bfa4      	itt	ge
 8002a26:	f021 0104 	bicge.w	r1, r1, #4
 8002a2a:	6021      	strge	r1, [r4, #0]
 8002a2c:	b90d      	cbnz	r5, 8002a32 <_printf_i+0x11a>
 8002a2e:	2e00      	cmp	r6, #0
 8002a30:	d04d      	beq.n	8002ace <_printf_i+0x1b6>
 8002a32:	4616      	mov	r6, r2
 8002a34:	fbb5 f1f3 	udiv	r1, r5, r3
 8002a38:	fb03 5711 	mls	r7, r3, r1, r5
 8002a3c:	5dc7      	ldrb	r7, [r0, r7]
 8002a3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002a42:	462f      	mov	r7, r5
 8002a44:	42bb      	cmp	r3, r7
 8002a46:	460d      	mov	r5, r1
 8002a48:	d9f4      	bls.n	8002a34 <_printf_i+0x11c>
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d10b      	bne.n	8002a66 <_printf_i+0x14e>
 8002a4e:	6823      	ldr	r3, [r4, #0]
 8002a50:	07df      	lsls	r7, r3, #31
 8002a52:	d508      	bpl.n	8002a66 <_printf_i+0x14e>
 8002a54:	6923      	ldr	r3, [r4, #16]
 8002a56:	6861      	ldr	r1, [r4, #4]
 8002a58:	4299      	cmp	r1, r3
 8002a5a:	bfde      	ittt	le
 8002a5c:	2330      	movle	r3, #48	; 0x30
 8002a5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002a62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002a66:	1b92      	subs	r2, r2, r6
 8002a68:	6122      	str	r2, [r4, #16]
 8002a6a:	464b      	mov	r3, r9
 8002a6c:	4621      	mov	r1, r4
 8002a6e:	4640      	mov	r0, r8
 8002a70:	f8cd a000 	str.w	sl, [sp]
 8002a74:	aa03      	add	r2, sp, #12
 8002a76:	f7ff fedf 	bl	8002838 <_printf_common>
 8002a7a:	3001      	adds	r0, #1
 8002a7c:	d14c      	bne.n	8002b18 <_printf_i+0x200>
 8002a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a82:	b004      	add	sp, #16
 8002a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a88:	4834      	ldr	r0, [pc, #208]	; (8002b5c <_printf_i+0x244>)
 8002a8a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002a8e:	680e      	ldr	r6, [r1, #0]
 8002a90:	6823      	ldr	r3, [r4, #0]
 8002a92:	f856 5b04 	ldr.w	r5, [r6], #4
 8002a96:	061f      	lsls	r7, r3, #24
 8002a98:	600e      	str	r6, [r1, #0]
 8002a9a:	d514      	bpl.n	8002ac6 <_printf_i+0x1ae>
 8002a9c:	07d9      	lsls	r1, r3, #31
 8002a9e:	bf44      	itt	mi
 8002aa0:	f043 0320 	orrmi.w	r3, r3, #32
 8002aa4:	6023      	strmi	r3, [r4, #0]
 8002aa6:	b91d      	cbnz	r5, 8002ab0 <_printf_i+0x198>
 8002aa8:	6823      	ldr	r3, [r4, #0]
 8002aaa:	f023 0320 	bic.w	r3, r3, #32
 8002aae:	6023      	str	r3, [r4, #0]
 8002ab0:	2310      	movs	r3, #16
 8002ab2:	e7af      	b.n	8002a14 <_printf_i+0xfc>
 8002ab4:	6823      	ldr	r3, [r4, #0]
 8002ab6:	f043 0320 	orr.w	r3, r3, #32
 8002aba:	6023      	str	r3, [r4, #0]
 8002abc:	2378      	movs	r3, #120	; 0x78
 8002abe:	4828      	ldr	r0, [pc, #160]	; (8002b60 <_printf_i+0x248>)
 8002ac0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002ac4:	e7e3      	b.n	8002a8e <_printf_i+0x176>
 8002ac6:	065e      	lsls	r6, r3, #25
 8002ac8:	bf48      	it	mi
 8002aca:	b2ad      	uxthmi	r5, r5
 8002acc:	e7e6      	b.n	8002a9c <_printf_i+0x184>
 8002ace:	4616      	mov	r6, r2
 8002ad0:	e7bb      	b.n	8002a4a <_printf_i+0x132>
 8002ad2:	680b      	ldr	r3, [r1, #0]
 8002ad4:	6826      	ldr	r6, [r4, #0]
 8002ad6:	1d1d      	adds	r5, r3, #4
 8002ad8:	6960      	ldr	r0, [r4, #20]
 8002ada:	600d      	str	r5, [r1, #0]
 8002adc:	0635      	lsls	r5, r6, #24
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	d501      	bpl.n	8002ae6 <_printf_i+0x1ce>
 8002ae2:	6018      	str	r0, [r3, #0]
 8002ae4:	e002      	b.n	8002aec <_printf_i+0x1d4>
 8002ae6:	0671      	lsls	r1, r6, #25
 8002ae8:	d5fb      	bpl.n	8002ae2 <_printf_i+0x1ca>
 8002aea:	8018      	strh	r0, [r3, #0]
 8002aec:	2300      	movs	r3, #0
 8002aee:	4616      	mov	r6, r2
 8002af0:	6123      	str	r3, [r4, #16]
 8002af2:	e7ba      	b.n	8002a6a <_printf_i+0x152>
 8002af4:	680b      	ldr	r3, [r1, #0]
 8002af6:	1d1a      	adds	r2, r3, #4
 8002af8:	600a      	str	r2, [r1, #0]
 8002afa:	681e      	ldr	r6, [r3, #0]
 8002afc:	2100      	movs	r1, #0
 8002afe:	4630      	mov	r0, r6
 8002b00:	6862      	ldr	r2, [r4, #4]
 8002b02:	f000 feb7 	bl	8003874 <memchr>
 8002b06:	b108      	cbz	r0, 8002b0c <_printf_i+0x1f4>
 8002b08:	1b80      	subs	r0, r0, r6
 8002b0a:	6060      	str	r0, [r4, #4]
 8002b0c:	6863      	ldr	r3, [r4, #4]
 8002b0e:	6123      	str	r3, [r4, #16]
 8002b10:	2300      	movs	r3, #0
 8002b12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b16:	e7a8      	b.n	8002a6a <_printf_i+0x152>
 8002b18:	4632      	mov	r2, r6
 8002b1a:	4649      	mov	r1, r9
 8002b1c:	4640      	mov	r0, r8
 8002b1e:	6923      	ldr	r3, [r4, #16]
 8002b20:	47d0      	blx	sl
 8002b22:	3001      	adds	r0, #1
 8002b24:	d0ab      	beq.n	8002a7e <_printf_i+0x166>
 8002b26:	6823      	ldr	r3, [r4, #0]
 8002b28:	079b      	lsls	r3, r3, #30
 8002b2a:	d413      	bmi.n	8002b54 <_printf_i+0x23c>
 8002b2c:	68e0      	ldr	r0, [r4, #12]
 8002b2e:	9b03      	ldr	r3, [sp, #12]
 8002b30:	4298      	cmp	r0, r3
 8002b32:	bfb8      	it	lt
 8002b34:	4618      	movlt	r0, r3
 8002b36:	e7a4      	b.n	8002a82 <_printf_i+0x16a>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	4632      	mov	r2, r6
 8002b3c:	4649      	mov	r1, r9
 8002b3e:	4640      	mov	r0, r8
 8002b40:	47d0      	blx	sl
 8002b42:	3001      	adds	r0, #1
 8002b44:	d09b      	beq.n	8002a7e <_printf_i+0x166>
 8002b46:	3501      	adds	r5, #1
 8002b48:	68e3      	ldr	r3, [r4, #12]
 8002b4a:	9903      	ldr	r1, [sp, #12]
 8002b4c:	1a5b      	subs	r3, r3, r1
 8002b4e:	42ab      	cmp	r3, r5
 8002b50:	dcf2      	bgt.n	8002b38 <_printf_i+0x220>
 8002b52:	e7eb      	b.n	8002b2c <_printf_i+0x214>
 8002b54:	2500      	movs	r5, #0
 8002b56:	f104 0619 	add.w	r6, r4, #25
 8002b5a:	e7f5      	b.n	8002b48 <_printf_i+0x230>
 8002b5c:	08004cbe 	.word	0x08004cbe
 8002b60:	08004ccf 	.word	0x08004ccf

08002b64 <quorem>:
 8002b64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b68:	6903      	ldr	r3, [r0, #16]
 8002b6a:	690c      	ldr	r4, [r1, #16]
 8002b6c:	4607      	mov	r7, r0
 8002b6e:	42a3      	cmp	r3, r4
 8002b70:	f2c0 8083 	blt.w	8002c7a <quorem+0x116>
 8002b74:	3c01      	subs	r4, #1
 8002b76:	f100 0514 	add.w	r5, r0, #20
 8002b7a:	f101 0814 	add.w	r8, r1, #20
 8002b7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002b82:	9301      	str	r3, [sp, #4]
 8002b84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002b88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	fbb2 f6f3 	udiv	r6, r2, r3
 8002b94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002b98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002b9c:	d332      	bcc.n	8002c04 <quorem+0xa0>
 8002b9e:	f04f 0e00 	mov.w	lr, #0
 8002ba2:	4640      	mov	r0, r8
 8002ba4:	46ac      	mov	ip, r5
 8002ba6:	46f2      	mov	sl, lr
 8002ba8:	f850 2b04 	ldr.w	r2, [r0], #4
 8002bac:	b293      	uxth	r3, r2
 8002bae:	fb06 e303 	mla	r3, r6, r3, lr
 8002bb2:	0c12      	lsrs	r2, r2, #16
 8002bb4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002bb8:	fb06 e202 	mla	r2, r6, r2, lr
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	ebaa 0303 	sub.w	r3, sl, r3
 8002bc2:	f8dc a000 	ldr.w	sl, [ip]
 8002bc6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8002bca:	fa1f fa8a 	uxth.w	sl, sl
 8002bce:	4453      	add	r3, sl
 8002bd0:	fa1f fa82 	uxth.w	sl, r2
 8002bd4:	f8dc 2000 	ldr.w	r2, [ip]
 8002bd8:	4581      	cmp	r9, r0
 8002bda:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8002bde:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002be8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8002bec:	f84c 3b04 	str.w	r3, [ip], #4
 8002bf0:	d2da      	bcs.n	8002ba8 <quorem+0x44>
 8002bf2:	f855 300b 	ldr.w	r3, [r5, fp]
 8002bf6:	b92b      	cbnz	r3, 8002c04 <quorem+0xa0>
 8002bf8:	9b01      	ldr	r3, [sp, #4]
 8002bfa:	3b04      	subs	r3, #4
 8002bfc:	429d      	cmp	r5, r3
 8002bfe:	461a      	mov	r2, r3
 8002c00:	d32f      	bcc.n	8002c62 <quorem+0xfe>
 8002c02:	613c      	str	r4, [r7, #16]
 8002c04:	4638      	mov	r0, r7
 8002c06:	f001 f8cb 	bl	8003da0 <__mcmp>
 8002c0a:	2800      	cmp	r0, #0
 8002c0c:	db25      	blt.n	8002c5a <quorem+0xf6>
 8002c0e:	4628      	mov	r0, r5
 8002c10:	f04f 0c00 	mov.w	ip, #0
 8002c14:	3601      	adds	r6, #1
 8002c16:	f858 1b04 	ldr.w	r1, [r8], #4
 8002c1a:	f8d0 e000 	ldr.w	lr, [r0]
 8002c1e:	b28b      	uxth	r3, r1
 8002c20:	ebac 0303 	sub.w	r3, ip, r3
 8002c24:	fa1f f28e 	uxth.w	r2, lr
 8002c28:	4413      	add	r3, r2
 8002c2a:	0c0a      	lsrs	r2, r1, #16
 8002c2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002c30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002c3a:	45c1      	cmp	r9, r8
 8002c3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002c40:	f840 3b04 	str.w	r3, [r0], #4
 8002c44:	d2e7      	bcs.n	8002c16 <quorem+0xb2>
 8002c46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002c4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002c4e:	b922      	cbnz	r2, 8002c5a <quorem+0xf6>
 8002c50:	3b04      	subs	r3, #4
 8002c52:	429d      	cmp	r5, r3
 8002c54:	461a      	mov	r2, r3
 8002c56:	d30a      	bcc.n	8002c6e <quorem+0x10a>
 8002c58:	613c      	str	r4, [r7, #16]
 8002c5a:	4630      	mov	r0, r6
 8002c5c:	b003      	add	sp, #12
 8002c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	3b04      	subs	r3, #4
 8002c66:	2a00      	cmp	r2, #0
 8002c68:	d1cb      	bne.n	8002c02 <quorem+0x9e>
 8002c6a:	3c01      	subs	r4, #1
 8002c6c:	e7c6      	b.n	8002bfc <quorem+0x98>
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	3b04      	subs	r3, #4
 8002c72:	2a00      	cmp	r2, #0
 8002c74:	d1f0      	bne.n	8002c58 <quorem+0xf4>
 8002c76:	3c01      	subs	r4, #1
 8002c78:	e7eb      	b.n	8002c52 <quorem+0xee>
 8002c7a:	2000      	movs	r0, #0
 8002c7c:	e7ee      	b.n	8002c5c <quorem+0xf8>
	...

08002c80 <_dtoa_r>:
 8002c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c84:	4616      	mov	r6, r2
 8002c86:	461f      	mov	r7, r3
 8002c88:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8002c8a:	b099      	sub	sp, #100	; 0x64
 8002c8c:	4605      	mov	r5, r0
 8002c8e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002c92:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8002c96:	b974      	cbnz	r4, 8002cb6 <_dtoa_r+0x36>
 8002c98:	2010      	movs	r0, #16
 8002c9a:	f000 fde3 	bl	8003864 <malloc>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	6268      	str	r0, [r5, #36]	; 0x24
 8002ca2:	b920      	cbnz	r0, 8002cae <_dtoa_r+0x2e>
 8002ca4:	21ea      	movs	r1, #234	; 0xea
 8002ca6:	4bae      	ldr	r3, [pc, #696]	; (8002f60 <_dtoa_r+0x2e0>)
 8002ca8:	48ae      	ldr	r0, [pc, #696]	; (8002f64 <_dtoa_r+0x2e4>)
 8002caa:	f001 fa45 	bl	8004138 <__assert_func>
 8002cae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8002cb2:	6004      	str	r4, [r0, #0]
 8002cb4:	60c4      	str	r4, [r0, #12]
 8002cb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002cb8:	6819      	ldr	r1, [r3, #0]
 8002cba:	b151      	cbz	r1, 8002cd2 <_dtoa_r+0x52>
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	4093      	lsls	r3, r2
 8002cc2:	604a      	str	r2, [r1, #4]
 8002cc4:	608b      	str	r3, [r1, #8]
 8002cc6:	4628      	mov	r0, r5
 8002cc8:	f000 fe30 	bl	800392c <_Bfree>
 8002ccc:	2200      	movs	r2, #0
 8002cce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	1e3b      	subs	r3, r7, #0
 8002cd4:	bfaf      	iteee	ge
 8002cd6:	2300      	movge	r3, #0
 8002cd8:	2201      	movlt	r2, #1
 8002cda:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002cde:	9305      	strlt	r3, [sp, #20]
 8002ce0:	bfa8      	it	ge
 8002ce2:	f8c8 3000 	strge.w	r3, [r8]
 8002ce6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8002cea:	4b9f      	ldr	r3, [pc, #636]	; (8002f68 <_dtoa_r+0x2e8>)
 8002cec:	bfb8      	it	lt
 8002cee:	f8c8 2000 	strlt.w	r2, [r8]
 8002cf2:	ea33 0309 	bics.w	r3, r3, r9
 8002cf6:	d119      	bne.n	8002d2c <_dtoa_r+0xac>
 8002cf8:	f242 730f 	movw	r3, #9999	; 0x270f
 8002cfc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002cfe:	6013      	str	r3, [r2, #0]
 8002d00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8002d04:	4333      	orrs	r3, r6
 8002d06:	f000 8580 	beq.w	800380a <_dtoa_r+0xb8a>
 8002d0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002d0c:	b953      	cbnz	r3, 8002d24 <_dtoa_r+0xa4>
 8002d0e:	4b97      	ldr	r3, [pc, #604]	; (8002f6c <_dtoa_r+0x2ec>)
 8002d10:	e022      	b.n	8002d58 <_dtoa_r+0xd8>
 8002d12:	4b97      	ldr	r3, [pc, #604]	; (8002f70 <_dtoa_r+0x2f0>)
 8002d14:	9308      	str	r3, [sp, #32]
 8002d16:	3308      	adds	r3, #8
 8002d18:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002d1a:	6013      	str	r3, [r2, #0]
 8002d1c:	9808      	ldr	r0, [sp, #32]
 8002d1e:	b019      	add	sp, #100	; 0x64
 8002d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d24:	4b91      	ldr	r3, [pc, #580]	; (8002f6c <_dtoa_r+0x2ec>)
 8002d26:	9308      	str	r3, [sp, #32]
 8002d28:	3303      	adds	r3, #3
 8002d2a:	e7f5      	b.n	8002d18 <_dtoa_r+0x98>
 8002d2c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8002d30:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8002d34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	f7fd fe34 	bl	80009a8 <__aeabi_dcmpeq>
 8002d40:	4680      	mov	r8, r0
 8002d42:	b158      	cbz	r0, 8002d5c <_dtoa_r+0xdc>
 8002d44:	2301      	movs	r3, #1
 8002d46:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 8559 	beq.w	8003804 <_dtoa_r+0xb84>
 8002d52:	4888      	ldr	r0, [pc, #544]	; (8002f74 <_dtoa_r+0x2f4>)
 8002d54:	6018      	str	r0, [r3, #0]
 8002d56:	1e43      	subs	r3, r0, #1
 8002d58:	9308      	str	r3, [sp, #32]
 8002d5a:	e7df      	b.n	8002d1c <_dtoa_r+0x9c>
 8002d5c:	ab16      	add	r3, sp, #88	; 0x58
 8002d5e:	9301      	str	r3, [sp, #4]
 8002d60:	ab17      	add	r3, sp, #92	; 0x5c
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	4628      	mov	r0, r5
 8002d66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8002d6a:	f001 f8c5 	bl	8003ef8 <__d2b>
 8002d6e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8002d72:	4682      	mov	sl, r0
 8002d74:	2c00      	cmp	r4, #0
 8002d76:	d07e      	beq.n	8002e76 <_dtoa_r+0x1f6>
 8002d78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002d7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d7e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002d82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d86:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8002d8a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8002d8e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8002d92:	2200      	movs	r2, #0
 8002d94:	4b78      	ldr	r3, [pc, #480]	; (8002f78 <_dtoa_r+0x2f8>)
 8002d96:	f7fd f9e7 	bl	8000168 <__aeabi_dsub>
 8002d9a:	a36b      	add	r3, pc, #428	; (adr r3, 8002f48 <_dtoa_r+0x2c8>)
 8002d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da0:	f7fd fb9a 	bl	80004d8 <__aeabi_dmul>
 8002da4:	a36a      	add	r3, pc, #424	; (adr r3, 8002f50 <_dtoa_r+0x2d0>)
 8002da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002daa:	f7fd f9df 	bl	800016c <__adddf3>
 8002dae:	4606      	mov	r6, r0
 8002db0:	4620      	mov	r0, r4
 8002db2:	460f      	mov	r7, r1
 8002db4:	f7fd fb26 	bl	8000404 <__aeabi_i2d>
 8002db8:	a367      	add	r3, pc, #412	; (adr r3, 8002f58 <_dtoa_r+0x2d8>)
 8002dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dbe:	f7fd fb8b 	bl	80004d8 <__aeabi_dmul>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	4639      	mov	r1, r7
 8002dca:	f7fd f9cf 	bl	800016c <__adddf3>
 8002dce:	4606      	mov	r6, r0
 8002dd0:	460f      	mov	r7, r1
 8002dd2:	f7fd fe31 	bl	8000a38 <__aeabi_d2iz>
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	4681      	mov	r9, r0
 8002dda:	2300      	movs	r3, #0
 8002ddc:	4630      	mov	r0, r6
 8002dde:	4639      	mov	r1, r7
 8002de0:	f7fd fdec 	bl	80009bc <__aeabi_dcmplt>
 8002de4:	b148      	cbz	r0, 8002dfa <_dtoa_r+0x17a>
 8002de6:	4648      	mov	r0, r9
 8002de8:	f7fd fb0c 	bl	8000404 <__aeabi_i2d>
 8002dec:	4632      	mov	r2, r6
 8002dee:	463b      	mov	r3, r7
 8002df0:	f7fd fdda 	bl	80009a8 <__aeabi_dcmpeq>
 8002df4:	b908      	cbnz	r0, 8002dfa <_dtoa_r+0x17a>
 8002df6:	f109 39ff 	add.w	r9, r9, #4294967295
 8002dfa:	f1b9 0f16 	cmp.w	r9, #22
 8002dfe:	d857      	bhi.n	8002eb0 <_dtoa_r+0x230>
 8002e00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002e04:	4b5d      	ldr	r3, [pc, #372]	; (8002f7c <_dtoa_r+0x2fc>)
 8002e06:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8002e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0e:	f7fd fdd5 	bl	80009bc <__aeabi_dcmplt>
 8002e12:	2800      	cmp	r0, #0
 8002e14:	d04e      	beq.n	8002eb4 <_dtoa_r+0x234>
 8002e16:	2300      	movs	r3, #0
 8002e18:	f109 39ff 	add.w	r9, r9, #4294967295
 8002e1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8002e1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002e20:	1b1c      	subs	r4, r3, r4
 8002e22:	1e63      	subs	r3, r4, #1
 8002e24:	9309      	str	r3, [sp, #36]	; 0x24
 8002e26:	bf49      	itett	mi
 8002e28:	f1c4 0301 	rsbmi	r3, r4, #1
 8002e2c:	2300      	movpl	r3, #0
 8002e2e:	9306      	strmi	r3, [sp, #24]
 8002e30:	2300      	movmi	r3, #0
 8002e32:	bf54      	ite	pl
 8002e34:	9306      	strpl	r3, [sp, #24]
 8002e36:	9309      	strmi	r3, [sp, #36]	; 0x24
 8002e38:	f1b9 0f00 	cmp.w	r9, #0
 8002e3c:	db3c      	blt.n	8002eb8 <_dtoa_r+0x238>
 8002e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e40:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8002e44:	444b      	add	r3, r9
 8002e46:	9309      	str	r3, [sp, #36]	; 0x24
 8002e48:	2300      	movs	r3, #0
 8002e4a:	930a      	str	r3, [sp, #40]	; 0x28
 8002e4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002e4e:	2b09      	cmp	r3, #9
 8002e50:	d86c      	bhi.n	8002f2c <_dtoa_r+0x2ac>
 8002e52:	2b05      	cmp	r3, #5
 8002e54:	bfc4      	itt	gt
 8002e56:	3b04      	subgt	r3, #4
 8002e58:	9322      	strgt	r3, [sp, #136]	; 0x88
 8002e5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002e5c:	bfc8      	it	gt
 8002e5e:	2400      	movgt	r4, #0
 8002e60:	f1a3 0302 	sub.w	r3, r3, #2
 8002e64:	bfd8      	it	le
 8002e66:	2401      	movle	r4, #1
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	f200 808b 	bhi.w	8002f84 <_dtoa_r+0x304>
 8002e6e:	e8df f003 	tbb	[pc, r3]
 8002e72:	4f2d      	.short	0x4f2d
 8002e74:	5b4d      	.short	0x5b4d
 8002e76:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8002e7a:	441c      	add	r4, r3
 8002e7c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	bfc3      	ittte	gt
 8002e84:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8002e88:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8002e8c:	fa09 f303 	lslgt.w	r3, r9, r3
 8002e90:	f1c3 0320 	rsble	r3, r3, #32
 8002e94:	bfc6      	itte	gt
 8002e96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8002e9a:	4318      	orrgt	r0, r3
 8002e9c:	fa06 f003 	lslle.w	r0, r6, r3
 8002ea0:	f7fd faa0 	bl	80003e4 <__aeabi_ui2d>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8002eaa:	3c01      	subs	r4, #1
 8002eac:	9313      	str	r3, [sp, #76]	; 0x4c
 8002eae:	e770      	b.n	8002d92 <_dtoa_r+0x112>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e7b3      	b.n	8002e1c <_dtoa_r+0x19c>
 8002eb4:	900f      	str	r0, [sp, #60]	; 0x3c
 8002eb6:	e7b2      	b.n	8002e1e <_dtoa_r+0x19e>
 8002eb8:	9b06      	ldr	r3, [sp, #24]
 8002eba:	eba3 0309 	sub.w	r3, r3, r9
 8002ebe:	9306      	str	r3, [sp, #24]
 8002ec0:	f1c9 0300 	rsb	r3, r9, #0
 8002ec4:	930a      	str	r3, [sp, #40]	; 0x28
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	930e      	str	r3, [sp, #56]	; 0x38
 8002eca:	e7bf      	b.n	8002e4c <_dtoa_r+0x1cc>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	930b      	str	r3, [sp, #44]	; 0x2c
 8002ed0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	dc59      	bgt.n	8002f8a <_dtoa_r+0x30a>
 8002ed6:	f04f 0b01 	mov.w	fp, #1
 8002eda:	465b      	mov	r3, fp
 8002edc:	f8cd b008 	str.w	fp, [sp, #8]
 8002ee0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8002ee8:	6042      	str	r2, [r0, #4]
 8002eea:	2204      	movs	r2, #4
 8002eec:	f102 0614 	add.w	r6, r2, #20
 8002ef0:	429e      	cmp	r6, r3
 8002ef2:	6841      	ldr	r1, [r0, #4]
 8002ef4:	d94f      	bls.n	8002f96 <_dtoa_r+0x316>
 8002ef6:	4628      	mov	r0, r5
 8002ef8:	f000 fcd8 	bl	80038ac <_Balloc>
 8002efc:	9008      	str	r0, [sp, #32]
 8002efe:	2800      	cmp	r0, #0
 8002f00:	d14d      	bne.n	8002f9e <_dtoa_r+0x31e>
 8002f02:	4602      	mov	r2, r0
 8002f04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002f08:	4b1d      	ldr	r3, [pc, #116]	; (8002f80 <_dtoa_r+0x300>)
 8002f0a:	e6cd      	b.n	8002ca8 <_dtoa_r+0x28>
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e7de      	b.n	8002ece <_dtoa_r+0x24e>
 8002f10:	2300      	movs	r3, #0
 8002f12:	930b      	str	r3, [sp, #44]	; 0x2c
 8002f14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002f16:	eb09 0b03 	add.w	fp, r9, r3
 8002f1a:	f10b 0301 	add.w	r3, fp, #1
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	9302      	str	r3, [sp, #8]
 8002f22:	bfb8      	it	lt
 8002f24:	2301      	movlt	r3, #1
 8002f26:	e7dd      	b.n	8002ee4 <_dtoa_r+0x264>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e7f2      	b.n	8002f12 <_dtoa_r+0x292>
 8002f2c:	2401      	movs	r4, #1
 8002f2e:	2300      	movs	r3, #0
 8002f30:	940b      	str	r4, [sp, #44]	; 0x2c
 8002f32:	9322      	str	r3, [sp, #136]	; 0x88
 8002f34:	f04f 3bff 	mov.w	fp, #4294967295
 8002f38:	2200      	movs	r2, #0
 8002f3a:	2312      	movs	r3, #18
 8002f3c:	f8cd b008 	str.w	fp, [sp, #8]
 8002f40:	9223      	str	r2, [sp, #140]	; 0x8c
 8002f42:	e7cf      	b.n	8002ee4 <_dtoa_r+0x264>
 8002f44:	f3af 8000 	nop.w
 8002f48:	636f4361 	.word	0x636f4361
 8002f4c:	3fd287a7 	.word	0x3fd287a7
 8002f50:	8b60c8b3 	.word	0x8b60c8b3
 8002f54:	3fc68a28 	.word	0x3fc68a28
 8002f58:	509f79fb 	.word	0x509f79fb
 8002f5c:	3fd34413 	.word	0x3fd34413
 8002f60:	08004ced 	.word	0x08004ced
 8002f64:	08004d04 	.word	0x08004d04
 8002f68:	7ff00000 	.word	0x7ff00000
 8002f6c:	08004ce9 	.word	0x08004ce9
 8002f70:	08004ce0 	.word	0x08004ce0
 8002f74:	08004cbd 	.word	0x08004cbd
 8002f78:	3ff80000 	.word	0x3ff80000
 8002f7c:	08004e00 	.word	0x08004e00
 8002f80:	08004d63 	.word	0x08004d63
 8002f84:	2301      	movs	r3, #1
 8002f86:	930b      	str	r3, [sp, #44]	; 0x2c
 8002f88:	e7d4      	b.n	8002f34 <_dtoa_r+0x2b4>
 8002f8a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8002f8e:	465b      	mov	r3, fp
 8002f90:	f8cd b008 	str.w	fp, [sp, #8]
 8002f94:	e7a6      	b.n	8002ee4 <_dtoa_r+0x264>
 8002f96:	3101      	adds	r1, #1
 8002f98:	6041      	str	r1, [r0, #4]
 8002f9a:	0052      	lsls	r2, r2, #1
 8002f9c:	e7a6      	b.n	8002eec <_dtoa_r+0x26c>
 8002f9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002fa0:	9a08      	ldr	r2, [sp, #32]
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	9b02      	ldr	r3, [sp, #8]
 8002fa6:	2b0e      	cmp	r3, #14
 8002fa8:	f200 80a8 	bhi.w	80030fc <_dtoa_r+0x47c>
 8002fac:	2c00      	cmp	r4, #0
 8002fae:	f000 80a5 	beq.w	80030fc <_dtoa_r+0x47c>
 8002fb2:	f1b9 0f00 	cmp.w	r9, #0
 8002fb6:	dd34      	ble.n	8003022 <_dtoa_r+0x3a2>
 8002fb8:	4a9a      	ldr	r2, [pc, #616]	; (8003224 <_dtoa_r+0x5a4>)
 8002fba:	f009 030f 	and.w	r3, r9, #15
 8002fbe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002fc2:	f419 7f80 	tst.w	r9, #256	; 0x100
 8002fc6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002fca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8002fce:	ea4f 1429 	mov.w	r4, r9, asr #4
 8002fd2:	d016      	beq.n	8003002 <_dtoa_r+0x382>
 8002fd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002fd8:	4b93      	ldr	r3, [pc, #588]	; (8003228 <_dtoa_r+0x5a8>)
 8002fda:	2703      	movs	r7, #3
 8002fdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002fe0:	f7fd fba4 	bl	800072c <__aeabi_ddiv>
 8002fe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002fe8:	f004 040f 	and.w	r4, r4, #15
 8002fec:	4e8e      	ldr	r6, [pc, #568]	; (8003228 <_dtoa_r+0x5a8>)
 8002fee:	b954      	cbnz	r4, 8003006 <_dtoa_r+0x386>
 8002ff0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002ff4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002ff8:	f7fd fb98 	bl	800072c <__aeabi_ddiv>
 8002ffc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003000:	e029      	b.n	8003056 <_dtoa_r+0x3d6>
 8003002:	2702      	movs	r7, #2
 8003004:	e7f2      	b.n	8002fec <_dtoa_r+0x36c>
 8003006:	07e1      	lsls	r1, r4, #31
 8003008:	d508      	bpl.n	800301c <_dtoa_r+0x39c>
 800300a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800300e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003012:	f7fd fa61 	bl	80004d8 <__aeabi_dmul>
 8003016:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800301a:	3701      	adds	r7, #1
 800301c:	1064      	asrs	r4, r4, #1
 800301e:	3608      	adds	r6, #8
 8003020:	e7e5      	b.n	8002fee <_dtoa_r+0x36e>
 8003022:	f000 80a5 	beq.w	8003170 <_dtoa_r+0x4f0>
 8003026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800302a:	f1c9 0400 	rsb	r4, r9, #0
 800302e:	4b7d      	ldr	r3, [pc, #500]	; (8003224 <_dtoa_r+0x5a4>)
 8003030:	f004 020f 	and.w	r2, r4, #15
 8003034:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303c:	f7fd fa4c 	bl	80004d8 <__aeabi_dmul>
 8003040:	2702      	movs	r7, #2
 8003042:	2300      	movs	r3, #0
 8003044:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003048:	4e77      	ldr	r6, [pc, #476]	; (8003228 <_dtoa_r+0x5a8>)
 800304a:	1124      	asrs	r4, r4, #4
 800304c:	2c00      	cmp	r4, #0
 800304e:	f040 8084 	bne.w	800315a <_dtoa_r+0x4da>
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1d2      	bne.n	8002ffc <_dtoa_r+0x37c>
 8003056:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 808b 	beq.w	8003174 <_dtoa_r+0x4f4>
 800305e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003062:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003066:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800306a:	2200      	movs	r2, #0
 800306c:	4b6f      	ldr	r3, [pc, #444]	; (800322c <_dtoa_r+0x5ac>)
 800306e:	f7fd fca5 	bl	80009bc <__aeabi_dcmplt>
 8003072:	2800      	cmp	r0, #0
 8003074:	d07e      	beq.n	8003174 <_dtoa_r+0x4f4>
 8003076:	9b02      	ldr	r3, [sp, #8]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d07b      	beq.n	8003174 <_dtoa_r+0x4f4>
 800307c:	f1bb 0f00 	cmp.w	fp, #0
 8003080:	dd38      	ble.n	80030f4 <_dtoa_r+0x474>
 8003082:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003086:	2200      	movs	r2, #0
 8003088:	4b69      	ldr	r3, [pc, #420]	; (8003230 <_dtoa_r+0x5b0>)
 800308a:	f7fd fa25 	bl	80004d8 <__aeabi_dmul>
 800308e:	465c      	mov	r4, fp
 8003090:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003094:	f109 38ff 	add.w	r8, r9, #4294967295
 8003098:	3701      	adds	r7, #1
 800309a:	4638      	mov	r0, r7
 800309c:	f7fd f9b2 	bl	8000404 <__aeabi_i2d>
 80030a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80030a4:	f7fd fa18 	bl	80004d8 <__aeabi_dmul>
 80030a8:	2200      	movs	r2, #0
 80030aa:	4b62      	ldr	r3, [pc, #392]	; (8003234 <_dtoa_r+0x5b4>)
 80030ac:	f7fd f85e 	bl	800016c <__adddf3>
 80030b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80030b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80030b8:	9611      	str	r6, [sp, #68]	; 0x44
 80030ba:	2c00      	cmp	r4, #0
 80030bc:	d15d      	bne.n	800317a <_dtoa_r+0x4fa>
 80030be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80030c2:	2200      	movs	r2, #0
 80030c4:	4b5c      	ldr	r3, [pc, #368]	; (8003238 <_dtoa_r+0x5b8>)
 80030c6:	f7fd f84f 	bl	8000168 <__aeabi_dsub>
 80030ca:	4602      	mov	r2, r0
 80030cc:	460b      	mov	r3, r1
 80030ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80030d2:	4633      	mov	r3, r6
 80030d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80030d6:	f7fd fc8f 	bl	80009f8 <__aeabi_dcmpgt>
 80030da:	2800      	cmp	r0, #0
 80030dc:	f040 829e 	bne.w	800361c <_dtoa_r+0x99c>
 80030e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80030e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80030e6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80030ea:	f7fd fc67 	bl	80009bc <__aeabi_dcmplt>
 80030ee:	2800      	cmp	r0, #0
 80030f0:	f040 8292 	bne.w	8003618 <_dtoa_r+0x998>
 80030f4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80030f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80030fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80030fe:	2b00      	cmp	r3, #0
 8003100:	f2c0 8153 	blt.w	80033aa <_dtoa_r+0x72a>
 8003104:	f1b9 0f0e 	cmp.w	r9, #14
 8003108:	f300 814f 	bgt.w	80033aa <_dtoa_r+0x72a>
 800310c:	4b45      	ldr	r3, [pc, #276]	; (8003224 <_dtoa_r+0x5a4>)
 800310e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003112:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003116:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800311a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800311c:	2b00      	cmp	r3, #0
 800311e:	f280 80db 	bge.w	80032d8 <_dtoa_r+0x658>
 8003122:	9b02      	ldr	r3, [sp, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	f300 80d7 	bgt.w	80032d8 <_dtoa_r+0x658>
 800312a:	f040 8274 	bne.w	8003616 <_dtoa_r+0x996>
 800312e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003132:	2200      	movs	r2, #0
 8003134:	4b40      	ldr	r3, [pc, #256]	; (8003238 <_dtoa_r+0x5b8>)
 8003136:	f7fd f9cf 	bl	80004d8 <__aeabi_dmul>
 800313a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800313e:	f7fd fc51 	bl	80009e4 <__aeabi_dcmpge>
 8003142:	9c02      	ldr	r4, [sp, #8]
 8003144:	4626      	mov	r6, r4
 8003146:	2800      	cmp	r0, #0
 8003148:	f040 824a 	bne.w	80035e0 <_dtoa_r+0x960>
 800314c:	2331      	movs	r3, #49	; 0x31
 800314e:	9f08      	ldr	r7, [sp, #32]
 8003150:	f109 0901 	add.w	r9, r9, #1
 8003154:	f807 3b01 	strb.w	r3, [r7], #1
 8003158:	e246      	b.n	80035e8 <_dtoa_r+0x968>
 800315a:	07e2      	lsls	r2, r4, #31
 800315c:	d505      	bpl.n	800316a <_dtoa_r+0x4ea>
 800315e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003162:	f7fd f9b9 	bl	80004d8 <__aeabi_dmul>
 8003166:	2301      	movs	r3, #1
 8003168:	3701      	adds	r7, #1
 800316a:	1064      	asrs	r4, r4, #1
 800316c:	3608      	adds	r6, #8
 800316e:	e76d      	b.n	800304c <_dtoa_r+0x3cc>
 8003170:	2702      	movs	r7, #2
 8003172:	e770      	b.n	8003056 <_dtoa_r+0x3d6>
 8003174:	46c8      	mov	r8, r9
 8003176:	9c02      	ldr	r4, [sp, #8]
 8003178:	e78f      	b.n	800309a <_dtoa_r+0x41a>
 800317a:	9908      	ldr	r1, [sp, #32]
 800317c:	4b29      	ldr	r3, [pc, #164]	; (8003224 <_dtoa_r+0x5a4>)
 800317e:	4421      	add	r1, r4
 8003180:	9112      	str	r1, [sp, #72]	; 0x48
 8003182:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003184:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003188:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800318c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003190:	2900      	cmp	r1, #0
 8003192:	d055      	beq.n	8003240 <_dtoa_r+0x5c0>
 8003194:	2000      	movs	r0, #0
 8003196:	4929      	ldr	r1, [pc, #164]	; (800323c <_dtoa_r+0x5bc>)
 8003198:	f7fd fac8 	bl	800072c <__aeabi_ddiv>
 800319c:	463b      	mov	r3, r7
 800319e:	4632      	mov	r2, r6
 80031a0:	f7fc ffe2 	bl	8000168 <__aeabi_dsub>
 80031a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80031a8:	9f08      	ldr	r7, [sp, #32]
 80031aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031ae:	f7fd fc43 	bl	8000a38 <__aeabi_d2iz>
 80031b2:	4604      	mov	r4, r0
 80031b4:	f7fd f926 	bl	8000404 <__aeabi_i2d>
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031c0:	f7fc ffd2 	bl	8000168 <__aeabi_dsub>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	3430      	adds	r4, #48	; 0x30
 80031ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80031ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80031d2:	f807 4b01 	strb.w	r4, [r7], #1
 80031d6:	f7fd fbf1 	bl	80009bc <__aeabi_dcmplt>
 80031da:	2800      	cmp	r0, #0
 80031dc:	d174      	bne.n	80032c8 <_dtoa_r+0x648>
 80031de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80031e2:	2000      	movs	r0, #0
 80031e4:	4911      	ldr	r1, [pc, #68]	; (800322c <_dtoa_r+0x5ac>)
 80031e6:	f7fc ffbf 	bl	8000168 <__aeabi_dsub>
 80031ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80031ee:	f7fd fbe5 	bl	80009bc <__aeabi_dcmplt>
 80031f2:	2800      	cmp	r0, #0
 80031f4:	f040 80b6 	bne.w	8003364 <_dtoa_r+0x6e4>
 80031f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80031fa:	429f      	cmp	r7, r3
 80031fc:	f43f af7a 	beq.w	80030f4 <_dtoa_r+0x474>
 8003200:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003204:	2200      	movs	r2, #0
 8003206:	4b0a      	ldr	r3, [pc, #40]	; (8003230 <_dtoa_r+0x5b0>)
 8003208:	f7fd f966 	bl	80004d8 <__aeabi_dmul>
 800320c:	2200      	movs	r2, #0
 800320e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003216:	4b06      	ldr	r3, [pc, #24]	; (8003230 <_dtoa_r+0x5b0>)
 8003218:	f7fd f95e 	bl	80004d8 <__aeabi_dmul>
 800321c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003220:	e7c3      	b.n	80031aa <_dtoa_r+0x52a>
 8003222:	bf00      	nop
 8003224:	08004e00 	.word	0x08004e00
 8003228:	08004dd8 	.word	0x08004dd8
 800322c:	3ff00000 	.word	0x3ff00000
 8003230:	40240000 	.word	0x40240000
 8003234:	401c0000 	.word	0x401c0000
 8003238:	40140000 	.word	0x40140000
 800323c:	3fe00000 	.word	0x3fe00000
 8003240:	4630      	mov	r0, r6
 8003242:	4639      	mov	r1, r7
 8003244:	f7fd f948 	bl	80004d8 <__aeabi_dmul>
 8003248:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800324a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800324e:	9c08      	ldr	r4, [sp, #32]
 8003250:	9314      	str	r3, [sp, #80]	; 0x50
 8003252:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003256:	f7fd fbef 	bl	8000a38 <__aeabi_d2iz>
 800325a:	9015      	str	r0, [sp, #84]	; 0x54
 800325c:	f7fd f8d2 	bl	8000404 <__aeabi_i2d>
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003268:	f7fc ff7e 	bl	8000168 <__aeabi_dsub>
 800326c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800326e:	4606      	mov	r6, r0
 8003270:	3330      	adds	r3, #48	; 0x30
 8003272:	f804 3b01 	strb.w	r3, [r4], #1
 8003276:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003278:	460f      	mov	r7, r1
 800327a:	429c      	cmp	r4, r3
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	d124      	bne.n	80032cc <_dtoa_r+0x64c>
 8003282:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003286:	4bb3      	ldr	r3, [pc, #716]	; (8003554 <_dtoa_r+0x8d4>)
 8003288:	f7fc ff70 	bl	800016c <__adddf3>
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	4630      	mov	r0, r6
 8003292:	4639      	mov	r1, r7
 8003294:	f7fd fbb0 	bl	80009f8 <__aeabi_dcmpgt>
 8003298:	2800      	cmp	r0, #0
 800329a:	d162      	bne.n	8003362 <_dtoa_r+0x6e2>
 800329c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80032a0:	2000      	movs	r0, #0
 80032a2:	49ac      	ldr	r1, [pc, #688]	; (8003554 <_dtoa_r+0x8d4>)
 80032a4:	f7fc ff60 	bl	8000168 <__aeabi_dsub>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4630      	mov	r0, r6
 80032ae:	4639      	mov	r1, r7
 80032b0:	f7fd fb84 	bl	80009bc <__aeabi_dcmplt>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	f43f af1d 	beq.w	80030f4 <_dtoa_r+0x474>
 80032ba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80032bc:	1e7b      	subs	r3, r7, #1
 80032be:	9314      	str	r3, [sp, #80]	; 0x50
 80032c0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80032c4:	2b30      	cmp	r3, #48	; 0x30
 80032c6:	d0f8      	beq.n	80032ba <_dtoa_r+0x63a>
 80032c8:	46c1      	mov	r9, r8
 80032ca:	e03a      	b.n	8003342 <_dtoa_r+0x6c2>
 80032cc:	4ba2      	ldr	r3, [pc, #648]	; (8003558 <_dtoa_r+0x8d8>)
 80032ce:	f7fd f903 	bl	80004d8 <__aeabi_dmul>
 80032d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80032d6:	e7bc      	b.n	8003252 <_dtoa_r+0x5d2>
 80032d8:	9f08      	ldr	r7, [sp, #32]
 80032da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80032de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80032e2:	f7fd fa23 	bl	800072c <__aeabi_ddiv>
 80032e6:	f7fd fba7 	bl	8000a38 <__aeabi_d2iz>
 80032ea:	4604      	mov	r4, r0
 80032ec:	f7fd f88a 	bl	8000404 <__aeabi_i2d>
 80032f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80032f4:	f7fd f8f0 	bl	80004d8 <__aeabi_dmul>
 80032f8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80032fc:	460b      	mov	r3, r1
 80032fe:	4602      	mov	r2, r0
 8003300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003304:	f7fc ff30 	bl	8000168 <__aeabi_dsub>
 8003308:	f807 6b01 	strb.w	r6, [r7], #1
 800330c:	9e08      	ldr	r6, [sp, #32]
 800330e:	9b02      	ldr	r3, [sp, #8]
 8003310:	1bbe      	subs	r6, r7, r6
 8003312:	42b3      	cmp	r3, r6
 8003314:	d13a      	bne.n	800338c <_dtoa_r+0x70c>
 8003316:	4602      	mov	r2, r0
 8003318:	460b      	mov	r3, r1
 800331a:	f7fc ff27 	bl	800016c <__adddf3>
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003326:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800332a:	f7fd fb65 	bl	80009f8 <__aeabi_dcmpgt>
 800332e:	bb58      	cbnz	r0, 8003388 <_dtoa_r+0x708>
 8003330:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003338:	f7fd fb36 	bl	80009a8 <__aeabi_dcmpeq>
 800333c:	b108      	cbz	r0, 8003342 <_dtoa_r+0x6c2>
 800333e:	07e1      	lsls	r1, r4, #31
 8003340:	d422      	bmi.n	8003388 <_dtoa_r+0x708>
 8003342:	4628      	mov	r0, r5
 8003344:	4651      	mov	r1, sl
 8003346:	f000 faf1 	bl	800392c <_Bfree>
 800334a:	2300      	movs	r3, #0
 800334c:	703b      	strb	r3, [r7, #0]
 800334e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003350:	f109 0001 	add.w	r0, r9, #1
 8003354:	6018      	str	r0, [r3, #0]
 8003356:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003358:	2b00      	cmp	r3, #0
 800335a:	f43f acdf 	beq.w	8002d1c <_dtoa_r+0x9c>
 800335e:	601f      	str	r7, [r3, #0]
 8003360:	e4dc      	b.n	8002d1c <_dtoa_r+0x9c>
 8003362:	4627      	mov	r7, r4
 8003364:	463b      	mov	r3, r7
 8003366:	461f      	mov	r7, r3
 8003368:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800336c:	2a39      	cmp	r2, #57	; 0x39
 800336e:	d107      	bne.n	8003380 <_dtoa_r+0x700>
 8003370:	9a08      	ldr	r2, [sp, #32]
 8003372:	429a      	cmp	r2, r3
 8003374:	d1f7      	bne.n	8003366 <_dtoa_r+0x6e6>
 8003376:	2230      	movs	r2, #48	; 0x30
 8003378:	9908      	ldr	r1, [sp, #32]
 800337a:	f108 0801 	add.w	r8, r8, #1
 800337e:	700a      	strb	r2, [r1, #0]
 8003380:	781a      	ldrb	r2, [r3, #0]
 8003382:	3201      	adds	r2, #1
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	e79f      	b.n	80032c8 <_dtoa_r+0x648>
 8003388:	46c8      	mov	r8, r9
 800338a:	e7eb      	b.n	8003364 <_dtoa_r+0x6e4>
 800338c:	2200      	movs	r2, #0
 800338e:	4b72      	ldr	r3, [pc, #456]	; (8003558 <_dtoa_r+0x8d8>)
 8003390:	f7fd f8a2 	bl	80004d8 <__aeabi_dmul>
 8003394:	4602      	mov	r2, r0
 8003396:	460b      	mov	r3, r1
 8003398:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800339c:	2200      	movs	r2, #0
 800339e:	2300      	movs	r3, #0
 80033a0:	f7fd fb02 	bl	80009a8 <__aeabi_dcmpeq>
 80033a4:	2800      	cmp	r0, #0
 80033a6:	d098      	beq.n	80032da <_dtoa_r+0x65a>
 80033a8:	e7cb      	b.n	8003342 <_dtoa_r+0x6c2>
 80033aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80033ac:	2a00      	cmp	r2, #0
 80033ae:	f000 80cd 	beq.w	800354c <_dtoa_r+0x8cc>
 80033b2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80033b4:	2a01      	cmp	r2, #1
 80033b6:	f300 80af 	bgt.w	8003518 <_dtoa_r+0x898>
 80033ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80033bc:	2a00      	cmp	r2, #0
 80033be:	f000 80a7 	beq.w	8003510 <_dtoa_r+0x890>
 80033c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80033c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80033c8:	9f06      	ldr	r7, [sp, #24]
 80033ca:	9a06      	ldr	r2, [sp, #24]
 80033cc:	2101      	movs	r1, #1
 80033ce:	441a      	add	r2, r3
 80033d0:	9206      	str	r2, [sp, #24]
 80033d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033d4:	4628      	mov	r0, r5
 80033d6:	441a      	add	r2, r3
 80033d8:	9209      	str	r2, [sp, #36]	; 0x24
 80033da:	f000 fb61 	bl	8003aa0 <__i2b>
 80033de:	4606      	mov	r6, r0
 80033e0:	2f00      	cmp	r7, #0
 80033e2:	dd0c      	ble.n	80033fe <_dtoa_r+0x77e>
 80033e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	dd09      	ble.n	80033fe <_dtoa_r+0x77e>
 80033ea:	42bb      	cmp	r3, r7
 80033ec:	bfa8      	it	ge
 80033ee:	463b      	movge	r3, r7
 80033f0:	9a06      	ldr	r2, [sp, #24]
 80033f2:	1aff      	subs	r7, r7, r3
 80033f4:	1ad2      	subs	r2, r2, r3
 80033f6:	9206      	str	r2, [sp, #24]
 80033f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	9309      	str	r3, [sp, #36]	; 0x24
 80033fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003400:	b1f3      	cbz	r3, 8003440 <_dtoa_r+0x7c0>
 8003402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 80a9 	beq.w	800355c <_dtoa_r+0x8dc>
 800340a:	2c00      	cmp	r4, #0
 800340c:	dd10      	ble.n	8003430 <_dtoa_r+0x7b0>
 800340e:	4631      	mov	r1, r6
 8003410:	4622      	mov	r2, r4
 8003412:	4628      	mov	r0, r5
 8003414:	f000 fbfe 	bl	8003c14 <__pow5mult>
 8003418:	4652      	mov	r2, sl
 800341a:	4601      	mov	r1, r0
 800341c:	4606      	mov	r6, r0
 800341e:	4628      	mov	r0, r5
 8003420:	f000 fb54 	bl	8003acc <__multiply>
 8003424:	4680      	mov	r8, r0
 8003426:	4651      	mov	r1, sl
 8003428:	4628      	mov	r0, r5
 800342a:	f000 fa7f 	bl	800392c <_Bfree>
 800342e:	46c2      	mov	sl, r8
 8003430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003432:	1b1a      	subs	r2, r3, r4
 8003434:	d004      	beq.n	8003440 <_dtoa_r+0x7c0>
 8003436:	4651      	mov	r1, sl
 8003438:	4628      	mov	r0, r5
 800343a:	f000 fbeb 	bl	8003c14 <__pow5mult>
 800343e:	4682      	mov	sl, r0
 8003440:	2101      	movs	r1, #1
 8003442:	4628      	mov	r0, r5
 8003444:	f000 fb2c 	bl	8003aa0 <__i2b>
 8003448:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800344a:	4604      	mov	r4, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	f340 8087 	ble.w	8003560 <_dtoa_r+0x8e0>
 8003452:	461a      	mov	r2, r3
 8003454:	4601      	mov	r1, r0
 8003456:	4628      	mov	r0, r5
 8003458:	f000 fbdc 	bl	8003c14 <__pow5mult>
 800345c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800345e:	4604      	mov	r4, r0
 8003460:	2b01      	cmp	r3, #1
 8003462:	f340 8080 	ble.w	8003566 <_dtoa_r+0x8e6>
 8003466:	f04f 0800 	mov.w	r8, #0
 800346a:	6923      	ldr	r3, [r4, #16]
 800346c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003470:	6918      	ldr	r0, [r3, #16]
 8003472:	f000 fac7 	bl	8003a04 <__hi0bits>
 8003476:	f1c0 0020 	rsb	r0, r0, #32
 800347a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800347c:	4418      	add	r0, r3
 800347e:	f010 001f 	ands.w	r0, r0, #31
 8003482:	f000 8092 	beq.w	80035aa <_dtoa_r+0x92a>
 8003486:	f1c0 0320 	rsb	r3, r0, #32
 800348a:	2b04      	cmp	r3, #4
 800348c:	f340 808a 	ble.w	80035a4 <_dtoa_r+0x924>
 8003490:	f1c0 001c 	rsb	r0, r0, #28
 8003494:	9b06      	ldr	r3, [sp, #24]
 8003496:	4407      	add	r7, r0
 8003498:	4403      	add	r3, r0
 800349a:	9306      	str	r3, [sp, #24]
 800349c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800349e:	4403      	add	r3, r0
 80034a0:	9309      	str	r3, [sp, #36]	; 0x24
 80034a2:	9b06      	ldr	r3, [sp, #24]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	dd05      	ble.n	80034b4 <_dtoa_r+0x834>
 80034a8:	4651      	mov	r1, sl
 80034aa:	461a      	mov	r2, r3
 80034ac:	4628      	mov	r0, r5
 80034ae:	f000 fc0b 	bl	8003cc8 <__lshift>
 80034b2:	4682      	mov	sl, r0
 80034b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	dd05      	ble.n	80034c6 <_dtoa_r+0x846>
 80034ba:	4621      	mov	r1, r4
 80034bc:	461a      	mov	r2, r3
 80034be:	4628      	mov	r0, r5
 80034c0:	f000 fc02 	bl	8003cc8 <__lshift>
 80034c4:	4604      	mov	r4, r0
 80034c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d070      	beq.n	80035ae <_dtoa_r+0x92e>
 80034cc:	4621      	mov	r1, r4
 80034ce:	4650      	mov	r0, sl
 80034d0:	f000 fc66 	bl	8003da0 <__mcmp>
 80034d4:	2800      	cmp	r0, #0
 80034d6:	da6a      	bge.n	80035ae <_dtoa_r+0x92e>
 80034d8:	2300      	movs	r3, #0
 80034da:	4651      	mov	r1, sl
 80034dc:	220a      	movs	r2, #10
 80034de:	4628      	mov	r0, r5
 80034e0:	f000 fa46 	bl	8003970 <__multadd>
 80034e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80034e6:	4682      	mov	sl, r0
 80034e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f000 8193 	beq.w	8003818 <_dtoa_r+0xb98>
 80034f2:	4631      	mov	r1, r6
 80034f4:	2300      	movs	r3, #0
 80034f6:	220a      	movs	r2, #10
 80034f8:	4628      	mov	r0, r5
 80034fa:	f000 fa39 	bl	8003970 <__multadd>
 80034fe:	f1bb 0f00 	cmp.w	fp, #0
 8003502:	4606      	mov	r6, r0
 8003504:	f300 8093 	bgt.w	800362e <_dtoa_r+0x9ae>
 8003508:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800350a:	2b02      	cmp	r3, #2
 800350c:	dc57      	bgt.n	80035be <_dtoa_r+0x93e>
 800350e:	e08e      	b.n	800362e <_dtoa_r+0x9ae>
 8003510:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003512:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003516:	e756      	b.n	80033c6 <_dtoa_r+0x746>
 8003518:	9b02      	ldr	r3, [sp, #8]
 800351a:	1e5c      	subs	r4, r3, #1
 800351c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800351e:	42a3      	cmp	r3, r4
 8003520:	bfb7      	itett	lt
 8003522:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003524:	1b1c      	subge	r4, r3, r4
 8003526:	1ae2      	sublt	r2, r4, r3
 8003528:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800352a:	bfbe      	ittt	lt
 800352c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800352e:	189b      	addlt	r3, r3, r2
 8003530:	930e      	strlt	r3, [sp, #56]	; 0x38
 8003532:	9b02      	ldr	r3, [sp, #8]
 8003534:	bfb8      	it	lt
 8003536:	2400      	movlt	r4, #0
 8003538:	2b00      	cmp	r3, #0
 800353a:	bfbb      	ittet	lt
 800353c:	9b06      	ldrlt	r3, [sp, #24]
 800353e:	9a02      	ldrlt	r2, [sp, #8]
 8003540:	9f06      	ldrge	r7, [sp, #24]
 8003542:	1a9f      	sublt	r7, r3, r2
 8003544:	bfac      	ite	ge
 8003546:	9b02      	ldrge	r3, [sp, #8]
 8003548:	2300      	movlt	r3, #0
 800354a:	e73e      	b.n	80033ca <_dtoa_r+0x74a>
 800354c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800354e:	9f06      	ldr	r7, [sp, #24]
 8003550:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003552:	e745      	b.n	80033e0 <_dtoa_r+0x760>
 8003554:	3fe00000 	.word	0x3fe00000
 8003558:	40240000 	.word	0x40240000
 800355c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800355e:	e76a      	b.n	8003436 <_dtoa_r+0x7b6>
 8003560:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003562:	2b01      	cmp	r3, #1
 8003564:	dc19      	bgt.n	800359a <_dtoa_r+0x91a>
 8003566:	9b04      	ldr	r3, [sp, #16]
 8003568:	b9bb      	cbnz	r3, 800359a <_dtoa_r+0x91a>
 800356a:	9b05      	ldr	r3, [sp, #20]
 800356c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003570:	b99b      	cbnz	r3, 800359a <_dtoa_r+0x91a>
 8003572:	9b05      	ldr	r3, [sp, #20]
 8003574:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003578:	0d1b      	lsrs	r3, r3, #20
 800357a:	051b      	lsls	r3, r3, #20
 800357c:	b183      	cbz	r3, 80035a0 <_dtoa_r+0x920>
 800357e:	f04f 0801 	mov.w	r8, #1
 8003582:	9b06      	ldr	r3, [sp, #24]
 8003584:	3301      	adds	r3, #1
 8003586:	9306      	str	r3, [sp, #24]
 8003588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800358a:	3301      	adds	r3, #1
 800358c:	9309      	str	r3, [sp, #36]	; 0x24
 800358e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003590:	2b00      	cmp	r3, #0
 8003592:	f47f af6a 	bne.w	800346a <_dtoa_r+0x7ea>
 8003596:	2001      	movs	r0, #1
 8003598:	e76f      	b.n	800347a <_dtoa_r+0x7fa>
 800359a:	f04f 0800 	mov.w	r8, #0
 800359e:	e7f6      	b.n	800358e <_dtoa_r+0x90e>
 80035a0:	4698      	mov	r8, r3
 80035a2:	e7f4      	b.n	800358e <_dtoa_r+0x90e>
 80035a4:	f43f af7d 	beq.w	80034a2 <_dtoa_r+0x822>
 80035a8:	4618      	mov	r0, r3
 80035aa:	301c      	adds	r0, #28
 80035ac:	e772      	b.n	8003494 <_dtoa_r+0x814>
 80035ae:	9b02      	ldr	r3, [sp, #8]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	dc36      	bgt.n	8003622 <_dtoa_r+0x9a2>
 80035b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	dd33      	ble.n	8003622 <_dtoa_r+0x9a2>
 80035ba:	f8dd b008 	ldr.w	fp, [sp, #8]
 80035be:	f1bb 0f00 	cmp.w	fp, #0
 80035c2:	d10d      	bne.n	80035e0 <_dtoa_r+0x960>
 80035c4:	4621      	mov	r1, r4
 80035c6:	465b      	mov	r3, fp
 80035c8:	2205      	movs	r2, #5
 80035ca:	4628      	mov	r0, r5
 80035cc:	f000 f9d0 	bl	8003970 <__multadd>
 80035d0:	4601      	mov	r1, r0
 80035d2:	4604      	mov	r4, r0
 80035d4:	4650      	mov	r0, sl
 80035d6:	f000 fbe3 	bl	8003da0 <__mcmp>
 80035da:	2800      	cmp	r0, #0
 80035dc:	f73f adb6 	bgt.w	800314c <_dtoa_r+0x4cc>
 80035e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80035e2:	9f08      	ldr	r7, [sp, #32]
 80035e4:	ea6f 0903 	mvn.w	r9, r3
 80035e8:	f04f 0800 	mov.w	r8, #0
 80035ec:	4621      	mov	r1, r4
 80035ee:	4628      	mov	r0, r5
 80035f0:	f000 f99c 	bl	800392c <_Bfree>
 80035f4:	2e00      	cmp	r6, #0
 80035f6:	f43f aea4 	beq.w	8003342 <_dtoa_r+0x6c2>
 80035fa:	f1b8 0f00 	cmp.w	r8, #0
 80035fe:	d005      	beq.n	800360c <_dtoa_r+0x98c>
 8003600:	45b0      	cmp	r8, r6
 8003602:	d003      	beq.n	800360c <_dtoa_r+0x98c>
 8003604:	4641      	mov	r1, r8
 8003606:	4628      	mov	r0, r5
 8003608:	f000 f990 	bl	800392c <_Bfree>
 800360c:	4631      	mov	r1, r6
 800360e:	4628      	mov	r0, r5
 8003610:	f000 f98c 	bl	800392c <_Bfree>
 8003614:	e695      	b.n	8003342 <_dtoa_r+0x6c2>
 8003616:	2400      	movs	r4, #0
 8003618:	4626      	mov	r6, r4
 800361a:	e7e1      	b.n	80035e0 <_dtoa_r+0x960>
 800361c:	46c1      	mov	r9, r8
 800361e:	4626      	mov	r6, r4
 8003620:	e594      	b.n	800314c <_dtoa_r+0x4cc>
 8003622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003624:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 80fc 	beq.w	8003826 <_dtoa_r+0xba6>
 800362e:	2f00      	cmp	r7, #0
 8003630:	dd05      	ble.n	800363e <_dtoa_r+0x9be>
 8003632:	4631      	mov	r1, r6
 8003634:	463a      	mov	r2, r7
 8003636:	4628      	mov	r0, r5
 8003638:	f000 fb46 	bl	8003cc8 <__lshift>
 800363c:	4606      	mov	r6, r0
 800363e:	f1b8 0f00 	cmp.w	r8, #0
 8003642:	d05c      	beq.n	80036fe <_dtoa_r+0xa7e>
 8003644:	4628      	mov	r0, r5
 8003646:	6871      	ldr	r1, [r6, #4]
 8003648:	f000 f930 	bl	80038ac <_Balloc>
 800364c:	4607      	mov	r7, r0
 800364e:	b928      	cbnz	r0, 800365c <_dtoa_r+0x9dc>
 8003650:	4602      	mov	r2, r0
 8003652:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003656:	4b7e      	ldr	r3, [pc, #504]	; (8003850 <_dtoa_r+0xbd0>)
 8003658:	f7ff bb26 	b.w	8002ca8 <_dtoa_r+0x28>
 800365c:	6932      	ldr	r2, [r6, #16]
 800365e:	f106 010c 	add.w	r1, r6, #12
 8003662:	3202      	adds	r2, #2
 8003664:	0092      	lsls	r2, r2, #2
 8003666:	300c      	adds	r0, #12
 8003668:	f000 f912 	bl	8003890 <memcpy>
 800366c:	2201      	movs	r2, #1
 800366e:	4639      	mov	r1, r7
 8003670:	4628      	mov	r0, r5
 8003672:	f000 fb29 	bl	8003cc8 <__lshift>
 8003676:	46b0      	mov	r8, r6
 8003678:	4606      	mov	r6, r0
 800367a:	9b08      	ldr	r3, [sp, #32]
 800367c:	3301      	adds	r3, #1
 800367e:	9302      	str	r3, [sp, #8]
 8003680:	9b08      	ldr	r3, [sp, #32]
 8003682:	445b      	add	r3, fp
 8003684:	930a      	str	r3, [sp, #40]	; 0x28
 8003686:	9b04      	ldr	r3, [sp, #16]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	9309      	str	r3, [sp, #36]	; 0x24
 800368e:	9b02      	ldr	r3, [sp, #8]
 8003690:	4621      	mov	r1, r4
 8003692:	4650      	mov	r0, sl
 8003694:	f103 3bff 	add.w	fp, r3, #4294967295
 8003698:	f7ff fa64 	bl	8002b64 <quorem>
 800369c:	4603      	mov	r3, r0
 800369e:	4641      	mov	r1, r8
 80036a0:	3330      	adds	r3, #48	; 0x30
 80036a2:	9004      	str	r0, [sp, #16]
 80036a4:	4650      	mov	r0, sl
 80036a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80036a8:	f000 fb7a 	bl	8003da0 <__mcmp>
 80036ac:	4632      	mov	r2, r6
 80036ae:	9006      	str	r0, [sp, #24]
 80036b0:	4621      	mov	r1, r4
 80036b2:	4628      	mov	r0, r5
 80036b4:	f000 fb90 	bl	8003dd8 <__mdiff>
 80036b8:	68c2      	ldr	r2, [r0, #12]
 80036ba:	4607      	mov	r7, r0
 80036bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80036be:	bb02      	cbnz	r2, 8003702 <_dtoa_r+0xa82>
 80036c0:	4601      	mov	r1, r0
 80036c2:	4650      	mov	r0, sl
 80036c4:	f000 fb6c 	bl	8003da0 <__mcmp>
 80036c8:	4602      	mov	r2, r0
 80036ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80036cc:	4639      	mov	r1, r7
 80036ce:	4628      	mov	r0, r5
 80036d0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80036d4:	f000 f92a 	bl	800392c <_Bfree>
 80036d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80036da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80036dc:	9f02      	ldr	r7, [sp, #8]
 80036de:	ea43 0102 	orr.w	r1, r3, r2
 80036e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e4:	430b      	orrs	r3, r1
 80036e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80036e8:	d10d      	bne.n	8003706 <_dtoa_r+0xa86>
 80036ea:	2b39      	cmp	r3, #57	; 0x39
 80036ec:	d027      	beq.n	800373e <_dtoa_r+0xabe>
 80036ee:	9a06      	ldr	r2, [sp, #24]
 80036f0:	2a00      	cmp	r2, #0
 80036f2:	dd01      	ble.n	80036f8 <_dtoa_r+0xa78>
 80036f4:	9b04      	ldr	r3, [sp, #16]
 80036f6:	3331      	adds	r3, #49	; 0x31
 80036f8:	f88b 3000 	strb.w	r3, [fp]
 80036fc:	e776      	b.n	80035ec <_dtoa_r+0x96c>
 80036fe:	4630      	mov	r0, r6
 8003700:	e7b9      	b.n	8003676 <_dtoa_r+0x9f6>
 8003702:	2201      	movs	r2, #1
 8003704:	e7e2      	b.n	80036cc <_dtoa_r+0xa4c>
 8003706:	9906      	ldr	r1, [sp, #24]
 8003708:	2900      	cmp	r1, #0
 800370a:	db04      	blt.n	8003716 <_dtoa_r+0xa96>
 800370c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800370e:	4301      	orrs	r1, r0
 8003710:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003712:	4301      	orrs	r1, r0
 8003714:	d120      	bne.n	8003758 <_dtoa_r+0xad8>
 8003716:	2a00      	cmp	r2, #0
 8003718:	ddee      	ble.n	80036f8 <_dtoa_r+0xa78>
 800371a:	4651      	mov	r1, sl
 800371c:	2201      	movs	r2, #1
 800371e:	4628      	mov	r0, r5
 8003720:	9302      	str	r3, [sp, #8]
 8003722:	f000 fad1 	bl	8003cc8 <__lshift>
 8003726:	4621      	mov	r1, r4
 8003728:	4682      	mov	sl, r0
 800372a:	f000 fb39 	bl	8003da0 <__mcmp>
 800372e:	2800      	cmp	r0, #0
 8003730:	9b02      	ldr	r3, [sp, #8]
 8003732:	dc02      	bgt.n	800373a <_dtoa_r+0xaba>
 8003734:	d1e0      	bne.n	80036f8 <_dtoa_r+0xa78>
 8003736:	07da      	lsls	r2, r3, #31
 8003738:	d5de      	bpl.n	80036f8 <_dtoa_r+0xa78>
 800373a:	2b39      	cmp	r3, #57	; 0x39
 800373c:	d1da      	bne.n	80036f4 <_dtoa_r+0xa74>
 800373e:	2339      	movs	r3, #57	; 0x39
 8003740:	f88b 3000 	strb.w	r3, [fp]
 8003744:	463b      	mov	r3, r7
 8003746:	461f      	mov	r7, r3
 8003748:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800374c:	3b01      	subs	r3, #1
 800374e:	2a39      	cmp	r2, #57	; 0x39
 8003750:	d050      	beq.n	80037f4 <_dtoa_r+0xb74>
 8003752:	3201      	adds	r2, #1
 8003754:	701a      	strb	r2, [r3, #0]
 8003756:	e749      	b.n	80035ec <_dtoa_r+0x96c>
 8003758:	2a00      	cmp	r2, #0
 800375a:	dd03      	ble.n	8003764 <_dtoa_r+0xae4>
 800375c:	2b39      	cmp	r3, #57	; 0x39
 800375e:	d0ee      	beq.n	800373e <_dtoa_r+0xabe>
 8003760:	3301      	adds	r3, #1
 8003762:	e7c9      	b.n	80036f8 <_dtoa_r+0xa78>
 8003764:	9a02      	ldr	r2, [sp, #8]
 8003766:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003768:	f802 3c01 	strb.w	r3, [r2, #-1]
 800376c:	428a      	cmp	r2, r1
 800376e:	d02a      	beq.n	80037c6 <_dtoa_r+0xb46>
 8003770:	4651      	mov	r1, sl
 8003772:	2300      	movs	r3, #0
 8003774:	220a      	movs	r2, #10
 8003776:	4628      	mov	r0, r5
 8003778:	f000 f8fa 	bl	8003970 <__multadd>
 800377c:	45b0      	cmp	r8, r6
 800377e:	4682      	mov	sl, r0
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	f04f 020a 	mov.w	r2, #10
 8003788:	4641      	mov	r1, r8
 800378a:	4628      	mov	r0, r5
 800378c:	d107      	bne.n	800379e <_dtoa_r+0xb1e>
 800378e:	f000 f8ef 	bl	8003970 <__multadd>
 8003792:	4680      	mov	r8, r0
 8003794:	4606      	mov	r6, r0
 8003796:	9b02      	ldr	r3, [sp, #8]
 8003798:	3301      	adds	r3, #1
 800379a:	9302      	str	r3, [sp, #8]
 800379c:	e777      	b.n	800368e <_dtoa_r+0xa0e>
 800379e:	f000 f8e7 	bl	8003970 <__multadd>
 80037a2:	4631      	mov	r1, r6
 80037a4:	4680      	mov	r8, r0
 80037a6:	2300      	movs	r3, #0
 80037a8:	220a      	movs	r2, #10
 80037aa:	4628      	mov	r0, r5
 80037ac:	f000 f8e0 	bl	8003970 <__multadd>
 80037b0:	4606      	mov	r6, r0
 80037b2:	e7f0      	b.n	8003796 <_dtoa_r+0xb16>
 80037b4:	f1bb 0f00 	cmp.w	fp, #0
 80037b8:	bfcc      	ite	gt
 80037ba:	465f      	movgt	r7, fp
 80037bc:	2701      	movle	r7, #1
 80037be:	f04f 0800 	mov.w	r8, #0
 80037c2:	9a08      	ldr	r2, [sp, #32]
 80037c4:	4417      	add	r7, r2
 80037c6:	4651      	mov	r1, sl
 80037c8:	2201      	movs	r2, #1
 80037ca:	4628      	mov	r0, r5
 80037cc:	9302      	str	r3, [sp, #8]
 80037ce:	f000 fa7b 	bl	8003cc8 <__lshift>
 80037d2:	4621      	mov	r1, r4
 80037d4:	4682      	mov	sl, r0
 80037d6:	f000 fae3 	bl	8003da0 <__mcmp>
 80037da:	2800      	cmp	r0, #0
 80037dc:	dcb2      	bgt.n	8003744 <_dtoa_r+0xac4>
 80037de:	d102      	bne.n	80037e6 <_dtoa_r+0xb66>
 80037e0:	9b02      	ldr	r3, [sp, #8]
 80037e2:	07db      	lsls	r3, r3, #31
 80037e4:	d4ae      	bmi.n	8003744 <_dtoa_r+0xac4>
 80037e6:	463b      	mov	r3, r7
 80037e8:	461f      	mov	r7, r3
 80037ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80037ee:	2a30      	cmp	r2, #48	; 0x30
 80037f0:	d0fa      	beq.n	80037e8 <_dtoa_r+0xb68>
 80037f2:	e6fb      	b.n	80035ec <_dtoa_r+0x96c>
 80037f4:	9a08      	ldr	r2, [sp, #32]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d1a5      	bne.n	8003746 <_dtoa_r+0xac6>
 80037fa:	2331      	movs	r3, #49	; 0x31
 80037fc:	f109 0901 	add.w	r9, r9, #1
 8003800:	7013      	strb	r3, [r2, #0]
 8003802:	e6f3      	b.n	80035ec <_dtoa_r+0x96c>
 8003804:	4b13      	ldr	r3, [pc, #76]	; (8003854 <_dtoa_r+0xbd4>)
 8003806:	f7ff baa7 	b.w	8002d58 <_dtoa_r+0xd8>
 800380a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800380c:	2b00      	cmp	r3, #0
 800380e:	f47f aa80 	bne.w	8002d12 <_dtoa_r+0x92>
 8003812:	4b11      	ldr	r3, [pc, #68]	; (8003858 <_dtoa_r+0xbd8>)
 8003814:	f7ff baa0 	b.w	8002d58 <_dtoa_r+0xd8>
 8003818:	f1bb 0f00 	cmp.w	fp, #0
 800381c:	dc03      	bgt.n	8003826 <_dtoa_r+0xba6>
 800381e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003820:	2b02      	cmp	r3, #2
 8003822:	f73f aecc 	bgt.w	80035be <_dtoa_r+0x93e>
 8003826:	9f08      	ldr	r7, [sp, #32]
 8003828:	4621      	mov	r1, r4
 800382a:	4650      	mov	r0, sl
 800382c:	f7ff f99a 	bl	8002b64 <quorem>
 8003830:	9a08      	ldr	r2, [sp, #32]
 8003832:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8003836:	f807 3b01 	strb.w	r3, [r7], #1
 800383a:	1aba      	subs	r2, r7, r2
 800383c:	4593      	cmp	fp, r2
 800383e:	ddb9      	ble.n	80037b4 <_dtoa_r+0xb34>
 8003840:	4651      	mov	r1, sl
 8003842:	2300      	movs	r3, #0
 8003844:	220a      	movs	r2, #10
 8003846:	4628      	mov	r0, r5
 8003848:	f000 f892 	bl	8003970 <__multadd>
 800384c:	4682      	mov	sl, r0
 800384e:	e7eb      	b.n	8003828 <_dtoa_r+0xba8>
 8003850:	08004d63 	.word	0x08004d63
 8003854:	08004cbc 	.word	0x08004cbc
 8003858:	08004ce0 	.word	0x08004ce0

0800385c <_localeconv_r>:
 800385c:	4800      	ldr	r0, [pc, #0]	; (8003860 <_localeconv_r+0x4>)
 800385e:	4770      	bx	lr
 8003860:	20000160 	.word	0x20000160

08003864 <malloc>:
 8003864:	4b02      	ldr	r3, [pc, #8]	; (8003870 <malloc+0xc>)
 8003866:	4601      	mov	r1, r0
 8003868:	6818      	ldr	r0, [r3, #0]
 800386a:	f000 bbfb 	b.w	8004064 <_malloc_r>
 800386e:	bf00      	nop
 8003870:	2000000c 	.word	0x2000000c

08003874 <memchr>:
 8003874:	4603      	mov	r3, r0
 8003876:	b510      	push	{r4, lr}
 8003878:	b2c9      	uxtb	r1, r1
 800387a:	4402      	add	r2, r0
 800387c:	4293      	cmp	r3, r2
 800387e:	4618      	mov	r0, r3
 8003880:	d101      	bne.n	8003886 <memchr+0x12>
 8003882:	2000      	movs	r0, #0
 8003884:	e003      	b.n	800388e <memchr+0x1a>
 8003886:	7804      	ldrb	r4, [r0, #0]
 8003888:	3301      	adds	r3, #1
 800388a:	428c      	cmp	r4, r1
 800388c:	d1f6      	bne.n	800387c <memchr+0x8>
 800388e:	bd10      	pop	{r4, pc}

08003890 <memcpy>:
 8003890:	440a      	add	r2, r1
 8003892:	4291      	cmp	r1, r2
 8003894:	f100 33ff 	add.w	r3, r0, #4294967295
 8003898:	d100      	bne.n	800389c <memcpy+0xc>
 800389a:	4770      	bx	lr
 800389c:	b510      	push	{r4, lr}
 800389e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038a2:	4291      	cmp	r1, r2
 80038a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038a8:	d1f9      	bne.n	800389e <memcpy+0xe>
 80038aa:	bd10      	pop	{r4, pc}

080038ac <_Balloc>:
 80038ac:	b570      	push	{r4, r5, r6, lr}
 80038ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80038b0:	4604      	mov	r4, r0
 80038b2:	460d      	mov	r5, r1
 80038b4:	b976      	cbnz	r6, 80038d4 <_Balloc+0x28>
 80038b6:	2010      	movs	r0, #16
 80038b8:	f7ff ffd4 	bl	8003864 <malloc>
 80038bc:	4602      	mov	r2, r0
 80038be:	6260      	str	r0, [r4, #36]	; 0x24
 80038c0:	b920      	cbnz	r0, 80038cc <_Balloc+0x20>
 80038c2:	2166      	movs	r1, #102	; 0x66
 80038c4:	4b17      	ldr	r3, [pc, #92]	; (8003924 <_Balloc+0x78>)
 80038c6:	4818      	ldr	r0, [pc, #96]	; (8003928 <_Balloc+0x7c>)
 80038c8:	f000 fc36 	bl	8004138 <__assert_func>
 80038cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80038d0:	6006      	str	r6, [r0, #0]
 80038d2:	60c6      	str	r6, [r0, #12]
 80038d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80038d6:	68f3      	ldr	r3, [r6, #12]
 80038d8:	b183      	cbz	r3, 80038fc <_Balloc+0x50>
 80038da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80038e2:	b9b8      	cbnz	r0, 8003914 <_Balloc+0x68>
 80038e4:	2101      	movs	r1, #1
 80038e6:	fa01 f605 	lsl.w	r6, r1, r5
 80038ea:	1d72      	adds	r2, r6, #5
 80038ec:	4620      	mov	r0, r4
 80038ee:	0092      	lsls	r2, r2, #2
 80038f0:	f000 fb5e 	bl	8003fb0 <_calloc_r>
 80038f4:	b160      	cbz	r0, 8003910 <_Balloc+0x64>
 80038f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80038fa:	e00e      	b.n	800391a <_Balloc+0x6e>
 80038fc:	2221      	movs	r2, #33	; 0x21
 80038fe:	2104      	movs	r1, #4
 8003900:	4620      	mov	r0, r4
 8003902:	f000 fb55 	bl	8003fb0 <_calloc_r>
 8003906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003908:	60f0      	str	r0, [r6, #12]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1e4      	bne.n	80038da <_Balloc+0x2e>
 8003910:	2000      	movs	r0, #0
 8003912:	bd70      	pop	{r4, r5, r6, pc}
 8003914:	6802      	ldr	r2, [r0, #0]
 8003916:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800391a:	2300      	movs	r3, #0
 800391c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003920:	e7f7      	b.n	8003912 <_Balloc+0x66>
 8003922:	bf00      	nop
 8003924:	08004ced 	.word	0x08004ced
 8003928:	08004d74 	.word	0x08004d74

0800392c <_Bfree>:
 800392c:	b570      	push	{r4, r5, r6, lr}
 800392e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003930:	4605      	mov	r5, r0
 8003932:	460c      	mov	r4, r1
 8003934:	b976      	cbnz	r6, 8003954 <_Bfree+0x28>
 8003936:	2010      	movs	r0, #16
 8003938:	f7ff ff94 	bl	8003864 <malloc>
 800393c:	4602      	mov	r2, r0
 800393e:	6268      	str	r0, [r5, #36]	; 0x24
 8003940:	b920      	cbnz	r0, 800394c <_Bfree+0x20>
 8003942:	218a      	movs	r1, #138	; 0x8a
 8003944:	4b08      	ldr	r3, [pc, #32]	; (8003968 <_Bfree+0x3c>)
 8003946:	4809      	ldr	r0, [pc, #36]	; (800396c <_Bfree+0x40>)
 8003948:	f000 fbf6 	bl	8004138 <__assert_func>
 800394c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003950:	6006      	str	r6, [r0, #0]
 8003952:	60c6      	str	r6, [r0, #12]
 8003954:	b13c      	cbz	r4, 8003966 <_Bfree+0x3a>
 8003956:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003958:	6862      	ldr	r2, [r4, #4]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003960:	6021      	str	r1, [r4, #0]
 8003962:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003966:	bd70      	pop	{r4, r5, r6, pc}
 8003968:	08004ced 	.word	0x08004ced
 800396c:	08004d74 	.word	0x08004d74

08003970 <__multadd>:
 8003970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003974:	4698      	mov	r8, r3
 8003976:	460c      	mov	r4, r1
 8003978:	2300      	movs	r3, #0
 800397a:	690e      	ldr	r6, [r1, #16]
 800397c:	4607      	mov	r7, r0
 800397e:	f101 0014 	add.w	r0, r1, #20
 8003982:	6805      	ldr	r5, [r0, #0]
 8003984:	3301      	adds	r3, #1
 8003986:	b2a9      	uxth	r1, r5
 8003988:	fb02 8101 	mla	r1, r2, r1, r8
 800398c:	0c2d      	lsrs	r5, r5, #16
 800398e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8003992:	fb02 c505 	mla	r5, r2, r5, ip
 8003996:	b289      	uxth	r1, r1
 8003998:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800399c:	429e      	cmp	r6, r3
 800399e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80039a2:	f840 1b04 	str.w	r1, [r0], #4
 80039a6:	dcec      	bgt.n	8003982 <__multadd+0x12>
 80039a8:	f1b8 0f00 	cmp.w	r8, #0
 80039ac:	d022      	beq.n	80039f4 <__multadd+0x84>
 80039ae:	68a3      	ldr	r3, [r4, #8]
 80039b0:	42b3      	cmp	r3, r6
 80039b2:	dc19      	bgt.n	80039e8 <__multadd+0x78>
 80039b4:	6861      	ldr	r1, [r4, #4]
 80039b6:	4638      	mov	r0, r7
 80039b8:	3101      	adds	r1, #1
 80039ba:	f7ff ff77 	bl	80038ac <_Balloc>
 80039be:	4605      	mov	r5, r0
 80039c0:	b928      	cbnz	r0, 80039ce <__multadd+0x5e>
 80039c2:	4602      	mov	r2, r0
 80039c4:	21b5      	movs	r1, #181	; 0xb5
 80039c6:	4b0d      	ldr	r3, [pc, #52]	; (80039fc <__multadd+0x8c>)
 80039c8:	480d      	ldr	r0, [pc, #52]	; (8003a00 <__multadd+0x90>)
 80039ca:	f000 fbb5 	bl	8004138 <__assert_func>
 80039ce:	6922      	ldr	r2, [r4, #16]
 80039d0:	f104 010c 	add.w	r1, r4, #12
 80039d4:	3202      	adds	r2, #2
 80039d6:	0092      	lsls	r2, r2, #2
 80039d8:	300c      	adds	r0, #12
 80039da:	f7ff ff59 	bl	8003890 <memcpy>
 80039de:	4621      	mov	r1, r4
 80039e0:	4638      	mov	r0, r7
 80039e2:	f7ff ffa3 	bl	800392c <_Bfree>
 80039e6:	462c      	mov	r4, r5
 80039e8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80039ec:	3601      	adds	r6, #1
 80039ee:	f8c3 8014 	str.w	r8, [r3, #20]
 80039f2:	6126      	str	r6, [r4, #16]
 80039f4:	4620      	mov	r0, r4
 80039f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039fa:	bf00      	nop
 80039fc:	08004d63 	.word	0x08004d63
 8003a00:	08004d74 	.word	0x08004d74

08003a04 <__hi0bits>:
 8003a04:	0c02      	lsrs	r2, r0, #16
 8003a06:	0412      	lsls	r2, r2, #16
 8003a08:	4603      	mov	r3, r0
 8003a0a:	b9ca      	cbnz	r2, 8003a40 <__hi0bits+0x3c>
 8003a0c:	0403      	lsls	r3, r0, #16
 8003a0e:	2010      	movs	r0, #16
 8003a10:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003a14:	bf04      	itt	eq
 8003a16:	021b      	lsleq	r3, r3, #8
 8003a18:	3008      	addeq	r0, #8
 8003a1a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003a1e:	bf04      	itt	eq
 8003a20:	011b      	lsleq	r3, r3, #4
 8003a22:	3004      	addeq	r0, #4
 8003a24:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003a28:	bf04      	itt	eq
 8003a2a:	009b      	lsleq	r3, r3, #2
 8003a2c:	3002      	addeq	r0, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	db05      	blt.n	8003a3e <__hi0bits+0x3a>
 8003a32:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8003a36:	f100 0001 	add.w	r0, r0, #1
 8003a3a:	bf08      	it	eq
 8003a3c:	2020      	moveq	r0, #32
 8003a3e:	4770      	bx	lr
 8003a40:	2000      	movs	r0, #0
 8003a42:	e7e5      	b.n	8003a10 <__hi0bits+0xc>

08003a44 <__lo0bits>:
 8003a44:	6803      	ldr	r3, [r0, #0]
 8003a46:	4602      	mov	r2, r0
 8003a48:	f013 0007 	ands.w	r0, r3, #7
 8003a4c:	d00b      	beq.n	8003a66 <__lo0bits+0x22>
 8003a4e:	07d9      	lsls	r1, r3, #31
 8003a50:	d422      	bmi.n	8003a98 <__lo0bits+0x54>
 8003a52:	0798      	lsls	r0, r3, #30
 8003a54:	bf49      	itett	mi
 8003a56:	085b      	lsrmi	r3, r3, #1
 8003a58:	089b      	lsrpl	r3, r3, #2
 8003a5a:	2001      	movmi	r0, #1
 8003a5c:	6013      	strmi	r3, [r2, #0]
 8003a5e:	bf5c      	itt	pl
 8003a60:	2002      	movpl	r0, #2
 8003a62:	6013      	strpl	r3, [r2, #0]
 8003a64:	4770      	bx	lr
 8003a66:	b299      	uxth	r1, r3
 8003a68:	b909      	cbnz	r1, 8003a6e <__lo0bits+0x2a>
 8003a6a:	2010      	movs	r0, #16
 8003a6c:	0c1b      	lsrs	r3, r3, #16
 8003a6e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003a72:	bf04      	itt	eq
 8003a74:	0a1b      	lsreq	r3, r3, #8
 8003a76:	3008      	addeq	r0, #8
 8003a78:	0719      	lsls	r1, r3, #28
 8003a7a:	bf04      	itt	eq
 8003a7c:	091b      	lsreq	r3, r3, #4
 8003a7e:	3004      	addeq	r0, #4
 8003a80:	0799      	lsls	r1, r3, #30
 8003a82:	bf04      	itt	eq
 8003a84:	089b      	lsreq	r3, r3, #2
 8003a86:	3002      	addeq	r0, #2
 8003a88:	07d9      	lsls	r1, r3, #31
 8003a8a:	d403      	bmi.n	8003a94 <__lo0bits+0x50>
 8003a8c:	085b      	lsrs	r3, r3, #1
 8003a8e:	f100 0001 	add.w	r0, r0, #1
 8003a92:	d003      	beq.n	8003a9c <__lo0bits+0x58>
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	4770      	bx	lr
 8003a98:	2000      	movs	r0, #0
 8003a9a:	4770      	bx	lr
 8003a9c:	2020      	movs	r0, #32
 8003a9e:	4770      	bx	lr

08003aa0 <__i2b>:
 8003aa0:	b510      	push	{r4, lr}
 8003aa2:	460c      	mov	r4, r1
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	f7ff ff01 	bl	80038ac <_Balloc>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	b928      	cbnz	r0, 8003aba <__i2b+0x1a>
 8003aae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003ab2:	4b04      	ldr	r3, [pc, #16]	; (8003ac4 <__i2b+0x24>)
 8003ab4:	4804      	ldr	r0, [pc, #16]	; (8003ac8 <__i2b+0x28>)
 8003ab6:	f000 fb3f 	bl	8004138 <__assert_func>
 8003aba:	2301      	movs	r3, #1
 8003abc:	6144      	str	r4, [r0, #20]
 8003abe:	6103      	str	r3, [r0, #16]
 8003ac0:	bd10      	pop	{r4, pc}
 8003ac2:	bf00      	nop
 8003ac4:	08004d63 	.word	0x08004d63
 8003ac8:	08004d74 	.word	0x08004d74

08003acc <__multiply>:
 8003acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad0:	4614      	mov	r4, r2
 8003ad2:	690a      	ldr	r2, [r1, #16]
 8003ad4:	6923      	ldr	r3, [r4, #16]
 8003ad6:	460d      	mov	r5, r1
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	bfbe      	ittt	lt
 8003adc:	460b      	movlt	r3, r1
 8003ade:	4625      	movlt	r5, r4
 8003ae0:	461c      	movlt	r4, r3
 8003ae2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8003ae6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8003aea:	68ab      	ldr	r3, [r5, #8]
 8003aec:	6869      	ldr	r1, [r5, #4]
 8003aee:	eb0a 0709 	add.w	r7, sl, r9
 8003af2:	42bb      	cmp	r3, r7
 8003af4:	b085      	sub	sp, #20
 8003af6:	bfb8      	it	lt
 8003af8:	3101      	addlt	r1, #1
 8003afa:	f7ff fed7 	bl	80038ac <_Balloc>
 8003afe:	b930      	cbnz	r0, 8003b0e <__multiply+0x42>
 8003b00:	4602      	mov	r2, r0
 8003b02:	f240 115d 	movw	r1, #349	; 0x15d
 8003b06:	4b41      	ldr	r3, [pc, #260]	; (8003c0c <__multiply+0x140>)
 8003b08:	4841      	ldr	r0, [pc, #260]	; (8003c10 <__multiply+0x144>)
 8003b0a:	f000 fb15 	bl	8004138 <__assert_func>
 8003b0e:	f100 0614 	add.w	r6, r0, #20
 8003b12:	4633      	mov	r3, r6
 8003b14:	2200      	movs	r2, #0
 8003b16:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8003b1a:	4543      	cmp	r3, r8
 8003b1c:	d31e      	bcc.n	8003b5c <__multiply+0x90>
 8003b1e:	f105 0c14 	add.w	ip, r5, #20
 8003b22:	f104 0314 	add.w	r3, r4, #20
 8003b26:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8003b2a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8003b2e:	9202      	str	r2, [sp, #8]
 8003b30:	ebac 0205 	sub.w	r2, ip, r5
 8003b34:	3a15      	subs	r2, #21
 8003b36:	f022 0203 	bic.w	r2, r2, #3
 8003b3a:	3204      	adds	r2, #4
 8003b3c:	f105 0115 	add.w	r1, r5, #21
 8003b40:	458c      	cmp	ip, r1
 8003b42:	bf38      	it	cc
 8003b44:	2204      	movcc	r2, #4
 8003b46:	9201      	str	r2, [sp, #4]
 8003b48:	9a02      	ldr	r2, [sp, #8]
 8003b4a:	9303      	str	r3, [sp, #12]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d808      	bhi.n	8003b62 <__multiply+0x96>
 8003b50:	2f00      	cmp	r7, #0
 8003b52:	dc55      	bgt.n	8003c00 <__multiply+0x134>
 8003b54:	6107      	str	r7, [r0, #16]
 8003b56:	b005      	add	sp, #20
 8003b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b5c:	f843 2b04 	str.w	r2, [r3], #4
 8003b60:	e7db      	b.n	8003b1a <__multiply+0x4e>
 8003b62:	f8b3 a000 	ldrh.w	sl, [r3]
 8003b66:	f1ba 0f00 	cmp.w	sl, #0
 8003b6a:	d020      	beq.n	8003bae <__multiply+0xe2>
 8003b6c:	46b1      	mov	r9, r6
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f105 0e14 	add.w	lr, r5, #20
 8003b74:	f85e 4b04 	ldr.w	r4, [lr], #4
 8003b78:	f8d9 b000 	ldr.w	fp, [r9]
 8003b7c:	b2a1      	uxth	r1, r4
 8003b7e:	fa1f fb8b 	uxth.w	fp, fp
 8003b82:	fb0a b101 	mla	r1, sl, r1, fp
 8003b86:	4411      	add	r1, r2
 8003b88:	f8d9 2000 	ldr.w	r2, [r9]
 8003b8c:	0c24      	lsrs	r4, r4, #16
 8003b8e:	0c12      	lsrs	r2, r2, #16
 8003b90:	fb0a 2404 	mla	r4, sl, r4, r2
 8003b94:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8003b98:	b289      	uxth	r1, r1
 8003b9a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8003b9e:	45f4      	cmp	ip, lr
 8003ba0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8003ba4:	f849 1b04 	str.w	r1, [r9], #4
 8003ba8:	d8e4      	bhi.n	8003b74 <__multiply+0xa8>
 8003baa:	9901      	ldr	r1, [sp, #4]
 8003bac:	5072      	str	r2, [r6, r1]
 8003bae:	9a03      	ldr	r2, [sp, #12]
 8003bb0:	3304      	adds	r3, #4
 8003bb2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8003bb6:	f1b9 0f00 	cmp.w	r9, #0
 8003bba:	d01f      	beq.n	8003bfc <__multiply+0x130>
 8003bbc:	46b6      	mov	lr, r6
 8003bbe:	f04f 0a00 	mov.w	sl, #0
 8003bc2:	6834      	ldr	r4, [r6, #0]
 8003bc4:	f105 0114 	add.w	r1, r5, #20
 8003bc8:	880a      	ldrh	r2, [r1, #0]
 8003bca:	f8be b002 	ldrh.w	fp, [lr, #2]
 8003bce:	b2a4      	uxth	r4, r4
 8003bd0:	fb09 b202 	mla	r2, r9, r2, fp
 8003bd4:	4492      	add	sl, r2
 8003bd6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8003bda:	f84e 4b04 	str.w	r4, [lr], #4
 8003bde:	f851 4b04 	ldr.w	r4, [r1], #4
 8003be2:	f8be 2000 	ldrh.w	r2, [lr]
 8003be6:	0c24      	lsrs	r4, r4, #16
 8003be8:	fb09 2404 	mla	r4, r9, r4, r2
 8003bec:	458c      	cmp	ip, r1
 8003bee:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8003bf2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8003bf6:	d8e7      	bhi.n	8003bc8 <__multiply+0xfc>
 8003bf8:	9a01      	ldr	r2, [sp, #4]
 8003bfa:	50b4      	str	r4, [r6, r2]
 8003bfc:	3604      	adds	r6, #4
 8003bfe:	e7a3      	b.n	8003b48 <__multiply+0x7c>
 8003c00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1a5      	bne.n	8003b54 <__multiply+0x88>
 8003c08:	3f01      	subs	r7, #1
 8003c0a:	e7a1      	b.n	8003b50 <__multiply+0x84>
 8003c0c:	08004d63 	.word	0x08004d63
 8003c10:	08004d74 	.word	0x08004d74

08003c14 <__pow5mult>:
 8003c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c18:	4615      	mov	r5, r2
 8003c1a:	f012 0203 	ands.w	r2, r2, #3
 8003c1e:	4606      	mov	r6, r0
 8003c20:	460f      	mov	r7, r1
 8003c22:	d007      	beq.n	8003c34 <__pow5mult+0x20>
 8003c24:	4c25      	ldr	r4, [pc, #148]	; (8003cbc <__pow5mult+0xa8>)
 8003c26:	3a01      	subs	r2, #1
 8003c28:	2300      	movs	r3, #0
 8003c2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003c2e:	f7ff fe9f 	bl	8003970 <__multadd>
 8003c32:	4607      	mov	r7, r0
 8003c34:	10ad      	asrs	r5, r5, #2
 8003c36:	d03d      	beq.n	8003cb4 <__pow5mult+0xa0>
 8003c38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003c3a:	b97c      	cbnz	r4, 8003c5c <__pow5mult+0x48>
 8003c3c:	2010      	movs	r0, #16
 8003c3e:	f7ff fe11 	bl	8003864 <malloc>
 8003c42:	4602      	mov	r2, r0
 8003c44:	6270      	str	r0, [r6, #36]	; 0x24
 8003c46:	b928      	cbnz	r0, 8003c54 <__pow5mult+0x40>
 8003c48:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8003c4c:	4b1c      	ldr	r3, [pc, #112]	; (8003cc0 <__pow5mult+0xac>)
 8003c4e:	481d      	ldr	r0, [pc, #116]	; (8003cc4 <__pow5mult+0xb0>)
 8003c50:	f000 fa72 	bl	8004138 <__assert_func>
 8003c54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003c58:	6004      	str	r4, [r0, #0]
 8003c5a:	60c4      	str	r4, [r0, #12]
 8003c5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003c60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003c64:	b94c      	cbnz	r4, 8003c7a <__pow5mult+0x66>
 8003c66:	f240 2171 	movw	r1, #625	; 0x271
 8003c6a:	4630      	mov	r0, r6
 8003c6c:	f7ff ff18 	bl	8003aa0 <__i2b>
 8003c70:	2300      	movs	r3, #0
 8003c72:	4604      	mov	r4, r0
 8003c74:	f8c8 0008 	str.w	r0, [r8, #8]
 8003c78:	6003      	str	r3, [r0, #0]
 8003c7a:	f04f 0900 	mov.w	r9, #0
 8003c7e:	07eb      	lsls	r3, r5, #31
 8003c80:	d50a      	bpl.n	8003c98 <__pow5mult+0x84>
 8003c82:	4639      	mov	r1, r7
 8003c84:	4622      	mov	r2, r4
 8003c86:	4630      	mov	r0, r6
 8003c88:	f7ff ff20 	bl	8003acc <__multiply>
 8003c8c:	4680      	mov	r8, r0
 8003c8e:	4639      	mov	r1, r7
 8003c90:	4630      	mov	r0, r6
 8003c92:	f7ff fe4b 	bl	800392c <_Bfree>
 8003c96:	4647      	mov	r7, r8
 8003c98:	106d      	asrs	r5, r5, #1
 8003c9a:	d00b      	beq.n	8003cb4 <__pow5mult+0xa0>
 8003c9c:	6820      	ldr	r0, [r4, #0]
 8003c9e:	b938      	cbnz	r0, 8003cb0 <__pow5mult+0x9c>
 8003ca0:	4622      	mov	r2, r4
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	4630      	mov	r0, r6
 8003ca6:	f7ff ff11 	bl	8003acc <__multiply>
 8003caa:	6020      	str	r0, [r4, #0]
 8003cac:	f8c0 9000 	str.w	r9, [r0]
 8003cb0:	4604      	mov	r4, r0
 8003cb2:	e7e4      	b.n	8003c7e <__pow5mult+0x6a>
 8003cb4:	4638      	mov	r0, r7
 8003cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cba:	bf00      	nop
 8003cbc:	08004ec8 	.word	0x08004ec8
 8003cc0:	08004ced 	.word	0x08004ced
 8003cc4:	08004d74 	.word	0x08004d74

08003cc8 <__lshift>:
 8003cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ccc:	460c      	mov	r4, r1
 8003cce:	4607      	mov	r7, r0
 8003cd0:	4691      	mov	r9, r2
 8003cd2:	6923      	ldr	r3, [r4, #16]
 8003cd4:	6849      	ldr	r1, [r1, #4]
 8003cd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003cda:	68a3      	ldr	r3, [r4, #8]
 8003cdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003ce0:	f108 0601 	add.w	r6, r8, #1
 8003ce4:	42b3      	cmp	r3, r6
 8003ce6:	db0b      	blt.n	8003d00 <__lshift+0x38>
 8003ce8:	4638      	mov	r0, r7
 8003cea:	f7ff fddf 	bl	80038ac <_Balloc>
 8003cee:	4605      	mov	r5, r0
 8003cf0:	b948      	cbnz	r0, 8003d06 <__lshift+0x3e>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003cf8:	4b27      	ldr	r3, [pc, #156]	; (8003d98 <__lshift+0xd0>)
 8003cfa:	4828      	ldr	r0, [pc, #160]	; (8003d9c <__lshift+0xd4>)
 8003cfc:	f000 fa1c 	bl	8004138 <__assert_func>
 8003d00:	3101      	adds	r1, #1
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	e7ee      	b.n	8003ce4 <__lshift+0x1c>
 8003d06:	2300      	movs	r3, #0
 8003d08:	f100 0114 	add.w	r1, r0, #20
 8003d0c:	f100 0210 	add.w	r2, r0, #16
 8003d10:	4618      	mov	r0, r3
 8003d12:	4553      	cmp	r3, sl
 8003d14:	db33      	blt.n	8003d7e <__lshift+0xb6>
 8003d16:	6920      	ldr	r0, [r4, #16]
 8003d18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003d1c:	f104 0314 	add.w	r3, r4, #20
 8003d20:	f019 091f 	ands.w	r9, r9, #31
 8003d24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003d28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003d2c:	d02b      	beq.n	8003d86 <__lshift+0xbe>
 8003d2e:	468a      	mov	sl, r1
 8003d30:	2200      	movs	r2, #0
 8003d32:	f1c9 0e20 	rsb	lr, r9, #32
 8003d36:	6818      	ldr	r0, [r3, #0]
 8003d38:	fa00 f009 	lsl.w	r0, r0, r9
 8003d3c:	4302      	orrs	r2, r0
 8003d3e:	f84a 2b04 	str.w	r2, [sl], #4
 8003d42:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d46:	459c      	cmp	ip, r3
 8003d48:	fa22 f20e 	lsr.w	r2, r2, lr
 8003d4c:	d8f3      	bhi.n	8003d36 <__lshift+0x6e>
 8003d4e:	ebac 0304 	sub.w	r3, ip, r4
 8003d52:	3b15      	subs	r3, #21
 8003d54:	f023 0303 	bic.w	r3, r3, #3
 8003d58:	3304      	adds	r3, #4
 8003d5a:	f104 0015 	add.w	r0, r4, #21
 8003d5e:	4584      	cmp	ip, r0
 8003d60:	bf38      	it	cc
 8003d62:	2304      	movcc	r3, #4
 8003d64:	50ca      	str	r2, [r1, r3]
 8003d66:	b10a      	cbz	r2, 8003d6c <__lshift+0xa4>
 8003d68:	f108 0602 	add.w	r6, r8, #2
 8003d6c:	3e01      	subs	r6, #1
 8003d6e:	4638      	mov	r0, r7
 8003d70:	4621      	mov	r1, r4
 8003d72:	612e      	str	r6, [r5, #16]
 8003d74:	f7ff fdda 	bl	800392c <_Bfree>
 8003d78:	4628      	mov	r0, r5
 8003d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8003d82:	3301      	adds	r3, #1
 8003d84:	e7c5      	b.n	8003d12 <__lshift+0x4a>
 8003d86:	3904      	subs	r1, #4
 8003d88:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d8c:	459c      	cmp	ip, r3
 8003d8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8003d92:	d8f9      	bhi.n	8003d88 <__lshift+0xc0>
 8003d94:	e7ea      	b.n	8003d6c <__lshift+0xa4>
 8003d96:	bf00      	nop
 8003d98:	08004d63 	.word	0x08004d63
 8003d9c:	08004d74 	.word	0x08004d74

08003da0 <__mcmp>:
 8003da0:	4603      	mov	r3, r0
 8003da2:	690a      	ldr	r2, [r1, #16]
 8003da4:	6900      	ldr	r0, [r0, #16]
 8003da6:	b530      	push	{r4, r5, lr}
 8003da8:	1a80      	subs	r0, r0, r2
 8003daa:	d10d      	bne.n	8003dc8 <__mcmp+0x28>
 8003dac:	3314      	adds	r3, #20
 8003dae:	3114      	adds	r1, #20
 8003db0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8003db4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8003db8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003dbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003dc0:	4295      	cmp	r5, r2
 8003dc2:	d002      	beq.n	8003dca <__mcmp+0x2a>
 8003dc4:	d304      	bcc.n	8003dd0 <__mcmp+0x30>
 8003dc6:	2001      	movs	r0, #1
 8003dc8:	bd30      	pop	{r4, r5, pc}
 8003dca:	42a3      	cmp	r3, r4
 8003dcc:	d3f4      	bcc.n	8003db8 <__mcmp+0x18>
 8003dce:	e7fb      	b.n	8003dc8 <__mcmp+0x28>
 8003dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd4:	e7f8      	b.n	8003dc8 <__mcmp+0x28>
	...

08003dd8 <__mdiff>:
 8003dd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ddc:	460c      	mov	r4, r1
 8003dde:	4606      	mov	r6, r0
 8003de0:	4611      	mov	r1, r2
 8003de2:	4620      	mov	r0, r4
 8003de4:	4692      	mov	sl, r2
 8003de6:	f7ff ffdb 	bl	8003da0 <__mcmp>
 8003dea:	1e05      	subs	r5, r0, #0
 8003dec:	d111      	bne.n	8003e12 <__mdiff+0x3a>
 8003dee:	4629      	mov	r1, r5
 8003df0:	4630      	mov	r0, r6
 8003df2:	f7ff fd5b 	bl	80038ac <_Balloc>
 8003df6:	4602      	mov	r2, r0
 8003df8:	b928      	cbnz	r0, 8003e06 <__mdiff+0x2e>
 8003dfa:	f240 2132 	movw	r1, #562	; 0x232
 8003dfe:	4b3c      	ldr	r3, [pc, #240]	; (8003ef0 <__mdiff+0x118>)
 8003e00:	483c      	ldr	r0, [pc, #240]	; (8003ef4 <__mdiff+0x11c>)
 8003e02:	f000 f999 	bl	8004138 <__assert_func>
 8003e06:	2301      	movs	r3, #1
 8003e08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003e0c:	4610      	mov	r0, r2
 8003e0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e12:	bfa4      	itt	ge
 8003e14:	4653      	movge	r3, sl
 8003e16:	46a2      	movge	sl, r4
 8003e18:	4630      	mov	r0, r6
 8003e1a:	f8da 1004 	ldr.w	r1, [sl, #4]
 8003e1e:	bfa6      	itte	ge
 8003e20:	461c      	movge	r4, r3
 8003e22:	2500      	movge	r5, #0
 8003e24:	2501      	movlt	r5, #1
 8003e26:	f7ff fd41 	bl	80038ac <_Balloc>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	b918      	cbnz	r0, 8003e36 <__mdiff+0x5e>
 8003e2e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003e32:	4b2f      	ldr	r3, [pc, #188]	; (8003ef0 <__mdiff+0x118>)
 8003e34:	e7e4      	b.n	8003e00 <__mdiff+0x28>
 8003e36:	f100 0814 	add.w	r8, r0, #20
 8003e3a:	f8da 7010 	ldr.w	r7, [sl, #16]
 8003e3e:	60c5      	str	r5, [r0, #12]
 8003e40:	f04f 0c00 	mov.w	ip, #0
 8003e44:	f10a 0514 	add.w	r5, sl, #20
 8003e48:	f10a 0010 	add.w	r0, sl, #16
 8003e4c:	46c2      	mov	sl, r8
 8003e4e:	6926      	ldr	r6, [r4, #16]
 8003e50:	f104 0914 	add.w	r9, r4, #20
 8003e54:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8003e58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8003e5c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8003e60:	f859 3b04 	ldr.w	r3, [r9], #4
 8003e64:	fa1f f18b 	uxth.w	r1, fp
 8003e68:	4461      	add	r1, ip
 8003e6a:	fa1f fc83 	uxth.w	ip, r3
 8003e6e:	0c1b      	lsrs	r3, r3, #16
 8003e70:	eba1 010c 	sub.w	r1, r1, ip
 8003e74:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8003e78:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8003e7c:	b289      	uxth	r1, r1
 8003e7e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8003e82:	454e      	cmp	r6, r9
 8003e84:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8003e88:	f84a 3b04 	str.w	r3, [sl], #4
 8003e8c:	d8e6      	bhi.n	8003e5c <__mdiff+0x84>
 8003e8e:	1b33      	subs	r3, r6, r4
 8003e90:	3b15      	subs	r3, #21
 8003e92:	f023 0303 	bic.w	r3, r3, #3
 8003e96:	3415      	adds	r4, #21
 8003e98:	3304      	adds	r3, #4
 8003e9a:	42a6      	cmp	r6, r4
 8003e9c:	bf38      	it	cc
 8003e9e:	2304      	movcc	r3, #4
 8003ea0:	441d      	add	r5, r3
 8003ea2:	4443      	add	r3, r8
 8003ea4:	461e      	mov	r6, r3
 8003ea6:	462c      	mov	r4, r5
 8003ea8:	4574      	cmp	r4, lr
 8003eaa:	d30e      	bcc.n	8003eca <__mdiff+0xf2>
 8003eac:	f10e 0103 	add.w	r1, lr, #3
 8003eb0:	1b49      	subs	r1, r1, r5
 8003eb2:	f021 0103 	bic.w	r1, r1, #3
 8003eb6:	3d03      	subs	r5, #3
 8003eb8:	45ae      	cmp	lr, r5
 8003eba:	bf38      	it	cc
 8003ebc:	2100      	movcc	r1, #0
 8003ebe:	4419      	add	r1, r3
 8003ec0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8003ec4:	b18b      	cbz	r3, 8003eea <__mdiff+0x112>
 8003ec6:	6117      	str	r7, [r2, #16]
 8003ec8:	e7a0      	b.n	8003e0c <__mdiff+0x34>
 8003eca:	f854 8b04 	ldr.w	r8, [r4], #4
 8003ece:	fa1f f188 	uxth.w	r1, r8
 8003ed2:	4461      	add	r1, ip
 8003ed4:	1408      	asrs	r0, r1, #16
 8003ed6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8003eda:	b289      	uxth	r1, r1
 8003edc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003ee0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003ee4:	f846 1b04 	str.w	r1, [r6], #4
 8003ee8:	e7de      	b.n	8003ea8 <__mdiff+0xd0>
 8003eea:	3f01      	subs	r7, #1
 8003eec:	e7e8      	b.n	8003ec0 <__mdiff+0xe8>
 8003eee:	bf00      	nop
 8003ef0:	08004d63 	.word	0x08004d63
 8003ef4:	08004d74 	.word	0x08004d74

08003ef8 <__d2b>:
 8003ef8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003efc:	2101      	movs	r1, #1
 8003efe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8003f02:	4690      	mov	r8, r2
 8003f04:	461d      	mov	r5, r3
 8003f06:	f7ff fcd1 	bl	80038ac <_Balloc>
 8003f0a:	4604      	mov	r4, r0
 8003f0c:	b930      	cbnz	r0, 8003f1c <__d2b+0x24>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	f240 310a 	movw	r1, #778	; 0x30a
 8003f14:	4b24      	ldr	r3, [pc, #144]	; (8003fa8 <__d2b+0xb0>)
 8003f16:	4825      	ldr	r0, [pc, #148]	; (8003fac <__d2b+0xb4>)
 8003f18:	f000 f90e 	bl	8004138 <__assert_func>
 8003f1c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8003f20:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8003f24:	bb2d      	cbnz	r5, 8003f72 <__d2b+0x7a>
 8003f26:	9301      	str	r3, [sp, #4]
 8003f28:	f1b8 0300 	subs.w	r3, r8, #0
 8003f2c:	d026      	beq.n	8003f7c <__d2b+0x84>
 8003f2e:	4668      	mov	r0, sp
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	f7ff fd87 	bl	8003a44 <__lo0bits>
 8003f36:	9900      	ldr	r1, [sp, #0]
 8003f38:	b1f0      	cbz	r0, 8003f78 <__d2b+0x80>
 8003f3a:	9a01      	ldr	r2, [sp, #4]
 8003f3c:	f1c0 0320 	rsb	r3, r0, #32
 8003f40:	fa02 f303 	lsl.w	r3, r2, r3
 8003f44:	430b      	orrs	r3, r1
 8003f46:	40c2      	lsrs	r2, r0
 8003f48:	6163      	str	r3, [r4, #20]
 8003f4a:	9201      	str	r2, [sp, #4]
 8003f4c:	9b01      	ldr	r3, [sp, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	bf14      	ite	ne
 8003f52:	2102      	movne	r1, #2
 8003f54:	2101      	moveq	r1, #1
 8003f56:	61a3      	str	r3, [r4, #24]
 8003f58:	6121      	str	r1, [r4, #16]
 8003f5a:	b1c5      	cbz	r5, 8003f8e <__d2b+0x96>
 8003f5c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8003f60:	4405      	add	r5, r0
 8003f62:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003f66:	603d      	str	r5, [r7, #0]
 8003f68:	6030      	str	r0, [r6, #0]
 8003f6a:	4620      	mov	r0, r4
 8003f6c:	b002      	add	sp, #8
 8003f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f76:	e7d6      	b.n	8003f26 <__d2b+0x2e>
 8003f78:	6161      	str	r1, [r4, #20]
 8003f7a:	e7e7      	b.n	8003f4c <__d2b+0x54>
 8003f7c:	a801      	add	r0, sp, #4
 8003f7e:	f7ff fd61 	bl	8003a44 <__lo0bits>
 8003f82:	2101      	movs	r1, #1
 8003f84:	9b01      	ldr	r3, [sp, #4]
 8003f86:	6121      	str	r1, [r4, #16]
 8003f88:	6163      	str	r3, [r4, #20]
 8003f8a:	3020      	adds	r0, #32
 8003f8c:	e7e5      	b.n	8003f5a <__d2b+0x62>
 8003f8e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8003f92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003f96:	6038      	str	r0, [r7, #0]
 8003f98:	6918      	ldr	r0, [r3, #16]
 8003f9a:	f7ff fd33 	bl	8003a04 <__hi0bits>
 8003f9e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8003fa2:	6031      	str	r1, [r6, #0]
 8003fa4:	e7e1      	b.n	8003f6a <__d2b+0x72>
 8003fa6:	bf00      	nop
 8003fa8:	08004d63 	.word	0x08004d63
 8003fac:	08004d74 	.word	0x08004d74

08003fb0 <_calloc_r>:
 8003fb0:	b538      	push	{r3, r4, r5, lr}
 8003fb2:	fb02 f501 	mul.w	r5, r2, r1
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	f000 f854 	bl	8004064 <_malloc_r>
 8003fbc:	4604      	mov	r4, r0
 8003fbe:	b118      	cbz	r0, 8003fc8 <_calloc_r+0x18>
 8003fc0:	462a      	mov	r2, r5
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	f7fe f966 	bl	8002294 <memset>
 8003fc8:	4620      	mov	r0, r4
 8003fca:	bd38      	pop	{r3, r4, r5, pc}

08003fcc <_free_r>:
 8003fcc:	b538      	push	{r3, r4, r5, lr}
 8003fce:	4605      	mov	r5, r0
 8003fd0:	2900      	cmp	r1, #0
 8003fd2:	d043      	beq.n	800405c <_free_r+0x90>
 8003fd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fd8:	1f0c      	subs	r4, r1, #4
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	bfb8      	it	lt
 8003fde:	18e4      	addlt	r4, r4, r3
 8003fe0:	f000 f8ec 	bl	80041bc <__malloc_lock>
 8003fe4:	4a1e      	ldr	r2, [pc, #120]	; (8004060 <_free_r+0x94>)
 8003fe6:	6813      	ldr	r3, [r2, #0]
 8003fe8:	4610      	mov	r0, r2
 8003fea:	b933      	cbnz	r3, 8003ffa <_free_r+0x2e>
 8003fec:	6063      	str	r3, [r4, #4]
 8003fee:	6014      	str	r4, [r2, #0]
 8003ff0:	4628      	mov	r0, r5
 8003ff2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ff6:	f000 b8e7 	b.w	80041c8 <__malloc_unlock>
 8003ffa:	42a3      	cmp	r3, r4
 8003ffc:	d90a      	bls.n	8004014 <_free_r+0x48>
 8003ffe:	6821      	ldr	r1, [r4, #0]
 8004000:	1862      	adds	r2, r4, r1
 8004002:	4293      	cmp	r3, r2
 8004004:	bf01      	itttt	eq
 8004006:	681a      	ldreq	r2, [r3, #0]
 8004008:	685b      	ldreq	r3, [r3, #4]
 800400a:	1852      	addeq	r2, r2, r1
 800400c:	6022      	streq	r2, [r4, #0]
 800400e:	6063      	str	r3, [r4, #4]
 8004010:	6004      	str	r4, [r0, #0]
 8004012:	e7ed      	b.n	8003ff0 <_free_r+0x24>
 8004014:	461a      	mov	r2, r3
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	b10b      	cbz	r3, 800401e <_free_r+0x52>
 800401a:	42a3      	cmp	r3, r4
 800401c:	d9fa      	bls.n	8004014 <_free_r+0x48>
 800401e:	6811      	ldr	r1, [r2, #0]
 8004020:	1850      	adds	r0, r2, r1
 8004022:	42a0      	cmp	r0, r4
 8004024:	d10b      	bne.n	800403e <_free_r+0x72>
 8004026:	6820      	ldr	r0, [r4, #0]
 8004028:	4401      	add	r1, r0
 800402a:	1850      	adds	r0, r2, r1
 800402c:	4283      	cmp	r3, r0
 800402e:	6011      	str	r1, [r2, #0]
 8004030:	d1de      	bne.n	8003ff0 <_free_r+0x24>
 8004032:	6818      	ldr	r0, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	4401      	add	r1, r0
 8004038:	6011      	str	r1, [r2, #0]
 800403a:	6053      	str	r3, [r2, #4]
 800403c:	e7d8      	b.n	8003ff0 <_free_r+0x24>
 800403e:	d902      	bls.n	8004046 <_free_r+0x7a>
 8004040:	230c      	movs	r3, #12
 8004042:	602b      	str	r3, [r5, #0]
 8004044:	e7d4      	b.n	8003ff0 <_free_r+0x24>
 8004046:	6820      	ldr	r0, [r4, #0]
 8004048:	1821      	adds	r1, r4, r0
 800404a:	428b      	cmp	r3, r1
 800404c:	bf01      	itttt	eq
 800404e:	6819      	ldreq	r1, [r3, #0]
 8004050:	685b      	ldreq	r3, [r3, #4]
 8004052:	1809      	addeq	r1, r1, r0
 8004054:	6021      	streq	r1, [r4, #0]
 8004056:	6063      	str	r3, [r4, #4]
 8004058:	6054      	str	r4, [r2, #4]
 800405a:	e7c9      	b.n	8003ff0 <_free_r+0x24>
 800405c:	bd38      	pop	{r3, r4, r5, pc}
 800405e:	bf00      	nop
 8004060:	20000200 	.word	0x20000200

08004064 <_malloc_r>:
 8004064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004066:	1ccd      	adds	r5, r1, #3
 8004068:	f025 0503 	bic.w	r5, r5, #3
 800406c:	3508      	adds	r5, #8
 800406e:	2d0c      	cmp	r5, #12
 8004070:	bf38      	it	cc
 8004072:	250c      	movcc	r5, #12
 8004074:	2d00      	cmp	r5, #0
 8004076:	4606      	mov	r6, r0
 8004078:	db01      	blt.n	800407e <_malloc_r+0x1a>
 800407a:	42a9      	cmp	r1, r5
 800407c:	d903      	bls.n	8004086 <_malloc_r+0x22>
 800407e:	230c      	movs	r3, #12
 8004080:	6033      	str	r3, [r6, #0]
 8004082:	2000      	movs	r0, #0
 8004084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004086:	f000 f899 	bl	80041bc <__malloc_lock>
 800408a:	4921      	ldr	r1, [pc, #132]	; (8004110 <_malloc_r+0xac>)
 800408c:	680a      	ldr	r2, [r1, #0]
 800408e:	4614      	mov	r4, r2
 8004090:	b99c      	cbnz	r4, 80040ba <_malloc_r+0x56>
 8004092:	4f20      	ldr	r7, [pc, #128]	; (8004114 <_malloc_r+0xb0>)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	b923      	cbnz	r3, 80040a2 <_malloc_r+0x3e>
 8004098:	4621      	mov	r1, r4
 800409a:	4630      	mov	r0, r6
 800409c:	f000 f83c 	bl	8004118 <_sbrk_r>
 80040a0:	6038      	str	r0, [r7, #0]
 80040a2:	4629      	mov	r1, r5
 80040a4:	4630      	mov	r0, r6
 80040a6:	f000 f837 	bl	8004118 <_sbrk_r>
 80040aa:	1c43      	adds	r3, r0, #1
 80040ac:	d123      	bne.n	80040f6 <_malloc_r+0x92>
 80040ae:	230c      	movs	r3, #12
 80040b0:	4630      	mov	r0, r6
 80040b2:	6033      	str	r3, [r6, #0]
 80040b4:	f000 f888 	bl	80041c8 <__malloc_unlock>
 80040b8:	e7e3      	b.n	8004082 <_malloc_r+0x1e>
 80040ba:	6823      	ldr	r3, [r4, #0]
 80040bc:	1b5b      	subs	r3, r3, r5
 80040be:	d417      	bmi.n	80040f0 <_malloc_r+0x8c>
 80040c0:	2b0b      	cmp	r3, #11
 80040c2:	d903      	bls.n	80040cc <_malloc_r+0x68>
 80040c4:	6023      	str	r3, [r4, #0]
 80040c6:	441c      	add	r4, r3
 80040c8:	6025      	str	r5, [r4, #0]
 80040ca:	e004      	b.n	80040d6 <_malloc_r+0x72>
 80040cc:	6863      	ldr	r3, [r4, #4]
 80040ce:	42a2      	cmp	r2, r4
 80040d0:	bf0c      	ite	eq
 80040d2:	600b      	streq	r3, [r1, #0]
 80040d4:	6053      	strne	r3, [r2, #4]
 80040d6:	4630      	mov	r0, r6
 80040d8:	f000 f876 	bl	80041c8 <__malloc_unlock>
 80040dc:	f104 000b 	add.w	r0, r4, #11
 80040e0:	1d23      	adds	r3, r4, #4
 80040e2:	f020 0007 	bic.w	r0, r0, #7
 80040e6:	1ac2      	subs	r2, r0, r3
 80040e8:	d0cc      	beq.n	8004084 <_malloc_r+0x20>
 80040ea:	1a1b      	subs	r3, r3, r0
 80040ec:	50a3      	str	r3, [r4, r2]
 80040ee:	e7c9      	b.n	8004084 <_malloc_r+0x20>
 80040f0:	4622      	mov	r2, r4
 80040f2:	6864      	ldr	r4, [r4, #4]
 80040f4:	e7cc      	b.n	8004090 <_malloc_r+0x2c>
 80040f6:	1cc4      	adds	r4, r0, #3
 80040f8:	f024 0403 	bic.w	r4, r4, #3
 80040fc:	42a0      	cmp	r0, r4
 80040fe:	d0e3      	beq.n	80040c8 <_malloc_r+0x64>
 8004100:	1a21      	subs	r1, r4, r0
 8004102:	4630      	mov	r0, r6
 8004104:	f000 f808 	bl	8004118 <_sbrk_r>
 8004108:	3001      	adds	r0, #1
 800410a:	d1dd      	bne.n	80040c8 <_malloc_r+0x64>
 800410c:	e7cf      	b.n	80040ae <_malloc_r+0x4a>
 800410e:	bf00      	nop
 8004110:	20000200 	.word	0x20000200
 8004114:	20000204 	.word	0x20000204

08004118 <_sbrk_r>:
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	2300      	movs	r3, #0
 800411c:	4d05      	ldr	r5, [pc, #20]	; (8004134 <_sbrk_r+0x1c>)
 800411e:	4604      	mov	r4, r0
 8004120:	4608      	mov	r0, r1
 8004122:	602b      	str	r3, [r5, #0]
 8004124:	f7fc ff9c 	bl	8001060 <_sbrk>
 8004128:	1c43      	adds	r3, r0, #1
 800412a:	d102      	bne.n	8004132 <_sbrk_r+0x1a>
 800412c:	682b      	ldr	r3, [r5, #0]
 800412e:	b103      	cbz	r3, 8004132 <_sbrk_r+0x1a>
 8004130:	6023      	str	r3, [r4, #0]
 8004132:	bd38      	pop	{r3, r4, r5, pc}
 8004134:	200002ac 	.word	0x200002ac

08004138 <__assert_func>:
 8004138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800413a:	4614      	mov	r4, r2
 800413c:	461a      	mov	r2, r3
 800413e:	4b09      	ldr	r3, [pc, #36]	; (8004164 <__assert_func+0x2c>)
 8004140:	4605      	mov	r5, r0
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68d8      	ldr	r0, [r3, #12]
 8004146:	b14c      	cbz	r4, 800415c <__assert_func+0x24>
 8004148:	4b07      	ldr	r3, [pc, #28]	; (8004168 <__assert_func+0x30>)
 800414a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800414e:	9100      	str	r1, [sp, #0]
 8004150:	462b      	mov	r3, r5
 8004152:	4906      	ldr	r1, [pc, #24]	; (800416c <__assert_func+0x34>)
 8004154:	f000 f80e 	bl	8004174 <fiprintf>
 8004158:	f000 fa62 	bl	8004620 <abort>
 800415c:	4b04      	ldr	r3, [pc, #16]	; (8004170 <__assert_func+0x38>)
 800415e:	461c      	mov	r4, r3
 8004160:	e7f3      	b.n	800414a <__assert_func+0x12>
 8004162:	bf00      	nop
 8004164:	2000000c 	.word	0x2000000c
 8004168:	08004ed4 	.word	0x08004ed4
 800416c:	08004ee1 	.word	0x08004ee1
 8004170:	08004f0f 	.word	0x08004f0f

08004174 <fiprintf>:
 8004174:	b40e      	push	{r1, r2, r3}
 8004176:	b503      	push	{r0, r1, lr}
 8004178:	4601      	mov	r1, r0
 800417a:	ab03      	add	r3, sp, #12
 800417c:	4805      	ldr	r0, [pc, #20]	; (8004194 <fiprintf+0x20>)
 800417e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004182:	6800      	ldr	r0, [r0, #0]
 8004184:	9301      	str	r3, [sp, #4]
 8004186:	f000 f84d 	bl	8004224 <_vfiprintf_r>
 800418a:	b002      	add	sp, #8
 800418c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004190:	b003      	add	sp, #12
 8004192:	4770      	bx	lr
 8004194:	2000000c 	.word	0x2000000c

08004198 <__ascii_mbtowc>:
 8004198:	b082      	sub	sp, #8
 800419a:	b901      	cbnz	r1, 800419e <__ascii_mbtowc+0x6>
 800419c:	a901      	add	r1, sp, #4
 800419e:	b142      	cbz	r2, 80041b2 <__ascii_mbtowc+0x1a>
 80041a0:	b14b      	cbz	r3, 80041b6 <__ascii_mbtowc+0x1e>
 80041a2:	7813      	ldrb	r3, [r2, #0]
 80041a4:	600b      	str	r3, [r1, #0]
 80041a6:	7812      	ldrb	r2, [r2, #0]
 80041a8:	1e10      	subs	r0, r2, #0
 80041aa:	bf18      	it	ne
 80041ac:	2001      	movne	r0, #1
 80041ae:	b002      	add	sp, #8
 80041b0:	4770      	bx	lr
 80041b2:	4610      	mov	r0, r2
 80041b4:	e7fb      	b.n	80041ae <__ascii_mbtowc+0x16>
 80041b6:	f06f 0001 	mvn.w	r0, #1
 80041ba:	e7f8      	b.n	80041ae <__ascii_mbtowc+0x16>

080041bc <__malloc_lock>:
 80041bc:	4801      	ldr	r0, [pc, #4]	; (80041c4 <__malloc_lock+0x8>)
 80041be:	f000 bbef 	b.w	80049a0 <__retarget_lock_acquire_recursive>
 80041c2:	bf00      	nop
 80041c4:	200002b4 	.word	0x200002b4

080041c8 <__malloc_unlock>:
 80041c8:	4801      	ldr	r0, [pc, #4]	; (80041d0 <__malloc_unlock+0x8>)
 80041ca:	f000 bbea 	b.w	80049a2 <__retarget_lock_release_recursive>
 80041ce:	bf00      	nop
 80041d0:	200002b4 	.word	0x200002b4

080041d4 <__sfputc_r>:
 80041d4:	6893      	ldr	r3, [r2, #8]
 80041d6:	b410      	push	{r4}
 80041d8:	3b01      	subs	r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	6093      	str	r3, [r2, #8]
 80041de:	da07      	bge.n	80041f0 <__sfputc_r+0x1c>
 80041e0:	6994      	ldr	r4, [r2, #24]
 80041e2:	42a3      	cmp	r3, r4
 80041e4:	db01      	blt.n	80041ea <__sfputc_r+0x16>
 80041e6:	290a      	cmp	r1, #10
 80041e8:	d102      	bne.n	80041f0 <__sfputc_r+0x1c>
 80041ea:	bc10      	pop	{r4}
 80041ec:	f000 b94a 	b.w	8004484 <__swbuf_r>
 80041f0:	6813      	ldr	r3, [r2, #0]
 80041f2:	1c58      	adds	r0, r3, #1
 80041f4:	6010      	str	r0, [r2, #0]
 80041f6:	7019      	strb	r1, [r3, #0]
 80041f8:	4608      	mov	r0, r1
 80041fa:	bc10      	pop	{r4}
 80041fc:	4770      	bx	lr

080041fe <__sfputs_r>:
 80041fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004200:	4606      	mov	r6, r0
 8004202:	460f      	mov	r7, r1
 8004204:	4614      	mov	r4, r2
 8004206:	18d5      	adds	r5, r2, r3
 8004208:	42ac      	cmp	r4, r5
 800420a:	d101      	bne.n	8004210 <__sfputs_r+0x12>
 800420c:	2000      	movs	r0, #0
 800420e:	e007      	b.n	8004220 <__sfputs_r+0x22>
 8004210:	463a      	mov	r2, r7
 8004212:	4630      	mov	r0, r6
 8004214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004218:	f7ff ffdc 	bl	80041d4 <__sfputc_r>
 800421c:	1c43      	adds	r3, r0, #1
 800421e:	d1f3      	bne.n	8004208 <__sfputs_r+0xa>
 8004220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004224 <_vfiprintf_r>:
 8004224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004228:	460d      	mov	r5, r1
 800422a:	4614      	mov	r4, r2
 800422c:	4698      	mov	r8, r3
 800422e:	4606      	mov	r6, r0
 8004230:	b09d      	sub	sp, #116	; 0x74
 8004232:	b118      	cbz	r0, 800423c <_vfiprintf_r+0x18>
 8004234:	6983      	ldr	r3, [r0, #24]
 8004236:	b90b      	cbnz	r3, 800423c <_vfiprintf_r+0x18>
 8004238:	f000 fb14 	bl	8004864 <__sinit>
 800423c:	4b89      	ldr	r3, [pc, #548]	; (8004464 <_vfiprintf_r+0x240>)
 800423e:	429d      	cmp	r5, r3
 8004240:	d11b      	bne.n	800427a <_vfiprintf_r+0x56>
 8004242:	6875      	ldr	r5, [r6, #4]
 8004244:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004246:	07d9      	lsls	r1, r3, #31
 8004248:	d405      	bmi.n	8004256 <_vfiprintf_r+0x32>
 800424a:	89ab      	ldrh	r3, [r5, #12]
 800424c:	059a      	lsls	r2, r3, #22
 800424e:	d402      	bmi.n	8004256 <_vfiprintf_r+0x32>
 8004250:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004252:	f000 fba5 	bl	80049a0 <__retarget_lock_acquire_recursive>
 8004256:	89ab      	ldrh	r3, [r5, #12]
 8004258:	071b      	lsls	r3, r3, #28
 800425a:	d501      	bpl.n	8004260 <_vfiprintf_r+0x3c>
 800425c:	692b      	ldr	r3, [r5, #16]
 800425e:	b9eb      	cbnz	r3, 800429c <_vfiprintf_r+0x78>
 8004260:	4629      	mov	r1, r5
 8004262:	4630      	mov	r0, r6
 8004264:	f000 f96e 	bl	8004544 <__swsetup_r>
 8004268:	b1c0      	cbz	r0, 800429c <_vfiprintf_r+0x78>
 800426a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800426c:	07dc      	lsls	r4, r3, #31
 800426e:	d50e      	bpl.n	800428e <_vfiprintf_r+0x6a>
 8004270:	f04f 30ff 	mov.w	r0, #4294967295
 8004274:	b01d      	add	sp, #116	; 0x74
 8004276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800427a:	4b7b      	ldr	r3, [pc, #492]	; (8004468 <_vfiprintf_r+0x244>)
 800427c:	429d      	cmp	r5, r3
 800427e:	d101      	bne.n	8004284 <_vfiprintf_r+0x60>
 8004280:	68b5      	ldr	r5, [r6, #8]
 8004282:	e7df      	b.n	8004244 <_vfiprintf_r+0x20>
 8004284:	4b79      	ldr	r3, [pc, #484]	; (800446c <_vfiprintf_r+0x248>)
 8004286:	429d      	cmp	r5, r3
 8004288:	bf08      	it	eq
 800428a:	68f5      	ldreq	r5, [r6, #12]
 800428c:	e7da      	b.n	8004244 <_vfiprintf_r+0x20>
 800428e:	89ab      	ldrh	r3, [r5, #12]
 8004290:	0598      	lsls	r0, r3, #22
 8004292:	d4ed      	bmi.n	8004270 <_vfiprintf_r+0x4c>
 8004294:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004296:	f000 fb84 	bl	80049a2 <__retarget_lock_release_recursive>
 800429a:	e7e9      	b.n	8004270 <_vfiprintf_r+0x4c>
 800429c:	2300      	movs	r3, #0
 800429e:	9309      	str	r3, [sp, #36]	; 0x24
 80042a0:	2320      	movs	r3, #32
 80042a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042a6:	2330      	movs	r3, #48	; 0x30
 80042a8:	f04f 0901 	mov.w	r9, #1
 80042ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80042b0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004470 <_vfiprintf_r+0x24c>
 80042b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042b8:	4623      	mov	r3, r4
 80042ba:	469a      	mov	sl, r3
 80042bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042c0:	b10a      	cbz	r2, 80042c6 <_vfiprintf_r+0xa2>
 80042c2:	2a25      	cmp	r2, #37	; 0x25
 80042c4:	d1f9      	bne.n	80042ba <_vfiprintf_r+0x96>
 80042c6:	ebba 0b04 	subs.w	fp, sl, r4
 80042ca:	d00b      	beq.n	80042e4 <_vfiprintf_r+0xc0>
 80042cc:	465b      	mov	r3, fp
 80042ce:	4622      	mov	r2, r4
 80042d0:	4629      	mov	r1, r5
 80042d2:	4630      	mov	r0, r6
 80042d4:	f7ff ff93 	bl	80041fe <__sfputs_r>
 80042d8:	3001      	adds	r0, #1
 80042da:	f000 80aa 	beq.w	8004432 <_vfiprintf_r+0x20e>
 80042de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042e0:	445a      	add	r2, fp
 80042e2:	9209      	str	r2, [sp, #36]	; 0x24
 80042e4:	f89a 3000 	ldrb.w	r3, [sl]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80a2 	beq.w	8004432 <_vfiprintf_r+0x20e>
 80042ee:	2300      	movs	r3, #0
 80042f0:	f04f 32ff 	mov.w	r2, #4294967295
 80042f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042f8:	f10a 0a01 	add.w	sl, sl, #1
 80042fc:	9304      	str	r3, [sp, #16]
 80042fe:	9307      	str	r3, [sp, #28]
 8004300:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004304:	931a      	str	r3, [sp, #104]	; 0x68
 8004306:	4654      	mov	r4, sl
 8004308:	2205      	movs	r2, #5
 800430a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800430e:	4858      	ldr	r0, [pc, #352]	; (8004470 <_vfiprintf_r+0x24c>)
 8004310:	f7ff fab0 	bl	8003874 <memchr>
 8004314:	9a04      	ldr	r2, [sp, #16]
 8004316:	b9d8      	cbnz	r0, 8004350 <_vfiprintf_r+0x12c>
 8004318:	06d1      	lsls	r1, r2, #27
 800431a:	bf44      	itt	mi
 800431c:	2320      	movmi	r3, #32
 800431e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004322:	0713      	lsls	r3, r2, #28
 8004324:	bf44      	itt	mi
 8004326:	232b      	movmi	r3, #43	; 0x2b
 8004328:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800432c:	f89a 3000 	ldrb.w	r3, [sl]
 8004330:	2b2a      	cmp	r3, #42	; 0x2a
 8004332:	d015      	beq.n	8004360 <_vfiprintf_r+0x13c>
 8004334:	4654      	mov	r4, sl
 8004336:	2000      	movs	r0, #0
 8004338:	f04f 0c0a 	mov.w	ip, #10
 800433c:	9a07      	ldr	r2, [sp, #28]
 800433e:	4621      	mov	r1, r4
 8004340:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004344:	3b30      	subs	r3, #48	; 0x30
 8004346:	2b09      	cmp	r3, #9
 8004348:	d94e      	bls.n	80043e8 <_vfiprintf_r+0x1c4>
 800434a:	b1b0      	cbz	r0, 800437a <_vfiprintf_r+0x156>
 800434c:	9207      	str	r2, [sp, #28]
 800434e:	e014      	b.n	800437a <_vfiprintf_r+0x156>
 8004350:	eba0 0308 	sub.w	r3, r0, r8
 8004354:	fa09 f303 	lsl.w	r3, r9, r3
 8004358:	4313      	orrs	r3, r2
 800435a:	46a2      	mov	sl, r4
 800435c:	9304      	str	r3, [sp, #16]
 800435e:	e7d2      	b.n	8004306 <_vfiprintf_r+0xe2>
 8004360:	9b03      	ldr	r3, [sp, #12]
 8004362:	1d19      	adds	r1, r3, #4
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	9103      	str	r1, [sp, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	bfbb      	ittet	lt
 800436c:	425b      	neglt	r3, r3
 800436e:	f042 0202 	orrlt.w	r2, r2, #2
 8004372:	9307      	strge	r3, [sp, #28]
 8004374:	9307      	strlt	r3, [sp, #28]
 8004376:	bfb8      	it	lt
 8004378:	9204      	strlt	r2, [sp, #16]
 800437a:	7823      	ldrb	r3, [r4, #0]
 800437c:	2b2e      	cmp	r3, #46	; 0x2e
 800437e:	d10c      	bne.n	800439a <_vfiprintf_r+0x176>
 8004380:	7863      	ldrb	r3, [r4, #1]
 8004382:	2b2a      	cmp	r3, #42	; 0x2a
 8004384:	d135      	bne.n	80043f2 <_vfiprintf_r+0x1ce>
 8004386:	9b03      	ldr	r3, [sp, #12]
 8004388:	3402      	adds	r4, #2
 800438a:	1d1a      	adds	r2, r3, #4
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	9203      	str	r2, [sp, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	bfb8      	it	lt
 8004394:	f04f 33ff 	movlt.w	r3, #4294967295
 8004398:	9305      	str	r3, [sp, #20]
 800439a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004480 <_vfiprintf_r+0x25c>
 800439e:	2203      	movs	r2, #3
 80043a0:	4650      	mov	r0, sl
 80043a2:	7821      	ldrb	r1, [r4, #0]
 80043a4:	f7ff fa66 	bl	8003874 <memchr>
 80043a8:	b140      	cbz	r0, 80043bc <_vfiprintf_r+0x198>
 80043aa:	2340      	movs	r3, #64	; 0x40
 80043ac:	eba0 000a 	sub.w	r0, r0, sl
 80043b0:	fa03 f000 	lsl.w	r0, r3, r0
 80043b4:	9b04      	ldr	r3, [sp, #16]
 80043b6:	3401      	adds	r4, #1
 80043b8:	4303      	orrs	r3, r0
 80043ba:	9304      	str	r3, [sp, #16]
 80043bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043c0:	2206      	movs	r2, #6
 80043c2:	482c      	ldr	r0, [pc, #176]	; (8004474 <_vfiprintf_r+0x250>)
 80043c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043c8:	f7ff fa54 	bl	8003874 <memchr>
 80043cc:	2800      	cmp	r0, #0
 80043ce:	d03f      	beq.n	8004450 <_vfiprintf_r+0x22c>
 80043d0:	4b29      	ldr	r3, [pc, #164]	; (8004478 <_vfiprintf_r+0x254>)
 80043d2:	bb1b      	cbnz	r3, 800441c <_vfiprintf_r+0x1f8>
 80043d4:	9b03      	ldr	r3, [sp, #12]
 80043d6:	3307      	adds	r3, #7
 80043d8:	f023 0307 	bic.w	r3, r3, #7
 80043dc:	3308      	adds	r3, #8
 80043de:	9303      	str	r3, [sp, #12]
 80043e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043e2:	443b      	add	r3, r7
 80043e4:	9309      	str	r3, [sp, #36]	; 0x24
 80043e6:	e767      	b.n	80042b8 <_vfiprintf_r+0x94>
 80043e8:	460c      	mov	r4, r1
 80043ea:	2001      	movs	r0, #1
 80043ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80043f0:	e7a5      	b.n	800433e <_vfiprintf_r+0x11a>
 80043f2:	2300      	movs	r3, #0
 80043f4:	f04f 0c0a 	mov.w	ip, #10
 80043f8:	4619      	mov	r1, r3
 80043fa:	3401      	adds	r4, #1
 80043fc:	9305      	str	r3, [sp, #20]
 80043fe:	4620      	mov	r0, r4
 8004400:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004404:	3a30      	subs	r2, #48	; 0x30
 8004406:	2a09      	cmp	r2, #9
 8004408:	d903      	bls.n	8004412 <_vfiprintf_r+0x1ee>
 800440a:	2b00      	cmp	r3, #0
 800440c:	d0c5      	beq.n	800439a <_vfiprintf_r+0x176>
 800440e:	9105      	str	r1, [sp, #20]
 8004410:	e7c3      	b.n	800439a <_vfiprintf_r+0x176>
 8004412:	4604      	mov	r4, r0
 8004414:	2301      	movs	r3, #1
 8004416:	fb0c 2101 	mla	r1, ip, r1, r2
 800441a:	e7f0      	b.n	80043fe <_vfiprintf_r+0x1da>
 800441c:	ab03      	add	r3, sp, #12
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	462a      	mov	r2, r5
 8004422:	4630      	mov	r0, r6
 8004424:	4b15      	ldr	r3, [pc, #84]	; (800447c <_vfiprintf_r+0x258>)
 8004426:	a904      	add	r1, sp, #16
 8004428:	f7fd ffda 	bl	80023e0 <_printf_float>
 800442c:	4607      	mov	r7, r0
 800442e:	1c78      	adds	r0, r7, #1
 8004430:	d1d6      	bne.n	80043e0 <_vfiprintf_r+0x1bc>
 8004432:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004434:	07d9      	lsls	r1, r3, #31
 8004436:	d405      	bmi.n	8004444 <_vfiprintf_r+0x220>
 8004438:	89ab      	ldrh	r3, [r5, #12]
 800443a:	059a      	lsls	r2, r3, #22
 800443c:	d402      	bmi.n	8004444 <_vfiprintf_r+0x220>
 800443e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004440:	f000 faaf 	bl	80049a2 <__retarget_lock_release_recursive>
 8004444:	89ab      	ldrh	r3, [r5, #12]
 8004446:	065b      	lsls	r3, r3, #25
 8004448:	f53f af12 	bmi.w	8004270 <_vfiprintf_r+0x4c>
 800444c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800444e:	e711      	b.n	8004274 <_vfiprintf_r+0x50>
 8004450:	ab03      	add	r3, sp, #12
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	462a      	mov	r2, r5
 8004456:	4630      	mov	r0, r6
 8004458:	4b08      	ldr	r3, [pc, #32]	; (800447c <_vfiprintf_r+0x258>)
 800445a:	a904      	add	r1, sp, #16
 800445c:	f7fe fa5c 	bl	8002918 <_printf_i>
 8004460:	e7e4      	b.n	800442c <_vfiprintf_r+0x208>
 8004462:	bf00      	nop
 8004464:	0800504c 	.word	0x0800504c
 8004468:	0800506c 	.word	0x0800506c
 800446c:	0800502c 	.word	0x0800502c
 8004470:	08004f1a 	.word	0x08004f1a
 8004474:	08004f24 	.word	0x08004f24
 8004478:	080023e1 	.word	0x080023e1
 800447c:	080041ff 	.word	0x080041ff
 8004480:	08004f20 	.word	0x08004f20

08004484 <__swbuf_r>:
 8004484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004486:	460e      	mov	r6, r1
 8004488:	4614      	mov	r4, r2
 800448a:	4605      	mov	r5, r0
 800448c:	b118      	cbz	r0, 8004496 <__swbuf_r+0x12>
 800448e:	6983      	ldr	r3, [r0, #24]
 8004490:	b90b      	cbnz	r3, 8004496 <__swbuf_r+0x12>
 8004492:	f000 f9e7 	bl	8004864 <__sinit>
 8004496:	4b21      	ldr	r3, [pc, #132]	; (800451c <__swbuf_r+0x98>)
 8004498:	429c      	cmp	r4, r3
 800449a:	d12b      	bne.n	80044f4 <__swbuf_r+0x70>
 800449c:	686c      	ldr	r4, [r5, #4]
 800449e:	69a3      	ldr	r3, [r4, #24]
 80044a0:	60a3      	str	r3, [r4, #8]
 80044a2:	89a3      	ldrh	r3, [r4, #12]
 80044a4:	071a      	lsls	r2, r3, #28
 80044a6:	d52f      	bpl.n	8004508 <__swbuf_r+0x84>
 80044a8:	6923      	ldr	r3, [r4, #16]
 80044aa:	b36b      	cbz	r3, 8004508 <__swbuf_r+0x84>
 80044ac:	6923      	ldr	r3, [r4, #16]
 80044ae:	6820      	ldr	r0, [r4, #0]
 80044b0:	b2f6      	uxtb	r6, r6
 80044b2:	1ac0      	subs	r0, r0, r3
 80044b4:	6963      	ldr	r3, [r4, #20]
 80044b6:	4637      	mov	r7, r6
 80044b8:	4283      	cmp	r3, r0
 80044ba:	dc04      	bgt.n	80044c6 <__swbuf_r+0x42>
 80044bc:	4621      	mov	r1, r4
 80044be:	4628      	mov	r0, r5
 80044c0:	f000 f93c 	bl	800473c <_fflush_r>
 80044c4:	bb30      	cbnz	r0, 8004514 <__swbuf_r+0x90>
 80044c6:	68a3      	ldr	r3, [r4, #8]
 80044c8:	3001      	adds	r0, #1
 80044ca:	3b01      	subs	r3, #1
 80044cc:	60a3      	str	r3, [r4, #8]
 80044ce:	6823      	ldr	r3, [r4, #0]
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	6022      	str	r2, [r4, #0]
 80044d4:	701e      	strb	r6, [r3, #0]
 80044d6:	6963      	ldr	r3, [r4, #20]
 80044d8:	4283      	cmp	r3, r0
 80044da:	d004      	beq.n	80044e6 <__swbuf_r+0x62>
 80044dc:	89a3      	ldrh	r3, [r4, #12]
 80044de:	07db      	lsls	r3, r3, #31
 80044e0:	d506      	bpl.n	80044f0 <__swbuf_r+0x6c>
 80044e2:	2e0a      	cmp	r6, #10
 80044e4:	d104      	bne.n	80044f0 <__swbuf_r+0x6c>
 80044e6:	4621      	mov	r1, r4
 80044e8:	4628      	mov	r0, r5
 80044ea:	f000 f927 	bl	800473c <_fflush_r>
 80044ee:	b988      	cbnz	r0, 8004514 <__swbuf_r+0x90>
 80044f0:	4638      	mov	r0, r7
 80044f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044f4:	4b0a      	ldr	r3, [pc, #40]	; (8004520 <__swbuf_r+0x9c>)
 80044f6:	429c      	cmp	r4, r3
 80044f8:	d101      	bne.n	80044fe <__swbuf_r+0x7a>
 80044fa:	68ac      	ldr	r4, [r5, #8]
 80044fc:	e7cf      	b.n	800449e <__swbuf_r+0x1a>
 80044fe:	4b09      	ldr	r3, [pc, #36]	; (8004524 <__swbuf_r+0xa0>)
 8004500:	429c      	cmp	r4, r3
 8004502:	bf08      	it	eq
 8004504:	68ec      	ldreq	r4, [r5, #12]
 8004506:	e7ca      	b.n	800449e <__swbuf_r+0x1a>
 8004508:	4621      	mov	r1, r4
 800450a:	4628      	mov	r0, r5
 800450c:	f000 f81a 	bl	8004544 <__swsetup_r>
 8004510:	2800      	cmp	r0, #0
 8004512:	d0cb      	beq.n	80044ac <__swbuf_r+0x28>
 8004514:	f04f 37ff 	mov.w	r7, #4294967295
 8004518:	e7ea      	b.n	80044f0 <__swbuf_r+0x6c>
 800451a:	bf00      	nop
 800451c:	0800504c 	.word	0x0800504c
 8004520:	0800506c 	.word	0x0800506c
 8004524:	0800502c 	.word	0x0800502c

08004528 <__ascii_wctomb>:
 8004528:	4603      	mov	r3, r0
 800452a:	4608      	mov	r0, r1
 800452c:	b141      	cbz	r1, 8004540 <__ascii_wctomb+0x18>
 800452e:	2aff      	cmp	r2, #255	; 0xff
 8004530:	d904      	bls.n	800453c <__ascii_wctomb+0x14>
 8004532:	228a      	movs	r2, #138	; 0x8a
 8004534:	f04f 30ff 	mov.w	r0, #4294967295
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	4770      	bx	lr
 800453c:	2001      	movs	r0, #1
 800453e:	700a      	strb	r2, [r1, #0]
 8004540:	4770      	bx	lr
	...

08004544 <__swsetup_r>:
 8004544:	4b32      	ldr	r3, [pc, #200]	; (8004610 <__swsetup_r+0xcc>)
 8004546:	b570      	push	{r4, r5, r6, lr}
 8004548:	681d      	ldr	r5, [r3, #0]
 800454a:	4606      	mov	r6, r0
 800454c:	460c      	mov	r4, r1
 800454e:	b125      	cbz	r5, 800455a <__swsetup_r+0x16>
 8004550:	69ab      	ldr	r3, [r5, #24]
 8004552:	b913      	cbnz	r3, 800455a <__swsetup_r+0x16>
 8004554:	4628      	mov	r0, r5
 8004556:	f000 f985 	bl	8004864 <__sinit>
 800455a:	4b2e      	ldr	r3, [pc, #184]	; (8004614 <__swsetup_r+0xd0>)
 800455c:	429c      	cmp	r4, r3
 800455e:	d10f      	bne.n	8004580 <__swsetup_r+0x3c>
 8004560:	686c      	ldr	r4, [r5, #4]
 8004562:	89a3      	ldrh	r3, [r4, #12]
 8004564:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004568:	0719      	lsls	r1, r3, #28
 800456a:	d42c      	bmi.n	80045c6 <__swsetup_r+0x82>
 800456c:	06dd      	lsls	r5, r3, #27
 800456e:	d411      	bmi.n	8004594 <__swsetup_r+0x50>
 8004570:	2309      	movs	r3, #9
 8004572:	6033      	str	r3, [r6, #0]
 8004574:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004578:	f04f 30ff 	mov.w	r0, #4294967295
 800457c:	81a3      	strh	r3, [r4, #12]
 800457e:	e03e      	b.n	80045fe <__swsetup_r+0xba>
 8004580:	4b25      	ldr	r3, [pc, #148]	; (8004618 <__swsetup_r+0xd4>)
 8004582:	429c      	cmp	r4, r3
 8004584:	d101      	bne.n	800458a <__swsetup_r+0x46>
 8004586:	68ac      	ldr	r4, [r5, #8]
 8004588:	e7eb      	b.n	8004562 <__swsetup_r+0x1e>
 800458a:	4b24      	ldr	r3, [pc, #144]	; (800461c <__swsetup_r+0xd8>)
 800458c:	429c      	cmp	r4, r3
 800458e:	bf08      	it	eq
 8004590:	68ec      	ldreq	r4, [r5, #12]
 8004592:	e7e6      	b.n	8004562 <__swsetup_r+0x1e>
 8004594:	0758      	lsls	r0, r3, #29
 8004596:	d512      	bpl.n	80045be <__swsetup_r+0x7a>
 8004598:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800459a:	b141      	cbz	r1, 80045ae <__swsetup_r+0x6a>
 800459c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045a0:	4299      	cmp	r1, r3
 80045a2:	d002      	beq.n	80045aa <__swsetup_r+0x66>
 80045a4:	4630      	mov	r0, r6
 80045a6:	f7ff fd11 	bl	8003fcc <_free_r>
 80045aa:	2300      	movs	r3, #0
 80045ac:	6363      	str	r3, [r4, #52]	; 0x34
 80045ae:	89a3      	ldrh	r3, [r4, #12]
 80045b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80045b4:	81a3      	strh	r3, [r4, #12]
 80045b6:	2300      	movs	r3, #0
 80045b8:	6063      	str	r3, [r4, #4]
 80045ba:	6923      	ldr	r3, [r4, #16]
 80045bc:	6023      	str	r3, [r4, #0]
 80045be:	89a3      	ldrh	r3, [r4, #12]
 80045c0:	f043 0308 	orr.w	r3, r3, #8
 80045c4:	81a3      	strh	r3, [r4, #12]
 80045c6:	6923      	ldr	r3, [r4, #16]
 80045c8:	b94b      	cbnz	r3, 80045de <__swsetup_r+0x9a>
 80045ca:	89a3      	ldrh	r3, [r4, #12]
 80045cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80045d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045d4:	d003      	beq.n	80045de <__swsetup_r+0x9a>
 80045d6:	4621      	mov	r1, r4
 80045d8:	4630      	mov	r0, r6
 80045da:	f000 fa07 	bl	80049ec <__smakebuf_r>
 80045de:	89a0      	ldrh	r0, [r4, #12]
 80045e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80045e4:	f010 0301 	ands.w	r3, r0, #1
 80045e8:	d00a      	beq.n	8004600 <__swsetup_r+0xbc>
 80045ea:	2300      	movs	r3, #0
 80045ec:	60a3      	str	r3, [r4, #8]
 80045ee:	6963      	ldr	r3, [r4, #20]
 80045f0:	425b      	negs	r3, r3
 80045f2:	61a3      	str	r3, [r4, #24]
 80045f4:	6923      	ldr	r3, [r4, #16]
 80045f6:	b943      	cbnz	r3, 800460a <__swsetup_r+0xc6>
 80045f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80045fc:	d1ba      	bne.n	8004574 <__swsetup_r+0x30>
 80045fe:	bd70      	pop	{r4, r5, r6, pc}
 8004600:	0781      	lsls	r1, r0, #30
 8004602:	bf58      	it	pl
 8004604:	6963      	ldrpl	r3, [r4, #20]
 8004606:	60a3      	str	r3, [r4, #8]
 8004608:	e7f4      	b.n	80045f4 <__swsetup_r+0xb0>
 800460a:	2000      	movs	r0, #0
 800460c:	e7f7      	b.n	80045fe <__swsetup_r+0xba>
 800460e:	bf00      	nop
 8004610:	2000000c 	.word	0x2000000c
 8004614:	0800504c 	.word	0x0800504c
 8004618:	0800506c 	.word	0x0800506c
 800461c:	0800502c 	.word	0x0800502c

08004620 <abort>:
 8004620:	2006      	movs	r0, #6
 8004622:	b508      	push	{r3, lr}
 8004624:	f000 fa4a 	bl	8004abc <raise>
 8004628:	2001      	movs	r0, #1
 800462a:	f7fc fca5 	bl	8000f78 <_exit>
	...

08004630 <__sflush_r>:
 8004630:	898a      	ldrh	r2, [r1, #12]
 8004632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004636:	4605      	mov	r5, r0
 8004638:	0710      	lsls	r0, r2, #28
 800463a:	460c      	mov	r4, r1
 800463c:	d458      	bmi.n	80046f0 <__sflush_r+0xc0>
 800463e:	684b      	ldr	r3, [r1, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	dc05      	bgt.n	8004650 <__sflush_r+0x20>
 8004644:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004646:	2b00      	cmp	r3, #0
 8004648:	dc02      	bgt.n	8004650 <__sflush_r+0x20>
 800464a:	2000      	movs	r0, #0
 800464c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004650:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004652:	2e00      	cmp	r6, #0
 8004654:	d0f9      	beq.n	800464a <__sflush_r+0x1a>
 8004656:	2300      	movs	r3, #0
 8004658:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800465c:	682f      	ldr	r7, [r5, #0]
 800465e:	602b      	str	r3, [r5, #0]
 8004660:	d032      	beq.n	80046c8 <__sflush_r+0x98>
 8004662:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004664:	89a3      	ldrh	r3, [r4, #12]
 8004666:	075a      	lsls	r2, r3, #29
 8004668:	d505      	bpl.n	8004676 <__sflush_r+0x46>
 800466a:	6863      	ldr	r3, [r4, #4]
 800466c:	1ac0      	subs	r0, r0, r3
 800466e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004670:	b10b      	cbz	r3, 8004676 <__sflush_r+0x46>
 8004672:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004674:	1ac0      	subs	r0, r0, r3
 8004676:	2300      	movs	r3, #0
 8004678:	4602      	mov	r2, r0
 800467a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800467c:	4628      	mov	r0, r5
 800467e:	6a21      	ldr	r1, [r4, #32]
 8004680:	47b0      	blx	r6
 8004682:	1c43      	adds	r3, r0, #1
 8004684:	89a3      	ldrh	r3, [r4, #12]
 8004686:	d106      	bne.n	8004696 <__sflush_r+0x66>
 8004688:	6829      	ldr	r1, [r5, #0]
 800468a:	291d      	cmp	r1, #29
 800468c:	d82c      	bhi.n	80046e8 <__sflush_r+0xb8>
 800468e:	4a2a      	ldr	r2, [pc, #168]	; (8004738 <__sflush_r+0x108>)
 8004690:	40ca      	lsrs	r2, r1
 8004692:	07d6      	lsls	r6, r2, #31
 8004694:	d528      	bpl.n	80046e8 <__sflush_r+0xb8>
 8004696:	2200      	movs	r2, #0
 8004698:	6062      	str	r2, [r4, #4]
 800469a:	6922      	ldr	r2, [r4, #16]
 800469c:	04d9      	lsls	r1, r3, #19
 800469e:	6022      	str	r2, [r4, #0]
 80046a0:	d504      	bpl.n	80046ac <__sflush_r+0x7c>
 80046a2:	1c42      	adds	r2, r0, #1
 80046a4:	d101      	bne.n	80046aa <__sflush_r+0x7a>
 80046a6:	682b      	ldr	r3, [r5, #0]
 80046a8:	b903      	cbnz	r3, 80046ac <__sflush_r+0x7c>
 80046aa:	6560      	str	r0, [r4, #84]	; 0x54
 80046ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046ae:	602f      	str	r7, [r5, #0]
 80046b0:	2900      	cmp	r1, #0
 80046b2:	d0ca      	beq.n	800464a <__sflush_r+0x1a>
 80046b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046b8:	4299      	cmp	r1, r3
 80046ba:	d002      	beq.n	80046c2 <__sflush_r+0x92>
 80046bc:	4628      	mov	r0, r5
 80046be:	f7ff fc85 	bl	8003fcc <_free_r>
 80046c2:	2000      	movs	r0, #0
 80046c4:	6360      	str	r0, [r4, #52]	; 0x34
 80046c6:	e7c1      	b.n	800464c <__sflush_r+0x1c>
 80046c8:	6a21      	ldr	r1, [r4, #32]
 80046ca:	2301      	movs	r3, #1
 80046cc:	4628      	mov	r0, r5
 80046ce:	47b0      	blx	r6
 80046d0:	1c41      	adds	r1, r0, #1
 80046d2:	d1c7      	bne.n	8004664 <__sflush_r+0x34>
 80046d4:	682b      	ldr	r3, [r5, #0]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0c4      	beq.n	8004664 <__sflush_r+0x34>
 80046da:	2b1d      	cmp	r3, #29
 80046dc:	d001      	beq.n	80046e2 <__sflush_r+0xb2>
 80046de:	2b16      	cmp	r3, #22
 80046e0:	d101      	bne.n	80046e6 <__sflush_r+0xb6>
 80046e2:	602f      	str	r7, [r5, #0]
 80046e4:	e7b1      	b.n	800464a <__sflush_r+0x1a>
 80046e6:	89a3      	ldrh	r3, [r4, #12]
 80046e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ec:	81a3      	strh	r3, [r4, #12]
 80046ee:	e7ad      	b.n	800464c <__sflush_r+0x1c>
 80046f0:	690f      	ldr	r7, [r1, #16]
 80046f2:	2f00      	cmp	r7, #0
 80046f4:	d0a9      	beq.n	800464a <__sflush_r+0x1a>
 80046f6:	0793      	lsls	r3, r2, #30
 80046f8:	bf18      	it	ne
 80046fa:	2300      	movne	r3, #0
 80046fc:	680e      	ldr	r6, [r1, #0]
 80046fe:	bf08      	it	eq
 8004700:	694b      	ldreq	r3, [r1, #20]
 8004702:	eba6 0807 	sub.w	r8, r6, r7
 8004706:	600f      	str	r7, [r1, #0]
 8004708:	608b      	str	r3, [r1, #8]
 800470a:	f1b8 0f00 	cmp.w	r8, #0
 800470e:	dd9c      	ble.n	800464a <__sflush_r+0x1a>
 8004710:	4643      	mov	r3, r8
 8004712:	463a      	mov	r2, r7
 8004714:	4628      	mov	r0, r5
 8004716:	6a21      	ldr	r1, [r4, #32]
 8004718:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800471a:	47b0      	blx	r6
 800471c:	2800      	cmp	r0, #0
 800471e:	dc06      	bgt.n	800472e <__sflush_r+0xfe>
 8004720:	89a3      	ldrh	r3, [r4, #12]
 8004722:	f04f 30ff 	mov.w	r0, #4294967295
 8004726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800472a:	81a3      	strh	r3, [r4, #12]
 800472c:	e78e      	b.n	800464c <__sflush_r+0x1c>
 800472e:	4407      	add	r7, r0
 8004730:	eba8 0800 	sub.w	r8, r8, r0
 8004734:	e7e9      	b.n	800470a <__sflush_r+0xda>
 8004736:	bf00      	nop
 8004738:	20400001 	.word	0x20400001

0800473c <_fflush_r>:
 800473c:	b538      	push	{r3, r4, r5, lr}
 800473e:	690b      	ldr	r3, [r1, #16]
 8004740:	4605      	mov	r5, r0
 8004742:	460c      	mov	r4, r1
 8004744:	b913      	cbnz	r3, 800474c <_fflush_r+0x10>
 8004746:	2500      	movs	r5, #0
 8004748:	4628      	mov	r0, r5
 800474a:	bd38      	pop	{r3, r4, r5, pc}
 800474c:	b118      	cbz	r0, 8004756 <_fflush_r+0x1a>
 800474e:	6983      	ldr	r3, [r0, #24]
 8004750:	b90b      	cbnz	r3, 8004756 <_fflush_r+0x1a>
 8004752:	f000 f887 	bl	8004864 <__sinit>
 8004756:	4b14      	ldr	r3, [pc, #80]	; (80047a8 <_fflush_r+0x6c>)
 8004758:	429c      	cmp	r4, r3
 800475a:	d11b      	bne.n	8004794 <_fflush_r+0x58>
 800475c:	686c      	ldr	r4, [r5, #4]
 800475e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0ef      	beq.n	8004746 <_fflush_r+0xa>
 8004766:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004768:	07d0      	lsls	r0, r2, #31
 800476a:	d404      	bmi.n	8004776 <_fflush_r+0x3a>
 800476c:	0599      	lsls	r1, r3, #22
 800476e:	d402      	bmi.n	8004776 <_fflush_r+0x3a>
 8004770:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004772:	f000 f915 	bl	80049a0 <__retarget_lock_acquire_recursive>
 8004776:	4628      	mov	r0, r5
 8004778:	4621      	mov	r1, r4
 800477a:	f7ff ff59 	bl	8004630 <__sflush_r>
 800477e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004780:	4605      	mov	r5, r0
 8004782:	07da      	lsls	r2, r3, #31
 8004784:	d4e0      	bmi.n	8004748 <_fflush_r+0xc>
 8004786:	89a3      	ldrh	r3, [r4, #12]
 8004788:	059b      	lsls	r3, r3, #22
 800478a:	d4dd      	bmi.n	8004748 <_fflush_r+0xc>
 800478c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800478e:	f000 f908 	bl	80049a2 <__retarget_lock_release_recursive>
 8004792:	e7d9      	b.n	8004748 <_fflush_r+0xc>
 8004794:	4b05      	ldr	r3, [pc, #20]	; (80047ac <_fflush_r+0x70>)
 8004796:	429c      	cmp	r4, r3
 8004798:	d101      	bne.n	800479e <_fflush_r+0x62>
 800479a:	68ac      	ldr	r4, [r5, #8]
 800479c:	e7df      	b.n	800475e <_fflush_r+0x22>
 800479e:	4b04      	ldr	r3, [pc, #16]	; (80047b0 <_fflush_r+0x74>)
 80047a0:	429c      	cmp	r4, r3
 80047a2:	bf08      	it	eq
 80047a4:	68ec      	ldreq	r4, [r5, #12]
 80047a6:	e7da      	b.n	800475e <_fflush_r+0x22>
 80047a8:	0800504c 	.word	0x0800504c
 80047ac:	0800506c 	.word	0x0800506c
 80047b0:	0800502c 	.word	0x0800502c

080047b4 <std>:
 80047b4:	2300      	movs	r3, #0
 80047b6:	b510      	push	{r4, lr}
 80047b8:	4604      	mov	r4, r0
 80047ba:	e9c0 3300 	strd	r3, r3, [r0]
 80047be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80047c2:	6083      	str	r3, [r0, #8]
 80047c4:	8181      	strh	r1, [r0, #12]
 80047c6:	6643      	str	r3, [r0, #100]	; 0x64
 80047c8:	81c2      	strh	r2, [r0, #14]
 80047ca:	6183      	str	r3, [r0, #24]
 80047cc:	4619      	mov	r1, r3
 80047ce:	2208      	movs	r2, #8
 80047d0:	305c      	adds	r0, #92	; 0x5c
 80047d2:	f7fd fd5f 	bl	8002294 <memset>
 80047d6:	4b05      	ldr	r3, [pc, #20]	; (80047ec <std+0x38>)
 80047d8:	6224      	str	r4, [r4, #32]
 80047da:	6263      	str	r3, [r4, #36]	; 0x24
 80047dc:	4b04      	ldr	r3, [pc, #16]	; (80047f0 <std+0x3c>)
 80047de:	62a3      	str	r3, [r4, #40]	; 0x28
 80047e0:	4b04      	ldr	r3, [pc, #16]	; (80047f4 <std+0x40>)
 80047e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80047e4:	4b04      	ldr	r3, [pc, #16]	; (80047f8 <std+0x44>)
 80047e6:	6323      	str	r3, [r4, #48]	; 0x30
 80047e8:	bd10      	pop	{r4, pc}
 80047ea:	bf00      	nop
 80047ec:	08004af5 	.word	0x08004af5
 80047f0:	08004b17 	.word	0x08004b17
 80047f4:	08004b4f 	.word	0x08004b4f
 80047f8:	08004b73 	.word	0x08004b73

080047fc <_cleanup_r>:
 80047fc:	4901      	ldr	r1, [pc, #4]	; (8004804 <_cleanup_r+0x8>)
 80047fe:	f000 b8af 	b.w	8004960 <_fwalk_reent>
 8004802:	bf00      	nop
 8004804:	0800473d 	.word	0x0800473d

08004808 <__sfmoreglue>:
 8004808:	b570      	push	{r4, r5, r6, lr}
 800480a:	2568      	movs	r5, #104	; 0x68
 800480c:	1e4a      	subs	r2, r1, #1
 800480e:	4355      	muls	r5, r2
 8004810:	460e      	mov	r6, r1
 8004812:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004816:	f7ff fc25 	bl	8004064 <_malloc_r>
 800481a:	4604      	mov	r4, r0
 800481c:	b140      	cbz	r0, 8004830 <__sfmoreglue+0x28>
 800481e:	2100      	movs	r1, #0
 8004820:	e9c0 1600 	strd	r1, r6, [r0]
 8004824:	300c      	adds	r0, #12
 8004826:	60a0      	str	r0, [r4, #8]
 8004828:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800482c:	f7fd fd32 	bl	8002294 <memset>
 8004830:	4620      	mov	r0, r4
 8004832:	bd70      	pop	{r4, r5, r6, pc}

08004834 <__sfp_lock_acquire>:
 8004834:	4801      	ldr	r0, [pc, #4]	; (800483c <__sfp_lock_acquire+0x8>)
 8004836:	f000 b8b3 	b.w	80049a0 <__retarget_lock_acquire_recursive>
 800483a:	bf00      	nop
 800483c:	200002b8 	.word	0x200002b8

08004840 <__sfp_lock_release>:
 8004840:	4801      	ldr	r0, [pc, #4]	; (8004848 <__sfp_lock_release+0x8>)
 8004842:	f000 b8ae 	b.w	80049a2 <__retarget_lock_release_recursive>
 8004846:	bf00      	nop
 8004848:	200002b8 	.word	0x200002b8

0800484c <__sinit_lock_acquire>:
 800484c:	4801      	ldr	r0, [pc, #4]	; (8004854 <__sinit_lock_acquire+0x8>)
 800484e:	f000 b8a7 	b.w	80049a0 <__retarget_lock_acquire_recursive>
 8004852:	bf00      	nop
 8004854:	200002b3 	.word	0x200002b3

08004858 <__sinit_lock_release>:
 8004858:	4801      	ldr	r0, [pc, #4]	; (8004860 <__sinit_lock_release+0x8>)
 800485a:	f000 b8a2 	b.w	80049a2 <__retarget_lock_release_recursive>
 800485e:	bf00      	nop
 8004860:	200002b3 	.word	0x200002b3

08004864 <__sinit>:
 8004864:	b510      	push	{r4, lr}
 8004866:	4604      	mov	r4, r0
 8004868:	f7ff fff0 	bl	800484c <__sinit_lock_acquire>
 800486c:	69a3      	ldr	r3, [r4, #24]
 800486e:	b11b      	cbz	r3, 8004878 <__sinit+0x14>
 8004870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004874:	f7ff bff0 	b.w	8004858 <__sinit_lock_release>
 8004878:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800487c:	6523      	str	r3, [r4, #80]	; 0x50
 800487e:	4b13      	ldr	r3, [pc, #76]	; (80048cc <__sinit+0x68>)
 8004880:	4a13      	ldr	r2, [pc, #76]	; (80048d0 <__sinit+0x6c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	62a2      	str	r2, [r4, #40]	; 0x28
 8004886:	42a3      	cmp	r3, r4
 8004888:	bf08      	it	eq
 800488a:	2301      	moveq	r3, #1
 800488c:	4620      	mov	r0, r4
 800488e:	bf08      	it	eq
 8004890:	61a3      	streq	r3, [r4, #24]
 8004892:	f000 f81f 	bl	80048d4 <__sfp>
 8004896:	6060      	str	r0, [r4, #4]
 8004898:	4620      	mov	r0, r4
 800489a:	f000 f81b 	bl	80048d4 <__sfp>
 800489e:	60a0      	str	r0, [r4, #8]
 80048a0:	4620      	mov	r0, r4
 80048a2:	f000 f817 	bl	80048d4 <__sfp>
 80048a6:	2200      	movs	r2, #0
 80048a8:	2104      	movs	r1, #4
 80048aa:	60e0      	str	r0, [r4, #12]
 80048ac:	6860      	ldr	r0, [r4, #4]
 80048ae:	f7ff ff81 	bl	80047b4 <std>
 80048b2:	2201      	movs	r2, #1
 80048b4:	2109      	movs	r1, #9
 80048b6:	68a0      	ldr	r0, [r4, #8]
 80048b8:	f7ff ff7c 	bl	80047b4 <std>
 80048bc:	2202      	movs	r2, #2
 80048be:	2112      	movs	r1, #18
 80048c0:	68e0      	ldr	r0, [r4, #12]
 80048c2:	f7ff ff77 	bl	80047b4 <std>
 80048c6:	2301      	movs	r3, #1
 80048c8:	61a3      	str	r3, [r4, #24]
 80048ca:	e7d1      	b.n	8004870 <__sinit+0xc>
 80048cc:	08004ca8 	.word	0x08004ca8
 80048d0:	080047fd 	.word	0x080047fd

080048d4 <__sfp>:
 80048d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d6:	4607      	mov	r7, r0
 80048d8:	f7ff ffac 	bl	8004834 <__sfp_lock_acquire>
 80048dc:	4b1e      	ldr	r3, [pc, #120]	; (8004958 <__sfp+0x84>)
 80048de:	681e      	ldr	r6, [r3, #0]
 80048e0:	69b3      	ldr	r3, [r6, #24]
 80048e2:	b913      	cbnz	r3, 80048ea <__sfp+0x16>
 80048e4:	4630      	mov	r0, r6
 80048e6:	f7ff ffbd 	bl	8004864 <__sinit>
 80048ea:	3648      	adds	r6, #72	; 0x48
 80048ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	d503      	bpl.n	80048fc <__sfp+0x28>
 80048f4:	6833      	ldr	r3, [r6, #0]
 80048f6:	b30b      	cbz	r3, 800493c <__sfp+0x68>
 80048f8:	6836      	ldr	r6, [r6, #0]
 80048fa:	e7f7      	b.n	80048ec <__sfp+0x18>
 80048fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004900:	b9d5      	cbnz	r5, 8004938 <__sfp+0x64>
 8004902:	4b16      	ldr	r3, [pc, #88]	; (800495c <__sfp+0x88>)
 8004904:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004908:	60e3      	str	r3, [r4, #12]
 800490a:	6665      	str	r5, [r4, #100]	; 0x64
 800490c:	f000 f847 	bl	800499e <__retarget_lock_init_recursive>
 8004910:	f7ff ff96 	bl	8004840 <__sfp_lock_release>
 8004914:	2208      	movs	r2, #8
 8004916:	4629      	mov	r1, r5
 8004918:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800491c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004920:	6025      	str	r5, [r4, #0]
 8004922:	61a5      	str	r5, [r4, #24]
 8004924:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004928:	f7fd fcb4 	bl	8002294 <memset>
 800492c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004930:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004934:	4620      	mov	r0, r4
 8004936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004938:	3468      	adds	r4, #104	; 0x68
 800493a:	e7d9      	b.n	80048f0 <__sfp+0x1c>
 800493c:	2104      	movs	r1, #4
 800493e:	4638      	mov	r0, r7
 8004940:	f7ff ff62 	bl	8004808 <__sfmoreglue>
 8004944:	4604      	mov	r4, r0
 8004946:	6030      	str	r0, [r6, #0]
 8004948:	2800      	cmp	r0, #0
 800494a:	d1d5      	bne.n	80048f8 <__sfp+0x24>
 800494c:	f7ff ff78 	bl	8004840 <__sfp_lock_release>
 8004950:	230c      	movs	r3, #12
 8004952:	603b      	str	r3, [r7, #0]
 8004954:	e7ee      	b.n	8004934 <__sfp+0x60>
 8004956:	bf00      	nop
 8004958:	08004ca8 	.word	0x08004ca8
 800495c:	ffff0001 	.word	0xffff0001

08004960 <_fwalk_reent>:
 8004960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004964:	4606      	mov	r6, r0
 8004966:	4688      	mov	r8, r1
 8004968:	2700      	movs	r7, #0
 800496a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800496e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004972:	f1b9 0901 	subs.w	r9, r9, #1
 8004976:	d505      	bpl.n	8004984 <_fwalk_reent+0x24>
 8004978:	6824      	ldr	r4, [r4, #0]
 800497a:	2c00      	cmp	r4, #0
 800497c:	d1f7      	bne.n	800496e <_fwalk_reent+0xe>
 800497e:	4638      	mov	r0, r7
 8004980:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004984:	89ab      	ldrh	r3, [r5, #12]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d907      	bls.n	800499a <_fwalk_reent+0x3a>
 800498a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800498e:	3301      	adds	r3, #1
 8004990:	d003      	beq.n	800499a <_fwalk_reent+0x3a>
 8004992:	4629      	mov	r1, r5
 8004994:	4630      	mov	r0, r6
 8004996:	47c0      	blx	r8
 8004998:	4307      	orrs	r7, r0
 800499a:	3568      	adds	r5, #104	; 0x68
 800499c:	e7e9      	b.n	8004972 <_fwalk_reent+0x12>

0800499e <__retarget_lock_init_recursive>:
 800499e:	4770      	bx	lr

080049a0 <__retarget_lock_acquire_recursive>:
 80049a0:	4770      	bx	lr

080049a2 <__retarget_lock_release_recursive>:
 80049a2:	4770      	bx	lr

080049a4 <__swhatbuf_r>:
 80049a4:	b570      	push	{r4, r5, r6, lr}
 80049a6:	460e      	mov	r6, r1
 80049a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049ac:	4614      	mov	r4, r2
 80049ae:	2900      	cmp	r1, #0
 80049b0:	461d      	mov	r5, r3
 80049b2:	b096      	sub	sp, #88	; 0x58
 80049b4:	da07      	bge.n	80049c6 <__swhatbuf_r+0x22>
 80049b6:	2300      	movs	r3, #0
 80049b8:	602b      	str	r3, [r5, #0]
 80049ba:	89b3      	ldrh	r3, [r6, #12]
 80049bc:	061a      	lsls	r2, r3, #24
 80049be:	d410      	bmi.n	80049e2 <__swhatbuf_r+0x3e>
 80049c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049c4:	e00e      	b.n	80049e4 <__swhatbuf_r+0x40>
 80049c6:	466a      	mov	r2, sp
 80049c8:	f000 f8fa 	bl	8004bc0 <_fstat_r>
 80049cc:	2800      	cmp	r0, #0
 80049ce:	dbf2      	blt.n	80049b6 <__swhatbuf_r+0x12>
 80049d0:	9a01      	ldr	r2, [sp, #4]
 80049d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80049d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80049da:	425a      	negs	r2, r3
 80049dc:	415a      	adcs	r2, r3
 80049de:	602a      	str	r2, [r5, #0]
 80049e0:	e7ee      	b.n	80049c0 <__swhatbuf_r+0x1c>
 80049e2:	2340      	movs	r3, #64	; 0x40
 80049e4:	2000      	movs	r0, #0
 80049e6:	6023      	str	r3, [r4, #0]
 80049e8:	b016      	add	sp, #88	; 0x58
 80049ea:	bd70      	pop	{r4, r5, r6, pc}

080049ec <__smakebuf_r>:
 80049ec:	898b      	ldrh	r3, [r1, #12]
 80049ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80049f0:	079d      	lsls	r5, r3, #30
 80049f2:	4606      	mov	r6, r0
 80049f4:	460c      	mov	r4, r1
 80049f6:	d507      	bpl.n	8004a08 <__smakebuf_r+0x1c>
 80049f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80049fc:	6023      	str	r3, [r4, #0]
 80049fe:	6123      	str	r3, [r4, #16]
 8004a00:	2301      	movs	r3, #1
 8004a02:	6163      	str	r3, [r4, #20]
 8004a04:	b002      	add	sp, #8
 8004a06:	bd70      	pop	{r4, r5, r6, pc}
 8004a08:	466a      	mov	r2, sp
 8004a0a:	ab01      	add	r3, sp, #4
 8004a0c:	f7ff ffca 	bl	80049a4 <__swhatbuf_r>
 8004a10:	9900      	ldr	r1, [sp, #0]
 8004a12:	4605      	mov	r5, r0
 8004a14:	4630      	mov	r0, r6
 8004a16:	f7ff fb25 	bl	8004064 <_malloc_r>
 8004a1a:	b948      	cbnz	r0, 8004a30 <__smakebuf_r+0x44>
 8004a1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a20:	059a      	lsls	r2, r3, #22
 8004a22:	d4ef      	bmi.n	8004a04 <__smakebuf_r+0x18>
 8004a24:	f023 0303 	bic.w	r3, r3, #3
 8004a28:	f043 0302 	orr.w	r3, r3, #2
 8004a2c:	81a3      	strh	r3, [r4, #12]
 8004a2e:	e7e3      	b.n	80049f8 <__smakebuf_r+0xc>
 8004a30:	4b0d      	ldr	r3, [pc, #52]	; (8004a68 <__smakebuf_r+0x7c>)
 8004a32:	62b3      	str	r3, [r6, #40]	; 0x28
 8004a34:	89a3      	ldrh	r3, [r4, #12]
 8004a36:	6020      	str	r0, [r4, #0]
 8004a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a3c:	81a3      	strh	r3, [r4, #12]
 8004a3e:	9b00      	ldr	r3, [sp, #0]
 8004a40:	6120      	str	r0, [r4, #16]
 8004a42:	6163      	str	r3, [r4, #20]
 8004a44:	9b01      	ldr	r3, [sp, #4]
 8004a46:	b15b      	cbz	r3, 8004a60 <__smakebuf_r+0x74>
 8004a48:	4630      	mov	r0, r6
 8004a4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a4e:	f000 f8c9 	bl	8004be4 <_isatty_r>
 8004a52:	b128      	cbz	r0, 8004a60 <__smakebuf_r+0x74>
 8004a54:	89a3      	ldrh	r3, [r4, #12]
 8004a56:	f023 0303 	bic.w	r3, r3, #3
 8004a5a:	f043 0301 	orr.w	r3, r3, #1
 8004a5e:	81a3      	strh	r3, [r4, #12]
 8004a60:	89a0      	ldrh	r0, [r4, #12]
 8004a62:	4305      	orrs	r5, r0
 8004a64:	81a5      	strh	r5, [r4, #12]
 8004a66:	e7cd      	b.n	8004a04 <__smakebuf_r+0x18>
 8004a68:	080047fd 	.word	0x080047fd

08004a6c <_raise_r>:
 8004a6c:	291f      	cmp	r1, #31
 8004a6e:	b538      	push	{r3, r4, r5, lr}
 8004a70:	4604      	mov	r4, r0
 8004a72:	460d      	mov	r5, r1
 8004a74:	d904      	bls.n	8004a80 <_raise_r+0x14>
 8004a76:	2316      	movs	r3, #22
 8004a78:	6003      	str	r3, [r0, #0]
 8004a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a7e:	bd38      	pop	{r3, r4, r5, pc}
 8004a80:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004a82:	b112      	cbz	r2, 8004a8a <_raise_r+0x1e>
 8004a84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004a88:	b94b      	cbnz	r3, 8004a9e <_raise_r+0x32>
 8004a8a:	4620      	mov	r0, r4
 8004a8c:	f000 f830 	bl	8004af0 <_getpid_r>
 8004a90:	462a      	mov	r2, r5
 8004a92:	4601      	mov	r1, r0
 8004a94:	4620      	mov	r0, r4
 8004a96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a9a:	f000 b817 	b.w	8004acc <_kill_r>
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d00a      	beq.n	8004ab8 <_raise_r+0x4c>
 8004aa2:	1c59      	adds	r1, r3, #1
 8004aa4:	d103      	bne.n	8004aae <_raise_r+0x42>
 8004aa6:	2316      	movs	r3, #22
 8004aa8:	6003      	str	r3, [r0, #0]
 8004aaa:	2001      	movs	r0, #1
 8004aac:	e7e7      	b.n	8004a7e <_raise_r+0x12>
 8004aae:	2400      	movs	r4, #0
 8004ab0:	4628      	mov	r0, r5
 8004ab2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004ab6:	4798      	blx	r3
 8004ab8:	2000      	movs	r0, #0
 8004aba:	e7e0      	b.n	8004a7e <_raise_r+0x12>

08004abc <raise>:
 8004abc:	4b02      	ldr	r3, [pc, #8]	; (8004ac8 <raise+0xc>)
 8004abe:	4601      	mov	r1, r0
 8004ac0:	6818      	ldr	r0, [r3, #0]
 8004ac2:	f7ff bfd3 	b.w	8004a6c <_raise_r>
 8004ac6:	bf00      	nop
 8004ac8:	2000000c 	.word	0x2000000c

08004acc <_kill_r>:
 8004acc:	b538      	push	{r3, r4, r5, lr}
 8004ace:	2300      	movs	r3, #0
 8004ad0:	4d06      	ldr	r5, [pc, #24]	; (8004aec <_kill_r+0x20>)
 8004ad2:	4604      	mov	r4, r0
 8004ad4:	4608      	mov	r0, r1
 8004ad6:	4611      	mov	r1, r2
 8004ad8:	602b      	str	r3, [r5, #0]
 8004ada:	f7fc fa3d 	bl	8000f58 <_kill>
 8004ade:	1c43      	adds	r3, r0, #1
 8004ae0:	d102      	bne.n	8004ae8 <_kill_r+0x1c>
 8004ae2:	682b      	ldr	r3, [r5, #0]
 8004ae4:	b103      	cbz	r3, 8004ae8 <_kill_r+0x1c>
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	bd38      	pop	{r3, r4, r5, pc}
 8004aea:	bf00      	nop
 8004aec:	200002ac 	.word	0x200002ac

08004af0 <_getpid_r>:
 8004af0:	f7fc ba2b 	b.w	8000f4a <_getpid>

08004af4 <__sread>:
 8004af4:	b510      	push	{r4, lr}
 8004af6:	460c      	mov	r4, r1
 8004af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004afc:	f000 f894 	bl	8004c28 <_read_r>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	bfab      	itete	ge
 8004b04:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b06:	89a3      	ldrhlt	r3, [r4, #12]
 8004b08:	181b      	addge	r3, r3, r0
 8004b0a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b0e:	bfac      	ite	ge
 8004b10:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b12:	81a3      	strhlt	r3, [r4, #12]
 8004b14:	bd10      	pop	{r4, pc}

08004b16 <__swrite>:
 8004b16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b1a:	461f      	mov	r7, r3
 8004b1c:	898b      	ldrh	r3, [r1, #12]
 8004b1e:	4605      	mov	r5, r0
 8004b20:	05db      	lsls	r3, r3, #23
 8004b22:	460c      	mov	r4, r1
 8004b24:	4616      	mov	r6, r2
 8004b26:	d505      	bpl.n	8004b34 <__swrite+0x1e>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b30:	f000 f868 	bl	8004c04 <_lseek_r>
 8004b34:	89a3      	ldrh	r3, [r4, #12]
 8004b36:	4632      	mov	r2, r6
 8004b38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b3c:	81a3      	strh	r3, [r4, #12]
 8004b3e:	4628      	mov	r0, r5
 8004b40:	463b      	mov	r3, r7
 8004b42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b4a:	f000 b817 	b.w	8004b7c <_write_r>

08004b4e <__sseek>:
 8004b4e:	b510      	push	{r4, lr}
 8004b50:	460c      	mov	r4, r1
 8004b52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b56:	f000 f855 	bl	8004c04 <_lseek_r>
 8004b5a:	1c43      	adds	r3, r0, #1
 8004b5c:	89a3      	ldrh	r3, [r4, #12]
 8004b5e:	bf15      	itete	ne
 8004b60:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b6a:	81a3      	strheq	r3, [r4, #12]
 8004b6c:	bf18      	it	ne
 8004b6e:	81a3      	strhne	r3, [r4, #12]
 8004b70:	bd10      	pop	{r4, pc}

08004b72 <__sclose>:
 8004b72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b76:	f000 b813 	b.w	8004ba0 <_close_r>
	...

08004b7c <_write_r>:
 8004b7c:	b538      	push	{r3, r4, r5, lr}
 8004b7e:	4604      	mov	r4, r0
 8004b80:	4608      	mov	r0, r1
 8004b82:	4611      	mov	r1, r2
 8004b84:	2200      	movs	r2, #0
 8004b86:	4d05      	ldr	r5, [pc, #20]	; (8004b9c <_write_r+0x20>)
 8004b88:	602a      	str	r2, [r5, #0]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f7fc fa1b 	bl	8000fc6 <_write>
 8004b90:	1c43      	adds	r3, r0, #1
 8004b92:	d102      	bne.n	8004b9a <_write_r+0x1e>
 8004b94:	682b      	ldr	r3, [r5, #0]
 8004b96:	b103      	cbz	r3, 8004b9a <_write_r+0x1e>
 8004b98:	6023      	str	r3, [r4, #0]
 8004b9a:	bd38      	pop	{r3, r4, r5, pc}
 8004b9c:	200002ac 	.word	0x200002ac

08004ba0 <_close_r>:
 8004ba0:	b538      	push	{r3, r4, r5, lr}
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	4d05      	ldr	r5, [pc, #20]	; (8004bbc <_close_r+0x1c>)
 8004ba6:	4604      	mov	r4, r0
 8004ba8:	4608      	mov	r0, r1
 8004baa:	602b      	str	r3, [r5, #0]
 8004bac:	f7fc fa27 	bl	8000ffe <_close>
 8004bb0:	1c43      	adds	r3, r0, #1
 8004bb2:	d102      	bne.n	8004bba <_close_r+0x1a>
 8004bb4:	682b      	ldr	r3, [r5, #0]
 8004bb6:	b103      	cbz	r3, 8004bba <_close_r+0x1a>
 8004bb8:	6023      	str	r3, [r4, #0]
 8004bba:	bd38      	pop	{r3, r4, r5, pc}
 8004bbc:	200002ac 	.word	0x200002ac

08004bc0 <_fstat_r>:
 8004bc0:	b538      	push	{r3, r4, r5, lr}
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	4d06      	ldr	r5, [pc, #24]	; (8004be0 <_fstat_r+0x20>)
 8004bc6:	4604      	mov	r4, r0
 8004bc8:	4608      	mov	r0, r1
 8004bca:	4611      	mov	r1, r2
 8004bcc:	602b      	str	r3, [r5, #0]
 8004bce:	f7fc fa21 	bl	8001014 <_fstat>
 8004bd2:	1c43      	adds	r3, r0, #1
 8004bd4:	d102      	bne.n	8004bdc <_fstat_r+0x1c>
 8004bd6:	682b      	ldr	r3, [r5, #0]
 8004bd8:	b103      	cbz	r3, 8004bdc <_fstat_r+0x1c>
 8004bda:	6023      	str	r3, [r4, #0]
 8004bdc:	bd38      	pop	{r3, r4, r5, pc}
 8004bde:	bf00      	nop
 8004be0:	200002ac 	.word	0x200002ac

08004be4 <_isatty_r>:
 8004be4:	b538      	push	{r3, r4, r5, lr}
 8004be6:	2300      	movs	r3, #0
 8004be8:	4d05      	ldr	r5, [pc, #20]	; (8004c00 <_isatty_r+0x1c>)
 8004bea:	4604      	mov	r4, r0
 8004bec:	4608      	mov	r0, r1
 8004bee:	602b      	str	r3, [r5, #0]
 8004bf0:	f7fc fa1f 	bl	8001032 <_isatty>
 8004bf4:	1c43      	adds	r3, r0, #1
 8004bf6:	d102      	bne.n	8004bfe <_isatty_r+0x1a>
 8004bf8:	682b      	ldr	r3, [r5, #0]
 8004bfa:	b103      	cbz	r3, 8004bfe <_isatty_r+0x1a>
 8004bfc:	6023      	str	r3, [r4, #0]
 8004bfe:	bd38      	pop	{r3, r4, r5, pc}
 8004c00:	200002ac 	.word	0x200002ac

08004c04 <_lseek_r>:
 8004c04:	b538      	push	{r3, r4, r5, lr}
 8004c06:	4604      	mov	r4, r0
 8004c08:	4608      	mov	r0, r1
 8004c0a:	4611      	mov	r1, r2
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	4d05      	ldr	r5, [pc, #20]	; (8004c24 <_lseek_r+0x20>)
 8004c10:	602a      	str	r2, [r5, #0]
 8004c12:	461a      	mov	r2, r3
 8004c14:	f7fc fa17 	bl	8001046 <_lseek>
 8004c18:	1c43      	adds	r3, r0, #1
 8004c1a:	d102      	bne.n	8004c22 <_lseek_r+0x1e>
 8004c1c:	682b      	ldr	r3, [r5, #0]
 8004c1e:	b103      	cbz	r3, 8004c22 <_lseek_r+0x1e>
 8004c20:	6023      	str	r3, [r4, #0]
 8004c22:	bd38      	pop	{r3, r4, r5, pc}
 8004c24:	200002ac 	.word	0x200002ac

08004c28 <_read_r>:
 8004c28:	b538      	push	{r3, r4, r5, lr}
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	4608      	mov	r0, r1
 8004c2e:	4611      	mov	r1, r2
 8004c30:	2200      	movs	r2, #0
 8004c32:	4d05      	ldr	r5, [pc, #20]	; (8004c48 <_read_r+0x20>)
 8004c34:	602a      	str	r2, [r5, #0]
 8004c36:	461a      	mov	r2, r3
 8004c38:	f7fc f9a8 	bl	8000f8c <_read>
 8004c3c:	1c43      	adds	r3, r0, #1
 8004c3e:	d102      	bne.n	8004c46 <_read_r+0x1e>
 8004c40:	682b      	ldr	r3, [r5, #0]
 8004c42:	b103      	cbz	r3, 8004c46 <_read_r+0x1e>
 8004c44:	6023      	str	r3, [r4, #0]
 8004c46:	bd38      	pop	{r3, r4, r5, pc}
 8004c48:	200002ac 	.word	0x200002ac

08004c4c <_init>:
 8004c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c4e:	bf00      	nop
 8004c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c52:	bc08      	pop	{r3}
 8004c54:	469e      	mov	lr, r3
 8004c56:	4770      	bx	lr

08004c58 <_fini>:
 8004c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c5a:	bf00      	nop
 8004c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c5e:	bc08      	pop	{r3}
 8004c60:	469e      	mov	lr, r3
 8004c62:	4770      	bx	lr
